|DE2_70_D5M
CLOCK_50 => de2_70:NiosII.clk_clk
GPIO_1[0] <> <UNC>
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> GPIO_1[15]
IO_CLKOUTn1 <= de2_70:NiosII.camera_clk_clk
KEY[0] => GPIO_1[14].DATAIN
KEY[1] => GPIO_1[15].DATAIN
DE2_70_AV_CONFIG_SDAT <> de2_70:NiosII.av_config_SDAT
DE2_70_AV_CONFIG_SCLK <= de2_70:NiosII.av_config_SCLK
DE2_70_VIDEOIN_PIXEL_CLK => de2_70:NiosII.videoin_PIXEL_CLK
DE2_70_VIDEOIN_LINE_VALID => de2_70:NiosII.videoin_LINE_VALID
DE2_70_VIDEOIN_FRAME_VALID => de2_70:NiosII.videoin_FRAME_VALID
DE2_70_VIDEOIN_PIXEL_CLK_RESET => ~NO_FANOUT~
DE2_70_VIDEOIN_PIXEL_DATA[0] => de2_70:NiosII.videoin_PIXEL_DATA[0]
DE2_70_VIDEOIN_PIXEL_DATA[1] => de2_70:NiosII.videoin_PIXEL_DATA[1]
DE2_70_VIDEOIN_PIXEL_DATA[2] => de2_70:NiosII.videoin_PIXEL_DATA[2]
DE2_70_VIDEOIN_PIXEL_DATA[3] => de2_70:NiosII.videoin_PIXEL_DATA[3]
DE2_70_VIDEOIN_PIXEL_DATA[4] => de2_70:NiosII.videoin_PIXEL_DATA[4]
DE2_70_VIDEOIN_PIXEL_DATA[5] => de2_70:NiosII.videoin_PIXEL_DATA[5]
DE2_70_VIDEOIN_PIXEL_DATA[6] => de2_70:NiosII.videoin_PIXEL_DATA[6]
DE2_70_VIDEOIN_PIXEL_DATA[7] => de2_70:NiosII.videoin_PIXEL_DATA[7]
DE2_70_VIDEOIN_PIXEL_DATA[8] => de2_70:NiosII.videoin_PIXEL_DATA[8]
DE2_70_VIDEOIN_PIXEL_DATA[9] => de2_70:NiosII.videoin_PIXEL_DATA[9]
DE2_70_VIDEOIN_PIXEL_DATA[10] => de2_70:NiosII.videoin_PIXEL_DATA[10]
DE2_70_VIDEOIN_PIXEL_DATA[11] => de2_70:NiosII.videoin_PIXEL_DATA[11]
DE2_70_SRAM_DQ[0] <> de2_70:NiosII.sram_DQ[0]
DE2_70_SRAM_DQ[1] <> de2_70:NiosII.sram_DQ[1]
DE2_70_SRAM_DQ[2] <> de2_70:NiosII.sram_DQ[2]
DE2_70_SRAM_DQ[3] <> de2_70:NiosII.sram_DQ[3]
DE2_70_SRAM_DQ[4] <> de2_70:NiosII.sram_DQ[4]
DE2_70_SRAM_DQ[5] <> de2_70:NiosII.sram_DQ[5]
DE2_70_SRAM_DQ[6] <> de2_70:NiosII.sram_DQ[6]
DE2_70_SRAM_DQ[7] <> de2_70:NiosII.sram_DQ[7]
DE2_70_SRAM_DQ[8] <> de2_70:NiosII.sram_DQ[8]
DE2_70_SRAM_DQ[9] <> de2_70:NiosII.sram_DQ[9]
DE2_70_SRAM_DQ[10] <> de2_70:NiosII.sram_DQ[10]
DE2_70_SRAM_DQ[11] <> de2_70:NiosII.sram_DQ[11]
DE2_70_SRAM_DQ[12] <> de2_70:NiosII.sram_DQ[12]
DE2_70_SRAM_DQ[13] <> de2_70:NiosII.sram_DQ[13]
DE2_70_SRAM_DQ[14] <> de2_70:NiosII.sram_DQ[14]
DE2_70_SRAM_DQ[15] <> de2_70:NiosII.sram_DQ[15]
DE2_70_SRAM_DQ[16] <> de2_70:NiosII.sram_DQ[16]
DE2_70_SRAM_DQ[17] <> de2_70:NiosII.sram_DQ[17]
DE2_70_SRAM_DQ[18] <> de2_70:NiosII.sram_DQ[18]
DE2_70_SRAM_DQ[19] <> de2_70:NiosII.sram_DQ[19]
DE2_70_SRAM_DQ[20] <> de2_70:NiosII.sram_DQ[20]
DE2_70_SRAM_DQ[21] <> de2_70:NiosII.sram_DQ[21]
DE2_70_SRAM_DQ[22] <> de2_70:NiosII.sram_DQ[22]
DE2_70_SRAM_DQ[23] <> de2_70:NiosII.sram_DQ[23]
DE2_70_SRAM_DQ[24] <> de2_70:NiosII.sram_DQ[24]
DE2_70_SRAM_DQ[25] <> de2_70:NiosII.sram_DQ[25]
DE2_70_SRAM_DQ[26] <> de2_70:NiosII.sram_DQ[26]
DE2_70_SRAM_DQ[27] <> de2_70:NiosII.sram_DQ[27]
DE2_70_SRAM_DQ[28] <> de2_70:NiosII.sram_DQ[28]
DE2_70_SRAM_DQ[29] <> de2_70:NiosII.sram_DQ[29]
DE2_70_SRAM_DQ[30] <> de2_70:NiosII.sram_DQ[30]
DE2_70_SRAM_DQ[31] <> de2_70:NiosII.sram_DQ[31]
DE2_70_SRAM_DPA[0] <> de2_70:NiosII.sram_DPA[0]
DE2_70_SRAM_DPA[1] <> de2_70:NiosII.sram_DPA[1]
DE2_70_SRAM_DPA[2] <> de2_70:NiosII.sram_DPA[2]
DE2_70_SRAM_DPA[3] <> de2_70:NiosII.sram_DPA[3]
DE2_70_SRAM_ADDR[0] <= de2_70:NiosII.sram_ADDR[0]
DE2_70_SRAM_ADDR[1] <= de2_70:NiosII.sram_ADDR[1]
DE2_70_SRAM_ADDR[2] <= de2_70:NiosII.sram_ADDR[2]
DE2_70_SRAM_ADDR[3] <= de2_70:NiosII.sram_ADDR[3]
DE2_70_SRAM_ADDR[4] <= de2_70:NiosII.sram_ADDR[4]
DE2_70_SRAM_ADDR[5] <= de2_70:NiosII.sram_ADDR[5]
DE2_70_SRAM_ADDR[6] <= de2_70:NiosII.sram_ADDR[6]
DE2_70_SRAM_ADDR[7] <= de2_70:NiosII.sram_ADDR[7]
DE2_70_SRAM_ADDR[8] <= de2_70:NiosII.sram_ADDR[8]
DE2_70_SRAM_ADDR[9] <= de2_70:NiosII.sram_ADDR[9]
DE2_70_SRAM_ADDR[10] <= de2_70:NiosII.sram_ADDR[10]
DE2_70_SRAM_ADDR[11] <= de2_70:NiosII.sram_ADDR[11]
DE2_70_SRAM_ADDR[12] <= de2_70:NiosII.sram_ADDR[12]
DE2_70_SRAM_ADDR[13] <= de2_70:NiosII.sram_ADDR[13]
DE2_70_SRAM_ADDR[14] <= de2_70:NiosII.sram_ADDR[14]
DE2_70_SRAM_ADDR[15] <= de2_70:NiosII.sram_ADDR[15]
DE2_70_SRAM_ADDR[16] <= de2_70:NiosII.sram_ADDR[16]
DE2_70_SRAM_ADDR[17] <= de2_70:NiosII.sram_ADDR[17]
DE2_70_SRAM_ADDR[18] <= de2_70:NiosII.sram_ADDR[18]
DE2_70_SRAM_ADSC_N <= de2_70:NiosII.sram_ADSC_N
DE2_70_SRAM_ADSP_N <= de2_70:NiosII.sram_ADSP_N
DE2_70_SRAM_ADV_N <= de2_70:NiosII.sram_ADV_N
DE2_70_SRAM_BE_N[0] <= de2_70:NiosII.sram_BE_N[0]
DE2_70_SRAM_BE_N[1] <= de2_70:NiosII.sram_BE_N[1]
DE2_70_SRAM_BE_N[2] <= de2_70:NiosII.sram_BE_N[2]
DE2_70_SRAM_BE_N[3] <= de2_70:NiosII.sram_BE_N[3]
DE2_70_SRAM_CE1_N <= de2_70:NiosII.sram_CE1_N
DE2_70_SRAM_CE2 <= de2_70:NiosII.sram_CE2
DE2_70_SRAM_CE3_N <= de2_70:NiosII.sram_CE3_N
DE2_70_SRAM_GW_N <= de2_70:NiosII.sram_GW_N
DE2_70_SRAM_OE_N <= de2_70:NiosII.sram_OE_N
DE2_70_SRAM_WE_N <= de2_70:NiosII.sram_WE_N
DE2_70_SRAM_CLK <= de2_70:NiosII.sram_CLK
DE2_70_VGA_OUT_CLK <= de2_70:NiosII.vga_out_CLK
DE2_70_VGA_OUT_HS <= de2_70:NiosII.vga_out_HS
DE2_70_VGA_OUT_VS <= de2_70:NiosII.vga_out_VS
DE2_70_VGA_OUT_BLANK <= de2_70:NiosII.vga_out_BLANK
DE2_70_VGA_OUT_SYNC <= de2_70:NiosII.vga_out_SYNC
DE2_70_VGA_OUT_R[0] <= de2_70:NiosII.vga_out_R[0]
DE2_70_VGA_OUT_R[1] <= de2_70:NiosII.vga_out_R[1]
DE2_70_VGA_OUT_R[2] <= de2_70:NiosII.vga_out_R[2]
DE2_70_VGA_OUT_R[3] <= de2_70:NiosII.vga_out_R[3]
DE2_70_VGA_OUT_R[4] <= de2_70:NiosII.vga_out_R[4]
DE2_70_VGA_OUT_R[5] <= de2_70:NiosII.vga_out_R[5]
DE2_70_VGA_OUT_R[6] <= de2_70:NiosII.vga_out_R[6]
DE2_70_VGA_OUT_R[7] <= de2_70:NiosII.vga_out_R[7]
DE2_70_VGA_OUT_R[8] <= de2_70:NiosII.vga_out_R[8]
DE2_70_VGA_OUT_R[9] <= de2_70:NiosII.vga_out_R[9]
DE2_70_VGA_OUT_G[0] <= de2_70:NiosII.vga_out_G[0]
DE2_70_VGA_OUT_G[1] <= de2_70:NiosII.vga_out_G[1]
DE2_70_VGA_OUT_G[2] <= de2_70:NiosII.vga_out_G[2]
DE2_70_VGA_OUT_G[3] <= de2_70:NiosII.vga_out_G[3]
DE2_70_VGA_OUT_G[4] <= de2_70:NiosII.vga_out_G[4]
DE2_70_VGA_OUT_G[5] <= de2_70:NiosII.vga_out_G[5]
DE2_70_VGA_OUT_G[6] <= de2_70:NiosII.vga_out_G[6]
DE2_70_VGA_OUT_G[7] <= de2_70:NiosII.vga_out_G[7]
DE2_70_VGA_OUT_G[8] <= de2_70:NiosII.vga_out_G[8]
DE2_70_VGA_OUT_G[9] <= de2_70:NiosII.vga_out_G[9]
DE2_70_VGA_OUT_B[0] <= de2_70:NiosII.vga_out_B[0]
DE2_70_VGA_OUT_B[1] <= de2_70:NiosII.vga_out_B[1]
DE2_70_VGA_OUT_B[2] <= de2_70:NiosII.vga_out_B[2]
DE2_70_VGA_OUT_B[3] <= de2_70:NiosII.vga_out_B[3]
DE2_70_VGA_OUT_B[4] <= de2_70:NiosII.vga_out_B[4]
DE2_70_VGA_OUT_B[5] <= de2_70:NiosII.vga_out_B[5]
DE2_70_VGA_OUT_B[6] <= de2_70:NiosII.vga_out_B[6]
DE2_70_VGA_OUT_B[7] <= de2_70:NiosII.vga_out_B[7]
DE2_70_VGA_OUT_B[8] <= de2_70:NiosII.vga_out_B[8]
DE2_70_VGA_OUT_B[9] <= de2_70:NiosII.vga_out_B[9]


|DE2_70_D5M|de2_70:NiosII
clk_clk => de2_70_Clock_Signals:clock_signals.CLOCK_50
clk_clk => altera_reset_controller:rst_controller.clk
av_config_SDAT <> de2_70_AV_Config:av_config.I2C_SDAT
av_config_SCLK <= de2_70_AV_Config:av_config.I2C_SCLK
videoin_PIXEL_CLK => de2_70_Video_In_Decoder:video_in_decoder.PIXEL_CLK
videoin_LINE_VALID => de2_70_Video_In_Decoder:video_in_decoder.LINE_VALID
videoin_FRAME_VALID => de2_70_Video_In_Decoder:video_in_decoder.FRAME_VALID
videoin_pixel_clk_reset => de2_70_Video_In_Decoder:video_in_decoder.pixel_clk_reset
videoin_PIXEL_DATA[0] => de2_70_Video_In_Decoder:video_in_decoder.PIXEL_DATA[0]
videoin_PIXEL_DATA[1] => de2_70_Video_In_Decoder:video_in_decoder.PIXEL_DATA[1]
videoin_PIXEL_DATA[2] => de2_70_Video_In_Decoder:video_in_decoder.PIXEL_DATA[2]
videoin_PIXEL_DATA[3] => de2_70_Video_In_Decoder:video_in_decoder.PIXEL_DATA[3]
videoin_PIXEL_DATA[4] => de2_70_Video_In_Decoder:video_in_decoder.PIXEL_DATA[4]
videoin_PIXEL_DATA[5] => de2_70_Video_In_Decoder:video_in_decoder.PIXEL_DATA[5]
videoin_PIXEL_DATA[6] => de2_70_Video_In_Decoder:video_in_decoder.PIXEL_DATA[6]
videoin_PIXEL_DATA[7] => de2_70_Video_In_Decoder:video_in_decoder.PIXEL_DATA[7]
videoin_PIXEL_DATA[8] => de2_70_Video_In_Decoder:video_in_decoder.PIXEL_DATA[8]
videoin_PIXEL_DATA[9] => de2_70_Video_In_Decoder:video_in_decoder.PIXEL_DATA[9]
videoin_PIXEL_DATA[10] => de2_70_Video_In_Decoder:video_in_decoder.PIXEL_DATA[10]
videoin_PIXEL_DATA[11] => de2_70_Video_In_Decoder:video_in_decoder.PIXEL_DATA[11]
sram_DQ[0] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[0]
sram_DQ[1] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[1]
sram_DQ[2] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[2]
sram_DQ[3] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[3]
sram_DQ[4] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[4]
sram_DQ[5] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[5]
sram_DQ[6] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[6]
sram_DQ[7] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[7]
sram_DQ[8] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[8]
sram_DQ[9] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[9]
sram_DQ[10] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[10]
sram_DQ[11] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[11]
sram_DQ[12] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[12]
sram_DQ[13] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[13]
sram_DQ[14] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[14]
sram_DQ[15] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[15]
sram_DQ[16] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[16]
sram_DQ[17] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[17]
sram_DQ[18] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[18]
sram_DQ[19] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[19]
sram_DQ[20] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[20]
sram_DQ[21] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[21]
sram_DQ[22] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[22]
sram_DQ[23] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[23]
sram_DQ[24] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[24]
sram_DQ[25] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[25]
sram_DQ[26] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[26]
sram_DQ[27] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[27]
sram_DQ[28] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[28]
sram_DQ[29] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[29]
sram_DQ[30] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[30]
sram_DQ[31] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DQ[31]
sram_DPA[0] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DPA[0]
sram_DPA[1] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DPA[1]
sram_DPA[2] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DPA[2]
sram_DPA[3] <> de2_70_Pixel_Buffer:pixel_buffer.SRAM_DPA[3]
sram_ADDR[0] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[0]
sram_ADDR[1] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[1]
sram_ADDR[2] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[2]
sram_ADDR[3] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[3]
sram_ADDR[4] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[4]
sram_ADDR[5] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[5]
sram_ADDR[6] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[6]
sram_ADDR[7] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[7]
sram_ADDR[8] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[8]
sram_ADDR[9] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[9]
sram_ADDR[10] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[10]
sram_ADDR[11] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[11]
sram_ADDR[12] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[12]
sram_ADDR[13] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[13]
sram_ADDR[14] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[14]
sram_ADDR[15] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[15]
sram_ADDR[16] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[16]
sram_ADDR[17] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[17]
sram_ADDR[18] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADDR[18]
sram_ADSC_N <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADSC_N
sram_ADSP_N <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADSP_N
sram_ADV_N <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_ADV_N
sram_BE_N[0] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_BE_N[0]
sram_BE_N[1] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_BE_N[1]
sram_BE_N[2] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_BE_N[2]
sram_BE_N[3] <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_BE_N[3]
sram_CE1_N <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_CE1_N
sram_CE2 <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_CE2
sram_CE3_N <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_CE3_N
sram_GW_N <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_GW_N
sram_OE_N <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_OE_N
sram_WE_N <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_WE_N
sram_CLK <= de2_70_Pixel_Buffer:pixel_buffer.SRAM_CLK
vga_out_CLK <= de2_70_VGA_Controller:vga_controller.VGA_CLK
vga_out_HS <= de2_70_VGA_Controller:vga_controller.VGA_HS
vga_out_VS <= de2_70_VGA_Controller:vga_controller.VGA_VS
vga_out_BLANK <= de2_70_VGA_Controller:vga_controller.VGA_BLANK
vga_out_SYNC <= de2_70_VGA_Controller:vga_controller.VGA_SYNC
vga_out_R[0] <= de2_70_VGA_Controller:vga_controller.VGA_R[0]
vga_out_R[1] <= de2_70_VGA_Controller:vga_controller.VGA_R[1]
vga_out_R[2] <= de2_70_VGA_Controller:vga_controller.VGA_R[2]
vga_out_R[3] <= de2_70_VGA_Controller:vga_controller.VGA_R[3]
vga_out_R[4] <= de2_70_VGA_Controller:vga_controller.VGA_R[4]
vga_out_R[5] <= de2_70_VGA_Controller:vga_controller.VGA_R[5]
vga_out_R[6] <= de2_70_VGA_Controller:vga_controller.VGA_R[6]
vga_out_R[7] <= de2_70_VGA_Controller:vga_controller.VGA_R[7]
vga_out_R[8] <= de2_70_VGA_Controller:vga_controller.VGA_R[8]
vga_out_R[9] <= de2_70_VGA_Controller:vga_controller.VGA_R[9]
vga_out_G[0] <= de2_70_VGA_Controller:vga_controller.VGA_G[0]
vga_out_G[1] <= de2_70_VGA_Controller:vga_controller.VGA_G[1]
vga_out_G[2] <= de2_70_VGA_Controller:vga_controller.VGA_G[2]
vga_out_G[3] <= de2_70_VGA_Controller:vga_controller.VGA_G[3]
vga_out_G[4] <= de2_70_VGA_Controller:vga_controller.VGA_G[4]
vga_out_G[5] <= de2_70_VGA_Controller:vga_controller.VGA_G[5]
vga_out_G[6] <= de2_70_VGA_Controller:vga_controller.VGA_G[6]
vga_out_G[7] <= de2_70_VGA_Controller:vga_controller.VGA_G[7]
vga_out_G[8] <= de2_70_VGA_Controller:vga_controller.VGA_G[8]
vga_out_G[9] <= de2_70_VGA_Controller:vga_controller.VGA_G[9]
vga_out_B[0] <= de2_70_VGA_Controller:vga_controller.VGA_B[0]
vga_out_B[1] <= de2_70_VGA_Controller:vga_controller.VGA_B[1]
vga_out_B[2] <= de2_70_VGA_Controller:vga_controller.VGA_B[2]
vga_out_B[3] <= de2_70_VGA_Controller:vga_controller.VGA_B[3]
vga_out_B[4] <= de2_70_VGA_Controller:vga_controller.VGA_B[4]
vga_out_B[5] <= de2_70_VGA_Controller:vga_controller.VGA_B[5]
vga_out_B[6] <= de2_70_VGA_Controller:vga_controller.VGA_B[6]
vga_out_B[7] <= de2_70_VGA_Controller:vga_controller.VGA_B[7]
vga_out_B[8] <= de2_70_VGA_Controller:vga_controller.VGA_B[8]
vga_out_B[9] <= de2_70_VGA_Controller:vga_controller.VGA_B[9]
camera_clk_clk <= de2_70_Clock_Signals:clock_signals.sys_clk


|DE2_70_D5M|de2_70:NiosII|de2_70_Clock_Signals:clock_signals
CLOCK_50 => CLOCK_50.IN1
reset => ~NO_FANOUT~
VGA_CLK <= altpll:DE_Clock_Generator_System.clk
sys_clk <= altpll:DE_Clock_Generator_System.clk
sys_reset_n <= altpll:DE_Clock_Generator_System.locked


|DE2_70_D5M|de2_70:NiosII|de2_70_Clock_Signals:clock_signals|altpll:DE_Clock_Generator_System
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2_70_D5M|de2_70:NiosII|de2_70_AV_Config:av_config
clk => clk.IN2
reset => internal_reset.IN1
address[0] => Equal0.IN1
address[0] => Equal1.IN0
address[0] => Equal2.IN1
address[0] => Equal3.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[1] => Equal2.IN0
address[1] => Equal3.IN0
byteenable[0] => always3.IN1
byteenable[0] => always3.IN1
byteenable[0] => always3.IN1
byteenable[0] => internal_reset.IN1
byteenable[1] => always3.IN1
byteenable[2] => ~NO_FANOUT~
byteenable[3] => ~NO_FANOUT~
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => waitrequest.IN1
write => always3.IN1
write => waitrequest.IN1
write => internal_reset.IN1
writedata[0] => address_reg.DATAB
writedata[0] => data_reg.DATAB
writedata[0] => internal_reset.IN1
writedata[1] => control_reg.DATAB
writedata[1] => address_reg.DATAB
writedata[1] => data_reg.DATAB
writedata[2] => control_reg.DATAB
writedata[2] => address_reg.DATAB
writedata[2] => data_reg.DATAB
writedata[3] => address_reg.DATAB
writedata[3] => data_reg.DATAB
writedata[4] => address_reg.DATAB
writedata[4] => data_reg.DATAB
writedata[5] => address_reg.DATAB
writedata[5] => data_reg.DATAB
writedata[6] => address_reg.DATAB
writedata[6] => data_reg.DATAB
writedata[7] => address_reg.DATAB
writedata[7] => data_reg.DATAB
writedata[8] => data_reg.DATAB
writedata[9] => data_reg.DATAB
writedata[10] => data_reg.DATAB
writedata[11] => data_reg.DATAB
writedata[12] => data_reg.DATAB
writedata[13] => data_reg.DATAB
writedata[14] => data_reg.DATAB
writedata[15] => data_reg.DATAB
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
I2C_SDAT <> altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_data
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
I2C_SCEN <= altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_en
I2C_SCLK <= altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_clk


|DE2_70_D5M|de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init
clk => auto_init_error~reg0.CLK
clk => auto_init_complete~reg0.CLK
clk => rom_address[0]~reg0.CLK
clk => rom_address[1]~reg0.CLK
clk => rom_address[2]~reg0.CLK
clk => rom_address[3]~reg0.CLK
clk => rom_address[4]~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => data_out[32]~reg0.CLK
clk => data_out[33]~reg0.CLK
clk => data_out[34]~reg0.CLK
clk => data_out[35]~reg0.CLK
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => auto_init_complete.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always4.IN1
transfer_complete => always1.IN1
transfer_complete => toggle_next_transfer.IN1
rom_data[0] => data_out.DATAA
rom_data[1] => data_out.DATAA
rom_data[2] => data_out.DATAA
rom_data[3] => data_out.DATAA
rom_data[4] => data_out.DATAA
rom_data[5] => data_out.DATAA
rom_data[6] => data_out.DATAA
rom_data[7] => data_out.DATAA
rom_data[8] => data_out.DATAA
rom_data[9] => data_out.DATAA
rom_data[10] => data_out.DATAA
rom_data[11] => data_out.DATAA
rom_data[12] => data_out.DATAA
rom_data[13] => data_out.DATAA
rom_data[14] => data_out.DATAA
rom_data[15] => data_out.DATAA
rom_data[16] => data_out.DATAA
rom_data[17] => data_out.DATAA
rom_data[18] => data_out.DATAA
rom_data[19] => data_out.DATAA
rom_data[20] => data_out.DATAA
rom_data[21] => data_out.DATAA
rom_data[22] => data_out.DATAA
rom_data[23] => data_out.DATAA
rom_data[24] => data_out.DATAA
rom_data[25] => data_out.DATAA
rom_data[26] => data_out.DATAA
rom_data[27] => data_out.DATAA
rom_data[28] => data_out.DATAA
rom_data[29] => data_out.DATAA
rom_data[30] => data_out.DATAA
rom_data[31] => data_out.DATAA
rom_data[32] => data_out.DATAA
rom_data[33] => data_out.DATAA
rom_data[34] => data_out.DATAA
rom_data[35] => data_out.DATAA
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[0] <= rom_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= rom_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= rom_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= rom_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= rom_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM
rom_address[0] => Decoder0.IN4
rom_address[0] => Mux0.IN35
rom_address[0] => Mux1.IN35
rom_address[0] => Mux2.IN35
rom_address[0] => Mux3.IN35
rom_address[0] => Mux4.IN35
rom_address[0] => Mux5.IN35
rom_address[0] => Mux6.IN35
rom_address[0] => Mux7.IN35
rom_address[0] => Mux8.IN35
rom_address[0] => Mux9.IN35
rom_address[0] => Mux10.IN35
rom_address[0] => Mux11.IN35
rom_address[0] => Mux12.IN35
rom_address[0] => Mux13.IN35
rom_address[0] => Mux14.IN35
rom_address[1] => Decoder0.IN3
rom_address[1] => Decoder1.IN3
rom_address[1] => Mux0.IN34
rom_address[1] => Mux1.IN34
rom_address[1] => Mux2.IN34
rom_address[1] => Mux3.IN34
rom_address[1] => Mux4.IN34
rom_address[1] => Mux5.IN34
rom_address[1] => Mux6.IN34
rom_address[1] => Mux7.IN34
rom_address[1] => Mux8.IN34
rom_address[1] => Mux9.IN34
rom_address[1] => Mux10.IN34
rom_address[1] => Mux11.IN34
rom_address[1] => Mux12.IN34
rom_address[1] => Mux13.IN34
rom_address[1] => Mux14.IN34
rom_address[2] => Decoder0.IN2
rom_address[2] => Decoder1.IN2
rom_address[2] => Mux0.IN33
rom_address[2] => Mux1.IN33
rom_address[2] => Mux2.IN33
rom_address[2] => Mux3.IN33
rom_address[2] => Mux4.IN33
rom_address[2] => Mux5.IN33
rom_address[2] => Mux6.IN33
rom_address[2] => Mux7.IN33
rom_address[2] => Mux8.IN33
rom_address[2] => Mux9.IN33
rom_address[2] => Mux10.IN33
rom_address[2] => Mux11.IN33
rom_address[2] => Mux12.IN33
rom_address[2] => Mux13.IN33
rom_address[2] => Mux14.IN33
rom_address[3] => Decoder0.IN1
rom_address[3] => Decoder1.IN1
rom_address[3] => Mux0.IN32
rom_address[3] => Mux1.IN32
rom_address[3] => Mux2.IN32
rom_address[3] => Mux3.IN32
rom_address[3] => Mux4.IN32
rom_address[3] => Mux5.IN32
rom_address[3] => Mux6.IN32
rom_address[3] => Mux7.IN32
rom_address[3] => Mux8.IN32
rom_address[3] => Mux9.IN32
rom_address[3] => Mux10.IN32
rom_address[3] => Mux11.IN32
rom_address[3] => Mux12.IN32
rom_address[3] => Mux13.IN32
rom_address[3] => Mux14.IN32
rom_address[4] => Decoder0.IN0
rom_address[4] => Decoder1.IN0
rom_address[4] => Mux0.IN31
rom_address[4] => Mux1.IN31
rom_address[4] => Mux2.IN31
rom_address[4] => Mux3.IN31
rom_address[4] => Mux4.IN31
rom_address[4] => Mux5.IN31
rom_address[4] => Mux6.IN31
rom_address[4] => Mux7.IN31
rom_address[4] => Mux8.IN31
rom_address[4] => Mux9.IN31
rom_address[4] => Mux10.IN31
rom_address[4] => Mux11.IN31
rom_address[4] => Mux12.IN31
rom_address[4] => Mux13.IN31
rom_address[4] => Mux14.IN31
exposure[0] => Mux14.IN36
exposure[1] => Mux13.IN36
exposure[2] => Mux12.IN36
exposure[3] => Mux11.IN36
exposure[4] => Mux10.IN36
exposure[5] => Mux9.IN36
exposure[6] => Mux8.IN36
exposure[7] => Mux7.IN36
exposure[8] => Mux6.IN36
exposure[9] => Mux5.IN36
exposure[10] => Mux4.IN36
exposure[11] => Mux3.IN36
exposure[12] => Mux2.IN36
exposure[13] => data.DATAB
exposure[14] => Mux1.IN36
exposure[15] => Mux0.IN36
rom_data[0] <= <GND>
rom_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rom_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rom_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rom_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rom_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_data[9] <= <GND>
rom_data[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_data[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_data[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_data[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_data[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_data[15] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[16] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[17] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[18] <= <GND>
rom_data[19] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
rom_data[20] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
rom_data[21] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
rom_data[22] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
rom_data[23] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
rom_data[24] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[25] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[26] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[27] <= <GND>
rom_data[28] <= <GND>
rom_data[29] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[30] <= <GND>
rom_data[31] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[32] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[33] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[34] <= <GND>
rom_data[35] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
clk => clk.IN1
reset => reset.IN1
start_transfer => always1.IN1
start_transfer => transfer_complete.OUTPUTSELECT
data_in[0] => shiftreg_data.DATAB
data_in[1] => shiftreg_data.DATAB
data_in[2] => shiftreg_data.DATAB
data_in[3] => shiftreg_data.DATAB
data_in[4] => shiftreg_data.DATAB
data_in[5] => shiftreg_data.DATAB
data_in[6] => shiftreg_data.DATAB
data_in[7] => shiftreg_data.DATAB
data_in[8] => shiftreg_data.DATAB
data_in[9] => shiftreg_data.DATAB
data_in[10] => shiftreg_data.DATAB
data_in[11] => shiftreg_data.DATAB
data_in[12] => shiftreg_data.DATAB
data_in[13] => shiftreg_data.DATAB
data_in[14] => shiftreg_data.DATAB
data_in[15] => shiftreg_data.DATAB
data_in[16] => shiftreg_data.DATAB
data_in[17] => shiftreg_data.DATAB
data_in[18] => shiftreg_data.DATAB
data_in[19] => shiftreg_data.DATAB
data_in[20] => shiftreg_data.DATAB
data_in[21] => shiftreg_data.DATAB
data_in[22] => shiftreg_data.DATAB
data_in[23] => shiftreg_data.DATAB
data_in[24] => shiftreg_data.DATAB
data_in[25] => shiftreg_data.DATAB
data_in[26] => shiftreg_data.DATAB
data_in[27] => shiftreg_data.DATAB
data_in[28] => shiftreg_data.DATAB
data_in[29] => shiftreg_data.DATAB
data_in[30] => shiftreg_data.DATAB
data_in[31] => shiftreg_data.DATAB
data_in[32] => shiftreg_data.DATAB
data_in[33] => shiftreg_data.DATAB
data_in[34] => shiftreg_data.DATAB
data_in[35] => shiftreg_data.DATAB
transfer_mask[0] => shiftreg_mask.DATAB
transfer_mask[1] => shiftreg_mask.DATAB
transfer_mask[2] => shiftreg_mask.DATAB
transfer_mask[3] => shiftreg_mask.DATAB
transfer_mask[4] => shiftreg_mask.DATAB
transfer_mask[5] => shiftreg_mask.DATAB
transfer_mask[6] => shiftreg_mask.DATAB
transfer_mask[7] => shiftreg_mask.DATAB
transfer_mask[8] => shiftreg_mask.DATAB
transfer_mask[9] => shiftreg_mask.DATAB
transfer_mask[10] => shiftreg_mask.DATAB
transfer_mask[11] => shiftreg_mask.DATAB
transfer_mask[12] => shiftreg_mask.DATAB
transfer_mask[13] => shiftreg_mask.DATAB
transfer_mask[14] => shiftreg_mask.DATAB
transfer_mask[15] => shiftreg_mask.DATAB
transfer_mask[16] => shiftreg_mask.DATAB
transfer_mask[17] => shiftreg_mask.DATAB
transfer_mask[18] => shiftreg_mask.DATAB
transfer_mask[19] => shiftreg_mask.DATAB
transfer_mask[20] => shiftreg_mask.DATAB
transfer_mask[21] => shiftreg_mask.DATAB
transfer_mask[22] => shiftreg_mask.DATAB
transfer_mask[23] => shiftreg_mask.DATAB
transfer_mask[24] => shiftreg_mask.DATAB
transfer_mask[25] => shiftreg_mask.DATAB
transfer_mask[26] => shiftreg_mask.DATAB
transfer_mask[27] => shiftreg_mask.DATAB
transfer_mask[28] => shiftreg_mask.DATAB
transfer_mask[29] => shiftreg_mask.DATAB
transfer_mask[30] => shiftreg_mask.DATAB
transfer_mask[31] => shiftreg_mask.DATAB
transfer_mask[32] => shiftreg_mask.DATAB
transfer_mask[33] => shiftreg_mask.DATAB
transfer_mask[34] => shiftreg_mask.DATAB
transfer_mask[35] => shiftreg_mask.DATAB
restart_counter[0] => counter.DATAB
restart_counter[1] => counter.DATAB
restart_counter[2] => counter.DATAB
restart_counter[3] => counter.DATAB
restart_counter[4] => counter.DATAB
restart_counter[5] => counter.DATAB
restart_data_in[0] => shiftreg_data.DATAB
restart_data_in[1] => shiftreg_data.DATAB
restart_data_in[2] => shiftreg_data.DATAB
restart_data_in[3] => shiftreg_data.DATAB
restart_data_in[4] => shiftreg_data.DATAB
restart_data_in[5] => shiftreg_data.DATAB
restart_data_in[6] => shiftreg_data.DATAB
restart_data_in[7] => shiftreg_data.DATAB
restart_data_in[8] => shiftreg_data.DATAB
restart_data_in[9] => shiftreg_data.DATAB
restart_data_in[10] => shiftreg_data.DATAB
restart_data_in[11] => shiftreg_data.DATAB
restart_data_in[12] => shiftreg_data.DATAB
restart_data_in[13] => shiftreg_data.DATAB
restart_data_in[14] => shiftreg_data.DATAB
restart_data_in[15] => shiftreg_data.DATAB
restart_data_in[16] => shiftreg_data.DATAB
restart_data_in[17] => shiftreg_data.DATAB
restart_data_in[18] => shiftreg_data.DATAB
restart_data_in[19] => shiftreg_data.DATAB
restart_data_in[20] => shiftreg_data.DATAB
restart_data_in[21] => shiftreg_data.DATAB
restart_data_in[22] => shiftreg_data.DATAB
restart_data_in[23] => shiftreg_data.DATAB
restart_data_in[24] => shiftreg_data.DATAB
restart_data_in[25] => shiftreg_data.DATAB
restart_data_in[26] => shiftreg_data.DATAB
restart_data_in[27] => shiftreg_data.DATAB
restart_data_in[28] => shiftreg_data.DATAB
restart_data_in[29] => shiftreg_data.DATAB
restart_data_in[30] => shiftreg_data.DATAB
restart_data_in[31] => shiftreg_data.DATAB
restart_data_in[32] => shiftreg_data.DATAB
restart_data_in[33] => shiftreg_data.DATAB
restart_data_in[34] => shiftreg_data.DATAB
restart_data_in[35] => shiftreg_data.DATAB
restart_transfer_mask[0] => shiftreg_mask.DATAB
restart_transfer_mask[1] => shiftreg_mask.DATAB
restart_transfer_mask[2] => shiftreg_mask.DATAB
restart_transfer_mask[3] => shiftreg_mask.DATAB
restart_transfer_mask[4] => shiftreg_mask.DATAB
restart_transfer_mask[5] => shiftreg_mask.DATAB
restart_transfer_mask[6] => shiftreg_mask.DATAB
restart_transfer_mask[7] => shiftreg_mask.DATAB
restart_transfer_mask[8] => shiftreg_mask.DATAB
restart_transfer_mask[9] => shiftreg_mask.DATAB
restart_transfer_mask[10] => shiftreg_mask.DATAB
restart_transfer_mask[11] => shiftreg_mask.DATAB
restart_transfer_mask[12] => shiftreg_mask.DATAB
restart_transfer_mask[13] => shiftreg_mask.DATAB
restart_transfer_mask[14] => shiftreg_mask.DATAB
restart_transfer_mask[15] => shiftreg_mask.DATAB
restart_transfer_mask[16] => shiftreg_mask.DATAB
restart_transfer_mask[17] => shiftreg_mask.DATAB
restart_transfer_mask[18] => shiftreg_mask.DATAB
restart_transfer_mask[19] => shiftreg_mask.DATAB
restart_transfer_mask[20] => shiftreg_mask.DATAB
restart_transfer_mask[21] => shiftreg_mask.DATAB
restart_transfer_mask[22] => shiftreg_mask.DATAB
restart_transfer_mask[23] => shiftreg_mask.DATAB
restart_transfer_mask[24] => shiftreg_mask.DATAB
restart_transfer_mask[25] => shiftreg_mask.DATAB
restart_transfer_mask[26] => shiftreg_mask.DATAB
restart_transfer_mask[27] => shiftreg_mask.DATAB
restart_transfer_mask[28] => shiftreg_mask.DATAB
restart_transfer_mask[29] => shiftreg_mask.DATAB
restart_transfer_mask[30] => shiftreg_mask.DATAB
restart_transfer_mask[31] => shiftreg_mask.DATAB
restart_transfer_mask[32] => shiftreg_mask.DATAB
restart_transfer_mask[33] => shiftreg_mask.DATAB
restart_transfer_mask[34] => shiftreg_mask.DATAB
restart_transfer_mask[35] => shiftreg_mask.DATAB
serial_data <> serial_data
serial_clk <= serial_clk.DB_MAX_OUTPUT_PORT_TYPE
serial_en <= serial_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= shiftreg_data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= shiftreg_data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= shiftreg_data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= shiftreg_data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= shiftreg_data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= shiftreg_data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= shiftreg_data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= shiftreg_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= shiftreg_data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= shiftreg_data[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= shiftreg_data[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= shiftreg_data[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= shiftreg_data[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= shiftreg_data[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= shiftreg_data[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= shiftreg_data[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= shiftreg_data[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= shiftreg_data[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= shiftreg_data[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= shiftreg_data[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= shiftreg_data[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= shiftreg_data[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= shiftreg_data[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= shiftreg_data[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= shiftreg_data[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= shiftreg_data[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= shiftreg_data[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= shiftreg_data[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= shiftreg_data[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= shiftreg_data[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= shiftreg_data[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= shiftreg_data[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= shiftreg_data[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= shiftreg_data[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= shiftreg_data[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= shiftreg_data[35].DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
clk => clk_counter[11].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder
clk => clk.IN1
reset => ~NO_FANOUT~
PIXEL_CLK => video_clk.IN2
LINE_VALID => LINE_VALID.IN1
FRAME_VALID => FRAME_VALID.IN1
PIXEL_DATA[0] => ~NO_FANOUT~
PIXEL_DATA[1] => ~NO_FANOUT~
PIXEL_DATA[2] => ~NO_FANOUT~
PIXEL_DATA[3] => ~NO_FANOUT~
PIXEL_DATA[4] => PIXEL_DATA[4].IN1
PIXEL_DATA[5] => PIXEL_DATA[5].IN1
PIXEL_DATA[6] => PIXEL_DATA[6].IN1
PIXEL_DATA[7] => PIXEL_DATA[7].IN1
PIXEL_DATA[8] => PIXEL_DATA[8].IN1
PIXEL_DATA[9] => PIXEL_DATA[9].IN1
PIXEL_DATA[10] => PIXEL_DATA[10].IN1
PIXEL_DATA[11] => PIXEL_DATA[11].IN1
pixel_clk_reset => video_clk_reset.IN1
stream_out_ready => comb.IN1
overflow_flag <= overflow_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_data[1] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_data[2] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_data[3] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_data[4] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_data[5] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_data[6] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_data[7] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_startofpacket <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_endofpacket <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_empty <= <GND>
stream_out_valid <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.rdempty


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder
clk => temp_valid.CLK
clk => temp_end.CLK
clk => temp_start.CLK
clk => temp_data[0].CLK
clk => temp_data[1].CLK
clk => temp_data[2].CLK
clk => temp_data[3].CLK
clk => temp_data[4].CLK
clk => temp_data[5].CLK
clk => temp_data[6].CLK
clk => temp_data[7].CLK
clk => frame_sync.CLK
clk => valid~reg0.CLK
clk => endofpacket~reg0.CLK
clk => startofpacket~reg0.CLK
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => io_frame_valid.CLK
clk => io_line_valid.CLK
clk => io_pixel_data[0].CLK
clk => io_pixel_data[1].CLK
clk => io_pixel_data[2].CLK
clk => io_pixel_data[3].CLK
clk => io_pixel_data[4].CLK
clk => io_pixel_data[5].CLK
clk => io_pixel_data[6].CLK
clk => io_pixel_data[7].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => startofpacket.OUTPUTSELECT
reset => endofpacket.OUTPUTSELECT
reset => valid.OUTPUTSELECT
reset => frame_sync.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_start.OUTPUTSELECT
reset => temp_end.OUTPUTSELECT
reset => temp_valid.OUTPUTSELECT
PIXEL_DATA[0] => io_pixel_data[0].DATAIN
PIXEL_DATA[1] => io_pixel_data[1].DATAIN
PIXEL_DATA[2] => io_pixel_data[2].DATAIN
PIXEL_DATA[3] => io_pixel_data[3].DATAIN
PIXEL_DATA[4] => io_pixel_data[4].DATAIN
PIXEL_DATA[5] => io_pixel_data[5].DATAIN
PIXEL_DATA[6] => io_pixel_data[6].DATAIN
PIXEL_DATA[7] => io_pixel_data[7].DATAIN
LINE_VALID => io_line_valid.DATAIN
FRAME_VALID => io_frame_valid.DATAIN
ready => valid.OUTPUTSELECT
ready => read_temps.IN1
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
startofpacket <= startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
endofpacket <= endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO
wrclk => wrclk.IN1
wrreq => wrreq.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrfull <= dcfifo:dcfifo_component.wrfull
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdempty <= dcfifo:dcfifo_component.rdempty


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component
data[0] => dcfifo_12l1:auto_generated.data[0]
data[1] => dcfifo_12l1:auto_generated.data[1]
data[2] => dcfifo_12l1:auto_generated.data[2]
data[3] => dcfifo_12l1:auto_generated.data[3]
data[4] => dcfifo_12l1:auto_generated.data[4]
data[5] => dcfifo_12l1:auto_generated.data[5]
data[6] => dcfifo_12l1:auto_generated.data[6]
data[7] => dcfifo_12l1:auto_generated.data[7]
data[8] => dcfifo_12l1:auto_generated.data[8]
data[9] => dcfifo_12l1:auto_generated.data[9]
q[0] <= dcfifo_12l1:auto_generated.q[0]
q[1] <= dcfifo_12l1:auto_generated.q[1]
q[2] <= dcfifo_12l1:auto_generated.q[2]
q[3] <= dcfifo_12l1:auto_generated.q[3]
q[4] <= dcfifo_12l1:auto_generated.q[4]
q[5] <= dcfifo_12l1:auto_generated.q[5]
q[6] <= dcfifo_12l1:auto_generated.q[6]
q[7] <= dcfifo_12l1:auto_generated.q[7]
q[8] <= dcfifo_12l1:auto_generated.q[8]
q[9] <= dcfifo_12l1:auto_generated.q[9]
rdclk => dcfifo_12l1:auto_generated.rdclk
rdreq => dcfifo_12l1:auto_generated.rdreq
wrclk => dcfifo_12l1:auto_generated.wrclk
wrreq => dcfifo_12l1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_12l1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_12l1:auto_generated.wrfull
rdusedw[0] <= dcfifo_12l1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_12l1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_12l1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_12l1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_12l1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_12l1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_12l1:auto_generated.rdusedw[6]
wrusedw[0] <= dcfifo_12l1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_12l1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_12l1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_12l1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_12l1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_12l1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_12l1:auto_generated.wrusedw[6]


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated
data[0] => altsyncram_vju:fifo_ram.data_a[0]
data[1] => altsyncram_vju:fifo_ram.data_a[1]
data[2] => altsyncram_vju:fifo_ram.data_a[2]
data[3] => altsyncram_vju:fifo_ram.data_a[3]
data[4] => altsyncram_vju:fifo_ram.data_a[4]
data[5] => altsyncram_vju:fifo_ram.data_a[5]
data[6] => altsyncram_vju:fifo_ram.data_a[6]
data[7] => altsyncram_vju:fifo_ram.data_a[7]
data[8] => altsyncram_vju:fifo_ram.data_a[8]
data[9] => altsyncram_vju:fifo_ram.data_a[9]
q[0] <= altsyncram_vju:fifo_ram.q_b[0]
q[1] <= altsyncram_vju:fifo_ram.q_b[1]
q[2] <= altsyncram_vju:fifo_ram.q_b[2]
q[3] <= altsyncram_vju:fifo_ram.q_b[3]
q[4] <= altsyncram_vju:fifo_ram.q_b[4]
q[5] <= altsyncram_vju:fifo_ram.q_b[5]
q[6] <= altsyncram_vju:fifo_ram.q_b[6]
q[7] <= altsyncram_vju:fifo_ram.q_b[7]
q[8] <= altsyncram_vju:fifo_ram.q_b[8]
q[9] <= altsyncram_vju:fifo_ram.q_b[9]
rdclk => a_graycounter_f86:rdptr_g1p.clock
rdclk => altsyncram_vju:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_0v8:rs_brp.clock
rdclk => dffpipe_0v8:rs_bwp.clock
rdclk => alt_synch_pipe_7u7:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_41c:wrptr_g1p.clock
wrclk => a_graycounter_31c:wrptr_gp.clock
wrclk => altsyncram_vju:fifo_ram.clock0
wrclk => dffpipe_0v8:ws_brp.clock
wrclk => dffpipe_0v8:ws_bwp.clock
wrclk => alt_synch_pipe_8u7:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_gray2bin_bcb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_gray2bin_bcb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_gray2bin_bcb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_gray2bin_bcb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_41c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_a[6] => ram_block14a9.PORTAADDR6
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
address_b[6] => ram_block14a9.PORTBADDR6
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr
clock => dffe15a[0].CLK
d[0] => dffe15a[0].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_0v8:rs_brp
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_0v8:rs_bwp
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp
clock => dffpipe_1v8:dffpipe17.clock
d[0] => dffpipe_1v8:dffpipe17.d[0]
d[1] => dffpipe_1v8:dffpipe17.d[1]
d[2] => dffpipe_1v8:dffpipe17.d[2]
d[3] => dffpipe_1v8:dffpipe17.d[3]
d[4] => dffpipe_1v8:dffpipe17.d[4]
d[5] => dffpipe_1v8:dffpipe17.d[5]
d[6] => dffpipe_1v8:dffpipe17.d[6]
d[7] => dffpipe_1v8:dffpipe17.d[7]
q[0] <= dffpipe_1v8:dffpipe17.q[0]
q[1] <= dffpipe_1v8:dffpipe17.q[1]
q[2] <= dffpipe_1v8:dffpipe17.q[2]
q[3] <= dffpipe_1v8:dffpipe17.q[3]
q[4] <= dffpipe_1v8:dffpipe17.q[4]
q[5] <= dffpipe_1v8:dffpipe17.q[5]
q[6] <= dffpipe_1v8:dffpipe17.q[6]
q[7] <= dffpipe_1v8:dffpipe17.q[7]


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_0v8:ws_brp
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_0v8:ws_bwp
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp
clock => dffpipe_2v8:dffpipe20.clock
d[0] => dffpipe_2v8:dffpipe20.d[0]
d[1] => dffpipe_2v8:dffpipe20.d[1]
d[2] => dffpipe_2v8:dffpipe20.d[2]
d[3] => dffpipe_2v8:dffpipe20.d[3]
d[4] => dffpipe_2v8:dffpipe20.d[4]
d[5] => dffpipe_2v8:dffpipe20.d[5]
d[6] => dffpipe_2v8:dffpipe20.d[6]
d[7] => dffpipe_2v8:dffpipe20.d[7]
q[0] <= dffpipe_2v8:dffpipe20.q[0]
q[1] <= dffpipe_2v8:dffpipe20.q[1]
q[2] <= dffpipe_2v8:dffpipe20.q[2]
q[3] <= dffpipe_2v8:dffpipe20.q[3]
q[4] <= dffpipe_2v8:dffpipe20.q[4]
q[5] <= dffpipe_2v8:dffpipe20.q[5]
q[6] <= dffpipe_2v8:dffpipe20.q[6]
q[7] <= dffpipe_2v8:dffpipe20.q[7]


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe22a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe22a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe22a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe22a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe22a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe22a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe22a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|cmpr_s16:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|cmpr_s16:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler
clk => clk.IN1
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
reset => saved_stream_in_startofpacket.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => pixel_toggle.OUTPUTSELECT
reset => line_toggle.OUTPUTSELECT
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_startofpacket => always1.IN0
stream_in_startofpacket => always3.IN0
stream_in_startofpacket => always5.IN0
stream_in_endofpacket => stream_out_endofpacket.DATAB
stream_in_endofpacket => always5.IN1
stream_in_empty => stream_out_empty.DATAB
stream_in_valid => stream_out_valid.IN1
stream_in_valid => always1.IN1
stream_in_valid => transfer_data.IN1
stream_out_ready => stream_in_ready.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[0] <= stream_out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[1] <= stream_out_empty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg
shiftin[0] => shift_taps_tor:auto_generated.shiftin[0]
shiftin[1] => shift_taps_tor:auto_generated.shiftin[1]
shiftin[2] => shift_taps_tor:auto_generated.shiftin[2]
shiftin[3] => shift_taps_tor:auto_generated.shiftin[3]
shiftin[4] => shift_taps_tor:auto_generated.shiftin[4]
shiftin[5] => shift_taps_tor:auto_generated.shiftin[5]
shiftin[6] => shift_taps_tor:auto_generated.shiftin[6]
shiftin[7] => shift_taps_tor:auto_generated.shiftin[7]
clock => shift_taps_tor:auto_generated.clock
clken => shift_taps_tor:auto_generated.clken
shiftout[0] <= shift_taps_tor:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_tor:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_tor:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_tor:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_tor:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_tor:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_tor:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_tor:auto_generated.shiftout[7]
taps[0] <= <GND>
taps[1] <= <GND>
taps[2] <= <GND>
taps[3] <= <GND>
taps[4] <= <GND>
taps[5] <= <GND>
taps[6] <= <GND>
taps[7] <= <GND>
aclr => ~NO_FANOUT~


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated
clken => altsyncram_6fa1:altsyncram2.clocken0
clken => cntr_2rf:cntr1.clk_en
clock => altsyncram_6fa1:altsyncram2.clock0
clock => cntr_2rf:cntr1.clock
shiftin[0] => altsyncram_6fa1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_6fa1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_6fa1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_6fa1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_6fa1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_6fa1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_6fa1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_6fa1:altsyncram2.data_a[7]
shiftout[0] <= altsyncram_6fa1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_6fa1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_6fa1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_6fa1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_6fa1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_6fa1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_6fa1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_6fa1:altsyncram2.q_b[7]
taps[0] <= altsyncram_6fa1:altsyncram2.q_b[0]
taps[1] <= altsyncram_6fa1:altsyncram2.q_b[1]
taps[2] <= altsyncram_6fa1:altsyncram2.q_b[2]
taps[3] <= altsyncram_6fa1:altsyncram2.q_b[3]
taps[4] <= altsyncram_6fa1:altsyncram2.q_b[4]
taps[5] <= altsyncram_6fa1:altsyncram2.q_b[5]
taps[6] <= altsyncram_6fa1:altsyncram2.q_b[6]
taps[7] <= altsyncram_6fa1:altsyncram2.q_b[7]


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|altsyncram_6fa1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|cntr_2rf:cntr1
clk_en => counter_reg_bit4a[11].IN0
clock => counter_reg_bit4a[11].CLK
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT
q[11] <= counter_reg_bit4a[11].REGOUT


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|cntr_2rf:cntr1|cmpr_ndc:cmpr5
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Clipper:video_clipper
clk => clk.IN2
reset => reset.IN2
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_data[16] => stream_in_data[16].IN1
stream_in_data[17] => stream_in_data[17].IN1
stream_in_data[18] => stream_in_data[18].IN1
stream_in_data[19] => stream_in_data[19].IN1
stream_in_data[20] => stream_in_data[20].IN1
stream_in_data[21] => stream_in_data[21].IN1
stream_in_data[22] => stream_in_data[22].IN1
stream_in_data[23] => stream_in_data[23].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => stream_in_empty[0].IN1
stream_in_empty[1] => stream_in_empty[1].IN1
stream_in_valid => stream_in_valid.IN1
stream_out_ready => stream_out_ready.IN1
stream_in_ready <= altera_up_video_clipper_drop:Clipper_Drop.stream_in_ready
stream_out_data[0] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[1] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[2] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[3] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[4] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[5] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[6] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[7] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[8] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[9] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[10] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[11] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[12] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[13] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[14] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[15] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[16] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[17] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[18] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[19] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[20] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[21] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[22] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[23] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_startofpacket <= altera_up_video_clipper_add:Clipper_Add.stream_out_startofpacket
stream_out_endofpacket <= altera_up_video_clipper_add:Clipper_Add.stream_out_endofpacket
stream_out_empty[0] <= altera_up_video_clipper_add:Clipper_Add.stream_out_empty
stream_out_empty[1] <= altera_up_video_clipper_add:Clipper_Add.stream_out_empty
stream_out_valid <= altera_up_video_clipper_add:Clipper_Add.stream_out_valid


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => stream_out_data.DATAA
stream_in_data[1] => stream_out_data.DATAA
stream_in_data[2] => stream_out_data.DATAA
stream_in_data[3] => stream_out_data.DATAA
stream_in_data[4] => stream_out_data.DATAA
stream_in_data[5] => stream_out_data.DATAA
stream_in_data[6] => stream_out_data.DATAA
stream_in_data[7] => stream_out_data.DATAA
stream_in_data[8] => stream_out_data.DATAA
stream_in_data[9] => stream_out_data.DATAA
stream_in_data[10] => stream_out_data.DATAA
stream_in_data[11] => stream_out_data.DATAA
stream_in_data[12] => stream_out_data.DATAA
stream_in_data[13] => stream_out_data.DATAA
stream_in_data[14] => stream_out_data.DATAA
stream_in_data[15] => stream_out_data.DATAA
stream_in_data[16] => stream_out_data.DATAA
stream_in_data[17] => stream_out_data.DATAA
stream_in_data[18] => stream_out_data.DATAA
stream_in_data[19] => stream_out_data.DATAA
stream_in_data[20] => stream_out_data.DATAA
stream_in_data[21] => stream_out_data.DATAA
stream_in_data[22] => stream_out_data.DATAA
stream_in_data[23] => stream_out_data.DATAA
stream_in_startofpacket => stream_in_ready.IN0
stream_in_endofpacket => always1.IN0
stream_in_empty[0] => stream_out_empty.DATAB
stream_in_empty[1] => stream_out_empty.DATAB
stream_in_valid => stream_out_valid.IN1
stream_in_valid => stream_in_ready.IN1
stream_in_valid => increment_counters.IN1
stream_out_ready => always2.IN1
stream_out_ready => stream_in_ready.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[0] <= stream_out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[1] <= stream_out_empty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters
clk => inner_height_valid.CLK
clk => inner_width_valid.CLK
clk => height[0].CLK
clk => height[1].CLK
clk => height[2].CLK
clk => height[3].CLK
clk => height[4].CLK
clk => height[5].CLK
clk => height[6].CLK
clk => height[7].CLK
clk => height[8].CLK
clk => height[9].CLK
clk => width[0].CLK
clk => width[1].CLK
clk => width[2].CLK
clk => width[3].CLK
clk => width[4].CLK
clk => width[5].CLK
clk => width[6].CLK
clk => width[7].CLK
clk => width[8].CLK
clk => width[9].CLK
clk => width[10].CLK
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => inner_width_valid.OUTPUTSELECT
reset => inner_height_valid.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => always1.IN1
increment_counters => inner_width_valid.OUTPUTSELECT
start_of_outer_frame <= start_of_outer_frame.DB_MAX_OUTPUT_PORT_TYPE
end_of_outer_frame <= end_of_outer_frame.DB_MAX_OUTPUT_PORT_TYPE
start_of_inner_frame <= start_of_inner_frame.DB_MAX_OUTPUT_PORT_TYPE
end_of_inner_frame <= end_of_inner_frame.DB_MAX_OUTPUT_PORT_TYPE
inner_frame_valid <= inner_frame_valid.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => stream_out_data.DATAB
stream_in_data[1] => stream_out_data.DATAB
stream_in_data[2] => stream_out_data.DATAB
stream_in_data[3] => stream_out_data.DATAB
stream_in_data[4] => stream_out_data.DATAB
stream_in_data[5] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[8] => stream_out_data.DATAB
stream_in_data[9] => stream_out_data.DATAB
stream_in_data[10] => stream_out_data.DATAB
stream_in_data[11] => stream_out_data.DATAB
stream_in_data[12] => stream_out_data.DATAB
stream_in_data[13] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[16] => stream_out_data.DATAB
stream_in_data[17] => stream_out_data.DATAB
stream_in_data[18] => stream_out_data.DATAB
stream_in_data[19] => stream_out_data.DATAB
stream_in_data[20] => stream_out_data.DATAB
stream_in_data[21] => stream_out_data.DATAB
stream_in_data[22] => stream_out_data.DATAB
stream_in_data[23] => stream_out_data.DATAB
stream_in_startofpacket => ~NO_FANOUT~
stream_in_endofpacket => ~NO_FANOUT~
stream_in_empty[0] => ~NO_FANOUT~
stream_in_empty[1] => ~NO_FANOUT~
stream_in_valid => stream_out_valid.DATAB
stream_in_valid => increment_counters.IN1
stream_out_ready => stream_in_ready.IN1
stream_out_ready => increment_counters.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[0] <= stream_out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[1] <= stream_out_empty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters
clk => inner_height_valid.CLK
clk => inner_width_valid.CLK
clk => height[0].CLK
clk => height[1].CLK
clk => height[2].CLK
clk => height[3].CLK
clk => height[4].CLK
clk => height[5].CLK
clk => height[6].CLK
clk => height[7].CLK
clk => height[8].CLK
clk => height[9].CLK
clk => width[0].CLK
clk => width[1].CLK
clk => width[2].CLK
clk => width[3].CLK
clk => width[4].CLK
clk => width[5].CLK
clk => width[6].CLK
clk => width[7].CLK
clk => width[8].CLK
clk => width[9].CLK
clk => width[10].CLK
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => inner_width_valid.OUTPUTSELECT
reset => inner_height_valid.OUTPUTSELECT
increment_counters => always0.IN1
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => inner_width_valid.OUTPUTSELECT
start_of_outer_frame <= start_of_outer_frame.DB_MAX_OUTPUT_PORT_TYPE
end_of_outer_frame <= end_of_outer_frame.DB_MAX_OUTPUT_PORT_TYPE
start_of_inner_frame <= start_of_inner_frame.DB_MAX_OUTPUT_PORT_TYPE
end_of_inner_frame <= end_of_inner_frame.DB_MAX_OUTPUT_PORT_TYPE
inner_frame_valid <= inner_frame_valid.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_data[16] => stream_in_data[16].IN1
stream_in_data[17] => stream_in_data[17].IN1
stream_in_data[18] => stream_in_data[18].IN1
stream_in_data[19] => stream_in_data[19].IN1
stream_in_data[20] => stream_in_data[20].IN1
stream_in_data[21] => stream_in_data[21].IN1
stream_in_data[22] => stream_in_data[22].IN1
stream_in_data[23] => stream_in_data[23].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => ~NO_FANOUT~
stream_in_empty[1] => ~NO_FANOUT~
stream_in_valid => stream_in_valid.IN1
stream_out_ready => stream_out_ready.IN1
stream_in_ready <= altera_up_video_scaler_shrink:Shrink_Frame.stream_in_ready
stream_out_data[0] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[1] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[2] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[3] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[4] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[5] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[6] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[7] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[8] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[9] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[10] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[11] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[12] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[13] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[14] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[15] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[16] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[17] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[18] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[19] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[20] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[21] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[22] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[23] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_startofpacket <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_startofpacket
stream_out_endofpacket <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_endofpacket
stream_out_empty[0] <= <GND>
stream_out_empty[1] <= <GND>
stream_out_valid <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_valid


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame
clk => drop_line[0].CLK
clk => drop_line[1].CLK
clk => drop_line[2].CLK
clk => drop_line[3].CLK
clk => drop_pixel[0].CLK
clk => drop_pixel[1].CLK
clk => drop_pixel[2].CLK
clk => drop_pixel[3].CLK
clk => width_counter[0].CLK
clk => width_counter[1].CLK
clk => width_counter[2].CLK
clk => width_counter[3].CLK
clk => width_counter[4].CLK
clk => width_counter[5].CLK
clk => width_counter[6].CLK
clk => width_counter[7].CLK
clk => width_counter[8].CLK
clk => width_counter[9].CLK
clk => width_counter[10].CLK
clk => valid.CLK
clk => endofpacket.CLK
clk => startofpacket.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => saved_startofpacket.CLK
clk => stream_out_valid~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
clk => stream_out_data[16]~reg0.CLK
clk => stream_out_data[17]~reg0.CLK
clk => stream_out_data[18]~reg0.CLK
clk => stream_out_data[19]~reg0.CLK
clk => stream_out_data[20]~reg0.CLK
clk => stream_out_data[21]~reg0.CLK
clk => stream_out_data[22]~reg0.CLK
clk => stream_out_data[23]~reg0.CLK
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
reset => saved_startofpacket.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => startofpacket.OUTPUTSELECT
reset => endofpacket.OUTPUTSELECT
reset => valid.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => drop_pixel.OUTPUTSELECT
reset => drop_pixel.OUTPUTSELECT
reset => drop_pixel.OUTPUTSELECT
reset => drop_pixel.OUTPUTSELECT
reset => drop_line.OUTPUTSELECT
reset => drop_line.OUTPUTSELECT
reset => drop_line.OUTPUTSELECT
reset => drop_line.OUTPUTSELECT
stream_in_data[0] => data.DATAB
stream_in_data[1] => data.DATAB
stream_in_data[2] => data.DATAB
stream_in_data[3] => data.DATAB
stream_in_data[4] => data.DATAB
stream_in_data[5] => data.DATAB
stream_in_data[6] => data.DATAB
stream_in_data[7] => data.DATAB
stream_in_data[8] => data.DATAB
stream_in_data[9] => data.DATAB
stream_in_data[10] => data.DATAB
stream_in_data[11] => data.DATAB
stream_in_data[12] => data.DATAB
stream_in_data[13] => data.DATAB
stream_in_data[14] => data.DATAB
stream_in_data[15] => data.DATAB
stream_in_data[16] => data.DATAB
stream_in_data[17] => data.DATAB
stream_in_data[18] => data.DATAB
stream_in_data[19] => data.DATAB
stream_in_data[20] => data.DATAB
stream_in_data[21] => data.DATAB
stream_in_data[22] => data.DATAB
stream_in_data[23] => data.DATAB
stream_in_startofpacket => saved_startofpacket.IN1
stream_in_startofpacket => always3.IN1
stream_in_startofpacket => drop_pixel.OUTPUTSELECT
stream_in_startofpacket => drop_pixel.OUTPUTSELECT
stream_in_startofpacket => drop_pixel.OUTPUTSELECT
stream_in_startofpacket => drop_pixel.OUTPUTSELECT
stream_in_startofpacket => drop_line.OUTPUTSELECT
stream_in_startofpacket => drop_line.OUTPUTSELECT
stream_in_startofpacket => drop_line.OUTPUTSELECT
stream_in_startofpacket => drop_line.OUTPUTSELECT
stream_in_endofpacket => endofpacket.IN1
stream_in_endofpacket => endofpacket.DATAB
stream_in_valid => valid.DATAB
stream_in_valid => stream_in_ready.IN1
stream_in_valid => transfer_data.IN1
stream_out_ready => always0.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_RGB_Resampler_0:video_rgb_resampler_0
clk => stream_out_valid~reg0.CLK
clk => stream_out_empty[0]~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
stream_in_data[0] => ~NO_FANOUT~
stream_in_data[1] => ~NO_FANOUT~
stream_in_data[2] => ~NO_FANOUT~
stream_in_data[3] => stream_out_data.DATAB
stream_in_data[4] => stream_out_data.DATAB
stream_in_data[5] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[8] => ~NO_FANOUT~
stream_in_data[9] => ~NO_FANOUT~
stream_in_data[10] => stream_out_data.DATAB
stream_in_data[11] => stream_out_data.DATAB
stream_in_data[12] => stream_out_data.DATAB
stream_in_data[13] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[16] => ~NO_FANOUT~
stream_in_data[17] => ~NO_FANOUT~
stream_in_data[18] => ~NO_FANOUT~
stream_in_data[19] => stream_out_data.DATAB
stream_in_data[20] => stream_out_data.DATAB
stream_in_data[21] => stream_out_data.DATAB
stream_in_data[22] => stream_out_data.DATAB
stream_in_data[23] => stream_out_data.DATAB
stream_in_startofpacket => stream_out_startofpacket.DATAB
stream_in_endofpacket => stream_out_endofpacket.DATAB
stream_in_empty[0] => stream_out_empty.DATAB
stream_in_empty[1] => ~NO_FANOUT~
stream_in_valid => stream_out_valid.DATAB
stream_out_ready => stream_in_ready.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[0] <= stream_out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_DMA:video_dma
clk => clk.IN2
reset => reset.IN1
stream_data[0] => stream_data[0].IN1
stream_data[1] => stream_data[1].IN1
stream_data[2] => stream_data[2].IN1
stream_data[3] => stream_data[3].IN1
stream_data[4] => stream_data[4].IN1
stream_data[5] => stream_data[5].IN1
stream_data[6] => stream_data[6].IN1
stream_data[7] => stream_data[7].IN1
stream_data[8] => stream_data[8].IN1
stream_data[9] => stream_data[9].IN1
stream_data[10] => stream_data[10].IN1
stream_data[11] => stream_data[11].IN1
stream_data[12] => stream_data[12].IN1
stream_data[13] => stream_data[13].IN1
stream_data[14] => stream_data[14].IN1
stream_data[15] => stream_data[15].IN1
stream_startofpacket => stream_startofpacket.IN1
stream_endofpacket => stream_endofpacket.IN1
stream_empty[0] => stream_empty[0].IN1
stream_valid => stream_valid.IN1
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address[0].IN1
slave_address[1] => slave_address[1].IN1
slave_byteenable[0] => slave_byteenable[0].IN1
slave_byteenable[1] => slave_byteenable[1].IN1
slave_byteenable[2] => slave_byteenable[2].IN1
slave_byteenable[3] => slave_byteenable[3].IN1
slave_read => slave_read.IN1
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata[0].IN1
slave_writedata[1] => slave_writedata[1].IN1
slave_writedata[2] => slave_writedata[2].IN1
slave_writedata[3] => slave_writedata[3].IN1
slave_writedata[4] => slave_writedata[4].IN1
slave_writedata[5] => slave_writedata[5].IN1
slave_writedata[6] => slave_writedata[6].IN1
slave_writedata[7] => slave_writedata[7].IN1
slave_writedata[8] => slave_writedata[8].IN1
slave_writedata[9] => slave_writedata[9].IN1
slave_writedata[10] => slave_writedata[10].IN1
slave_writedata[11] => slave_writedata[11].IN1
slave_writedata[12] => slave_writedata[12].IN1
slave_writedata[13] => slave_writedata[13].IN1
slave_writedata[14] => slave_writedata[14].IN1
slave_writedata[15] => slave_writedata[15].IN1
slave_writedata[16] => slave_writedata[16].IN1
slave_writedata[17] => slave_writedata[17].IN1
slave_writedata[18] => slave_writedata[18].IN1
slave_writedata[19] => slave_writedata[19].IN1
slave_writedata[20] => slave_writedata[20].IN1
slave_writedata[21] => slave_writedata[21].IN1
slave_writedata[22] => slave_writedata[22].IN1
slave_writedata[23] => slave_writedata[23].IN1
slave_writedata[24] => slave_writedata[24].IN1
slave_writedata[25] => slave_writedata[25].IN1
slave_writedata[26] => slave_writedata[26].IN1
slave_writedata[27] => slave_writedata[27].IN1
slave_writedata[28] => slave_writedata[28].IN1
slave_writedata[29] => slave_writedata[29].IN1
slave_writedata[30] => slave_writedata[30].IN1
slave_writedata[31] => slave_writedata[31].IN1
stream_ready <= altera_up_video_dma_to_memory:From_Stream_to_Memory.stream_ready
master_address[0] <= altera_up_video_dma_control_slave:DMA_Control_Slave.current_start_address
master_address[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_address[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
master_write <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_write
master_writedata[0] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
master_writedata[1] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
master_writedata[2] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
master_writedata[3] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
master_writedata[4] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
master_writedata[5] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
master_writedata[6] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
master_writedata[7] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
master_writedata[8] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
master_writedata[9] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
master_writedata[10] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
master_writedata[11] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
master_writedata[12] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
master_writedata[13] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
master_writedata[14] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
master_writedata[15] <= altera_up_video_dma_to_memory:From_Stream_to_Memory.master_writedata
slave_readdata[0] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[1] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[2] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[3] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[4] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[5] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[6] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[7] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[8] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[9] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[10] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[11] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[12] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[13] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[14] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[15] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[16] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[17] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[18] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[19] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[20] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[21] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[22] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[23] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[24] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[25] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[26] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[27] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[28] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[29] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[30] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata
slave_readdata[31] <= altera_up_video_dma_control_slave:DMA_Control_Slave.readdata


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_DMA:video_dma|altera_up_video_dma_control_slave:DMA_Control_Slave
clk => dma_enabled~reg0.CLK
clk => buffer_swap.CLK
clk => back_buf_start_address[0].CLK
clk => back_buf_start_address[1].CLK
clk => back_buf_start_address[2].CLK
clk => back_buf_start_address[3].CLK
clk => back_buf_start_address[4].CLK
clk => back_buf_start_address[5].CLK
clk => back_buf_start_address[6].CLK
clk => back_buf_start_address[7].CLK
clk => back_buf_start_address[8].CLK
clk => back_buf_start_address[9].CLK
clk => back_buf_start_address[10].CLK
clk => back_buf_start_address[11].CLK
clk => back_buf_start_address[12].CLK
clk => back_buf_start_address[13].CLK
clk => back_buf_start_address[14].CLK
clk => back_buf_start_address[15].CLK
clk => back_buf_start_address[16].CLK
clk => back_buf_start_address[17].CLK
clk => back_buf_start_address[18].CLK
clk => back_buf_start_address[19].CLK
clk => back_buf_start_address[20].CLK
clk => back_buf_start_address[21].CLK
clk => back_buf_start_address[22].CLK
clk => back_buf_start_address[23].CLK
clk => back_buf_start_address[24].CLK
clk => back_buf_start_address[25].CLK
clk => back_buf_start_address[26].CLK
clk => back_buf_start_address[27].CLK
clk => back_buf_start_address[28].CLK
clk => back_buf_start_address[29].CLK
clk => back_buf_start_address[30].CLK
clk => back_buf_start_address[31].CLK
clk => buffer_start_address[0].CLK
clk => buffer_start_address[1].CLK
clk => buffer_start_address[2].CLK
clk => buffer_start_address[3].CLK
clk => buffer_start_address[4].CLK
clk => buffer_start_address[5].CLK
clk => buffer_start_address[6].CLK
clk => buffer_start_address[7].CLK
clk => buffer_start_address[8].CLK
clk => buffer_start_address[9].CLK
clk => buffer_start_address[10].CLK
clk => buffer_start_address[11].CLK
clk => buffer_start_address[12].CLK
clk => buffer_start_address[13].CLK
clk => buffer_start_address[14].CLK
clk => buffer_start_address[15].CLK
clk => buffer_start_address[16].CLK
clk => buffer_start_address[17].CLK
clk => buffer_start_address[18].CLK
clk => buffer_start_address[19].CLK
clk => buffer_start_address[20].CLK
clk => buffer_start_address[21].CLK
clk => buffer_start_address[22].CLK
clk => buffer_start_address[23].CLK
clk => buffer_start_address[24].CLK
clk => buffer_start_address[25].CLK
clk => buffer_start_address[26].CLK
clk => buffer_start_address[27].CLK
clk => buffer_start_address[28].CLK
clk => buffer_start_address[29].CLK
clk => buffer_start_address[30].CLK
clk => buffer_start_address[31].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => buffer_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => back_buf_start_address.OUTPUTSELECT
reset => buffer_swap.OUTPUTSELECT
reset => dma_enabled.OUTPUTSELECT
address[0] => Equal0.IN1
address[0] => Equal1.IN0
address[0] => Equal2.IN1
address[0] => Equal3.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[1] => Equal2.IN0
address[1] => Equal3.IN0
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[0] => back_buf_start_address.OUTPUTSELECT
byteenable[0] => always3.IN1
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[1] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[2] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
byteenable[3] => back_buf_start_address.OUTPUTSELECT
read => always0.IN1
read => always0.IN1
read => always0.IN1
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
write => always1.IN1
write => always2.IN1
write => always3.IN1
writedata[0] => back_buf_start_address.DATAB
writedata[1] => back_buf_start_address.DATAB
writedata[2] => back_buf_start_address.DATAB
writedata[2] => dma_enabled.DATAB
writedata[3] => back_buf_start_address.DATAB
writedata[4] => back_buf_start_address.DATAB
writedata[5] => back_buf_start_address.DATAB
writedata[6] => back_buf_start_address.DATAB
writedata[7] => back_buf_start_address.DATAB
writedata[8] => back_buf_start_address.DATAB
writedata[9] => back_buf_start_address.DATAB
writedata[10] => back_buf_start_address.DATAB
writedata[11] => back_buf_start_address.DATAB
writedata[12] => back_buf_start_address.DATAB
writedata[13] => back_buf_start_address.DATAB
writedata[14] => back_buf_start_address.DATAB
writedata[15] => back_buf_start_address.DATAB
writedata[16] => back_buf_start_address.DATAB
writedata[17] => back_buf_start_address.DATAB
writedata[18] => back_buf_start_address.DATAB
writedata[19] => back_buf_start_address.DATAB
writedata[20] => back_buf_start_address.DATAB
writedata[21] => back_buf_start_address.DATAB
writedata[22] => back_buf_start_address.DATAB
writedata[23] => back_buf_start_address.DATAB
writedata[24] => back_buf_start_address.DATAB
writedata[25] => back_buf_start_address.DATAB
writedata[26] => back_buf_start_address.DATAB
writedata[27] => back_buf_start_address.DATAB
writedata[28] => back_buf_start_address.DATAB
writedata[29] => back_buf_start_address.DATAB
writedata[30] => back_buf_start_address.DATAB
writedata[31] => back_buf_start_address.DATAB
swap_addresses_enable => always1.IN1
swap_addresses_enable => buffer_swap.OUTPUTSELECT
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_start_address[0] <= buffer_start_address[0].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[1] <= buffer_start_address[1].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[2] <= buffer_start_address[2].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[3] <= buffer_start_address[3].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[4] <= buffer_start_address[4].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[5] <= buffer_start_address[5].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[6] <= buffer_start_address[6].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[7] <= buffer_start_address[7].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[8] <= buffer_start_address[8].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[9] <= buffer_start_address[9].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[10] <= buffer_start_address[10].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[11] <= buffer_start_address[11].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[12] <= buffer_start_address[12].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[13] <= buffer_start_address[13].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[14] <= buffer_start_address[14].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[15] <= buffer_start_address[15].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[16] <= buffer_start_address[16].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[17] <= buffer_start_address[17].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[18] <= buffer_start_address[18].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[19] <= buffer_start_address[19].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[20] <= buffer_start_address[20].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[21] <= buffer_start_address[21].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[22] <= buffer_start_address[22].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[23] <= buffer_start_address[23].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[24] <= buffer_start_address[24].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[25] <= buffer_start_address[25].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[26] <= buffer_start_address[26].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[27] <= buffer_start_address[27].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[28] <= buffer_start_address[28].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[29] <= buffer_start_address[29].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[30] <= buffer_start_address[30].DB_MAX_OUTPUT_PORT_TYPE
current_start_address[31] <= buffer_start_address[31].DB_MAX_OUTPUT_PORT_TYPE
dma_enabled <= dma_enabled~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_DMA:video_dma|altera_up_video_dma_to_memory:From_Stream_to_Memory
clk => temp_valid.CLK
clk => temp_data[0].CLK
clk => temp_data[1].CLK
clk => temp_data[2].CLK
clk => temp_data[3].CLK
clk => temp_data[4].CLK
clk => temp_data[5].CLK
clk => temp_data[6].CLK
clk => temp_data[7].CLK
clk => temp_data[8].CLK
clk => temp_data[9].CLK
clk => temp_data[10].CLK
clk => temp_data[11].CLK
clk => temp_data[12].CLK
clk => temp_data[13].CLK
clk => temp_data[14].CLK
clk => temp_data[15].CLK
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_valid.OUTPUTSELECT
stream_data[0] => temp_data.DATAB
stream_data[1] => temp_data.DATAB
stream_data[2] => temp_data.DATAB
stream_data[3] => temp_data.DATAB
stream_data[4] => temp_data.DATAB
stream_data[5] => temp_data.DATAB
stream_data[6] => temp_data.DATAB
stream_data[7] => temp_data.DATAB
stream_data[8] => temp_data.DATAB
stream_data[9] => temp_data.DATAB
stream_data[10] => temp_data.DATAB
stream_data[11] => temp_data.DATAB
stream_data[12] => temp_data.DATAB
stream_data[13] => temp_data.DATAB
stream_data[14] => temp_data.DATAB
stream_data[15] => temp_data.DATAB
stream_startofpacket => reset_address.IN1
stream_endofpacket => ~NO_FANOUT~
stream_empty[0] => ~NO_FANOUT~
stream_valid => temp_valid.DATAB
stream_valid => inc_address.IN1
master_waitrequest => stream_ready.IN1
stream_ready <= stream_ready.DB_MAX_OUTPUT_PORT_TYPE
master_write <= temp_valid.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[0] <= temp_data[0].DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= temp_data[1].DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= temp_data[2].DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= temp_data[3].DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= temp_data[4].DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= temp_data[5].DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= temp_data[6].DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= temp_data[7].DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= temp_data[8].DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= temp_data[9].DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= temp_data[10].DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= temp_data[11].DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= temp_data[12].DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= temp_data[13].DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= temp_data[14].DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= temp_data[15].DB_MAX_OUTPUT_PORT_TYPE
inc_address <= inc_address.DB_MAX_OUTPUT_PORT_TYPE
reset_address <= reset_address.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer:pixel_buffer
clk => writedata_reg[0].CLK
clk => writedata_reg[1].CLK
clk => writedata_reg[2].CLK
clk => writedata_reg[3].CLK
clk => writedata_reg[4].CLK
clk => writedata_reg[5].CLK
clk => writedata_reg[6].CLK
clk => writedata_reg[7].CLK
clk => writedata_reg[8].CLK
clk => writedata_reg[9].CLK
clk => writedata_reg[10].CLK
clk => writedata_reg[11].CLK
clk => writedata_reg[12].CLK
clk => writedata_reg[13].CLK
clk => writedata_reg[14].CLK
clk => writedata_reg[15].CLK
clk => writedata_reg[16].CLK
clk => writedata_reg[17].CLK
clk => writedata_reg[18].CLK
clk => writedata_reg[19].CLK
clk => writedata_reg[20].CLK
clk => writedata_reg[21].CLK
clk => writedata_reg[22].CLK
clk => writedata_reg[23].CLK
clk => writedata_reg[24].CLK
clk => writedata_reg[25].CLK
clk => writedata_reg[26].CLK
clk => writedata_reg[27].CLK
clk => writedata_reg[28].CLK
clk => writedata_reg[29].CLK
clk => writedata_reg[30].CLK
clk => writedata_reg[31].CLK
clk => read_pipeline[0].CLK
clk => read_pipeline[1].CLK
clk => read_pipeline[2].CLK
clk => read_pipeline[3].CLK
clk => SRAM_WE_N~reg0.CLK
clk => SRAM_OE_N~reg0.CLK
clk => SRAM_GW_N~reg0.CLK
clk => SRAM_CE3_N~reg0.CLK
clk => SRAM_CE2~reg0.CLK
clk => SRAM_CE1_N~reg0.CLK
clk => SRAM_BE_N[0]~reg0.CLK
clk => SRAM_BE_N[1]~reg0.CLK
clk => SRAM_BE_N[2]~reg0.CLK
clk => SRAM_BE_N[3]~reg0.CLK
clk => SRAM_ADV_N~reg0.CLK
clk => SRAM_ADSC_N~reg0.CLK
clk => SRAM_ADSP_N~reg0.CLK
clk => SRAM_ADDR[0]~reg0.CLK
clk => SRAM_ADDR[1]~reg0.CLK
clk => SRAM_ADDR[2]~reg0.CLK
clk => SRAM_ADDR[3]~reg0.CLK
clk => SRAM_ADDR[4]~reg0.CLK
clk => SRAM_ADDR[5]~reg0.CLK
clk => SRAM_ADDR[6]~reg0.CLK
clk => SRAM_ADDR[7]~reg0.CLK
clk => SRAM_ADDR[8]~reg0.CLK
clk => SRAM_ADDR[9]~reg0.CLK
clk => SRAM_ADDR[10]~reg0.CLK
clk => SRAM_ADDR[11]~reg0.CLK
clk => SRAM_ADDR[12]~reg0.CLK
clk => SRAM_ADDR[13]~reg0.CLK
clk => SRAM_ADDR[14]~reg0.CLK
clk => SRAM_ADDR[15]~reg0.CLK
clk => SRAM_ADDR[16]~reg0.CLK
clk => SRAM_ADDR[17]~reg0.CLK
clk => SRAM_ADDR[18]~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
clk => SRAM_CLK.DATAIN
reset => read_pipeline.OUTPUTSELECT
reset => read_pipeline.OUTPUTSELECT
reset => read_pipeline.OUTPUTSELECT
reset => read_pipeline.OUTPUTSELECT
address[0] => SRAM_ADDR[0]~reg0.DATAIN
address[1] => SRAM_ADDR[1]~reg0.DATAIN
address[2] => SRAM_ADDR[2]~reg0.DATAIN
address[3] => SRAM_ADDR[3]~reg0.DATAIN
address[4] => SRAM_ADDR[4]~reg0.DATAIN
address[5] => SRAM_ADDR[5]~reg0.DATAIN
address[6] => SRAM_ADDR[6]~reg0.DATAIN
address[7] => SRAM_ADDR[7]~reg0.DATAIN
address[8] => SRAM_ADDR[8]~reg0.DATAIN
address[9] => SRAM_ADDR[9]~reg0.DATAIN
address[10] => SRAM_ADDR[10]~reg0.DATAIN
address[11] => SRAM_ADDR[11]~reg0.DATAIN
address[12] => SRAM_ADDR[12]~reg0.DATAIN
address[13] => SRAM_ADDR[13]~reg0.DATAIN
address[14] => SRAM_ADDR[14]~reg0.DATAIN
address[15] => SRAM_ADDR[15]~reg0.DATAIN
address[16] => SRAM_ADDR[16]~reg0.DATAIN
address[17] => SRAM_ADDR[17]~reg0.DATAIN
address[18] => SRAM_ADDR[18]~reg0.DATAIN
byteenable[0] => internal_byteenable[0].IN1
byteenable[1] => internal_byteenable[1].IN1
byteenable[2] => internal_byteenable[2].IN1
byteenable[3] => internal_byteenable[3].IN1
read => SRAM_ADSC_N.IN1
read => read_pipeline.DATAA
write => waitrequest.IN1
write => start_write.IN1
writedata[0] => writedata_reg[0].DATAIN
writedata[1] => writedata_reg[1].DATAIN
writedata[2] => writedata_reg[2].DATAIN
writedata[3] => writedata_reg[3].DATAIN
writedata[4] => writedata_reg[4].DATAIN
writedata[5] => writedata_reg[5].DATAIN
writedata[6] => writedata_reg[6].DATAIN
writedata[7] => writedata_reg[7].DATAIN
writedata[8] => writedata_reg[8].DATAIN
writedata[9] => writedata_reg[9].DATAIN
writedata[10] => writedata_reg[10].DATAIN
writedata[11] => writedata_reg[11].DATAIN
writedata[12] => writedata_reg[12].DATAIN
writedata[13] => writedata_reg[13].DATAIN
writedata[14] => writedata_reg[14].DATAIN
writedata[15] => writedata_reg[15].DATAIN
writedata[16] => writedata_reg[16].DATAIN
writedata[17] => writedata_reg[17].DATAIN
writedata[18] => writedata_reg[18].DATAIN
writedata[19] => writedata_reg[19].DATAIN
writedata[20] => writedata_reg[20].DATAIN
writedata[21] => writedata_reg[21].DATAIN
writedata[22] => writedata_reg[22].DATAIN
writedata[23] => writedata_reg[23].DATAIN
writedata[24] => writedata_reg[24].DATAIN
writedata[25] => writedata_reg[25].DATAIN
writedata[26] => writedata_reg[26].DATAIN
writedata[27] => writedata_reg[27].DATAIN
writedata[28] => writedata_reg[28].DATAIN
writedata[29] => writedata_reg[29].DATAIN
writedata[30] => writedata_reg[30].DATAIN
writedata[31] => writedata_reg[31].DATAIN
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_DQ[16] <> SRAM_DQ[16]
SRAM_DQ[17] <> SRAM_DQ[17]
SRAM_DQ[18] <> SRAM_DQ[18]
SRAM_DQ[19] <> SRAM_DQ[19]
SRAM_DQ[20] <> SRAM_DQ[20]
SRAM_DQ[21] <> SRAM_DQ[21]
SRAM_DQ[22] <> SRAM_DQ[22]
SRAM_DQ[23] <> SRAM_DQ[23]
SRAM_DQ[24] <> SRAM_DQ[24]
SRAM_DQ[25] <> SRAM_DQ[25]
SRAM_DQ[26] <> SRAM_DQ[26]
SRAM_DQ[27] <> SRAM_DQ[27]
SRAM_DQ[28] <> SRAM_DQ[28]
SRAM_DQ[29] <> SRAM_DQ[29]
SRAM_DQ[30] <> SRAM_DQ[30]
SRAM_DQ[31] <> SRAM_DQ[31]
SRAM_DPA[0] <> SRAM_DPA[0]
SRAM_DPA[1] <> SRAM_DPA[1]
SRAM_DPA[2] <> SRAM_DPA[2]
SRAM_DPA[3] <> SRAM_DPA[3]
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdatavalid <= read_pipeline[3].DB_MAX_OUTPUT_PORT_TYPE
waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[0] <= SRAM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= SRAM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= SRAM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= SRAM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= SRAM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= SRAM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= SRAM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= SRAM_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= SRAM_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= SRAM_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= SRAM_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= SRAM_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= SRAM_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= SRAM_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= SRAM_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= SRAM_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= SRAM_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= SRAM_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[18] <= SRAM_ADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADSC_N <= SRAM_ADSC_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADSP_N <= SRAM_ADSP_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADV_N <= SRAM_ADV_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_BE_N[0] <= SRAM_BE_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_BE_N[1] <= SRAM_BE_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_BE_N[2] <= SRAM_BE_N[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_BE_N[3] <= SRAM_BE_N[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE1_N <= SRAM_CE1_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE2 <= SRAM_CE2~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE3_N <= SRAM_CE3_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_GW_N <= SRAM_GW_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N <= SRAM_OE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N <= SRAM_WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma
clk => clk.IN1
reset => reset.IN1
slave_address[0] => Equal0.IN1
slave_address[0] => Equal1.IN0
slave_address[0] => Equal2.IN1
slave_address[1] => Equal0.IN0
slave_address[1] => Equal1.IN1
slave_address[1] => Equal2.IN0
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_read => always2.IN1
slave_read => always2.IN1
slave_read => always2.IN1
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_write => always3.IN1
slave_write => always4.IN1
slave_writedata[0] => back_buf_start_address.DATAB
slave_writedata[1] => back_buf_start_address.DATAB
slave_writedata[2] => back_buf_start_address.DATAB
slave_writedata[3] => back_buf_start_address.DATAB
slave_writedata[4] => back_buf_start_address.DATAB
slave_writedata[5] => back_buf_start_address.DATAB
slave_writedata[6] => back_buf_start_address.DATAB
slave_writedata[7] => back_buf_start_address.DATAB
slave_writedata[8] => back_buf_start_address.DATAB
slave_writedata[9] => back_buf_start_address.DATAB
slave_writedata[10] => back_buf_start_address.DATAB
slave_writedata[11] => back_buf_start_address.DATAB
slave_writedata[12] => back_buf_start_address.DATAB
slave_writedata[13] => back_buf_start_address.DATAB
slave_writedata[14] => back_buf_start_address.DATAB
slave_writedata[15] => back_buf_start_address.DATAB
slave_writedata[16] => back_buf_start_address.DATAB
slave_writedata[17] => back_buf_start_address.DATAB
slave_writedata[18] => back_buf_start_address.DATAB
slave_writedata[19] => back_buf_start_address.DATAB
slave_writedata[20] => back_buf_start_address.DATAB
slave_writedata[21] => back_buf_start_address.DATAB
slave_writedata[22] => back_buf_start_address.DATAB
slave_writedata[23] => back_buf_start_address.DATAB
slave_writedata[24] => back_buf_start_address.DATAB
slave_writedata[25] => back_buf_start_address.DATAB
slave_writedata[26] => back_buf_start_address.DATAB
slave_writedata[27] => back_buf_start_address.DATAB
slave_writedata[28] => back_buf_start_address.DATAB
slave_writedata[29] => back_buf_start_address.DATAB
slave_writedata[30] => back_buf_start_address.DATAB
slave_writedata[31] => back_buf_start_address.DATAB
master_readdata[0] => fifo_data_in[0].IN1
master_readdata[1] => fifo_data_in[1].IN1
master_readdata[2] => fifo_data_in[2].IN1
master_readdata[3] => fifo_data_in[3].IN1
master_readdata[4] => fifo_data_in[4].IN1
master_readdata[5] => fifo_data_in[5].IN1
master_readdata[6] => fifo_data_in[6].IN1
master_readdata[7] => fifo_data_in[7].IN1
master_readdata[8] => fifo_data_in[8].IN1
master_readdata[9] => fifo_data_in[9].IN1
master_readdata[10] => fifo_data_in[10].IN1
master_readdata[11] => fifo_data_in[11].IN1
master_readdata[12] => fifo_data_in[12].IN1
master_readdata[13] => fifo_data_in[13].IN1
master_readdata[14] => fifo_data_in[14].IN1
master_readdata[15] => fifo_data_in[15].IN1
master_readdatavalid => always5.IN1
master_readdatavalid => reading_first_pixel_in_image.OUTPUTSELECT
master_readdatavalid => fifo_write.IN1
master_readdatavalid => pending_reads.OUTPUTSELECT
master_readdatavalid => pending_reads.OUTPUTSELECT
master_readdatavalid => pending_reads.OUTPUTSELECT
master_readdatavalid => pending_reads.OUTPUTSELECT
master_waitrequest => ns_pixel_buffer.OUTPUTSELECT
master_waitrequest => ns_pixel_buffer.OUTPUTSELECT
master_waitrequest => ns_pixel_buffer.OUTPUTSELECT
master_waitrequest => ns_pixel_buffer.OUTPUTSELECT
master_waitrequest => always3.IN1
master_waitrequest => always8.IN1
master_waitrequest => always5.IN1
stream_ready => fifo_read.IN1
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[16] <= slave_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[17] <= slave_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[18] <= slave_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[19] <= slave_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[20] <= slave_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[21] <= slave_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[22] <= slave_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[23] <= slave_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[24] <= slave_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[25] <= slave_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[26] <= slave_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[27] <= slave_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[28] <= slave_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[29] <= slave_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[30] <= slave_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[31] <= slave_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[0] <= buffer_start_address[0].DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_arbiterlock <= master_arbiterlock.DB_MAX_OUTPUT_PORT_TYPE
master_read <= master_read.DB_MAX_OUTPUT_PORT_TYPE
stream_data[0] <= scfifo:Image_Buffer.q
stream_data[1] <= scfifo:Image_Buffer.q
stream_data[2] <= scfifo:Image_Buffer.q
stream_data[3] <= scfifo:Image_Buffer.q
stream_data[4] <= scfifo:Image_Buffer.q
stream_data[5] <= scfifo:Image_Buffer.q
stream_data[6] <= scfifo:Image_Buffer.q
stream_data[7] <= scfifo:Image_Buffer.q
stream_data[8] <= scfifo:Image_Buffer.q
stream_data[9] <= scfifo:Image_Buffer.q
stream_data[10] <= scfifo:Image_Buffer.q
stream_data[11] <= scfifo:Image_Buffer.q
stream_data[12] <= scfifo:Image_Buffer.q
stream_data[13] <= scfifo:Image_Buffer.q
stream_data[14] <= scfifo:Image_Buffer.q
stream_data[15] <= scfifo:Image_Buffer.q
stream_startofpacket <= scfifo:Image_Buffer.q
stream_endofpacket <= scfifo:Image_Buffer.q
stream_empty[0] <= <GND>
stream_valid <= scfifo:Image_Buffer.empty


|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer
data[0] => scfifo_70a1:auto_generated.data[0]
data[1] => scfifo_70a1:auto_generated.data[1]
data[2] => scfifo_70a1:auto_generated.data[2]
data[3] => scfifo_70a1:auto_generated.data[3]
data[4] => scfifo_70a1:auto_generated.data[4]
data[5] => scfifo_70a1:auto_generated.data[5]
data[6] => scfifo_70a1:auto_generated.data[6]
data[7] => scfifo_70a1:auto_generated.data[7]
data[8] => scfifo_70a1:auto_generated.data[8]
data[9] => scfifo_70a1:auto_generated.data[9]
data[10] => scfifo_70a1:auto_generated.data[10]
data[11] => scfifo_70a1:auto_generated.data[11]
data[12] => scfifo_70a1:auto_generated.data[12]
data[13] => scfifo_70a1:auto_generated.data[13]
data[14] => scfifo_70a1:auto_generated.data[14]
data[15] => scfifo_70a1:auto_generated.data[15]
data[16] => scfifo_70a1:auto_generated.data[16]
data[17] => scfifo_70a1:auto_generated.data[17]
q[0] <= scfifo_70a1:auto_generated.q[0]
q[1] <= scfifo_70a1:auto_generated.q[1]
q[2] <= scfifo_70a1:auto_generated.q[2]
q[3] <= scfifo_70a1:auto_generated.q[3]
q[4] <= scfifo_70a1:auto_generated.q[4]
q[5] <= scfifo_70a1:auto_generated.q[5]
q[6] <= scfifo_70a1:auto_generated.q[6]
q[7] <= scfifo_70a1:auto_generated.q[7]
q[8] <= scfifo_70a1:auto_generated.q[8]
q[9] <= scfifo_70a1:auto_generated.q[9]
q[10] <= scfifo_70a1:auto_generated.q[10]
q[11] <= scfifo_70a1:auto_generated.q[11]
q[12] <= scfifo_70a1:auto_generated.q[12]
q[13] <= scfifo_70a1:auto_generated.q[13]
q[14] <= scfifo_70a1:auto_generated.q[14]
q[15] <= scfifo_70a1:auto_generated.q[15]
q[16] <= scfifo_70a1:auto_generated.q[16]
q[17] <= scfifo_70a1:auto_generated.q[17]
wrreq => scfifo_70a1:auto_generated.wrreq
rdreq => scfifo_70a1:auto_generated.rdreq
clock => scfifo_70a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_70a1:auto_generated.sclr
empty <= scfifo_70a1:auto_generated.empty
full <= scfifo_70a1:auto_generated.full
almost_full <= scfifo_70a1:auto_generated.almost_full
almost_empty <= scfifo_70a1:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>


|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_sn31:dpfifo.clock
clock => dffe_af.CLK
clock => dffe_nae.CLK
data[0] => a_dpfifo_sn31:dpfifo.data[0]
data[1] => a_dpfifo_sn31:dpfifo.data[1]
data[2] => a_dpfifo_sn31:dpfifo.data[2]
data[3] => a_dpfifo_sn31:dpfifo.data[3]
data[4] => a_dpfifo_sn31:dpfifo.data[4]
data[5] => a_dpfifo_sn31:dpfifo.data[5]
data[6] => a_dpfifo_sn31:dpfifo.data[6]
data[7] => a_dpfifo_sn31:dpfifo.data[7]
data[8] => a_dpfifo_sn31:dpfifo.data[8]
data[9] => a_dpfifo_sn31:dpfifo.data[9]
data[10] => a_dpfifo_sn31:dpfifo.data[10]
data[11] => a_dpfifo_sn31:dpfifo.data[11]
data[12] => a_dpfifo_sn31:dpfifo.data[12]
data[13] => a_dpfifo_sn31:dpfifo.data[13]
data[14] => a_dpfifo_sn31:dpfifo.data[14]
data[15] => a_dpfifo_sn31:dpfifo.data[15]
data[16] => a_dpfifo_sn31:dpfifo.data[16]
data[17] => a_dpfifo_sn31:dpfifo.data[17]
empty <= a_dpfifo_sn31:dpfifo.empty
full <= a_dpfifo_sn31:dpfifo.full
q[0] <= a_dpfifo_sn31:dpfifo.q[0]
q[1] <= a_dpfifo_sn31:dpfifo.q[1]
q[2] <= a_dpfifo_sn31:dpfifo.q[2]
q[3] <= a_dpfifo_sn31:dpfifo.q[3]
q[4] <= a_dpfifo_sn31:dpfifo.q[4]
q[5] <= a_dpfifo_sn31:dpfifo.q[5]
q[6] <= a_dpfifo_sn31:dpfifo.q[6]
q[7] <= a_dpfifo_sn31:dpfifo.q[7]
q[8] <= a_dpfifo_sn31:dpfifo.q[8]
q[9] <= a_dpfifo_sn31:dpfifo.q[9]
q[10] <= a_dpfifo_sn31:dpfifo.q[10]
q[11] <= a_dpfifo_sn31:dpfifo.q[11]
q[12] <= a_dpfifo_sn31:dpfifo.q[12]
q[13] <= a_dpfifo_sn31:dpfifo.q[13]
q[14] <= a_dpfifo_sn31:dpfifo.q[14]
q[15] <= a_dpfifo_sn31:dpfifo.q[15]
q[16] <= a_dpfifo_sn31:dpfifo.q[16]
q[17] <= a_dpfifo_sn31:dpfifo.q[17]
rdreq => a_dpfifo_sn31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_sn31:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_sn31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1
wrreq => _.IN0
wrreq => _.IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo
clock => altsyncram_3d81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_3d81:FIFOram.data_a[0]
data[1] => altsyncram_3d81:FIFOram.data_a[1]
data[2] => altsyncram_3d81:FIFOram.data_a[2]
data[3] => altsyncram_3d81:FIFOram.data_a[3]
data[4] => altsyncram_3d81:FIFOram.data_a[4]
data[5] => altsyncram_3d81:FIFOram.data_a[5]
data[6] => altsyncram_3d81:FIFOram.data_a[6]
data[7] => altsyncram_3d81:FIFOram.data_a[7]
data[8] => altsyncram_3d81:FIFOram.data_a[8]
data[9] => altsyncram_3d81:FIFOram.data_a[9]
data[10] => altsyncram_3d81:FIFOram.data_a[10]
data[11] => altsyncram_3d81:FIFOram.data_a[11]
data[12] => altsyncram_3d81:FIFOram.data_a[12]
data[13] => altsyncram_3d81:FIFOram.data_a[13]
data[14] => altsyncram_3d81:FIFOram.data_a[14]
data[15] => altsyncram_3d81:FIFOram.data_a[15]
data[16] => altsyncram_3d81:FIFOram.data_a[16]
data[17] => altsyncram_3d81:FIFOram.data_a[17]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_3d81:FIFOram.q_b[0]
q[1] <= altsyncram_3d81:FIFOram.q_b[1]
q[2] <= altsyncram_3d81:FIFOram.q_b[2]
q[3] <= altsyncram_3d81:FIFOram.q_b[3]
q[4] <= altsyncram_3d81:FIFOram.q_b[4]
q[5] <= altsyncram_3d81:FIFOram.q_b[5]
q[6] <= altsyncram_3d81:FIFOram.q_b[6]
q[7] <= altsyncram_3d81:FIFOram.q_b[7]
q[8] <= altsyncram_3d81:FIFOram.q_b[8]
q[9] <= altsyncram_3d81:FIFOram.q_b[9]
q[10] <= altsyncram_3d81:FIFOram.q_b[10]
q[11] <= altsyncram_3d81:FIFOram.q_b[11]
q[12] <= altsyncram_3d81:FIFOram.q_b[12]
q[13] <= altsyncram_3d81:FIFOram.q_b[13]
q[14] <= altsyncram_3d81:FIFOram.q_b[14]
q[15] <= altsyncram_3d81:FIFOram.q_b[15]
q[16] <= altsyncram_3d81:FIFOram.q_b[16]
q[17] <= altsyncram_3d81:FIFOram.q_b[17]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_3d81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE


|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_RGB_Resampler_1:video_rgb_resampler_1
clk => stream_out_valid~reg0.CLK
clk => stream_out_empty[0]~reg0.CLK
clk => stream_out_empty[1]~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
clk => stream_out_data[16]~reg0.CLK
clk => stream_out_data[17]~reg0.CLK
clk => stream_out_data[18]~reg0.CLK
clk => stream_out_data[19]~reg0.CLK
clk => stream_out_data[20]~reg0.CLK
clk => stream_out_data[21]~reg0.CLK
clk => stream_out_data[22]~reg0.CLK
clk => stream_out_data[23]~reg0.CLK
clk => stream_out_data[24]~reg0.CLK
clk => stream_out_data[25]~reg0.CLK
clk => stream_out_data[26]~reg0.CLK
clk => stream_out_data[27]~reg0.CLK
clk => stream_out_data[28]~reg0.CLK
clk => stream_out_data[29]~reg0.CLK
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
stream_in_data[0] => stream_out_data.DATAB
stream_in_data[0] => stream_out_data.DATAB
stream_in_data[1] => stream_out_data.DATAB
stream_in_data[1] => stream_out_data.DATAB
stream_in_data[2] => stream_out_data.DATAB
stream_in_data[2] => stream_out_data.DATAB
stream_in_data[3] => stream_out_data.DATAB
stream_in_data[3] => stream_out_data.DATAB
stream_in_data[4] => stream_out_data.DATAB
stream_in_data[4] => stream_out_data.DATAB
stream_in_data[5] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[8] => stream_out_data.DATAB
stream_in_data[8] => stream_out_data.DATAB
stream_in_data[9] => stream_out_data.DATAB
stream_in_data[9] => stream_out_data.DATAB
stream_in_data[10] => stream_out_data.DATAB
stream_in_data[10] => stream_out_data.DATAB
stream_in_data[11] => stream_out_data.DATAB
stream_in_data[11] => stream_out_data.DATAB
stream_in_data[12] => stream_out_data.DATAB
stream_in_data[12] => stream_out_data.DATAB
stream_in_data[13] => stream_out_data.DATAB
stream_in_data[13] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_startofpacket => stream_out_startofpacket.DATAB
stream_in_endofpacket => stream_out_endofpacket.DATAB
stream_in_empty[0] => stream_out_empty.DATAB
stream_in_valid => stream_out_valid.DATAB
stream_out_ready => stream_in_ready.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[24] <= stream_out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[25] <= stream_out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[26] <= stream_out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[27] <= stream_out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[28] <= stream_out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[29] <= stream_out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[0] <= stream_out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[1] <= stream_out_empty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1
clk => clk.IN2
reset => reset.IN2
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => ~NO_FANOUT~
stream_in_valid => stream_in_valid.IN1
stream_out_ready => stream_out_ready.IN1
stream_in_ready <= altera_up_video_scaler_multiply_height:Multiply_Height.stream_in_ready
stream_out_data[0] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[1] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[2] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[3] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[4] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[5] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[6] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[7] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[8] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[9] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[10] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[11] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[12] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[13] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[14] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[15] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_startofpacket <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_startofpacket
stream_out_endofpacket <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_endofpacket
stream_out_empty[0] <= <GND>
stream_out_valid <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_valid


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => fifo_data_in.DATAA
stream_in_data[1] => fifo_data_in.DATAA
stream_in_data[2] => fifo_data_in.DATAA
stream_in_data[3] => fifo_data_in.DATAA
stream_in_data[4] => fifo_data_in.DATAA
stream_in_data[5] => fifo_data_in.DATAA
stream_in_data[6] => fifo_data_in.DATAA
stream_in_data[7] => fifo_data_in.DATAA
stream_in_data[8] => fifo_data_in.DATAA
stream_in_data[9] => fifo_data_in.DATAA
stream_in_data[10] => fifo_data_in.DATAA
stream_in_data[11] => fifo_data_in.DATAA
stream_in_data[12] => fifo_data_in.DATAA
stream_in_data[13] => fifo_data_in.DATAA
stream_in_data[14] => fifo_data_in.DATAA
stream_in_data[15] => fifo_data_in.DATAA
stream_in_startofpacket => fifo_data_in.DATAA
stream_in_endofpacket => fifo_data_in.DATAA
stream_in_valid => always3.IN1
stream_in_valid => fifo_write.IN1
stream_out_ready => always2.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO
data[0] => scfifo_ud31:auto_generated.data[0]
data[1] => scfifo_ud31:auto_generated.data[1]
data[2] => scfifo_ud31:auto_generated.data[2]
data[3] => scfifo_ud31:auto_generated.data[3]
data[4] => scfifo_ud31:auto_generated.data[4]
data[5] => scfifo_ud31:auto_generated.data[5]
data[6] => scfifo_ud31:auto_generated.data[6]
data[7] => scfifo_ud31:auto_generated.data[7]
data[8] => scfifo_ud31:auto_generated.data[8]
data[9] => scfifo_ud31:auto_generated.data[9]
data[10] => scfifo_ud31:auto_generated.data[10]
data[11] => scfifo_ud31:auto_generated.data[11]
data[12] => scfifo_ud31:auto_generated.data[12]
data[13] => scfifo_ud31:auto_generated.data[13]
data[14] => scfifo_ud31:auto_generated.data[14]
data[15] => scfifo_ud31:auto_generated.data[15]
data[16] => scfifo_ud31:auto_generated.data[16]
data[17] => scfifo_ud31:auto_generated.data[17]
q[0] <= scfifo_ud31:auto_generated.q[0]
q[1] <= scfifo_ud31:auto_generated.q[1]
q[2] <= scfifo_ud31:auto_generated.q[2]
q[3] <= scfifo_ud31:auto_generated.q[3]
q[4] <= scfifo_ud31:auto_generated.q[4]
q[5] <= scfifo_ud31:auto_generated.q[5]
q[6] <= scfifo_ud31:auto_generated.q[6]
q[7] <= scfifo_ud31:auto_generated.q[7]
q[8] <= scfifo_ud31:auto_generated.q[8]
q[9] <= scfifo_ud31:auto_generated.q[9]
q[10] <= scfifo_ud31:auto_generated.q[10]
q[11] <= scfifo_ud31:auto_generated.q[11]
q[12] <= scfifo_ud31:auto_generated.q[12]
q[13] <= scfifo_ud31:auto_generated.q[13]
q[14] <= scfifo_ud31:auto_generated.q[14]
q[15] <= scfifo_ud31:auto_generated.q[15]
q[16] <= scfifo_ud31:auto_generated.q[16]
q[17] <= scfifo_ud31:auto_generated.q[17]
wrreq => scfifo_ud31:auto_generated.wrreq
rdreq => scfifo_ud31:auto_generated.rdreq
clock => scfifo_ud31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ud31:auto_generated.sclr
empty <= scfifo_ud31:auto_generated.empty
full <= scfifo_ud31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated
clock => a_dpfifo_h531:dpfifo.clock
data[0] => a_dpfifo_h531:dpfifo.data[0]
data[1] => a_dpfifo_h531:dpfifo.data[1]
data[2] => a_dpfifo_h531:dpfifo.data[2]
data[3] => a_dpfifo_h531:dpfifo.data[3]
data[4] => a_dpfifo_h531:dpfifo.data[4]
data[5] => a_dpfifo_h531:dpfifo.data[5]
data[6] => a_dpfifo_h531:dpfifo.data[6]
data[7] => a_dpfifo_h531:dpfifo.data[7]
data[8] => a_dpfifo_h531:dpfifo.data[8]
data[9] => a_dpfifo_h531:dpfifo.data[9]
data[10] => a_dpfifo_h531:dpfifo.data[10]
data[11] => a_dpfifo_h531:dpfifo.data[11]
data[12] => a_dpfifo_h531:dpfifo.data[12]
data[13] => a_dpfifo_h531:dpfifo.data[13]
data[14] => a_dpfifo_h531:dpfifo.data[14]
data[15] => a_dpfifo_h531:dpfifo.data[15]
data[16] => a_dpfifo_h531:dpfifo.data[16]
data[17] => a_dpfifo_h531:dpfifo.data[17]
empty <= a_dpfifo_h531:dpfifo.empty
full <= a_dpfifo_h531:dpfifo.full
q[0] <= a_dpfifo_h531:dpfifo.q[0]
q[1] <= a_dpfifo_h531:dpfifo.q[1]
q[2] <= a_dpfifo_h531:dpfifo.q[2]
q[3] <= a_dpfifo_h531:dpfifo.q[3]
q[4] <= a_dpfifo_h531:dpfifo.q[4]
q[5] <= a_dpfifo_h531:dpfifo.q[5]
q[6] <= a_dpfifo_h531:dpfifo.q[6]
q[7] <= a_dpfifo_h531:dpfifo.q[7]
q[8] <= a_dpfifo_h531:dpfifo.q[8]
q[9] <= a_dpfifo_h531:dpfifo.q[9]
q[10] <= a_dpfifo_h531:dpfifo.q[10]
q[11] <= a_dpfifo_h531:dpfifo.q[11]
q[12] <= a_dpfifo_h531:dpfifo.q[12]
q[13] <= a_dpfifo_h531:dpfifo.q[13]
q[14] <= a_dpfifo_h531:dpfifo.q[14]
q[15] <= a_dpfifo_h531:dpfifo.q[15]
q[16] <= a_dpfifo_h531:dpfifo.q[16]
q[17] <= a_dpfifo_h531:dpfifo.q[17]
rdreq => a_dpfifo_h531:dpfifo.rreq
sclr => a_dpfifo_h531:dpfifo.sclr
wrreq => a_dpfifo_h531:dpfifo.wreq


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo
clock => altsyncram_1d81:FIFOram.clock0
clock => cntr_f5b:rd_ptr_msb.clock
clock => cntr_s57:usedw_counter.clock
clock => cntr_g5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_1d81:FIFOram.data_a[0]
data[1] => altsyncram_1d81:FIFOram.data_a[1]
data[2] => altsyncram_1d81:FIFOram.data_a[2]
data[3] => altsyncram_1d81:FIFOram.data_a[3]
data[4] => altsyncram_1d81:FIFOram.data_a[4]
data[5] => altsyncram_1d81:FIFOram.data_a[5]
data[6] => altsyncram_1d81:FIFOram.data_a[6]
data[7] => altsyncram_1d81:FIFOram.data_a[7]
data[8] => altsyncram_1d81:FIFOram.data_a[8]
data[9] => altsyncram_1d81:FIFOram.data_a[9]
data[10] => altsyncram_1d81:FIFOram.data_a[10]
data[11] => altsyncram_1d81:FIFOram.data_a[11]
data[12] => altsyncram_1d81:FIFOram.data_a[12]
data[13] => altsyncram_1d81:FIFOram.data_a[13]
data[14] => altsyncram_1d81:FIFOram.data_a[14]
data[15] => altsyncram_1d81:FIFOram.data_a[15]
data[16] => altsyncram_1d81:FIFOram.data_a[16]
data[17] => altsyncram_1d81:FIFOram.data_a[17]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_1d81:FIFOram.q_b[0]
q[1] <= altsyncram_1d81:FIFOram.q_b[1]
q[2] <= altsyncram_1d81:FIFOram.q_b[2]
q[3] <= altsyncram_1d81:FIFOram.q_b[3]
q[4] <= altsyncram_1d81:FIFOram.q_b[4]
q[5] <= altsyncram_1d81:FIFOram.q_b[5]
q[6] <= altsyncram_1d81:FIFOram.q_b[6]
q[7] <= altsyncram_1d81:FIFOram.q_b[7]
q[8] <= altsyncram_1d81:FIFOram.q_b[8]
q[9] <= altsyncram_1d81:FIFOram.q_b[9]
q[10] <= altsyncram_1d81:FIFOram.q_b[10]
q[11] <= altsyncram_1d81:FIFOram.q_b[11]
q[12] <= altsyncram_1d81:FIFOram.q_b[12]
q[13] <= altsyncram_1d81:FIFOram.q_b[13]
q[14] <= altsyncram_1d81:FIFOram.q_b[14]
q[15] <= altsyncram_1d81:FIFOram.q_b[15]
q[16] <= altsyncram_1d81:FIFOram.q_b[16]
q[17] <= altsyncram_1d81:FIFOram.q_b[17]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[8].IN0
rreq => ram_read_address[7].IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_f5b:rd_ptr_msb.sclr
sclr => cntr_s57:usedw_counter.sclr
sclr => cntr_g5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_1d81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_s57:usedw_counter.updown
wreq => cntr_g5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|altsyncram_1d81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cmpr_4o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cmpr_4o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_f5b:rd_ptr_msb
clock => counter_reg_bit2a[7].CLK
clock => counter_reg_bit2a[6].CLK
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
q[6] <= counter_reg_bit2a[6].REGOUT
q[7] <= counter_reg_bit2a[7].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter
clock => counter_reg_bit3a[8].CLK
clock => counter_reg_bit3a[7].CLK
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
q[7] <= counter_reg_bit3a[7].REGOUT
q[8] <= counter_reg_bit3a[8].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr
clock => counter_reg_bit2a[8].CLK
clock => counter_reg_bit2a[7].CLK
clock => counter_reg_bit2a[6].CLK
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
q[6] <= counter_reg_bit2a[6].REGOUT
q[7] <= counter_reg_bit2a[7].REGOUT
q[8] <= counter_reg_bit2a[8].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_width:Multiply_Width
clk => enlarge_width_counter[0].CLK
clk => valid.CLK
clk => endofpacket.CLK
clk => startofpacket.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => stream_out_valid~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => startofpacket.OUTPUTSELECT
reset => endofpacket.OUTPUTSELECT
reset => valid.OUTPUTSELECT
reset => enlarge_width_counter.OUTPUTSELECT
stream_in_data[0] => data.DATAB
stream_in_data[1] => data.DATAB
stream_in_data[2] => data.DATAB
stream_in_data[3] => data.DATAB
stream_in_data[4] => data.DATAB
stream_in_data[5] => data.DATAB
stream_in_data[6] => data.DATAB
stream_in_data[7] => data.DATAB
stream_in_data[8] => data.DATAB
stream_in_data[9] => data.DATAB
stream_in_data[10] => data.DATAB
stream_in_data[11] => data.DATAB
stream_in_data[12] => data.DATAB
stream_in_data[13] => data.DATAB
stream_in_data[14] => data.DATAB
stream_in_data[15] => data.DATAB
stream_in_startofpacket => startofpacket.DATAB
stream_in_endofpacket => endofpacket.DATAB
stream_in_valid => valid.DATAB
stream_out_ready => stream_in_ready.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo
clk_stream_in => clk_stream_in.IN1
reset_stream_in => ~NO_FANOUT~
clk_stream_out => clk_stream_out.IN1
reset_stream_out => ~NO_FANOUT~
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_data[16] => stream_in_data[16].IN1
stream_in_data[17] => stream_in_data[17].IN1
stream_in_data[18] => stream_in_data[18].IN1
stream_in_data[19] => stream_in_data[19].IN1
stream_in_data[20] => stream_in_data[20].IN1
stream_in_data[21] => stream_in_data[21].IN1
stream_in_data[22] => stream_in_data[22].IN1
stream_in_data[23] => stream_in_data[23].IN1
stream_in_data[24] => stream_in_data[24].IN1
stream_in_data[25] => stream_in_data[25].IN1
stream_in_data[26] => stream_in_data[26].IN1
stream_in_data[27] => stream_in_data[27].IN1
stream_in_data[28] => stream_in_data[28].IN1
stream_in_data[29] => stream_in_data[29].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => ~NO_FANOUT~
stream_in_empty[1] => ~NO_FANOUT~
stream_in_valid => comb.IN1
stream_out_ready => comb.IN1
stream_in_ready <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= dcfifo:Data_FIFO.q
stream_out_data[1] <= dcfifo:Data_FIFO.q
stream_out_data[2] <= dcfifo:Data_FIFO.q
stream_out_data[3] <= dcfifo:Data_FIFO.q
stream_out_data[4] <= dcfifo:Data_FIFO.q
stream_out_data[5] <= dcfifo:Data_FIFO.q
stream_out_data[6] <= dcfifo:Data_FIFO.q
stream_out_data[7] <= dcfifo:Data_FIFO.q
stream_out_data[8] <= dcfifo:Data_FIFO.q
stream_out_data[9] <= dcfifo:Data_FIFO.q
stream_out_data[10] <= dcfifo:Data_FIFO.q
stream_out_data[11] <= dcfifo:Data_FIFO.q
stream_out_data[12] <= dcfifo:Data_FIFO.q
stream_out_data[13] <= dcfifo:Data_FIFO.q
stream_out_data[14] <= dcfifo:Data_FIFO.q
stream_out_data[15] <= dcfifo:Data_FIFO.q
stream_out_data[16] <= dcfifo:Data_FIFO.q
stream_out_data[17] <= dcfifo:Data_FIFO.q
stream_out_data[18] <= dcfifo:Data_FIFO.q
stream_out_data[19] <= dcfifo:Data_FIFO.q
stream_out_data[20] <= dcfifo:Data_FIFO.q
stream_out_data[21] <= dcfifo:Data_FIFO.q
stream_out_data[22] <= dcfifo:Data_FIFO.q
stream_out_data[23] <= dcfifo:Data_FIFO.q
stream_out_data[24] <= dcfifo:Data_FIFO.q
stream_out_data[25] <= dcfifo:Data_FIFO.q
stream_out_data[26] <= dcfifo:Data_FIFO.q
stream_out_data[27] <= dcfifo:Data_FIFO.q
stream_out_data[28] <= dcfifo:Data_FIFO.q
stream_out_data[29] <= dcfifo:Data_FIFO.q
stream_out_startofpacket <= dcfifo:Data_FIFO.q
stream_out_endofpacket <= dcfifo:Data_FIFO.q
stream_out_empty[0] <= <GND>
stream_out_empty[1] <= <GND>
stream_out_valid <= dcfifo:Data_FIFO.rdempty


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO
data[0] => dcfifo_5oj1:auto_generated.data[0]
data[1] => dcfifo_5oj1:auto_generated.data[1]
data[2] => dcfifo_5oj1:auto_generated.data[2]
data[3] => dcfifo_5oj1:auto_generated.data[3]
data[4] => dcfifo_5oj1:auto_generated.data[4]
data[5] => dcfifo_5oj1:auto_generated.data[5]
data[6] => dcfifo_5oj1:auto_generated.data[6]
data[7] => dcfifo_5oj1:auto_generated.data[7]
data[8] => dcfifo_5oj1:auto_generated.data[8]
data[9] => dcfifo_5oj1:auto_generated.data[9]
data[10] => dcfifo_5oj1:auto_generated.data[10]
data[11] => dcfifo_5oj1:auto_generated.data[11]
data[12] => dcfifo_5oj1:auto_generated.data[12]
data[13] => dcfifo_5oj1:auto_generated.data[13]
data[14] => dcfifo_5oj1:auto_generated.data[14]
data[15] => dcfifo_5oj1:auto_generated.data[15]
data[16] => dcfifo_5oj1:auto_generated.data[16]
data[17] => dcfifo_5oj1:auto_generated.data[17]
data[18] => dcfifo_5oj1:auto_generated.data[18]
data[19] => dcfifo_5oj1:auto_generated.data[19]
data[20] => dcfifo_5oj1:auto_generated.data[20]
data[21] => dcfifo_5oj1:auto_generated.data[21]
data[22] => dcfifo_5oj1:auto_generated.data[22]
data[23] => dcfifo_5oj1:auto_generated.data[23]
data[24] => dcfifo_5oj1:auto_generated.data[24]
data[25] => dcfifo_5oj1:auto_generated.data[25]
data[26] => dcfifo_5oj1:auto_generated.data[26]
data[27] => dcfifo_5oj1:auto_generated.data[27]
data[28] => dcfifo_5oj1:auto_generated.data[28]
data[29] => dcfifo_5oj1:auto_generated.data[29]
data[30] => dcfifo_5oj1:auto_generated.data[30]
data[31] => dcfifo_5oj1:auto_generated.data[31]
q[0] <= dcfifo_5oj1:auto_generated.q[0]
q[1] <= dcfifo_5oj1:auto_generated.q[1]
q[2] <= dcfifo_5oj1:auto_generated.q[2]
q[3] <= dcfifo_5oj1:auto_generated.q[3]
q[4] <= dcfifo_5oj1:auto_generated.q[4]
q[5] <= dcfifo_5oj1:auto_generated.q[5]
q[6] <= dcfifo_5oj1:auto_generated.q[6]
q[7] <= dcfifo_5oj1:auto_generated.q[7]
q[8] <= dcfifo_5oj1:auto_generated.q[8]
q[9] <= dcfifo_5oj1:auto_generated.q[9]
q[10] <= dcfifo_5oj1:auto_generated.q[10]
q[11] <= dcfifo_5oj1:auto_generated.q[11]
q[12] <= dcfifo_5oj1:auto_generated.q[12]
q[13] <= dcfifo_5oj1:auto_generated.q[13]
q[14] <= dcfifo_5oj1:auto_generated.q[14]
q[15] <= dcfifo_5oj1:auto_generated.q[15]
q[16] <= dcfifo_5oj1:auto_generated.q[16]
q[17] <= dcfifo_5oj1:auto_generated.q[17]
q[18] <= dcfifo_5oj1:auto_generated.q[18]
q[19] <= dcfifo_5oj1:auto_generated.q[19]
q[20] <= dcfifo_5oj1:auto_generated.q[20]
q[21] <= dcfifo_5oj1:auto_generated.q[21]
q[22] <= dcfifo_5oj1:auto_generated.q[22]
q[23] <= dcfifo_5oj1:auto_generated.q[23]
q[24] <= dcfifo_5oj1:auto_generated.q[24]
q[25] <= dcfifo_5oj1:auto_generated.q[25]
q[26] <= dcfifo_5oj1:auto_generated.q[26]
q[27] <= dcfifo_5oj1:auto_generated.q[27]
q[28] <= dcfifo_5oj1:auto_generated.q[28]
q[29] <= dcfifo_5oj1:auto_generated.q[29]
q[30] <= dcfifo_5oj1:auto_generated.q[30]
q[31] <= dcfifo_5oj1:auto_generated.q[31]
rdclk => dcfifo_5oj1:auto_generated.rdclk
rdreq => dcfifo_5oj1:auto_generated.rdreq
wrclk => dcfifo_5oj1:auto_generated.wrclk
wrreq => dcfifo_5oj1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_5oj1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= dcfifo_5oj1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_5oj1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_5oj1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_5oj1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_5oj1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_5oj1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_5oj1:auto_generated.wrusedw[6]


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated
data[0] => altsyncram_7ku:fifo_ram.data_a[0]
data[1] => altsyncram_7ku:fifo_ram.data_a[1]
data[2] => altsyncram_7ku:fifo_ram.data_a[2]
data[3] => altsyncram_7ku:fifo_ram.data_a[3]
data[4] => altsyncram_7ku:fifo_ram.data_a[4]
data[5] => altsyncram_7ku:fifo_ram.data_a[5]
data[6] => altsyncram_7ku:fifo_ram.data_a[6]
data[7] => altsyncram_7ku:fifo_ram.data_a[7]
data[8] => altsyncram_7ku:fifo_ram.data_a[8]
data[9] => altsyncram_7ku:fifo_ram.data_a[9]
data[10] => altsyncram_7ku:fifo_ram.data_a[10]
data[11] => altsyncram_7ku:fifo_ram.data_a[11]
data[12] => altsyncram_7ku:fifo_ram.data_a[12]
data[13] => altsyncram_7ku:fifo_ram.data_a[13]
data[14] => altsyncram_7ku:fifo_ram.data_a[14]
data[15] => altsyncram_7ku:fifo_ram.data_a[15]
data[16] => altsyncram_7ku:fifo_ram.data_a[16]
data[17] => altsyncram_7ku:fifo_ram.data_a[17]
data[18] => altsyncram_7ku:fifo_ram.data_a[18]
data[19] => altsyncram_7ku:fifo_ram.data_a[19]
data[20] => altsyncram_7ku:fifo_ram.data_a[20]
data[21] => altsyncram_7ku:fifo_ram.data_a[21]
data[22] => altsyncram_7ku:fifo_ram.data_a[22]
data[23] => altsyncram_7ku:fifo_ram.data_a[23]
data[24] => altsyncram_7ku:fifo_ram.data_a[24]
data[25] => altsyncram_7ku:fifo_ram.data_a[25]
data[26] => altsyncram_7ku:fifo_ram.data_a[26]
data[27] => altsyncram_7ku:fifo_ram.data_a[27]
data[28] => altsyncram_7ku:fifo_ram.data_a[28]
data[29] => altsyncram_7ku:fifo_ram.data_a[29]
data[30] => altsyncram_7ku:fifo_ram.data_a[30]
data[31] => altsyncram_7ku:fifo_ram.data_a[31]
q[0] <= altsyncram_7ku:fifo_ram.q_b[0]
q[1] <= altsyncram_7ku:fifo_ram.q_b[1]
q[2] <= altsyncram_7ku:fifo_ram.q_b[2]
q[3] <= altsyncram_7ku:fifo_ram.q_b[3]
q[4] <= altsyncram_7ku:fifo_ram.q_b[4]
q[5] <= altsyncram_7ku:fifo_ram.q_b[5]
q[6] <= altsyncram_7ku:fifo_ram.q_b[6]
q[7] <= altsyncram_7ku:fifo_ram.q_b[7]
q[8] <= altsyncram_7ku:fifo_ram.q_b[8]
q[9] <= altsyncram_7ku:fifo_ram.q_b[9]
q[10] <= altsyncram_7ku:fifo_ram.q_b[10]
q[11] <= altsyncram_7ku:fifo_ram.q_b[11]
q[12] <= altsyncram_7ku:fifo_ram.q_b[12]
q[13] <= altsyncram_7ku:fifo_ram.q_b[13]
q[14] <= altsyncram_7ku:fifo_ram.q_b[14]
q[15] <= altsyncram_7ku:fifo_ram.q_b[15]
q[16] <= altsyncram_7ku:fifo_ram.q_b[16]
q[17] <= altsyncram_7ku:fifo_ram.q_b[17]
q[18] <= altsyncram_7ku:fifo_ram.q_b[18]
q[19] <= altsyncram_7ku:fifo_ram.q_b[19]
q[20] <= altsyncram_7ku:fifo_ram.q_b[20]
q[21] <= altsyncram_7ku:fifo_ram.q_b[21]
q[22] <= altsyncram_7ku:fifo_ram.q_b[22]
q[23] <= altsyncram_7ku:fifo_ram.q_b[23]
q[24] <= altsyncram_7ku:fifo_ram.q_b[24]
q[25] <= altsyncram_7ku:fifo_ram.q_b[25]
q[26] <= altsyncram_7ku:fifo_ram.q_b[26]
q[27] <= altsyncram_7ku:fifo_ram.q_b[27]
q[28] <= altsyncram_7ku:fifo_ram.q_b[28]
q[29] <= altsyncram_7ku:fifo_ram.q_b[29]
q[30] <= altsyncram_7ku:fifo_ram.q_b[30]
q[31] <= altsyncram_7ku:fifo_ram.q_b[31]
rdclk => a_graycounter_f86:rdptr_g1p.clock
rdclk => altsyncram_7ku:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_9u7:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => mux_1u7:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_1u7:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdcnt_addr_ena.IN0
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_41c:wrptr_g1p.clock
wrclk => a_graycounter_31c:wrptr_gp.clock
wrclk => altsyncram_7ku:fifo_ram.clock0
wrclk => dffpipe_0v8:ws_brp.clock
wrclk => dffpipe_0v8:ws_bwp.clock
wrclk => alt_synch_pipe_au7:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => a_graycounter_41c:wrptr_g1p.cnt_en
wrreq => a_graycounter_31c:wrptr_gp.cnt_en
wrreq => altsyncram_7ku:fifo_ram.wren_a
wrreq => mux_1u7:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_1u7:wrfull_eq_comp_msb_mux.sel[0]
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_gray2bin_bcb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_gray2bin_bcb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_41c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[0] => ram_block5a24.PORTAADDR
address_a[0] => ram_block5a25.PORTAADDR
address_a[0] => ram_block5a26.PORTAADDR
address_a[0] => ram_block5a27.PORTAADDR
address_a[0] => ram_block5a28.PORTAADDR
address_a[0] => ram_block5a29.PORTAADDR
address_a[0] => ram_block5a30.PORTAADDR
address_a[0] => ram_block5a31.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[1] => ram_block5a24.PORTAADDR1
address_a[1] => ram_block5a25.PORTAADDR1
address_a[1] => ram_block5a26.PORTAADDR1
address_a[1] => ram_block5a27.PORTAADDR1
address_a[1] => ram_block5a28.PORTAADDR1
address_a[1] => ram_block5a29.PORTAADDR1
address_a[1] => ram_block5a30.PORTAADDR1
address_a[1] => ram_block5a31.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[2] => ram_block5a24.PORTAADDR2
address_a[2] => ram_block5a25.PORTAADDR2
address_a[2] => ram_block5a26.PORTAADDR2
address_a[2] => ram_block5a27.PORTAADDR2
address_a[2] => ram_block5a28.PORTAADDR2
address_a[2] => ram_block5a29.PORTAADDR2
address_a[2] => ram_block5a30.PORTAADDR2
address_a[2] => ram_block5a31.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[3] => ram_block5a24.PORTAADDR3
address_a[3] => ram_block5a25.PORTAADDR3
address_a[3] => ram_block5a26.PORTAADDR3
address_a[3] => ram_block5a27.PORTAADDR3
address_a[3] => ram_block5a28.PORTAADDR3
address_a[3] => ram_block5a29.PORTAADDR3
address_a[3] => ram_block5a30.PORTAADDR3
address_a[3] => ram_block5a31.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[4] => ram_block5a24.PORTAADDR4
address_a[4] => ram_block5a25.PORTAADDR4
address_a[4] => ram_block5a26.PORTAADDR4
address_a[4] => ram_block5a27.PORTAADDR4
address_a[4] => ram_block5a28.PORTAADDR4
address_a[4] => ram_block5a29.PORTAADDR4
address_a[4] => ram_block5a30.PORTAADDR4
address_a[4] => ram_block5a31.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[5] => ram_block5a24.PORTAADDR5
address_a[5] => ram_block5a25.PORTAADDR5
address_a[5] => ram_block5a26.PORTAADDR5
address_a[5] => ram_block5a27.PORTAADDR5
address_a[5] => ram_block5a28.PORTAADDR5
address_a[5] => ram_block5a29.PORTAADDR5
address_a[5] => ram_block5a30.PORTAADDR5
address_a[5] => ram_block5a31.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[6] => ram_block5a24.PORTAADDR6
address_a[6] => ram_block5a25.PORTAADDR6
address_a[6] => ram_block5a26.PORTAADDR6
address_a[6] => ram_block5a27.PORTAADDR6
address_a[6] => ram_block5a28.PORTAADDR6
address_a[6] => ram_block5a29.PORTAADDR6
address_a[6] => ram_block5a30.PORTAADDR6
address_a[6] => ram_block5a31.PORTAADDR6
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[0] => ram_block5a24.PORTBADDR
address_b[0] => ram_block5a25.PORTBADDR
address_b[0] => ram_block5a26.PORTBADDR
address_b[0] => ram_block5a27.PORTBADDR
address_b[0] => ram_block5a28.PORTBADDR
address_b[0] => ram_block5a29.PORTBADDR
address_b[0] => ram_block5a30.PORTBADDR
address_b[0] => ram_block5a31.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[1] => ram_block5a24.PORTBADDR1
address_b[1] => ram_block5a25.PORTBADDR1
address_b[1] => ram_block5a26.PORTBADDR1
address_b[1] => ram_block5a27.PORTBADDR1
address_b[1] => ram_block5a28.PORTBADDR1
address_b[1] => ram_block5a29.PORTBADDR1
address_b[1] => ram_block5a30.PORTBADDR1
address_b[1] => ram_block5a31.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[2] => ram_block5a24.PORTBADDR2
address_b[2] => ram_block5a25.PORTBADDR2
address_b[2] => ram_block5a26.PORTBADDR2
address_b[2] => ram_block5a27.PORTBADDR2
address_b[2] => ram_block5a28.PORTBADDR2
address_b[2] => ram_block5a29.PORTBADDR2
address_b[2] => ram_block5a30.PORTBADDR2
address_b[2] => ram_block5a31.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[3] => ram_block5a24.PORTBADDR3
address_b[3] => ram_block5a25.PORTBADDR3
address_b[3] => ram_block5a26.PORTBADDR3
address_b[3] => ram_block5a27.PORTBADDR3
address_b[3] => ram_block5a28.PORTBADDR3
address_b[3] => ram_block5a29.PORTBADDR3
address_b[3] => ram_block5a30.PORTBADDR3
address_b[3] => ram_block5a31.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[4] => ram_block5a24.PORTBADDR4
address_b[4] => ram_block5a25.PORTBADDR4
address_b[4] => ram_block5a26.PORTBADDR4
address_b[4] => ram_block5a27.PORTBADDR4
address_b[4] => ram_block5a28.PORTBADDR4
address_b[4] => ram_block5a29.PORTBADDR4
address_b[4] => ram_block5a30.PORTBADDR4
address_b[4] => ram_block5a31.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[5] => ram_block5a24.PORTBADDR5
address_b[5] => ram_block5a25.PORTBADDR5
address_b[5] => ram_block5a26.PORTBADDR5
address_b[5] => ram_block5a27.PORTBADDR5
address_b[5] => ram_block5a28.PORTBADDR5
address_b[5] => ram_block5a29.PORTBADDR5
address_b[5] => ram_block5a30.PORTBADDR5
address_b[5] => ram_block5a31.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[6] => ram_block5a24.PORTBADDR6
address_b[6] => ram_block5a25.PORTBADDR6
address_b[6] => ram_block5a26.PORTBADDR6
address_b[6] => ram_block5a27.PORTBADDR6
address_b[6] => ram_block5a28.PORTBADDR6
address_b[6] => ram_block5a29.PORTBADDR6
address_b[6] => ram_block5a30.PORTBADDR6
address_b[6] => ram_block5a31.PORTBADDR6
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
addressstall_b => ram_block5a24.PORTBADDRSTALL
addressstall_b => ram_block5a25.PORTBADDRSTALL
addressstall_b => ram_block5a26.PORTBADDRSTALL
addressstall_b => ram_block5a27.PORTBADDRSTALL
addressstall_b => ram_block5a28.PORTBADDRSTALL
addressstall_b => ram_block5a29.PORTBADDRSTALL
addressstall_b => ram_block5a30.PORTBADDRSTALL
addressstall_b => ram_block5a31.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock0 => ram_block5a24.CLK0
clock0 => ram_block5a25.CLK0
clock0 => ram_block5a26.CLK0
clock0 => ram_block5a27.CLK0
clock0 => ram_block5a28.CLK0
clock0 => ram_block5a29.CLK0
clock0 => ram_block5a30.CLK0
clock0 => ram_block5a31.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clock1 => ram_block5a24.CLK1
clock1 => ram_block5a25.CLK1
clock1 => ram_block5a26.CLK1
clock1 => ram_block5a27.CLK1
clock1 => ram_block5a28.CLK1
clock1 => ram_block5a29.CLK1
clock1 => ram_block5a30.CLK1
clock1 => ram_block5a31.CLK1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
data_a[24] => ram_block5a24.PORTADATAIN
data_a[25] => ram_block5a25.PORTADATAIN
data_a[26] => ram_block5a26.PORTADATAIN
data_a[27] => ram_block5a27.PORTADATAIN
data_a[28] => ram_block5a28.PORTADATAIN
data_a[29] => ram_block5a29.PORTADATAIN
data_a[30] => ram_block5a30.PORTADATAIN
data_a[31] => ram_block5a31.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
q_b[24] <= ram_block5a24.PORTBDATAOUT
q_b[25] <= ram_block5a25.PORTBDATAOUT
q_b[26] <= ram_block5a26.PORTBDATAOUT
q_b[27] <= ram_block5a27.PORTBDATAOUT
q_b[28] <= ram_block5a28.PORTBDATAOUT
q_b[29] <= ram_block5a29.PORTBDATAOUT
q_b[30] <= ram_block5a30.PORTBDATAOUT
q_b[31] <= ram_block5a31.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a19.ENA0
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a20.ENA0
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a21.ENA0
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a22.ENA0
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a23.ENA0
wren_a => ram_block5a24.PORTAWE
wren_a => ram_block5a24.ENA0
wren_a => ram_block5a25.PORTAWE
wren_a => ram_block5a25.ENA0
wren_a => ram_block5a26.PORTAWE
wren_a => ram_block5a26.ENA0
wren_a => ram_block5a27.PORTAWE
wren_a => ram_block5a27.ENA0
wren_a => ram_block5a28.PORTAWE
wren_a => ram_block5a28.ENA0
wren_a => ram_block5a29.PORTAWE
wren_a => ram_block5a29.ENA0
wren_a => ram_block5a30.PORTAWE
wren_a => ram_block5a30.ENA0
wren_a => ram_block5a31.PORTAWE
wren_a => ram_block5a31.ENA0


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr
clock => dffe15a[0].CLK
d[0] => dffe15a[0].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp
clock => dffpipe_3v8:dffpipe6.clock
d[0] => dffpipe_3v8:dffpipe6.d[0]
d[1] => dffpipe_3v8:dffpipe6.d[1]
d[2] => dffpipe_3v8:dffpipe6.d[2]
d[3] => dffpipe_3v8:dffpipe6.d[3]
d[4] => dffpipe_3v8:dffpipe6.d[4]
d[5] => dffpipe_3v8:dffpipe6.d[5]
d[6] => dffpipe_3v8:dffpipe6.d[6]
d[7] => dffpipe_3v8:dffpipe6.d[7]
q[0] <= dffpipe_3v8:dffpipe6.q[0]
q[1] <= dffpipe_3v8:dffpipe6.q[1]
q[2] <= dffpipe_3v8:dffpipe6.q[2]
q[3] <= dffpipe_3v8:dffpipe6.q[3]
q[4] <= dffpipe_3v8:dffpipe6.q[4]
q[5] <= dffpipe_3v8:dffpipe6.q[5]
q[6] <= dffpipe_3v8:dffpipe6.q[6]
q[7] <= dffpipe_3v8:dffpipe6.q[7]


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp
clock => dffpipe_4v8:dffpipe9.clock
d[0] => dffpipe_4v8:dffpipe9.d[0]
d[1] => dffpipe_4v8:dffpipe9.d[1]
d[2] => dffpipe_4v8:dffpipe9.d[2]
d[3] => dffpipe_4v8:dffpipe9.d[3]
d[4] => dffpipe_4v8:dffpipe9.d[4]
d[5] => dffpipe_4v8:dffpipe9.d[5]
d[6] => dffpipe_4v8:dffpipe9.d[6]
d[7] => dffpipe_4v8:dffpipe9.d[7]
q[0] <= dffpipe_4v8:dffpipe9.q[0]
q[1] <= dffpipe_4v8:dffpipe9.q[1]
q[2] <= dffpipe_4v8:dffpipe9.q[2]
q[3] <= dffpipe_4v8:dffpipe9.q[3]
q[4] <= dffpipe_4v8:dffpipe9.q[4]
q[5] <= dffpipe_4v8:dffpipe9.q[5]
q[6] <= dffpipe_4v8:dffpipe9.q[6]
q[7] <= dffpipe_4v8:dffpipe9.q[7]


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|cmpr_o16:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|cmpr_o16:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|cmpr_o16:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|cmpr_o16:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|cmpr_o16:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|cmpr_o16:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|cmpr_o16:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|cmpr_o16:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_70_D5M|de2_70:NiosII|de2_70_VGA_Controller:vga_controller
clk => clk.IN1
reset => reset.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
startofpacket => always1.IN0
startofpacket => ready.IN0
endofpacket => ~NO_FANOUT~
empty[0] => ~NO_FANOUT~
empty[1] => ~NO_FANOUT~
valid => always1.IN1
valid => ready.IN1
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= VGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= VGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= VGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= VGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= VGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= VGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= VGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing
clk => blanking_pulse.CLK
clk => vblanking_pulse.CLK
clk => hblanking_pulse.CLK
clk => csync_pulse.CLK
clk => vsync_pulse.CLK
clk => hsync_pulse.CLK
clk => early_vsync_pulse.CLK
clk => early_hsync_pulse.CLK
clk => end_of_frame~reg0.CLK
clk => end_of_active_frame~reg0.CLK
clk => line_counter[1].CLK
clk => line_counter[2].CLK
clk => line_counter[3].CLK
clk => line_counter[4].CLK
clk => line_counter[5].CLK
clk => line_counter[6].CLK
clk => line_counter[7].CLK
clk => line_counter[8].CLK
clk => line_counter[9].CLK
clk => line_counter[10].CLK
clk => pixel_counter[1].CLK
clk => pixel_counter[2].CLK
clk => pixel_counter[3].CLK
clk => pixel_counter[4].CLK
clk => pixel_counter[5].CLK
clk => pixel_counter[6].CLK
clk => pixel_counter[7].CLK
clk => pixel_counter[8].CLK
clk => pixel_counter[9].CLK
clk => pixel_counter[10].CLK
clk => vga_data_enable~reg0.CLK
clk => vga_color_data[0]~reg0.CLK
clk => vga_color_data[1]~reg0.CLK
clk => vga_color_data[2]~reg0.CLK
clk => vga_color_data[3]~reg0.CLK
clk => vga_color_data[4]~reg0.CLK
clk => vga_color_data[5]~reg0.CLK
clk => vga_color_data[6]~reg0.CLK
clk => vga_color_data[7]~reg0.CLK
clk => vga_color_data[8]~reg0.CLK
clk => vga_color_data[9]~reg0.CLK
clk => vga_blue[0]~reg0.CLK
clk => vga_blue[1]~reg0.CLK
clk => vga_blue[2]~reg0.CLK
clk => vga_blue[3]~reg0.CLK
clk => vga_blue[4]~reg0.CLK
clk => vga_blue[5]~reg0.CLK
clk => vga_blue[6]~reg0.CLK
clk => vga_blue[7]~reg0.CLK
clk => vga_blue[8]~reg0.CLK
clk => vga_blue[9]~reg0.CLK
clk => vga_green[0]~reg0.CLK
clk => vga_green[1]~reg0.CLK
clk => vga_green[2]~reg0.CLK
clk => vga_green[3]~reg0.CLK
clk => vga_green[4]~reg0.CLK
clk => vga_green[5]~reg0.CLK
clk => vga_green[6]~reg0.CLK
clk => vga_green[7]~reg0.CLK
clk => vga_green[8]~reg0.CLK
clk => vga_green[9]~reg0.CLK
clk => vga_red[0]~reg0.CLK
clk => vga_red[1]~reg0.CLK
clk => vga_red[2]~reg0.CLK
clk => vga_red[3]~reg0.CLK
clk => vga_red[4]~reg0.CLK
clk => vga_red[5]~reg0.CLK
clk => vga_red[6]~reg0.CLK
clk => vga_red[7]~reg0.CLK
clk => vga_red[8]~reg0.CLK
clk => vga_red[9]~reg0.CLK
clk => vga_v_sync~reg0.CLK
clk => vga_h_sync~reg0.CLK
clk => vga_blank~reg0.CLK
clk => vga_c_sync~reg0.CLK
reset => vga_c_sync.OUTPUTSELECT
reset => vga_blank.OUTPUTSELECT
reset => vga_h_sync.OUTPUTSELECT
reset => vga_v_sync.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => end_of_active_frame.OUTPUTSELECT
reset => end_of_frame.OUTPUTSELECT
reset => early_hsync_pulse.OUTPUTSELECT
reset => early_vsync_pulse.OUTPUTSELECT
reset => hsync_pulse.OUTPUTSELECT
reset => vsync_pulse.OUTPUTSELECT
reset => csync_pulse.OUTPUTSELECT
reset => hblanking_pulse.OUTPUTSELECT
reset => vblanking_pulse.OUTPUTSELECT
reset => blanking_pulse.OUTPUTSELECT
reset => vga_data_enable~reg0.ENA
red_to_vga_display[0] => vga_color_data.IN0
red_to_vga_display[0] => vga_red.DATAA
red_to_vga_display[1] => vga_color_data.IN0
red_to_vga_display[1] => vga_red.DATAA
red_to_vga_display[2] => vga_color_data.IN0
red_to_vga_display[2] => vga_red.DATAA
red_to_vga_display[3] => vga_color_data.IN0
red_to_vga_display[3] => vga_red.DATAA
red_to_vga_display[4] => vga_color_data.IN0
red_to_vga_display[4] => vga_red.DATAA
red_to_vga_display[5] => vga_color_data.IN0
red_to_vga_display[5] => vga_red.DATAA
red_to_vga_display[6] => vga_color_data.IN0
red_to_vga_display[6] => vga_red.DATAA
red_to_vga_display[7] => vga_color_data.IN0
red_to_vga_display[7] => vga_red.DATAA
red_to_vga_display[8] => vga_color_data.IN0
red_to_vga_display[8] => vga_red.DATAA
red_to_vga_display[9] => vga_color_data.IN0
red_to_vga_display[9] => vga_red.DATAA
green_to_vga_display[0] => vga_color_data.IN0
green_to_vga_display[0] => vga_green.DATAA
green_to_vga_display[1] => vga_color_data.IN0
green_to_vga_display[1] => vga_green.DATAA
green_to_vga_display[2] => vga_color_data.IN0
green_to_vga_display[2] => vga_green.DATAA
green_to_vga_display[3] => vga_color_data.IN0
green_to_vga_display[3] => vga_green.DATAA
green_to_vga_display[4] => vga_color_data.IN0
green_to_vga_display[4] => vga_green.DATAA
green_to_vga_display[5] => vga_color_data.IN0
green_to_vga_display[5] => vga_green.DATAA
green_to_vga_display[6] => vga_color_data.IN0
green_to_vga_display[6] => vga_green.DATAA
green_to_vga_display[7] => vga_color_data.IN0
green_to_vga_display[7] => vga_green.DATAA
green_to_vga_display[8] => vga_color_data.IN0
green_to_vga_display[8] => vga_green.DATAA
green_to_vga_display[9] => vga_color_data.IN0
green_to_vga_display[9] => vga_green.DATAA
blue_to_vga_display[0] => vga_color_data.IN0
blue_to_vga_display[0] => vga_blue.DATAA
blue_to_vga_display[1] => vga_color_data.IN0
blue_to_vga_display[1] => vga_blue.DATAA
blue_to_vga_display[2] => vga_color_data.IN0
blue_to_vga_display[2] => vga_blue.DATAA
blue_to_vga_display[3] => vga_color_data.IN0
blue_to_vga_display[3] => vga_blue.DATAA
blue_to_vga_display[4] => vga_color_data.IN0
blue_to_vga_display[4] => vga_blue.DATAA
blue_to_vga_display[5] => vga_color_data.IN0
blue_to_vga_display[5] => vga_blue.DATAA
blue_to_vga_display[6] => vga_color_data.IN0
blue_to_vga_display[6] => vga_blue.DATAA
blue_to_vga_display[7] => vga_color_data.IN0
blue_to_vga_display[7] => vga_blue.DATAA
blue_to_vga_display[8] => vga_color_data.IN0
blue_to_vga_display[8] => vga_blue.DATAA
blue_to_vga_display[9] => vga_color_data.IN0
blue_to_vga_display[9] => vga_blue.DATAA
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[3] => ~NO_FANOUT~
read_enable <= blanking_pulse.DB_MAX_OUTPUT_PORT_TYPE
end_of_active_frame <= end_of_active_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_of_frame <= end_of_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_c_sync <= vga_c_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_h_sync <= vga_h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= vga_v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data_enable <= vga_data_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[0] <= vga_red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[1] <= vga_red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[2] <= vga_red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[3] <= vga_red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[4] <= vga_red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[5] <= vga_red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[6] <= vga_red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[7] <= vga_red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[8] <= vga_red[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[9] <= vga_red[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[0] <= vga_green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[1] <= vga_green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[2] <= vga_green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[3] <= vga_green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[4] <= vga_green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[5] <= vga_green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[6] <= vga_green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[7] <= vga_green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[8] <= vga_green[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[9] <= vga_green[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[0] <= vga_blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[1] <= vga_blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[2] <= vga_blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[3] <= vga_blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[4] <= vga_blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[5] <= vga_blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[6] <= vga_blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[7] <= vga_blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[8] <= vga_blue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[9] <= vga_blue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[0] <= vga_color_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[1] <= vga_color_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[2] <= vga_color_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[3] <= vga_color_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[4] <= vga_color_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[5] <= vga_color_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[6] <= vga_color_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[7] <= vga_color_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[8] <= vga_color_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[9] <= vga_color_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator
clk => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.clk
reset => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.reset
uav_address[0] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[0]
uav_address[1] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[1]
uav_address[2] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[2]
uav_address[3] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[3]
uav_address[4] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[4]
uav_address[5] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[5]
uav_address[6] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[6]
uav_address[7] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[7]
uav_address[8] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[8]
uav_address[9] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[9]
uav_address[10] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[10]
uav_address[11] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[11]
uav_address[12] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[12]
uav_address[13] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[13]
uav_address[14] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[14]
uav_address[15] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[15]
uav_address[16] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[16]
uav_address[17] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[17]
uav_address[18] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[18]
uav_address[19] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[19]
uav_address[20] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[20]
uav_address[21] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[21]
uav_address[22] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[22]
uav_address[23] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[23]
uav_address[24] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[24]
uav_address[25] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[25]
uav_address[26] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[26]
uav_address[27] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[27]
uav_address[28] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[28]
uav_address[29] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[29]
uav_address[30] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[30]
uav_address[31] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_address[31]
uav_burstcount[0] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_burstcount[0]
uav_burstcount[1] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_burstcount[1]
uav_read <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_read
uav_write <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_write
uav_waitrequest => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_waitrequest
uav_readdatavalid => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdatavalid
uav_byteenable[0] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_byteenable[0]
uav_byteenable[1] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_byteenable[1]
uav_readdata[0] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[0]
uav_readdata[1] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[1]
uav_readdata[2] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[2]
uav_readdata[3] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[3]
uav_readdata[4] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[4]
uav_readdata[5] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[5]
uav_readdata[6] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[6]
uav_readdata[7] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[7]
uav_readdata[8] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[8]
uav_readdata[9] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[9]
uav_readdata[10] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[10]
uav_readdata[11] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[11]
uav_readdata[12] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[12]
uav_readdata[13] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[13]
uav_readdata[14] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[14]
uav_readdata[15] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_readdata[15]
uav_writedata[0] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[0]
uav_writedata[1] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[1]
uav_writedata[2] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[2]
uav_writedata[3] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[3]
uav_writedata[4] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[4]
uav_writedata[5] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[5]
uav_writedata[6] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[6]
uav_writedata[7] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[7]
uav_writedata[8] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[8]
uav_writedata[9] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[9]
uav_writedata[10] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[10]
uav_writedata[11] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[11]
uav_writedata[12] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[12]
uav_writedata[13] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[13]
uav_writedata[14] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[14]
uav_writedata[15] <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_writedata[15]
uav_lock <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_lock
uav_debugaccess <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.uav_debugaccess
av_address[0] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[0]
av_address[1] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[1]
av_address[2] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[2]
av_address[3] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[3]
av_address[4] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[4]
av_address[5] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[5]
av_address[6] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[6]
av_address[7] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[7]
av_address[8] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[8]
av_address[9] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[9]
av_address[10] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[10]
av_address[11] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[11]
av_address[12] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[12]
av_address[13] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[13]
av_address[14] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[14]
av_address[15] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[15]
av_address[16] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[16]
av_address[17] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[17]
av_address[18] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[18]
av_address[19] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[19]
av_address[20] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[20]
av_address[21] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[21]
av_address[22] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[22]
av_address[23] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[23]
av_address[24] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[24]
av_address[25] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[25]
av_address[26] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[26]
av_address[27] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[27]
av_address[28] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[28]
av_address[29] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[29]
av_address[30] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[30]
av_address[31] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_address[31]
av_waitrequest <= altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_waitrequest
av_write => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_write
av_writedata[0] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[0]
av_writedata[1] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[1]
av_writedata[2] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[2]
av_writedata[3] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[3]
av_writedata[4] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[4]
av_writedata[5] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[5]
av_writedata[6] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[6]
av_writedata[7] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[7]
av_writedata[8] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[8]
av_writedata[9] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[9]
av_writedata[10] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[10]
av_writedata[11] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[11]
av_writedata[12] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[12]
av_writedata[13] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[13]
av_writedata[14] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[14]
av_writedata[15] => altera_merlin_master_translator:video_dma_avalon_dma_master_translator.av_writedata[15]
av_beginbursttransfer => ~NO_FANOUT~
av_begintransfer => ~NO_FANOUT~
av_burstcount[0] => ~NO_FANOUT~
av_byteenable[0] => ~NO_FANOUT~
av_byteenable[1] => ~NO_FANOUT~
av_chipselect => ~NO_FANOUT~
av_clken => ~NO_FANOUT~
av_debugaccess => ~NO_FANOUT~
av_lock => ~NO_FANOUT~
av_read => ~NO_FANOUT~
av_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= av_response[0].DB_MAX_OUTPUT_PORT_TYPE
av_response[1] <= av_response[1].DB_MAX_OUTPUT_PORT_TYPE
av_writeresponserequest => ~NO_FANOUT~
av_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= uav_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponserequest <= comb.DB_MAX_OUTPUT_PORT_TYPE
uav_writeresponsevalid => ~NO_FANOUT~


|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator|altera_merlin_master_translator:video_dma_avalon_dma_master_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= <GND>
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
uav_address[26] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
uav_address[27] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
uav_address[28] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
uav_address[29] <= av_address[29].DB_MAX_OUTPUT_PORT_TYPE
uav_address[30] <= av_address[30].DB_MAX_OUTPUT_PORT_TYPE
uav_address[31] <= av_address[31].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponserequest <= <GND>
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => ~NO_FANOUT~
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_address[27] => uav_address[27].DATAIN
av_address[28] => uav_address[28].DATAIN
av_address[29] => uav_address[29].DATAIN
av_address[30] => uav_address[30].DATAIN
av_address[31] => uav_address[31].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => ~NO_FANOUT~
av_writeresponsevalid <= <GND>


|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator
clk => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.clk
reset => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.reset
uav_address[0] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[0]
uav_address[1] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[1]
uav_address[2] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[2]
uav_address[3] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[3]
uav_address[4] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[4]
uav_address[5] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[5]
uav_address[6] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[6]
uav_address[7] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[7]
uav_address[8] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[8]
uav_address[9] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[9]
uav_address[10] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[10]
uav_address[11] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[11]
uav_address[12] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[12]
uav_address[13] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[13]
uav_address[14] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[14]
uav_address[15] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[15]
uav_address[16] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[16]
uav_address[17] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[17]
uav_address[18] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[18]
uav_address[19] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[19]
uav_address[20] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[20]
uav_address[21] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[21]
uav_address[22] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[22]
uav_address[23] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[23]
uav_address[24] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[24]
uav_address[25] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[25]
uav_address[26] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[26]
uav_address[27] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[27]
uav_address[28] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[28]
uav_address[29] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[29]
uav_address[30] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[30]
uav_address[31] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_address[31]
uav_burstcount[0] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_burstcount[0]
uav_burstcount[1] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_burstcount[1]
uav_read <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_read
uav_write <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_write
uav_waitrequest => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_waitrequest
uav_readdatavalid => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdatavalid
uav_byteenable[0] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_byteenable[0]
uav_byteenable[1] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_byteenable[1]
uav_readdata[0] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[0]
uav_readdata[1] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[1]
uav_readdata[2] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[2]
uav_readdata[3] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[3]
uav_readdata[4] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[4]
uav_readdata[5] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[5]
uav_readdata[6] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[6]
uav_readdata[7] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[7]
uav_readdata[8] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[8]
uav_readdata[9] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[9]
uav_readdata[10] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[10]
uav_readdata[11] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[11]
uav_readdata[12] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[12]
uav_readdata[13] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[13]
uav_readdata[14] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[14]
uav_readdata[15] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_readdata[15]
uav_writedata[0] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[0]
uav_writedata[1] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[1]
uav_writedata[2] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[2]
uav_writedata[3] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[3]
uav_writedata[4] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[4]
uav_writedata[5] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[5]
uav_writedata[6] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[6]
uav_writedata[7] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[7]
uav_writedata[8] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[8]
uav_writedata[9] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[9]
uav_writedata[10] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[10]
uav_writedata[11] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[11]
uav_writedata[12] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[12]
uav_writedata[13] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[13]
uav_writedata[14] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[14]
uav_writedata[15] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_writedata[15]
uav_lock <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_lock
uav_debugaccess <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.uav_debugaccess
av_address[0] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[0]
av_address[1] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[1]
av_address[2] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[2]
av_address[3] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[3]
av_address[4] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[4]
av_address[5] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[5]
av_address[6] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[6]
av_address[7] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[7]
av_address[8] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[8]
av_address[9] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[9]
av_address[10] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[10]
av_address[11] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[11]
av_address[12] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[12]
av_address[13] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[13]
av_address[14] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[14]
av_address[15] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[15]
av_address[16] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[16]
av_address[17] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[17]
av_address[18] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[18]
av_address[19] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[19]
av_address[20] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[20]
av_address[21] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[21]
av_address[22] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[22]
av_address[23] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[23]
av_address[24] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[24]
av_address[25] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[25]
av_address[26] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[26]
av_address[27] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[27]
av_address[28] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[28]
av_address[29] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[29]
av_address[30] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[30]
av_address[31] => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_address[31]
av_waitrequest <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_waitrequest
av_read => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_read
av_readdata[0] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[0]
av_readdata[1] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[1]
av_readdata[2] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[2]
av_readdata[3] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[3]
av_readdata[4] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[4]
av_readdata[5] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[5]
av_readdata[6] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[6]
av_readdata[7] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[7]
av_readdata[8] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[8]
av_readdata[9] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[9]
av_readdata[10] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[10]
av_readdata[11] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[11]
av_readdata[12] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[12]
av_readdata[13] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[13]
av_readdata[14] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[14]
av_readdata[15] <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdata[15]
av_readdatavalid <= altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_readdatavalid
av_lock => altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator.av_lock
av_beginbursttransfer => ~NO_FANOUT~
av_begintransfer => ~NO_FANOUT~
av_burstcount[0] => ~NO_FANOUT~
av_byteenable[0] => ~NO_FANOUT~
av_byteenable[1] => ~NO_FANOUT~
av_chipselect => ~NO_FANOUT~
av_clken => ~NO_FANOUT~
av_debugaccess => ~NO_FANOUT~
av_response[0] <= av_response[0].DB_MAX_OUTPUT_PORT_TYPE
av_response[1] <= av_response[1].DB_MAX_OUTPUT_PORT_TYPE
av_write => ~NO_FANOUT~
av_writedata[0] => ~NO_FANOUT~
av_writedata[1] => ~NO_FANOUT~
av_writedata[2] => ~NO_FANOUT~
av_writedata[3] => ~NO_FANOUT~
av_writedata[4] => ~NO_FANOUT~
av_writedata[5] => ~NO_FANOUT~
av_writedata[6] => ~NO_FANOUT~
av_writedata[7] => ~NO_FANOUT~
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => ~NO_FANOUT~
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writeresponserequest => ~NO_FANOUT~
av_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= uav_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponserequest <= comb.DB_MAX_OUTPUT_PORT_TYPE
uav_writeresponsevalid => ~NO_FANOUT~


|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_write <= <GND>
uav_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
uav_address[26] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
uav_address[27] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
uav_address[28] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
uav_address[29] <= av_address[29].DB_MAX_OUTPUT_PORT_TYPE
uav_address[30] <= av_address[30].DB_MAX_OUTPUT_PORT_TYPE
uav_address[31] <= av_address[31].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponserequest <= <GND>
uav_writeresponsevalid => ~NO_FANOUT~
av_write => ~NO_FANOUT~
av_read => uav_read.DATAIN
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_address[27] => uav_address[27].DATAIN
av_address[28] => uav_address[28].DATAIN
av_address[29] => uav_address[29].DATAIN
av_address[30] => uav_address[30].DATAIN
av_address[31] => uav_address[31].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => ~NO_FANOUT~
av_writeresponsevalid <= <GND>


|DE2_70_D5M|de2_70:NiosII|altera_merlin_slave_translator:pixel_buffer_avalon_ssram_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => av_address[13].DATAIN
uav_address[16] => av_address[14].DATAIN
uav_address[17] => av_address[15].DATAIN
uav_address[18] => av_address[16].DATAIN
uav_address[19] => av_address[17].DATAIN
uav_address[20] => av_address[18].DATAIN
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN3
uav_burstcount[1] => Equal0.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= uav_address[15].DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= uav_address[16].DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= uav_address[17].DB_MAX_OUTPUT_PORT_TYPE
av_address[16] <= uav_address[18].DB_MAX_OUTPUT_PORT_TYPE
av_address[17] <= uav_address[19].DB_MAX_OUTPUT_PORT_TYPE
av_address[18] <= uav_address[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdata[16] => uav_readdata[16].DATAIN
av_readdata[17] => uav_readdata[17].DATAIN
av_readdata[18] => uav_readdata[18].DATAIN
av_readdata[19] => uav_readdata[19].DATAIN
av_readdata[20] => uav_readdata[20].DATAIN
av_readdata[21] => uav_readdata[21].DATAIN
av_readdata[22] => uav_readdata[22].DATAIN
av_readdata[23] => uav_readdata[23].DATAIN
av_readdata[24] => uav_readdata[24].DATAIN
av_readdata[25] => uav_readdata[25].DATAIN
av_readdata[26] => uav_readdata[26].DATAIN
av_readdata[27] => uav_readdata[27].DATAIN
av_readdata[28] => uav_readdata[28].DATAIN
av_readdata[29] => uav_readdata[29].DATAIN
av_readdata[30] => uav_readdata[30].DATAIN
av_readdata[31] => uav_readdata[31].DATAIN
av_readdatavalid => uav_readdatavalid.DATAIN
av_waitrequest => always18.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|DE2_70_D5M|de2_70:NiosII|altera_merlin_master_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => cp_data[19].DATAIN
av_address[2] => cp_data[20].DATAIN
av_address[3] => cp_data[21].DATAIN
av_address[4] => cp_data[22].DATAIN
av_address[5] => cp_data[23].DATAIN
av_address[6] => cp_data[24].DATAIN
av_address[7] => cp_data[25].DATAIN
av_address[8] => cp_data[26].DATAIN
av_address[9] => cp_data[27].DATAIN
av_address[10] => cp_data[28].DATAIN
av_address[11] => cp_data[29].DATAIN
av_address[12] => cp_data[30].DATAIN
av_address[13] => cp_data[31].DATAIN
av_address[14] => cp_data[32].DATAIN
av_address[15] => cp_data[33].DATAIN
av_address[16] => cp_data[34].DATAIN
av_address[17] => cp_data[35].DATAIN
av_address[18] => cp_data[36].DATAIN
av_address[19] => cp_data[37].DATAIN
av_address[20] => cp_data[38].DATAIN
av_address[21] => cp_data[39].DATAIN
av_address[22] => cp_data[40].DATAIN
av_address[23] => cp_data[41].DATAIN
av_address[24] => cp_data[42].DATAIN
av_address[25] => cp_data[43].DATAIN
av_address[26] => cp_data[44].DATAIN
av_address[27] => cp_data[45].DATAIN
av_address[28] => cp_data[46].DATAIN
av_address[29] => cp_data[47].DATAIN
av_address[30] => cp_data[48].DATAIN
av_address[31] => cp_data[49].DATAIN
av_write => cp_data.IN0
av_write => always1.IN0
av_write => cp_data[52].DATAIN
av_read => always1.IN1
av_read => cp_data[53].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[16].DATAIN
av_byteenable[1] => cp_data[17].DATAIN
av_burstcount[0] => cp_data[56].DATAIN
av_burstcount[1] => cp_data[57].DATAIN
av_debugaccess => cp_data[72].DATAIN
av_lock => cp_data[54].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => cp_data.IN1
av_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= <GND>
cp_data[19] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[37] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[38] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= <GND>
cp_data[51] <= cp_data.DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= <GND>
cp_data[56] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= <GND>
cp_data[59] <= <VCC>
cp_data[60] <= <VCC>
cp_data[61] <= <GND>
cp_data[62] <= <GND>
cp_data[63] <= <VCC>
cp_data[64] <= <GND>
cp_data[65] <= <GND>
cp_data[66] <= <GND>
cp_data[67] <= <GND>
cp_data[68] <= <GND>
cp_data[69] <= <VCC>
cp_data[70] <= <GND>
cp_data[71] <= <GND>
cp_data[72] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[73] <= <VCC>
cp_data[74] <= <GND>
cp_data[75] <= <GND>
cp_data[76] <= <GND>
cp_data[77] <= <GND>
cp_data[78] <= <GND>
cp_data[79] <= <GND>
cp_data[80] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_writeresponsevalid.DATAB
rp_valid => av_readdatavalid.DATAA
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => Equal0.IN31
rp_data[17] => Equal0.IN30
rp_data[18] => ~NO_FANOUT~
rp_data[19] => ~NO_FANOUT~
rp_data[20] => ~NO_FANOUT~
rp_data[21] => ~NO_FANOUT~
rp_data[22] => ~NO_FANOUT~
rp_data[23] => ~NO_FANOUT~
rp_data[24] => ~NO_FANOUT~
rp_data[25] => ~NO_FANOUT~
rp_data[26] => ~NO_FANOUT~
rp_data[27] => ~NO_FANOUT~
rp_data[28] => ~NO_FANOUT~
rp_data[29] => ~NO_FANOUT~
rp_data[30] => ~NO_FANOUT~
rp_data[31] => ~NO_FANOUT~
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => av_writeresponsevalid.OUTPUTSELECT
rp_data[52] => av_readdatavalid.OUTPUTSELECT
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|DE2_70_D5M|de2_70:NiosII|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => cp_data[19].DATAIN
av_address[2] => cp_data[20].DATAIN
av_address[3] => cp_data[21].DATAIN
av_address[4] => cp_data[22].DATAIN
av_address[5] => cp_data[23].DATAIN
av_address[6] => cp_data[24].DATAIN
av_address[7] => cp_data[25].DATAIN
av_address[8] => cp_data[26].DATAIN
av_address[9] => cp_data[27].DATAIN
av_address[10] => cp_data[28].DATAIN
av_address[11] => cp_data[29].DATAIN
av_address[12] => cp_data[30].DATAIN
av_address[13] => cp_data[31].DATAIN
av_address[14] => cp_data[32].DATAIN
av_address[15] => cp_data[33].DATAIN
av_address[16] => cp_data[34].DATAIN
av_address[17] => cp_data[35].DATAIN
av_address[18] => cp_data[36].DATAIN
av_address[19] => cp_data[37].DATAIN
av_address[20] => cp_data[38].DATAIN
av_address[21] => cp_data[39].DATAIN
av_address[22] => cp_data[40].DATAIN
av_address[23] => cp_data[41].DATAIN
av_address[24] => cp_data[42].DATAIN
av_address[25] => cp_data[43].DATAIN
av_address[26] => cp_data[44].DATAIN
av_address[27] => cp_data[45].DATAIN
av_address[28] => cp_data[46].DATAIN
av_address[29] => cp_data[47].DATAIN
av_address[30] => cp_data[48].DATAIN
av_address[31] => cp_data[49].DATAIN
av_write => cp_data.IN0
av_write => always1.IN0
av_write => cp_data[52].DATAIN
av_read => always1.IN1
av_read => cp_data[53].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[16].DATAIN
av_byteenable[1] => cp_data[17].DATAIN
av_burstcount[0] => cp_data[56].DATAIN
av_burstcount[1] => cp_data[57].DATAIN
av_debugaccess => cp_data[72].DATAIN
av_lock => cp_data[54].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => cp_data.IN1
av_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= <GND>
cp_data[19] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[37] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[38] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= <GND>
cp_data[51] <= cp_data.DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= <GND>
cp_data[56] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= <GND>
cp_data[59] <= <VCC>
cp_data[60] <= <VCC>
cp_data[61] <= <GND>
cp_data[62] <= <GND>
cp_data[63] <= <VCC>
cp_data[64] <= <GND>
cp_data[65] <= <GND>
cp_data[66] <= <GND>
cp_data[67] <= <GND>
cp_data[68] <= <GND>
cp_data[69] <= <GND>
cp_data[70] <= <GND>
cp_data[71] <= <GND>
cp_data[72] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[73] <= <VCC>
cp_data[74] <= <GND>
cp_data[75] <= <GND>
cp_data[76] <= <GND>
cp_data[77] <= <GND>
cp_data[78] <= <GND>
cp_data[79] <= <GND>
cp_data[80] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_writeresponsevalid.DATAB
rp_valid => av_readdatavalid.DATAA
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => Equal0.IN31
rp_data[17] => Equal0.IN30
rp_data[18] => ~NO_FANOUT~
rp_data[19] => ~NO_FANOUT~
rp_data[20] => ~NO_FANOUT~
rp_data[21] => ~NO_FANOUT~
rp_data[22] => ~NO_FANOUT~
rp_data[23] => ~NO_FANOUT~
rp_data[24] => ~NO_FANOUT~
rp_data[25] => ~NO_FANOUT~
rp_data[26] => ~NO_FANOUT~
rp_data[27] => ~NO_FANOUT~
rp_data[28] => ~NO_FANOUT~
rp_data[29] => ~NO_FANOUT~
rp_data[30] => ~NO_FANOUT~
rp_data[31] => ~NO_FANOUT~
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => av_writeresponsevalid.OUTPUTSELECT
rp_data[52] => av_readdatavalid.OUTPUTSELECT
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|DE2_70_D5M|de2_70:NiosII|altera_merlin_slave_agent:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_address[27] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
m0_address[28] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
m0_address[29] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
m0_address[30] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
m0_address[31] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= <GND>
rf_source_data[92] <= <GND>
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => comb.OUTPUTSELECT
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rf_sink_byte_cnt[0].IN1
rf_sink_data[75] => rf_sink_byte_cnt[1].IN1
rf_sink_data[76] => rf_sink_byte_cnt[2].IN1
rf_sink_data[77] => rf_sink_burstwrap[0].IN1
rf_sink_data[78] => rf_sink_burstsize[0].IN1
rf_sink_data[79] => rf_sink_burstsize[1].IN1
rf_sink_data[80] => rf_sink_burstsize[2].IN1
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[88].DATAIN
rf_sink_data[88] => rp_data[87].DATAIN
rf_sink_data[89] => rp_data[89].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => ~NO_FANOUT~
rf_sink_data[98] => ~NO_FANOUT~
rf_sink_data[99] => rdata_fifo_sink_ready.IN0
rf_sink_data[99] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => rp_data[97].DATAIN
rdata_fifo_sink_data[33] => rp_data[98].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => m0_writeresponserequest.IN1
cp_data[69] => comb.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => m0_burstcount.DATAA
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[90] => m0_debugaccess.DATAIN
cp_data[91] => ~NO_FANOUT~
cp_data[92] => ~NO_FANOUT~
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[80] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rdata_fifo_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rdata_fifo_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|DE2_70_D5M|de2_70:NiosII|altera_merlin_slave_agent:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[3].CLK
clk => mem_used[2].CLK
clk => mem_used[1].CLK
clk => mem_used[4].CLK
clk => mem_used[0].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[4][8].CLK
clk => mem[4][9].CLK
clk => mem[4][10].CLK
clk => mem[4][11].CLK
clk => mem[4][12].CLK
clk => mem[4][13].CLK
clk => mem[4][14].CLK
clk => mem[4][15].CLK
clk => mem[4][16].CLK
clk => mem[4][17].CLK
clk => mem[4][18].CLK
clk => mem[4][19].CLK
clk => mem[4][20].CLK
clk => mem[4][21].CLK
clk => mem[4][22].CLK
clk => mem[4][23].CLK
clk => mem[4][24].CLK
clk => mem[4][25].CLK
clk => mem[4][26].CLK
clk => mem[4][27].CLK
clk => mem[4][28].CLK
clk => mem[4][29].CLK
clk => mem[4][30].CLK
clk => mem[4][31].CLK
clk => mem[4][32].CLK
clk => mem[4][33].CLK
clk => mem[4][34].CLK
clk => mem[4][35].CLK
clk => mem[4][36].CLK
clk => mem[4][37].CLK
clk => mem[4][38].CLK
clk => mem[4][39].CLK
clk => mem[4][40].CLK
clk => mem[4][41].CLK
clk => mem[4][42].CLK
clk => mem[4][43].CLK
clk => mem[4][44].CLK
clk => mem[4][45].CLK
clk => mem[4][46].CLK
clk => mem[4][47].CLK
clk => mem[4][48].CLK
clk => mem[4][49].CLK
clk => mem[4][50].CLK
clk => mem[4][51].CLK
clk => mem[4][52].CLK
clk => mem[4][53].CLK
clk => mem[4][54].CLK
clk => mem[4][55].CLK
clk => mem[4][56].CLK
clk => mem[4][57].CLK
clk => mem[4][58].CLK
clk => mem[4][59].CLK
clk => mem[4][60].CLK
clk => mem[4][61].CLK
clk => mem[4][62].CLK
clk => mem[4][63].CLK
clk => mem[4][64].CLK
clk => mem[4][65].CLK
clk => mem[4][66].CLK
clk => mem[4][67].CLK
clk => mem[4][68].CLK
clk => mem[4][69].CLK
clk => mem[4][70].CLK
clk => mem[4][71].CLK
clk => mem[4][72].CLK
clk => mem[4][73].CLK
clk => mem[4][74].CLK
clk => mem[4][75].CLK
clk => mem[4][76].CLK
clk => mem[4][77].CLK
clk => mem[4][78].CLK
clk => mem[4][79].CLK
clk => mem[4][80].CLK
clk => mem[4][81].CLK
clk => mem[4][82].CLK
clk => mem[4][83].CLK
clk => mem[4][84].CLK
clk => mem[4][85].CLK
clk => mem[4][86].CLK
clk => mem[4][87].CLK
clk => mem[4][88].CLK
clk => mem[4][89].CLK
clk => mem[4][90].CLK
clk => mem[4][91].CLK
clk => mem[4][92].CLK
clk => mem[4][93].CLK
clk => mem[4][94].CLK
clk => mem[4][95].CLK
clk => mem[4][96].CLK
clk => mem[4][97].CLK
clk => mem[4][98].CLK
clk => mem[4][99].CLK
clk => mem[4][100].CLK
clk => mem[4][101].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[3][8].CLK
clk => mem[3][9].CLK
clk => mem[3][10].CLK
clk => mem[3][11].CLK
clk => mem[3][12].CLK
clk => mem[3][13].CLK
clk => mem[3][14].CLK
clk => mem[3][15].CLK
clk => mem[3][16].CLK
clk => mem[3][17].CLK
clk => mem[3][18].CLK
clk => mem[3][19].CLK
clk => mem[3][20].CLK
clk => mem[3][21].CLK
clk => mem[3][22].CLK
clk => mem[3][23].CLK
clk => mem[3][24].CLK
clk => mem[3][25].CLK
clk => mem[3][26].CLK
clk => mem[3][27].CLK
clk => mem[3][28].CLK
clk => mem[3][29].CLK
clk => mem[3][30].CLK
clk => mem[3][31].CLK
clk => mem[3][32].CLK
clk => mem[3][33].CLK
clk => mem[3][34].CLK
clk => mem[3][35].CLK
clk => mem[3][36].CLK
clk => mem[3][37].CLK
clk => mem[3][38].CLK
clk => mem[3][39].CLK
clk => mem[3][40].CLK
clk => mem[3][41].CLK
clk => mem[3][42].CLK
clk => mem[3][43].CLK
clk => mem[3][44].CLK
clk => mem[3][45].CLK
clk => mem[3][46].CLK
clk => mem[3][47].CLK
clk => mem[3][48].CLK
clk => mem[3][49].CLK
clk => mem[3][50].CLK
clk => mem[3][51].CLK
clk => mem[3][52].CLK
clk => mem[3][53].CLK
clk => mem[3][54].CLK
clk => mem[3][55].CLK
clk => mem[3][56].CLK
clk => mem[3][57].CLK
clk => mem[3][58].CLK
clk => mem[3][59].CLK
clk => mem[3][60].CLK
clk => mem[3][61].CLK
clk => mem[3][62].CLK
clk => mem[3][63].CLK
clk => mem[3][64].CLK
clk => mem[3][65].CLK
clk => mem[3][66].CLK
clk => mem[3][67].CLK
clk => mem[3][68].CLK
clk => mem[3][69].CLK
clk => mem[3][70].CLK
clk => mem[3][71].CLK
clk => mem[3][72].CLK
clk => mem[3][73].CLK
clk => mem[3][74].CLK
clk => mem[3][75].CLK
clk => mem[3][76].CLK
clk => mem[3][77].CLK
clk => mem[3][78].CLK
clk => mem[3][79].CLK
clk => mem[3][80].CLK
clk => mem[3][81].CLK
clk => mem[3][82].CLK
clk => mem[3][83].CLK
clk => mem[3][84].CLK
clk => mem[3][85].CLK
clk => mem[3][86].CLK
clk => mem[3][87].CLK
clk => mem[3][88].CLK
clk => mem[3][89].CLK
clk => mem[3][90].CLK
clk => mem[3][91].CLK
clk => mem[3][92].CLK
clk => mem[3][93].CLK
clk => mem[3][94].CLK
clk => mem[3][95].CLK
clk => mem[3][96].CLK
clk => mem[3][97].CLK
clk => mem[3][98].CLK
clk => mem[3][99].CLK
clk => mem[3][100].CLK
clk => mem[3][101].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[2][16].CLK
clk => mem[2][17].CLK
clk => mem[2][18].CLK
clk => mem[2][19].CLK
clk => mem[2][20].CLK
clk => mem[2][21].CLK
clk => mem[2][22].CLK
clk => mem[2][23].CLK
clk => mem[2][24].CLK
clk => mem[2][25].CLK
clk => mem[2][26].CLK
clk => mem[2][27].CLK
clk => mem[2][28].CLK
clk => mem[2][29].CLK
clk => mem[2][30].CLK
clk => mem[2][31].CLK
clk => mem[2][32].CLK
clk => mem[2][33].CLK
clk => mem[2][34].CLK
clk => mem[2][35].CLK
clk => mem[2][36].CLK
clk => mem[2][37].CLK
clk => mem[2][38].CLK
clk => mem[2][39].CLK
clk => mem[2][40].CLK
clk => mem[2][41].CLK
clk => mem[2][42].CLK
clk => mem[2][43].CLK
clk => mem[2][44].CLK
clk => mem[2][45].CLK
clk => mem[2][46].CLK
clk => mem[2][47].CLK
clk => mem[2][48].CLK
clk => mem[2][49].CLK
clk => mem[2][50].CLK
clk => mem[2][51].CLK
clk => mem[2][52].CLK
clk => mem[2][53].CLK
clk => mem[2][54].CLK
clk => mem[2][55].CLK
clk => mem[2][56].CLK
clk => mem[2][57].CLK
clk => mem[2][58].CLK
clk => mem[2][59].CLK
clk => mem[2][60].CLK
clk => mem[2][61].CLK
clk => mem[2][62].CLK
clk => mem[2][63].CLK
clk => mem[2][64].CLK
clk => mem[2][65].CLK
clk => mem[2][66].CLK
clk => mem[2][67].CLK
clk => mem[2][68].CLK
clk => mem[2][69].CLK
clk => mem[2][70].CLK
clk => mem[2][71].CLK
clk => mem[2][72].CLK
clk => mem[2][73].CLK
clk => mem[2][74].CLK
clk => mem[2][75].CLK
clk => mem[2][76].CLK
clk => mem[2][77].CLK
clk => mem[2][78].CLK
clk => mem[2][79].CLK
clk => mem[2][80].CLK
clk => mem[2][81].CLK
clk => mem[2][82].CLK
clk => mem[2][83].CLK
clk => mem[2][84].CLK
clk => mem[2][85].CLK
clk => mem[2][86].CLK
clk => mem[2][87].CLK
clk => mem[2][88].CLK
clk => mem[2][89].CLK
clk => mem[2][90].CLK
clk => mem[2][91].CLK
clk => mem[2][92].CLK
clk => mem[2][93].CLK
clk => mem[2][94].CLK
clk => mem[2][95].CLK
clk => mem[2][96].CLK
clk => mem[2][97].CLK
clk => mem[2][98].CLK
clk => mem[2][99].CLK
clk => mem[2][100].CLK
clk => mem[2][101].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[3].ACLR
reset => mem_used[2].ACLR
reset => mem_used[1].ACLR
reset => mem_used[4].ACLR
reset => mem_used[0].ACLR
reset => mem[4][0].ACLR
reset => mem[4][1].ACLR
reset => mem[4][2].ACLR
reset => mem[4][3].ACLR
reset => mem[4][4].ACLR
reset => mem[4][5].ACLR
reset => mem[4][6].ACLR
reset => mem[4][7].ACLR
reset => mem[4][8].ACLR
reset => mem[4][9].ACLR
reset => mem[4][10].ACLR
reset => mem[4][11].ACLR
reset => mem[4][12].ACLR
reset => mem[4][13].ACLR
reset => mem[4][14].ACLR
reset => mem[4][15].ACLR
reset => mem[4][16].ACLR
reset => mem[4][17].ACLR
reset => mem[4][18].ACLR
reset => mem[4][19].ACLR
reset => mem[4][20].ACLR
reset => mem[4][21].ACLR
reset => mem[4][22].ACLR
reset => mem[4][23].ACLR
reset => mem[4][24].ACLR
reset => mem[4][25].ACLR
reset => mem[4][26].ACLR
reset => mem[4][27].ACLR
reset => mem[4][28].ACLR
reset => mem[4][29].ACLR
reset => mem[4][30].ACLR
reset => mem[4][31].ACLR
reset => mem[4][32].ACLR
reset => mem[4][33].ACLR
reset => mem[4][34].ACLR
reset => mem[4][35].ACLR
reset => mem[4][36].ACLR
reset => mem[4][37].ACLR
reset => mem[4][38].ACLR
reset => mem[4][39].ACLR
reset => mem[4][40].ACLR
reset => mem[4][41].ACLR
reset => mem[4][42].ACLR
reset => mem[4][43].ACLR
reset => mem[4][44].ACLR
reset => mem[4][45].ACLR
reset => mem[4][46].ACLR
reset => mem[4][47].ACLR
reset => mem[4][48].ACLR
reset => mem[4][49].ACLR
reset => mem[4][50].ACLR
reset => mem[4][51].ACLR
reset => mem[4][52].ACLR
reset => mem[4][53].ACLR
reset => mem[4][54].ACLR
reset => mem[4][55].ACLR
reset => mem[4][56].ACLR
reset => mem[4][57].ACLR
reset => mem[4][58].ACLR
reset => mem[4][59].ACLR
reset => mem[4][60].ACLR
reset => mem[4][61].ACLR
reset => mem[4][62].ACLR
reset => mem[4][63].ACLR
reset => mem[4][64].ACLR
reset => mem[4][65].ACLR
reset => mem[4][66].ACLR
reset => mem[4][67].ACLR
reset => mem[4][68].ACLR
reset => mem[4][69].ACLR
reset => mem[4][70].ACLR
reset => mem[4][71].ACLR
reset => mem[4][72].ACLR
reset => mem[4][73].ACLR
reset => mem[4][74].ACLR
reset => mem[4][75].ACLR
reset => mem[4][76].ACLR
reset => mem[4][77].ACLR
reset => mem[4][78].ACLR
reset => mem[4][79].ACLR
reset => mem[4][80].ACLR
reset => mem[4][81].ACLR
reset => mem[4][82].ACLR
reset => mem[4][83].ACLR
reset => mem[4][84].ACLR
reset => mem[4][85].ACLR
reset => mem[4][86].ACLR
reset => mem[4][87].ACLR
reset => mem[4][88].ACLR
reset => mem[4][89].ACLR
reset => mem[4][90].ACLR
reset => mem[4][91].ACLR
reset => mem[4][92].ACLR
reset => mem[4][93].ACLR
reset => mem[4][94].ACLR
reset => mem[4][95].ACLR
reset => mem[4][96].ACLR
reset => mem[4][97].ACLR
reset => mem[4][98].ACLR
reset => mem[4][99].ACLR
reset => mem[4][100].ACLR
reset => mem[4][101].ACLR
reset => mem[3][0].ACLR
reset => mem[3][1].ACLR
reset => mem[3][2].ACLR
reset => mem[3][3].ACLR
reset => mem[3][4].ACLR
reset => mem[3][5].ACLR
reset => mem[3][6].ACLR
reset => mem[3][7].ACLR
reset => mem[3][8].ACLR
reset => mem[3][9].ACLR
reset => mem[3][10].ACLR
reset => mem[3][11].ACLR
reset => mem[3][12].ACLR
reset => mem[3][13].ACLR
reset => mem[3][14].ACLR
reset => mem[3][15].ACLR
reset => mem[3][16].ACLR
reset => mem[3][17].ACLR
reset => mem[3][18].ACLR
reset => mem[3][19].ACLR
reset => mem[3][20].ACLR
reset => mem[3][21].ACLR
reset => mem[3][22].ACLR
reset => mem[3][23].ACLR
reset => mem[3][24].ACLR
reset => mem[3][25].ACLR
reset => mem[3][26].ACLR
reset => mem[3][27].ACLR
reset => mem[3][28].ACLR
reset => mem[3][29].ACLR
reset => mem[3][30].ACLR
reset => mem[3][31].ACLR
reset => mem[3][32].ACLR
reset => mem[3][33].ACLR
reset => mem[3][34].ACLR
reset => mem[3][35].ACLR
reset => mem[3][36].ACLR
reset => mem[3][37].ACLR
reset => mem[3][38].ACLR
reset => mem[3][39].ACLR
reset => mem[3][40].ACLR
reset => mem[3][41].ACLR
reset => mem[3][42].ACLR
reset => mem[3][43].ACLR
reset => mem[3][44].ACLR
reset => mem[3][45].ACLR
reset => mem[3][46].ACLR
reset => mem[3][47].ACLR
reset => mem[3][48].ACLR
reset => mem[3][49].ACLR
reset => mem[3][50].ACLR
reset => mem[3][51].ACLR
reset => mem[3][52].ACLR
reset => mem[3][53].ACLR
reset => mem[3][54].ACLR
reset => mem[3][55].ACLR
reset => mem[3][56].ACLR
reset => mem[3][57].ACLR
reset => mem[3][58].ACLR
reset => mem[3][59].ACLR
reset => mem[3][60].ACLR
reset => mem[3][61].ACLR
reset => mem[3][62].ACLR
reset => mem[3][63].ACLR
reset => mem[3][64].ACLR
reset => mem[3][65].ACLR
reset => mem[3][66].ACLR
reset => mem[3][67].ACLR
reset => mem[3][68].ACLR
reset => mem[3][69].ACLR
reset => mem[3][70].ACLR
reset => mem[3][71].ACLR
reset => mem[3][72].ACLR
reset => mem[3][73].ACLR
reset => mem[3][74].ACLR
reset => mem[3][75].ACLR
reset => mem[3][76].ACLR
reset => mem[3][77].ACLR
reset => mem[3][78].ACLR
reset => mem[3][79].ACLR
reset => mem[3][80].ACLR
reset => mem[3][81].ACLR
reset => mem[3][82].ACLR
reset => mem[3][83].ACLR
reset => mem[3][84].ACLR
reset => mem[3][85].ACLR
reset => mem[3][86].ACLR
reset => mem[3][87].ACLR
reset => mem[3][88].ACLR
reset => mem[3][89].ACLR
reset => mem[3][90].ACLR
reset => mem[3][91].ACLR
reset => mem[3][92].ACLR
reset => mem[3][93].ACLR
reset => mem[3][94].ACLR
reset => mem[3][95].ACLR
reset => mem[3][96].ACLR
reset => mem[3][97].ACLR
reset => mem[3][98].ACLR
reset => mem[3][99].ACLR
reset => mem[3][100].ACLR
reset => mem[3][101].ACLR
reset => mem[2][0].ACLR
reset => mem[2][1].ACLR
reset => mem[2][2].ACLR
reset => mem[2][3].ACLR
reset => mem[2][4].ACLR
reset => mem[2][5].ACLR
reset => mem[2][6].ACLR
reset => mem[2][7].ACLR
reset => mem[2][8].ACLR
reset => mem[2][9].ACLR
reset => mem[2][10].ACLR
reset => mem[2][11].ACLR
reset => mem[2][12].ACLR
reset => mem[2][13].ACLR
reset => mem[2][14].ACLR
reset => mem[2][15].ACLR
reset => mem[2][16].ACLR
reset => mem[2][17].ACLR
reset => mem[2][18].ACLR
reset => mem[2][19].ACLR
reset => mem[2][20].ACLR
reset => mem[2][21].ACLR
reset => mem[2][22].ACLR
reset => mem[2][23].ACLR
reset => mem[2][24].ACLR
reset => mem[2][25].ACLR
reset => mem[2][26].ACLR
reset => mem[2][27].ACLR
reset => mem[2][28].ACLR
reset => mem[2][29].ACLR
reset => mem[2][30].ACLR
reset => mem[2][31].ACLR
reset => mem[2][32].ACLR
reset => mem[2][33].ACLR
reset => mem[2][34].ACLR
reset => mem[2][35].ACLR
reset => mem[2][36].ACLR
reset => mem[2][37].ACLR
reset => mem[2][38].ACLR
reset => mem[2][39].ACLR
reset => mem[2][40].ACLR
reset => mem[2][41].ACLR
reset => mem[2][42].ACLR
reset => mem[2][43].ACLR
reset => mem[2][44].ACLR
reset => mem[2][45].ACLR
reset => mem[2][46].ACLR
reset => mem[2][47].ACLR
reset => mem[2][48].ACLR
reset => mem[2][49].ACLR
reset => mem[2][50].ACLR
reset => mem[2][51].ACLR
reset => mem[2][52].ACLR
reset => mem[2][53].ACLR
reset => mem[2][54].ACLR
reset => mem[2][55].ACLR
reset => mem[2][56].ACLR
reset => mem[2][57].ACLR
reset => mem[2][58].ACLR
reset => mem[2][59].ACLR
reset => mem[2][60].ACLR
reset => mem[2][61].ACLR
reset => mem[2][62].ACLR
reset => mem[2][63].ACLR
reset => mem[2][64].ACLR
reset => mem[2][65].ACLR
reset => mem[2][66].ACLR
reset => mem[2][67].ACLR
reset => mem[2][68].ACLR
reset => mem[2][69].ACLR
reset => mem[2][70].ACLR
reset => mem[2][71].ACLR
reset => mem[2][72].ACLR
reset => mem[2][73].ACLR
reset => mem[2][74].ACLR
reset => mem[2][75].ACLR
reset => mem[2][76].ACLR
reset => mem[2][77].ACLR
reset => mem[2][78].ACLR
reset => mem[2][79].ACLR
reset => mem[2][80].ACLR
reset => mem[2][81].ACLR
reset => mem[2][82].ACLR
reset => mem[2][83].ACLR
reset => mem[2][84].ACLR
reset => mem[2][85].ACLR
reset => mem[2][86].ACLR
reset => mem[2][87].ACLR
reset => mem[2][88].ACLR
reset => mem[2][89].ACLR
reset => mem[2][90].ACLR
reset => mem[2][91].ACLR
reset => mem[2][92].ACLR
reset => mem[2][93].ACLR
reset => mem[2][94].ACLR
reset => mem[2][95].ACLR
reset => mem[2][96].ACLR
reset => mem[2][97].ACLR
reset => mem[2][98].ACLR
reset => mem[2][99].ACLR
reset => mem[2][100].ACLR
reset => mem[2][101].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_read => csr_readdata[0]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|DE2_70_D5M|de2_70:NiosII|de2_70_addr_router:addr_router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => ~NO_FANOUT~
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= <GND>
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= <VCC>
src_channel[1] <= <GND>
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|DE2_70_D5M|de2_70:NiosII|de2_70_addr_router:addr_router|de2_70_addr_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|DE2_70_D5M|de2_70:NiosII|de2_70_addr_router:addr_router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => ~NO_FANOUT~
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= <GND>
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= <VCC>
src_channel[1] <= <GND>
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|DE2_70_D5M|de2_70:NiosII|de2_70_addr_router:addr_router_001|de2_70_addr_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|DE2_70_D5M|de2_70:NiosII|de2_70_id_router:id_router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_channel.OUTPUTSELECT
sink_data[88] => src_channel.OUTPUTSELECT
sink_data[88] => src_data[88].DATAIN
sink_data[88] => src_channel.OUTPUTSELECT
sink_data[88] => src_channel.OUTPUTSELECT
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|DE2_70_D5M|de2_70:NiosII|de2_70_id_router:id_router|de2_70_id_router_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|DE2_70_D5M|de2_70:NiosII|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
clk => clk.IN1
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= <GND>


|DE2_70_D5M|de2_70:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
clk => clk.IN1
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= <GND>


|DE2_70_D5M|de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_cmd_xbar_demux:cmd_xbar_demux
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|DE2_70_D5M|de2_70:NiosII|de2_70_cmd_xbar_demux:cmd_xbar_demux_001
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|DE2_70_D5M|de2_70:NiosII|de2_70_cmd_xbar_mux:cmd_xbar_mux
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => locked.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => locked.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|DE2_70_D5M|de2_70:NiosII|de2_70_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|DE2_70_D5M|de2_70:NiosII|de2_70_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_rsp_xbar_demux:rsp_xbar_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|DE2_70_D5M|de2_70:NiosII|de2_70_width_adapter:width_adapter
clk => altera_merlin_width_adapter:width_adapter.clk
reset => altera_merlin_width_adapter:width_adapter.reset
in_valid => altera_merlin_width_adapter:width_adapter.in_valid
in_channel[0] => altera_merlin_width_adapter:width_adapter.in_channel[0]
in_channel[1] => altera_merlin_width_adapter:width_adapter.in_channel[1]
in_startofpacket => altera_merlin_width_adapter:width_adapter.in_startofpacket
in_endofpacket => altera_merlin_width_adapter:width_adapter.in_endofpacket
in_ready <= altera_merlin_width_adapter:width_adapter.in_ready
in_data[0] => altera_merlin_width_adapter:width_adapter.in_data[0]
in_data[1] => altera_merlin_width_adapter:width_adapter.in_data[1]
in_data[2] => altera_merlin_width_adapter:width_adapter.in_data[2]
in_data[3] => altera_merlin_width_adapter:width_adapter.in_data[3]
in_data[4] => altera_merlin_width_adapter:width_adapter.in_data[4]
in_data[5] => altera_merlin_width_adapter:width_adapter.in_data[5]
in_data[6] => altera_merlin_width_adapter:width_adapter.in_data[6]
in_data[7] => altera_merlin_width_adapter:width_adapter.in_data[7]
in_data[8] => altera_merlin_width_adapter:width_adapter.in_data[8]
in_data[9] => altera_merlin_width_adapter:width_adapter.in_data[9]
in_data[10] => altera_merlin_width_adapter:width_adapter.in_data[10]
in_data[11] => altera_merlin_width_adapter:width_adapter.in_data[11]
in_data[12] => altera_merlin_width_adapter:width_adapter.in_data[12]
in_data[13] => altera_merlin_width_adapter:width_adapter.in_data[13]
in_data[14] => altera_merlin_width_adapter:width_adapter.in_data[14]
in_data[15] => altera_merlin_width_adapter:width_adapter.in_data[15]
in_data[16] => altera_merlin_width_adapter:width_adapter.in_data[16]
in_data[17] => altera_merlin_width_adapter:width_adapter.in_data[17]
in_data[18] => altera_merlin_width_adapter:width_adapter.in_data[18]
in_data[19] => altera_merlin_width_adapter:width_adapter.in_data[19]
in_data[20] => altera_merlin_width_adapter:width_adapter.in_data[20]
in_data[21] => altera_merlin_width_adapter:width_adapter.in_data[21]
in_data[22] => altera_merlin_width_adapter:width_adapter.in_data[22]
in_data[23] => altera_merlin_width_adapter:width_adapter.in_data[23]
in_data[24] => altera_merlin_width_adapter:width_adapter.in_data[24]
in_data[25] => altera_merlin_width_adapter:width_adapter.in_data[25]
in_data[26] => altera_merlin_width_adapter:width_adapter.in_data[26]
in_data[27] => altera_merlin_width_adapter:width_adapter.in_data[27]
in_data[28] => altera_merlin_width_adapter:width_adapter.in_data[28]
in_data[29] => altera_merlin_width_adapter:width_adapter.in_data[29]
in_data[30] => altera_merlin_width_adapter:width_adapter.in_data[30]
in_data[31] => altera_merlin_width_adapter:width_adapter.in_data[31]
in_data[32] => altera_merlin_width_adapter:width_adapter.in_data[32]
in_data[33] => altera_merlin_width_adapter:width_adapter.in_data[33]
in_data[34] => altera_merlin_width_adapter:width_adapter.in_data[34]
in_data[35] => altera_merlin_width_adapter:width_adapter.in_data[35]
in_data[36] => altera_merlin_width_adapter:width_adapter.in_data[36]
in_data[37] => altera_merlin_width_adapter:width_adapter.in_data[37]
in_data[38] => altera_merlin_width_adapter:width_adapter.in_data[38]
in_data[39] => altera_merlin_width_adapter:width_adapter.in_data[39]
in_data[40] => altera_merlin_width_adapter:width_adapter.in_data[40]
in_data[41] => altera_merlin_width_adapter:width_adapter.in_data[41]
in_data[42] => altera_merlin_width_adapter:width_adapter.in_data[42]
in_data[43] => altera_merlin_width_adapter:width_adapter.in_data[43]
in_data[44] => altera_merlin_width_adapter:width_adapter.in_data[44]
in_data[45] => altera_merlin_width_adapter:width_adapter.in_data[45]
in_data[46] => altera_merlin_width_adapter:width_adapter.in_data[46]
in_data[47] => altera_merlin_width_adapter:width_adapter.in_data[47]
in_data[48] => altera_merlin_width_adapter:width_adapter.in_data[48]
in_data[49] => altera_merlin_width_adapter:width_adapter.in_data[49]
in_data[50] => altera_merlin_width_adapter:width_adapter.in_data[50]
in_data[51] => altera_merlin_width_adapter:width_adapter.in_data[51]
in_data[52] => altera_merlin_width_adapter:width_adapter.in_data[52]
in_data[53] => altera_merlin_width_adapter:width_adapter.in_data[53]
in_data[54] => altera_merlin_width_adapter:width_adapter.in_data[54]
in_data[55] => altera_merlin_width_adapter:width_adapter.in_data[55]
in_data[56] => altera_merlin_width_adapter:width_adapter.in_data[56]
in_data[57] => altera_merlin_width_adapter:width_adapter.in_data[57]
in_data[58] => altera_merlin_width_adapter:width_adapter.in_data[58]
in_data[59] => altera_merlin_width_adapter:width_adapter.in_data[59]
in_data[60] => altera_merlin_width_adapter:width_adapter.in_data[60]
in_data[61] => altera_merlin_width_adapter:width_adapter.in_data[61]
in_data[62] => altera_merlin_width_adapter:width_adapter.in_data[62]
in_data[63] => altera_merlin_width_adapter:width_adapter.in_data[63]
in_data[64] => altera_merlin_width_adapter:width_adapter.in_data[64]
in_data[65] => altera_merlin_width_adapter:width_adapter.in_data[65]
in_data[66] => altera_merlin_width_adapter:width_adapter.in_data[66]
in_data[67] => altera_merlin_width_adapter:width_adapter.in_data[67]
in_data[68] => altera_merlin_width_adapter:width_adapter.in_data[68]
in_data[69] => altera_merlin_width_adapter:width_adapter.in_data[69]
in_data[70] => altera_merlin_width_adapter:width_adapter.in_data[70]
in_data[71] => altera_merlin_width_adapter:width_adapter.in_data[71]
in_data[72] => altera_merlin_width_adapter:width_adapter.in_data[72]
in_data[73] => altera_merlin_width_adapter:width_adapter.in_data[73]
in_data[74] => altera_merlin_width_adapter:width_adapter.in_data[74]
in_data[75] => altera_merlin_width_adapter:width_adapter.in_data[75]
in_data[76] => altera_merlin_width_adapter:width_adapter.in_data[76]
in_data[77] => altera_merlin_width_adapter:width_adapter.in_data[77]
in_data[78] => altera_merlin_width_adapter:width_adapter.in_data[78]
in_data[79] => altera_merlin_width_adapter:width_adapter.in_data[79]
in_data[80] => altera_merlin_width_adapter:width_adapter.in_data[80]
out_endofpacket <= altera_merlin_width_adapter:width_adapter.out_endofpacket
out_data[0] <= altera_merlin_width_adapter:width_adapter.out_data[0]
out_data[1] <= altera_merlin_width_adapter:width_adapter.out_data[1]
out_data[2] <= altera_merlin_width_adapter:width_adapter.out_data[2]
out_data[3] <= altera_merlin_width_adapter:width_adapter.out_data[3]
out_data[4] <= altera_merlin_width_adapter:width_adapter.out_data[4]
out_data[5] <= altera_merlin_width_adapter:width_adapter.out_data[5]
out_data[6] <= altera_merlin_width_adapter:width_adapter.out_data[6]
out_data[7] <= altera_merlin_width_adapter:width_adapter.out_data[7]
out_data[8] <= altera_merlin_width_adapter:width_adapter.out_data[8]
out_data[9] <= altera_merlin_width_adapter:width_adapter.out_data[9]
out_data[10] <= altera_merlin_width_adapter:width_adapter.out_data[10]
out_data[11] <= altera_merlin_width_adapter:width_adapter.out_data[11]
out_data[12] <= altera_merlin_width_adapter:width_adapter.out_data[12]
out_data[13] <= altera_merlin_width_adapter:width_adapter.out_data[13]
out_data[14] <= altera_merlin_width_adapter:width_adapter.out_data[14]
out_data[15] <= altera_merlin_width_adapter:width_adapter.out_data[15]
out_data[16] <= altera_merlin_width_adapter:width_adapter.out_data[16]
out_data[17] <= altera_merlin_width_adapter:width_adapter.out_data[17]
out_data[18] <= altera_merlin_width_adapter:width_adapter.out_data[18]
out_data[19] <= altera_merlin_width_adapter:width_adapter.out_data[19]
out_data[20] <= altera_merlin_width_adapter:width_adapter.out_data[20]
out_data[21] <= altera_merlin_width_adapter:width_adapter.out_data[21]
out_data[22] <= altera_merlin_width_adapter:width_adapter.out_data[22]
out_data[23] <= altera_merlin_width_adapter:width_adapter.out_data[23]
out_data[24] <= altera_merlin_width_adapter:width_adapter.out_data[24]
out_data[25] <= altera_merlin_width_adapter:width_adapter.out_data[25]
out_data[26] <= altera_merlin_width_adapter:width_adapter.out_data[26]
out_data[27] <= altera_merlin_width_adapter:width_adapter.out_data[27]
out_data[28] <= altera_merlin_width_adapter:width_adapter.out_data[28]
out_data[29] <= altera_merlin_width_adapter:width_adapter.out_data[29]
out_data[30] <= altera_merlin_width_adapter:width_adapter.out_data[30]
out_data[31] <= altera_merlin_width_adapter:width_adapter.out_data[31]
out_data[32] <= altera_merlin_width_adapter:width_adapter.out_data[32]
out_data[33] <= altera_merlin_width_adapter:width_adapter.out_data[33]
out_data[34] <= altera_merlin_width_adapter:width_adapter.out_data[34]
out_data[35] <= altera_merlin_width_adapter:width_adapter.out_data[35]
out_data[36] <= altera_merlin_width_adapter:width_adapter.out_data[36]
out_data[37] <= altera_merlin_width_adapter:width_adapter.out_data[37]
out_data[38] <= altera_merlin_width_adapter:width_adapter.out_data[38]
out_data[39] <= altera_merlin_width_adapter:width_adapter.out_data[39]
out_data[40] <= altera_merlin_width_adapter:width_adapter.out_data[40]
out_data[41] <= altera_merlin_width_adapter:width_adapter.out_data[41]
out_data[42] <= altera_merlin_width_adapter:width_adapter.out_data[42]
out_data[43] <= altera_merlin_width_adapter:width_adapter.out_data[43]
out_data[44] <= altera_merlin_width_adapter:width_adapter.out_data[44]
out_data[45] <= altera_merlin_width_adapter:width_adapter.out_data[45]
out_data[46] <= altera_merlin_width_adapter:width_adapter.out_data[46]
out_data[47] <= altera_merlin_width_adapter:width_adapter.out_data[47]
out_data[48] <= altera_merlin_width_adapter:width_adapter.out_data[48]
out_data[49] <= altera_merlin_width_adapter:width_adapter.out_data[49]
out_data[50] <= altera_merlin_width_adapter:width_adapter.out_data[50]
out_data[51] <= altera_merlin_width_adapter:width_adapter.out_data[51]
out_data[52] <= altera_merlin_width_adapter:width_adapter.out_data[52]
out_data[53] <= altera_merlin_width_adapter:width_adapter.out_data[53]
out_data[54] <= altera_merlin_width_adapter:width_adapter.out_data[54]
out_data[55] <= altera_merlin_width_adapter:width_adapter.out_data[55]
out_data[56] <= altera_merlin_width_adapter:width_adapter.out_data[56]
out_data[57] <= altera_merlin_width_adapter:width_adapter.out_data[57]
out_data[58] <= altera_merlin_width_adapter:width_adapter.out_data[58]
out_data[59] <= altera_merlin_width_adapter:width_adapter.out_data[59]
out_data[60] <= altera_merlin_width_adapter:width_adapter.out_data[60]
out_data[61] <= altera_merlin_width_adapter:width_adapter.out_data[61]
out_data[62] <= altera_merlin_width_adapter:width_adapter.out_data[62]
out_data[63] <= altera_merlin_width_adapter:width_adapter.out_data[63]
out_data[64] <= altera_merlin_width_adapter:width_adapter.out_data[64]
out_data[65] <= altera_merlin_width_adapter:width_adapter.out_data[65]
out_data[66] <= altera_merlin_width_adapter:width_adapter.out_data[66]
out_data[67] <= altera_merlin_width_adapter:width_adapter.out_data[67]
out_data[68] <= altera_merlin_width_adapter:width_adapter.out_data[68]
out_data[69] <= altera_merlin_width_adapter:width_adapter.out_data[69]
out_data[70] <= altera_merlin_width_adapter:width_adapter.out_data[70]
out_data[71] <= altera_merlin_width_adapter:width_adapter.out_data[71]
out_data[72] <= altera_merlin_width_adapter:width_adapter.out_data[72]
out_data[73] <= altera_merlin_width_adapter:width_adapter.out_data[73]
out_data[74] <= altera_merlin_width_adapter:width_adapter.out_data[74]
out_data[75] <= altera_merlin_width_adapter:width_adapter.out_data[75]
out_data[76] <= altera_merlin_width_adapter:width_adapter.out_data[76]
out_data[77] <= altera_merlin_width_adapter:width_adapter.out_data[77]
out_data[78] <= altera_merlin_width_adapter:width_adapter.out_data[78]
out_data[79] <= altera_merlin_width_adapter:width_adapter.out_data[79]
out_data[80] <= altera_merlin_width_adapter:width_adapter.out_data[80]
out_data[81] <= altera_merlin_width_adapter:width_adapter.out_data[81]
out_data[82] <= altera_merlin_width_adapter:width_adapter.out_data[82]
out_data[83] <= altera_merlin_width_adapter:width_adapter.out_data[83]
out_data[84] <= altera_merlin_width_adapter:width_adapter.out_data[84]
out_data[85] <= altera_merlin_width_adapter:width_adapter.out_data[85]
out_data[86] <= altera_merlin_width_adapter:width_adapter.out_data[86]
out_data[87] <= altera_merlin_width_adapter:width_adapter.out_data[87]
out_data[88] <= altera_merlin_width_adapter:width_adapter.out_data[88]
out_data[89] <= altera_merlin_width_adapter:width_adapter.out_data[89]
out_data[90] <= altera_merlin_width_adapter:width_adapter.out_data[90]
out_data[91] <= altera_merlin_width_adapter:width_adapter.out_data[91]
out_data[92] <= altera_merlin_width_adapter:width_adapter.out_data[92]
out_data[93] <= altera_merlin_width_adapter:width_adapter.out_data[93]
out_data[94] <= altera_merlin_width_adapter:width_adapter.out_data[94]
out_data[95] <= altera_merlin_width_adapter:width_adapter.out_data[95]
out_data[96] <= altera_merlin_width_adapter:width_adapter.out_data[96]
out_data[97] <= altera_merlin_width_adapter:width_adapter.out_data[97]
out_data[98] <= altera_merlin_width_adapter:width_adapter.out_data[98]
out_channel[0] <= altera_merlin_width_adapter:width_adapter.out_channel[0]
out_channel[1] <= altera_merlin_width_adapter:width_adapter.out_channel[1]
out_valid <= altera_merlin_width_adapter:width_adapter.out_valid
out_ready => altera_merlin_width_adapter:width_adapter.out_ready
out_startofpacket <= altera_merlin_width_adapter:width_adapter.out_startofpacket
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|DE2_70_D5M|de2_70:NiosII|de2_70_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter
clk => clk.IN1
reset => reset.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always5.IN1
in_valid => p0_valid.IN1
in_channel[0] => p0_channel.DATAA
in_channel[1] => p0_channel.DATAA
in_data[0] => p0_data_field[0].DATAA
in_data[1] => p0_data_field[1].DATAA
in_data[2] => p0_data_field[2].DATAA
in_data[3] => p0_data_field[3].DATAA
in_data[4] => p0_data_field[4].DATAA
in_data[5] => p0_data_field[5].DATAA
in_data[6] => p0_data_field[6].DATAA
in_data[7] => p0_data_field[7].DATAA
in_data[8] => p0_data_field[8].DATAA
in_data[9] => p0_data_field[9].DATAA
in_data[10] => p0_data_field[10].DATAA
in_data[11] => p0_data_field[11].DATAA
in_data[12] => p0_data_field[12].DATAA
in_data[13] => p0_data_field[13].DATAA
in_data[14] => p0_data_field[14].DATAA
in_data[15] => p0_data_field[15].DATAA
in_data[16] => p0_byteen_field[0].DATAA
in_data[17] => p0_byteen_field[1].DATAA
in_data[18] => p0_address_field.DATAA
in_data[19] => p0_address_field.DATAA
in_data[20] => p0_address_field.DATAA
in_data[21] => p0_address_field.DATAA
in_data[22] => p0_address_field.DATAA
in_data[23] => p0_address_field.DATAA
in_data[24] => p0_address_field.DATAA
in_data[25] => p0_address_field.DATAA
in_data[26] => p0_address_field.DATAA
in_data[27] => p0_address_field.DATAA
in_data[28] => p0_address_field.DATAA
in_data[29] => p0_address_field.DATAA
in_data[30] => p0_address_field.DATAA
in_data[31] => p0_address_field.DATAA
in_data[32] => p0_address_field.DATAA
in_data[33] => p0_address_field.DATAA
in_data[34] => p0_address_field.DATAA
in_data[35] => p0_address_field.DATAA
in_data[36] => p0_address_field.DATAA
in_data[37] => p0_address_field.DATAA
in_data[38] => p0_address_field.DATAA
in_data[39] => p0_address_field.DATAA
in_data[40] => p0_address_field.DATAA
in_data[41] => p0_address_field.DATAA
in_data[42] => p0_address_field.DATAA
in_data[43] => p0_address_field.DATAA
in_data[44] => p0_address_field.DATAA
in_data[45] => p0_address_field.DATAA
in_data[46] => p0_address_field.DATAA
in_data[47] => p0_address_field.DATAA
in_data[48] => p0_address_field.DATAA
in_data[49] => p0_address_field.DATAA
in_data[50] => p0_cmpr_read.DATAA
in_data[51] => p0_last_field.DATAA
in_data[52] => p0_last_field.DATAA
in_data[53] => p0_last_field.DATAA
in_data[54] => p0_last_field.DATAA
in_data[55] => p0_out_lock_field.DATAA
in_data[56] => p0_byte_cnt_field.DATAA
in_data[57] => p0_byte_cnt_field.DATAA
in_data[58] => p0_byte_cnt_field.DATAA
in_data[59] => p0_bwrap_field.DATAA
in_data[59] => p0_last_field.DATAA
in_data[60] => LessThan1.IN6
in_data[61] => LessThan1.IN5
in_data[62] => LessThan1.IN4
in_data[63] => p0_burst_type_field.DATAA
in_data[64] => p0_burst_type_field.DATAA
in_data[65] => p0_last_field.DATAA
in_data[66] => p0_last_field.DATAA
in_data[67] => p0_last_field.DATAA
in_data[68] => p0_last_field.DATAA
in_data[69] => p0_last_field.DATAA
in_data[70] => p0_last_field.DATAA
in_data[71] => p0_last_field.DATAA
in_data[72] => p0_last_field.DATAA
in_data[73] => p0_last_field.DATAA
in_data[74] => p0_last_field.DATAA
in_data[75] => p0_last_field.DATAA
in_data[76] => p0_last_field.DATAA
in_data[77] => p0_last_field.DATAA
in_data[78] => p0_last_field.DATAA
in_data[79] => p0_response_status_field[0].DATAA
in_data[80] => p0_response_status_field[1].DATAA
in_startofpacket => p0_startofpacket.DATAA
in_endofpacket => p0_endofpacket.DATAA
out_ready => always8.IN1
out_ready => p1_ready.IN1
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= <GND>
out_data[37] <= <GND>
out_data[38] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= p1_cmpr_read.DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= p0_out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= <GND>
out_data[75] <= <GND>
out_data[76] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= <GND>
out_data[79] <= <VCC>
out_data[80] <= <GND>
out_data[81] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= p1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|DE2_70_D5M|de2_70:NiosII|de2_70_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN2
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M|de2_70:NiosII|de2_70_width_adapter_001:width_adapter_001
clk => altera_merlin_width_adapter:width_adapter_001.clk
reset => altera_merlin_width_adapter:width_adapter_001.reset
in_valid => altera_merlin_width_adapter:width_adapter_001.in_valid
in_channel[0] => altera_merlin_width_adapter:width_adapter_001.in_channel[0]
in_channel[1] => altera_merlin_width_adapter:width_adapter_001.in_channel[1]
in_startofpacket => altera_merlin_width_adapter:width_adapter_001.in_startofpacket
in_endofpacket => altera_merlin_width_adapter:width_adapter_001.in_endofpacket
in_ready <= altera_merlin_width_adapter:width_adapter_001.in_ready
in_data[0] => altera_merlin_width_adapter:width_adapter_001.in_data[0]
in_data[1] => altera_merlin_width_adapter:width_adapter_001.in_data[1]
in_data[2] => altera_merlin_width_adapter:width_adapter_001.in_data[2]
in_data[3] => altera_merlin_width_adapter:width_adapter_001.in_data[3]
in_data[4] => altera_merlin_width_adapter:width_adapter_001.in_data[4]
in_data[5] => altera_merlin_width_adapter:width_adapter_001.in_data[5]
in_data[6] => altera_merlin_width_adapter:width_adapter_001.in_data[6]
in_data[7] => altera_merlin_width_adapter:width_adapter_001.in_data[7]
in_data[8] => altera_merlin_width_adapter:width_adapter_001.in_data[8]
in_data[9] => altera_merlin_width_adapter:width_adapter_001.in_data[9]
in_data[10] => altera_merlin_width_adapter:width_adapter_001.in_data[10]
in_data[11] => altera_merlin_width_adapter:width_adapter_001.in_data[11]
in_data[12] => altera_merlin_width_adapter:width_adapter_001.in_data[12]
in_data[13] => altera_merlin_width_adapter:width_adapter_001.in_data[13]
in_data[14] => altera_merlin_width_adapter:width_adapter_001.in_data[14]
in_data[15] => altera_merlin_width_adapter:width_adapter_001.in_data[15]
in_data[16] => altera_merlin_width_adapter:width_adapter_001.in_data[16]
in_data[17] => altera_merlin_width_adapter:width_adapter_001.in_data[17]
in_data[18] => altera_merlin_width_adapter:width_adapter_001.in_data[18]
in_data[19] => altera_merlin_width_adapter:width_adapter_001.in_data[19]
in_data[20] => altera_merlin_width_adapter:width_adapter_001.in_data[20]
in_data[21] => altera_merlin_width_adapter:width_adapter_001.in_data[21]
in_data[22] => altera_merlin_width_adapter:width_adapter_001.in_data[22]
in_data[23] => altera_merlin_width_adapter:width_adapter_001.in_data[23]
in_data[24] => altera_merlin_width_adapter:width_adapter_001.in_data[24]
in_data[25] => altera_merlin_width_adapter:width_adapter_001.in_data[25]
in_data[26] => altera_merlin_width_adapter:width_adapter_001.in_data[26]
in_data[27] => altera_merlin_width_adapter:width_adapter_001.in_data[27]
in_data[28] => altera_merlin_width_adapter:width_adapter_001.in_data[28]
in_data[29] => altera_merlin_width_adapter:width_adapter_001.in_data[29]
in_data[30] => altera_merlin_width_adapter:width_adapter_001.in_data[30]
in_data[31] => altera_merlin_width_adapter:width_adapter_001.in_data[31]
in_data[32] => altera_merlin_width_adapter:width_adapter_001.in_data[32]
in_data[33] => altera_merlin_width_adapter:width_adapter_001.in_data[33]
in_data[34] => altera_merlin_width_adapter:width_adapter_001.in_data[34]
in_data[35] => altera_merlin_width_adapter:width_adapter_001.in_data[35]
in_data[36] => altera_merlin_width_adapter:width_adapter_001.in_data[36]
in_data[37] => altera_merlin_width_adapter:width_adapter_001.in_data[37]
in_data[38] => altera_merlin_width_adapter:width_adapter_001.in_data[38]
in_data[39] => altera_merlin_width_adapter:width_adapter_001.in_data[39]
in_data[40] => altera_merlin_width_adapter:width_adapter_001.in_data[40]
in_data[41] => altera_merlin_width_adapter:width_adapter_001.in_data[41]
in_data[42] => altera_merlin_width_adapter:width_adapter_001.in_data[42]
in_data[43] => altera_merlin_width_adapter:width_adapter_001.in_data[43]
in_data[44] => altera_merlin_width_adapter:width_adapter_001.in_data[44]
in_data[45] => altera_merlin_width_adapter:width_adapter_001.in_data[45]
in_data[46] => altera_merlin_width_adapter:width_adapter_001.in_data[46]
in_data[47] => altera_merlin_width_adapter:width_adapter_001.in_data[47]
in_data[48] => altera_merlin_width_adapter:width_adapter_001.in_data[48]
in_data[49] => altera_merlin_width_adapter:width_adapter_001.in_data[49]
in_data[50] => altera_merlin_width_adapter:width_adapter_001.in_data[50]
in_data[51] => altera_merlin_width_adapter:width_adapter_001.in_data[51]
in_data[52] => altera_merlin_width_adapter:width_adapter_001.in_data[52]
in_data[53] => altera_merlin_width_adapter:width_adapter_001.in_data[53]
in_data[54] => altera_merlin_width_adapter:width_adapter_001.in_data[54]
in_data[55] => altera_merlin_width_adapter:width_adapter_001.in_data[55]
in_data[56] => altera_merlin_width_adapter:width_adapter_001.in_data[56]
in_data[57] => altera_merlin_width_adapter:width_adapter_001.in_data[57]
in_data[58] => altera_merlin_width_adapter:width_adapter_001.in_data[58]
in_data[59] => altera_merlin_width_adapter:width_adapter_001.in_data[59]
in_data[60] => altera_merlin_width_adapter:width_adapter_001.in_data[60]
in_data[61] => altera_merlin_width_adapter:width_adapter_001.in_data[61]
in_data[62] => altera_merlin_width_adapter:width_adapter_001.in_data[62]
in_data[63] => altera_merlin_width_adapter:width_adapter_001.in_data[63]
in_data[64] => altera_merlin_width_adapter:width_adapter_001.in_data[64]
in_data[65] => altera_merlin_width_adapter:width_adapter_001.in_data[65]
in_data[66] => altera_merlin_width_adapter:width_adapter_001.in_data[66]
in_data[67] => altera_merlin_width_adapter:width_adapter_001.in_data[67]
in_data[68] => altera_merlin_width_adapter:width_adapter_001.in_data[68]
in_data[69] => altera_merlin_width_adapter:width_adapter_001.in_data[69]
in_data[70] => altera_merlin_width_adapter:width_adapter_001.in_data[70]
in_data[71] => altera_merlin_width_adapter:width_adapter_001.in_data[71]
in_data[72] => altera_merlin_width_adapter:width_adapter_001.in_data[72]
in_data[73] => altera_merlin_width_adapter:width_adapter_001.in_data[73]
in_data[74] => altera_merlin_width_adapter:width_adapter_001.in_data[74]
in_data[75] => altera_merlin_width_adapter:width_adapter_001.in_data[75]
in_data[76] => altera_merlin_width_adapter:width_adapter_001.in_data[76]
in_data[77] => altera_merlin_width_adapter:width_adapter_001.in_data[77]
in_data[78] => altera_merlin_width_adapter:width_adapter_001.in_data[78]
in_data[79] => altera_merlin_width_adapter:width_adapter_001.in_data[79]
in_data[80] => altera_merlin_width_adapter:width_adapter_001.in_data[80]
in_data[81] => altera_merlin_width_adapter:width_adapter_001.in_data[81]
in_data[82] => altera_merlin_width_adapter:width_adapter_001.in_data[82]
in_data[83] => altera_merlin_width_adapter:width_adapter_001.in_data[83]
in_data[84] => altera_merlin_width_adapter:width_adapter_001.in_data[84]
in_data[85] => altera_merlin_width_adapter:width_adapter_001.in_data[85]
in_data[86] => altera_merlin_width_adapter:width_adapter_001.in_data[86]
in_data[87] => altera_merlin_width_adapter:width_adapter_001.in_data[87]
in_data[88] => altera_merlin_width_adapter:width_adapter_001.in_data[88]
in_data[89] => altera_merlin_width_adapter:width_adapter_001.in_data[89]
in_data[90] => altera_merlin_width_adapter:width_adapter_001.in_data[90]
in_data[91] => altera_merlin_width_adapter:width_adapter_001.in_data[91]
in_data[92] => altera_merlin_width_adapter:width_adapter_001.in_data[92]
in_data[93] => altera_merlin_width_adapter:width_adapter_001.in_data[93]
in_data[94] => altera_merlin_width_adapter:width_adapter_001.in_data[94]
in_data[95] => altera_merlin_width_adapter:width_adapter_001.in_data[95]
in_data[96] => altera_merlin_width_adapter:width_adapter_001.in_data[96]
in_data[97] => altera_merlin_width_adapter:width_adapter_001.in_data[97]
in_data[98] => altera_merlin_width_adapter:width_adapter_001.in_data[98]
out_endofpacket <= altera_merlin_width_adapter:width_adapter_001.out_endofpacket
out_data[0] <= altera_merlin_width_adapter:width_adapter_001.out_data[0]
out_data[1] <= altera_merlin_width_adapter:width_adapter_001.out_data[1]
out_data[2] <= altera_merlin_width_adapter:width_adapter_001.out_data[2]
out_data[3] <= altera_merlin_width_adapter:width_adapter_001.out_data[3]
out_data[4] <= altera_merlin_width_adapter:width_adapter_001.out_data[4]
out_data[5] <= altera_merlin_width_adapter:width_adapter_001.out_data[5]
out_data[6] <= altera_merlin_width_adapter:width_adapter_001.out_data[6]
out_data[7] <= altera_merlin_width_adapter:width_adapter_001.out_data[7]
out_data[8] <= altera_merlin_width_adapter:width_adapter_001.out_data[8]
out_data[9] <= altera_merlin_width_adapter:width_adapter_001.out_data[9]
out_data[10] <= altera_merlin_width_adapter:width_adapter_001.out_data[10]
out_data[11] <= altera_merlin_width_adapter:width_adapter_001.out_data[11]
out_data[12] <= altera_merlin_width_adapter:width_adapter_001.out_data[12]
out_data[13] <= altera_merlin_width_adapter:width_adapter_001.out_data[13]
out_data[14] <= altera_merlin_width_adapter:width_adapter_001.out_data[14]
out_data[15] <= altera_merlin_width_adapter:width_adapter_001.out_data[15]
out_data[16] <= altera_merlin_width_adapter:width_adapter_001.out_data[16]
out_data[17] <= altera_merlin_width_adapter:width_adapter_001.out_data[17]
out_data[18] <= altera_merlin_width_adapter:width_adapter_001.out_data[18]
out_data[19] <= altera_merlin_width_adapter:width_adapter_001.out_data[19]
out_data[20] <= altera_merlin_width_adapter:width_adapter_001.out_data[20]
out_data[21] <= altera_merlin_width_adapter:width_adapter_001.out_data[21]
out_data[22] <= altera_merlin_width_adapter:width_adapter_001.out_data[22]
out_data[23] <= altera_merlin_width_adapter:width_adapter_001.out_data[23]
out_data[24] <= altera_merlin_width_adapter:width_adapter_001.out_data[24]
out_data[25] <= altera_merlin_width_adapter:width_adapter_001.out_data[25]
out_data[26] <= altera_merlin_width_adapter:width_adapter_001.out_data[26]
out_data[27] <= altera_merlin_width_adapter:width_adapter_001.out_data[27]
out_data[28] <= altera_merlin_width_adapter:width_adapter_001.out_data[28]
out_data[29] <= altera_merlin_width_adapter:width_adapter_001.out_data[29]
out_data[30] <= altera_merlin_width_adapter:width_adapter_001.out_data[30]
out_data[31] <= altera_merlin_width_adapter:width_adapter_001.out_data[31]
out_data[32] <= altera_merlin_width_adapter:width_adapter_001.out_data[32]
out_data[33] <= altera_merlin_width_adapter:width_adapter_001.out_data[33]
out_data[34] <= altera_merlin_width_adapter:width_adapter_001.out_data[34]
out_data[35] <= altera_merlin_width_adapter:width_adapter_001.out_data[35]
out_data[36] <= altera_merlin_width_adapter:width_adapter_001.out_data[36]
out_data[37] <= altera_merlin_width_adapter:width_adapter_001.out_data[37]
out_data[38] <= altera_merlin_width_adapter:width_adapter_001.out_data[38]
out_data[39] <= altera_merlin_width_adapter:width_adapter_001.out_data[39]
out_data[40] <= altera_merlin_width_adapter:width_adapter_001.out_data[40]
out_data[41] <= altera_merlin_width_adapter:width_adapter_001.out_data[41]
out_data[42] <= altera_merlin_width_adapter:width_adapter_001.out_data[42]
out_data[43] <= altera_merlin_width_adapter:width_adapter_001.out_data[43]
out_data[44] <= altera_merlin_width_adapter:width_adapter_001.out_data[44]
out_data[45] <= altera_merlin_width_adapter:width_adapter_001.out_data[45]
out_data[46] <= altera_merlin_width_adapter:width_adapter_001.out_data[46]
out_data[47] <= altera_merlin_width_adapter:width_adapter_001.out_data[47]
out_data[48] <= altera_merlin_width_adapter:width_adapter_001.out_data[48]
out_data[49] <= altera_merlin_width_adapter:width_adapter_001.out_data[49]
out_data[50] <= altera_merlin_width_adapter:width_adapter_001.out_data[50]
out_data[51] <= altera_merlin_width_adapter:width_adapter_001.out_data[51]
out_data[52] <= altera_merlin_width_adapter:width_adapter_001.out_data[52]
out_data[53] <= altera_merlin_width_adapter:width_adapter_001.out_data[53]
out_data[54] <= altera_merlin_width_adapter:width_adapter_001.out_data[54]
out_data[55] <= altera_merlin_width_adapter:width_adapter_001.out_data[55]
out_data[56] <= altera_merlin_width_adapter:width_adapter_001.out_data[56]
out_data[57] <= altera_merlin_width_adapter:width_adapter_001.out_data[57]
out_data[58] <= altera_merlin_width_adapter:width_adapter_001.out_data[58]
out_data[59] <= altera_merlin_width_adapter:width_adapter_001.out_data[59]
out_data[60] <= altera_merlin_width_adapter:width_adapter_001.out_data[60]
out_data[61] <= altera_merlin_width_adapter:width_adapter_001.out_data[61]
out_data[62] <= altera_merlin_width_adapter:width_adapter_001.out_data[62]
out_data[63] <= altera_merlin_width_adapter:width_adapter_001.out_data[63]
out_data[64] <= altera_merlin_width_adapter:width_adapter_001.out_data[64]
out_data[65] <= altera_merlin_width_adapter:width_adapter_001.out_data[65]
out_data[66] <= altera_merlin_width_adapter:width_adapter_001.out_data[66]
out_data[67] <= altera_merlin_width_adapter:width_adapter_001.out_data[67]
out_data[68] <= altera_merlin_width_adapter:width_adapter_001.out_data[68]
out_data[69] <= altera_merlin_width_adapter:width_adapter_001.out_data[69]
out_data[70] <= altera_merlin_width_adapter:width_adapter_001.out_data[70]
out_data[71] <= altera_merlin_width_adapter:width_adapter_001.out_data[71]
out_data[72] <= altera_merlin_width_adapter:width_adapter_001.out_data[72]
out_data[73] <= altera_merlin_width_adapter:width_adapter_001.out_data[73]
out_data[74] <= altera_merlin_width_adapter:width_adapter_001.out_data[74]
out_data[75] <= altera_merlin_width_adapter:width_adapter_001.out_data[75]
out_data[76] <= altera_merlin_width_adapter:width_adapter_001.out_data[76]
out_data[77] <= altera_merlin_width_adapter:width_adapter_001.out_data[77]
out_data[78] <= altera_merlin_width_adapter:width_adapter_001.out_data[78]
out_data[79] <= altera_merlin_width_adapter:width_adapter_001.out_data[79]
out_data[80] <= altera_merlin_width_adapter:width_adapter_001.out_data[80]
out_channel[0] <= altera_merlin_width_adapter:width_adapter_001.out_channel[0]
out_channel[1] <= altera_merlin_width_adapter:width_adapter_001.out_channel[1]
out_valid <= altera_merlin_width_adapter:width_adapter_001.out_valid
out_ready => altera_merlin_width_adapter:width_adapter_001.out_ready
out_startofpacket <= altera_merlin_width_adapter:width_adapter_001.out_startofpacket
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|DE2_70_D5M|de2_70:NiosII|de2_70_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_data[0] => always5.IN0
in_data[1] => always5.IN0
in_data[2] => always5.IN0
in_data[3] => always5.IN0
in_data[4] => always5.IN0
in_data[5] => always5.IN0
in_data[6] => always5.IN0
in_data[7] => always5.IN0
in_data[8] => always5.IN0
in_data[9] => always5.IN0
in_data[10] => always5.IN0
in_data[11] => always5.IN0
in_data[12] => always5.IN0
in_data[13] => always5.IN0
in_data[14] => always5.IN0
in_data[15] => always5.IN0
in_data[16] => always5.IN0
in_data[17] => always5.IN0
in_data[18] => always5.IN0
in_data[19] => always5.IN0
in_data[20] => always5.IN0
in_data[21] => always5.IN0
in_data[22] => always5.IN0
in_data[23] => always5.IN0
in_data[24] => always5.IN0
in_data[25] => always5.IN0
in_data[26] => always5.IN0
in_data[27] => always5.IN0
in_data[28] => always5.IN0
in_data[29] => always5.IN0
in_data[30] => always5.IN0
in_data[31] => always5.IN0
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN0
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN0
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[36] => out_data[18].DATAIN
in_data[37] => out_data[19].DATAIN
in_data[38] => out_data[20].DATAIN
in_data[39] => out_data[21].DATAIN
in_data[40] => out_data[22].DATAIN
in_data[41] => out_data[23].DATAIN
in_data[42] => out_data[24].DATAIN
in_data[43] => out_data[25].DATAIN
in_data[44] => out_data[26].DATAIN
in_data[45] => out_data[27].DATAIN
in_data[46] => out_data[28].DATAIN
in_data[47] => out_data[29].DATAIN
in_data[48] => out_data[30].DATAIN
in_data[49] => out_data[31].DATAIN
in_data[50] => out_data[32].DATAIN
in_data[51] => out_data[33].DATAIN
in_data[52] => out_data[34].DATAIN
in_data[53] => out_data[35].DATAIN
in_data[54] => out_data[36].DATAIN
in_data[55] => out_data[37].DATAIN
in_data[56] => out_data[38].DATAIN
in_data[57] => out_data[39].DATAIN
in_data[58] => out_data[40].DATAIN
in_data[59] => out_data[41].DATAIN
in_data[60] => out_data[42].DATAIN
in_data[61] => out_data[43].DATAIN
in_data[62] => out_data[44].DATAIN
in_data[63] => out_data[45].DATAIN
in_data[64] => out_data[46].DATAIN
in_data[65] => out_data[47].DATAIN
in_data[66] => out_data[48].DATAIN
in_data[67] => out_data[49].DATAIN
in_data[68] => out_data[50].DATAIN
in_data[69] => out_data[51].DATAIN
in_data[70] => out_data[52].DATAIN
in_data[71] => out_data[53].DATAIN
in_data[72] => out_data[54].DATAIN
in_data[73] => out_lock_field.DATAB
in_data[74] => out_data[56].DATAIN
in_data[75] => out_data[57].DATAIN
in_data[76] => out_data[58].DATAIN
in_data[77] => out_data[59].DATAIN
in_data[78] => out_size_field.DATAB
in_data[79] => out_size_field.DATAB
in_data[80] => out_size_field.DATAB
in_data[81] => out_burst_type_field.DATAA
in_data[81] => out_burst_type_field.DATAB
in_data[81] => Equal0.IN1
in_data[82] => out_burst_type_field.DATAA
in_data[82] => out_burst_type_field.DATAB
in_data[82] => Equal0.IN0
in_data[83] => out_data[65].DATAIN
in_data[84] => out_data[66].DATAIN
in_data[85] => out_data[67].DATAIN
in_data[86] => out_data[68].DATAIN
in_data[87] => out_data[69].DATAIN
in_data[88] => out_data[70].DATAIN
in_data[89] => out_data[71].DATAIN
in_data[90] => out_data[72].DATAIN
in_data[91] => out_data[73].DATAIN
in_data[92] => out_data[74].DATAIN
in_data[93] => out_data[75].DATAIN
in_data[94] => out_data[76].DATAIN
in_data[95] => out_data[77].DATAIN
in_data[96] => out_data[78].DATAIN
in_data[97] => out_data[79].DATAIN
in_data[98] => out_data[80].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= in_data[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= in_data[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= in_data[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= in_data[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= in_data[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= in_data[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= in_data[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= in_data[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= in_data[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= in_data[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= in_data[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= in_data[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= in_data[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= in_data[65].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= in_data[66].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= in_data[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= in_data[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= in_data[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= in_data[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= in_data[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= in_data[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= in_data[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= in_data[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= in_data[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= in_data[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= in_data[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= in_data[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= in_data[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= in_data[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= in_data[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= in_data[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= in_data[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= in_data[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= in_data[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= in_data[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= in_data[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= in_data[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= in_data[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= in_data[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= in_data[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= in_data[98].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


