<stg><name>polyveck_chknorm</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="17">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="19">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="3" to="5">
<condition id="18">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="4" to="5">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="5" to="3">
<condition id="23">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_171_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="5" to="2">
<condition id="25">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_171_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i = phi i3 [ 0, %0 ], [ %i_27, %poly_chknorm.1.exit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %ret = phi i32 [ 0, %0 ], [ %ret_1, %poly_chknorm.1.exit ]

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp = icmp eq i3 %i, -3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_27 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_27"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %5, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="11">
<![CDATA[
:1  %tmp_81_cast = zext i11 %tmp_s to i12

]]></Node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 %ret

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i9 [ 0, %2 ], [ %i_4, %4 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_i = icmp eq i9 %i_i, -256

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 128)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_4 = add i9 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_i, label %poly_chknorm.1.exit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="9">
<![CDATA[
:0  %tmp_i_cast = zext i9 %i_i to i12

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_76 = add i12 %tmp_81_cast, %tmp_i_cast

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_82_cast = zext i12 %tmp_76 to i64

]]></Node>
<StgValue><ssdm name="tmp_82_cast"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %v_vec_coeffs_addr = getelementptr [1280 x i32]* %v_vec_coeffs, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="11">
<![CDATA[
:4  %v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="11">
<![CDATA[
:4  %v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %t = sub i32 4190208, %v_vec_coeffs_load

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %tmp_170_i = select i1 %tmp_77, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_170_i"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %t_17 = xor i32 %t, %tmp_170_i

]]></Node>
<StgValue><ssdm name="t_17"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %t_18 = sub i32 4190208, %t_17

]]></Node>
<StgValue><ssdm name="t_18"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_171_i = icmp ult i32 %t_18, 261613

]]></Node>
<StgValue><ssdm name="tmp_171_i"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %tmp_171_i, label %3, label %poly_chknorm.1.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_171_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
poly_chknorm.1.exit:0  %p_0_i = phi i1 [ false, %3 ], [ true, %4 ]

]]></Node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_171_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32">
<![CDATA[
poly_chknorm.1.exit:1  %tmp_78 = trunc i32 %ret to i1

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_171_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
poly_chknorm.1.exit:2  %tmp_36 = or i1 %tmp_78, %p_0_i

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_171_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
poly_chknorm.1.exit:3  %tmp_37 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %ret, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_171_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
poly_chknorm.1.exit:4  %ret_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_37, i1 %tmp_36)

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_171_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
poly_chknorm.1.exit:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
