
lab8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000444  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080005d8  080005d8  000105d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080005e8  080005e8  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  080005e8  080005e8  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080005e8  080005e8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080005e8  080005e8  000105e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080005ec  080005ec  000105ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080005f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000074  08000664  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08000664  00020090  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000009fc  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000003bb  00000000  00000000  00020aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000c8  00000000  00000000  00020e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000090  00000000  00000000  00020f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000de28  00000000  00000000  00020fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000010b7  00000000  00000000  0002ede0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004fcdb  00000000  00000000  0002fe97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0007fb72  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000204  00000000  00000000  0007fbc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000074 	.word	0x20000074
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080005c0 	.word	0x080005c0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000078 	.word	0x20000078
 80001d0:	080005c0 	.word	0x080005c0

080001d4 <GPIO_EnableClock>:
#define _OUTTYPE_SHIFT 0

#define _PUPD_MASK ((unsigned char)0x06)
#define _PUPD_SHIFT 1

void GPIO_EnableClock(unsigned char Port_ID) {
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	71fb      	strb	r3, [r7, #7]
	switch (Port_ID) {
 80001de:	79fb      	ldrb	r3, [r7, #7]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d002      	beq.n	80001ea <GPIO_EnableClock+0x16>
 80001e4:	2b01      	cmp	r3, #1
 80001e6:	d015      	beq.n	8000214 <GPIO_EnableClock+0x40>
		break;
	case 1:
		*bass_add[Port_ID][10] |= (0x01 << 1);
		break;
	default:
		break;
 80001e8:	e029      	b.n	800023e <GPIO_EnableClock+0x6a>
		*bass_add[Port_ID][10] |= (0x01 << 0);
 80001ea:	79fb      	ldrb	r3, [r7, #7]
 80001ec:	4a17      	ldr	r2, [pc, #92]	; (800024c <GPIO_EnableClock+0x78>)
 80001ee:	212c      	movs	r1, #44	; 0x2c
 80001f0:	fb01 f303 	mul.w	r3, r1, r3
 80001f4:	4413      	add	r3, r2
 80001f6:	3328      	adds	r3, #40	; 0x28
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	681a      	ldr	r2, [r3, #0]
 80001fc:	79fb      	ldrb	r3, [r7, #7]
 80001fe:	4913      	ldr	r1, [pc, #76]	; (800024c <GPIO_EnableClock+0x78>)
 8000200:	202c      	movs	r0, #44	; 0x2c
 8000202:	fb00 f303 	mul.w	r3, r0, r3
 8000206:	440b      	add	r3, r1
 8000208:	3328      	adds	r3, #40	; 0x28
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	f042 0201 	orr.w	r2, r2, #1
 8000210:	601a      	str	r2, [r3, #0]
		break;
 8000212:	e014      	b.n	800023e <GPIO_EnableClock+0x6a>
		*bass_add[Port_ID][10] |= (0x01 << 1);
 8000214:	79fb      	ldrb	r3, [r7, #7]
 8000216:	4a0d      	ldr	r2, [pc, #52]	; (800024c <GPIO_EnableClock+0x78>)
 8000218:	212c      	movs	r1, #44	; 0x2c
 800021a:	fb01 f303 	mul.w	r3, r1, r3
 800021e:	4413      	add	r3, r2
 8000220:	3328      	adds	r3, #40	; 0x28
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	681a      	ldr	r2, [r3, #0]
 8000226:	79fb      	ldrb	r3, [r7, #7]
 8000228:	4908      	ldr	r1, [pc, #32]	; (800024c <GPIO_EnableClock+0x78>)
 800022a:	202c      	movs	r0, #44	; 0x2c
 800022c:	fb00 f303 	mul.w	r3, r0, r3
 8000230:	440b      	add	r3, r1
 8000232:	3328      	adds	r3, #40	; 0x28
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	f042 0202 	orr.w	r2, r2, #2
 800023a:	601a      	str	r2, [r3, #0]
		break;
 800023c:	bf00      	nop
	}
}
 800023e:	bf00      	nop
 8000240:	370c      	adds	r7, #12
 8000242:	46bd      	mov	sp, r7
 8000244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000248:	4770      	bx	lr
 800024a:	bf00      	nop
 800024c:	20000000 	.word	0x20000000

08000250 <GPIO_Init>:

void GPIO_Init(unsigned char Port_ID, unsigned char PinNum,
		unsigned char PinMode, unsigned char DefaultState) {
 8000250:	b490      	push	{r4, r7}
 8000252:	b082      	sub	sp, #8
 8000254:	af00      	add	r7, sp, #0
 8000256:	4604      	mov	r4, r0
 8000258:	4608      	mov	r0, r1
 800025a:	4611      	mov	r1, r2
 800025c:	461a      	mov	r2, r3
 800025e:	4623      	mov	r3, r4
 8000260:	71fb      	strb	r3, [r7, #7]
 8000262:	4603      	mov	r3, r0
 8000264:	71bb      	strb	r3, [r7, #6]
 8000266:	460b      	mov	r3, r1
 8000268:	717b      	strb	r3, [r7, #5]
 800026a:	4613      	mov	r3, r2
 800026c:	713b      	strb	r3, [r7, #4]

	// Configure moder register for pin direction location column 0
	*bass_add[Port_ID][0] &= ~(0x03 << 2 * PinNum);
 800026e:	79fb      	ldrb	r3, [r7, #7]
 8000270:	4a4d      	ldr	r2, [pc, #308]	; (80003a8 <GPIO_Init+0x158>)
 8000272:	212c      	movs	r1, #44	; 0x2c
 8000274:	fb01 f303 	mul.w	r3, r1, r3
 8000278:	4413      	add	r3, r2
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	681a      	ldr	r2, [r3, #0]
 800027e:	79bb      	ldrb	r3, [r7, #6]
 8000280:	005b      	lsls	r3, r3, #1
 8000282:	2103      	movs	r1, #3
 8000284:	fa01 f303 	lsl.w	r3, r1, r3
 8000288:	43db      	mvns	r3, r3
 800028a:	461c      	mov	r4, r3
 800028c:	79fb      	ldrb	r3, [r7, #7]
 800028e:	4946      	ldr	r1, [pc, #280]	; (80003a8 <GPIO_Init+0x158>)
 8000290:	202c      	movs	r0, #44	; 0x2c
 8000292:	fb00 f303 	mul.w	r3, r0, r3
 8000296:	440b      	add	r3, r1
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	4022      	ands	r2, r4
 800029c:	601a      	str	r2, [r3, #0]
	*(bass_add[Port_ID][0]) |= PinMode << 2 * PinNum;
 800029e:	79fb      	ldrb	r3, [r7, #7]
 80002a0:	4a41      	ldr	r2, [pc, #260]	; (80003a8 <GPIO_Init+0x158>)
 80002a2:	212c      	movs	r1, #44	; 0x2c
 80002a4:	fb01 f303 	mul.w	r3, r1, r3
 80002a8:	4413      	add	r3, r2
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	681a      	ldr	r2, [r3, #0]
 80002ae:	7979      	ldrb	r1, [r7, #5]
 80002b0:	79bb      	ldrb	r3, [r7, #6]
 80002b2:	005b      	lsls	r3, r3, #1
 80002b4:	fa01 f303 	lsl.w	r3, r1, r3
 80002b8:	461c      	mov	r4, r3
 80002ba:	79fb      	ldrb	r3, [r7, #7]
 80002bc:	493a      	ldr	r1, [pc, #232]	; (80003a8 <GPIO_Init+0x158>)
 80002be:	202c      	movs	r0, #44	; 0x2c
 80002c0:	fb00 f303 	mul.w	r3, r0, r3
 80002c4:	440b      	add	r3, r1
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4322      	orrs	r2, r4
 80002ca:	601a      	str	r2, [r3, #0]
	// configure output type register OTYPER location column 1
	*bass_add[Port_ID][1] &= ~(1 << PinNum);
 80002cc:	79fb      	ldrb	r3, [r7, #7]
 80002ce:	4a36      	ldr	r2, [pc, #216]	; (80003a8 <GPIO_Init+0x158>)
 80002d0:	212c      	movs	r1, #44	; 0x2c
 80002d2:	fb01 f303 	mul.w	r3, r1, r3
 80002d6:	4413      	add	r3, r2
 80002d8:	3304      	adds	r3, #4
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	681a      	ldr	r2, [r3, #0]
 80002de:	79bb      	ldrb	r3, [r7, #6]
 80002e0:	2101      	movs	r1, #1
 80002e2:	fa01 f303 	lsl.w	r3, r1, r3
 80002e6:	43db      	mvns	r3, r3
 80002e8:	461c      	mov	r4, r3
 80002ea:	79fb      	ldrb	r3, [r7, #7]
 80002ec:	492e      	ldr	r1, [pc, #184]	; (80003a8 <GPIO_Init+0x158>)
 80002ee:	202c      	movs	r0, #44	; 0x2c
 80002f0:	fb00 f303 	mul.w	r3, r0, r3
 80002f4:	440b      	add	r3, r1
 80002f6:	3304      	adds	r3, #4
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	4022      	ands	r2, r4
 80002fc:	601a      	str	r2, [r3, #0]
	*bass_add[Port_ID][1] |= ((DefaultState & _OUTTYPE_MASK) >> _OUTTYPE_SHIFT)
 80002fe:	79fb      	ldrb	r3, [r7, #7]
 8000300:	4a29      	ldr	r2, [pc, #164]	; (80003a8 <GPIO_Init+0x158>)
 8000302:	212c      	movs	r1, #44	; 0x2c
 8000304:	fb01 f303 	mul.w	r3, r1, r3
 8000308:	4413      	add	r3, r2
 800030a:	3304      	adds	r3, #4
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	681a      	ldr	r2, [r3, #0]
 8000310:	793b      	ldrb	r3, [r7, #4]
 8000312:	f003 0101 	and.w	r1, r3, #1
			<< PinNum;
 8000316:	79bb      	ldrb	r3, [r7, #6]
 8000318:	fa01 f303 	lsl.w	r3, r1, r3
 800031c:	461c      	mov	r4, r3
	*bass_add[Port_ID][1] |= ((DefaultState & _OUTTYPE_MASK) >> _OUTTYPE_SHIFT)
 800031e:	79fb      	ldrb	r3, [r7, #7]
 8000320:	4921      	ldr	r1, [pc, #132]	; (80003a8 <GPIO_Init+0x158>)
 8000322:	202c      	movs	r0, #44	; 0x2c
 8000324:	fb00 f303 	mul.w	r3, r0, r3
 8000328:	440b      	add	r3, r1
 800032a:	3304      	adds	r3, #4
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	4322      	orrs	r2, r4
 8000330:	601a      	str	r2, [r3, #0]
	//confiure PULLUP PULL DOWN register location column 3
	*bass_add[Port_ID][3] &= ~(0x03 << 2 * PinNum);
 8000332:	79fb      	ldrb	r3, [r7, #7]
 8000334:	4a1c      	ldr	r2, [pc, #112]	; (80003a8 <GPIO_Init+0x158>)
 8000336:	212c      	movs	r1, #44	; 0x2c
 8000338:	fb01 f303 	mul.w	r3, r1, r3
 800033c:	4413      	add	r3, r2
 800033e:	330c      	adds	r3, #12
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	681a      	ldr	r2, [r3, #0]
 8000344:	79bb      	ldrb	r3, [r7, #6]
 8000346:	005b      	lsls	r3, r3, #1
 8000348:	2103      	movs	r1, #3
 800034a:	fa01 f303 	lsl.w	r3, r1, r3
 800034e:	43db      	mvns	r3, r3
 8000350:	461c      	mov	r4, r3
 8000352:	79fb      	ldrb	r3, [r7, #7]
 8000354:	4914      	ldr	r1, [pc, #80]	; (80003a8 <GPIO_Init+0x158>)
 8000356:	202c      	movs	r0, #44	; 0x2c
 8000358:	fb00 f303 	mul.w	r3, r0, r3
 800035c:	440b      	add	r3, r1
 800035e:	330c      	adds	r3, #12
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	4022      	ands	r2, r4
 8000364:	601a      	str	r2, [r3, #0]
	*bass_add[Port_ID][3] |= ((DefaultState & _PUPD_MASK) >> _PUPD_SHIFT) << (2 * PinNum);
 8000366:	79fb      	ldrb	r3, [r7, #7]
 8000368:	4a0f      	ldr	r2, [pc, #60]	; (80003a8 <GPIO_Init+0x158>)
 800036a:	212c      	movs	r1, #44	; 0x2c
 800036c:	fb01 f303 	mul.w	r3, r1, r3
 8000370:	4413      	add	r3, r2
 8000372:	330c      	adds	r3, #12
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	681a      	ldr	r2, [r3, #0]
 8000378:	793b      	ldrb	r3, [r7, #4]
 800037a:	105b      	asrs	r3, r3, #1
 800037c:	f003 0103 	and.w	r1, r3, #3
 8000380:	79bb      	ldrb	r3, [r7, #6]
 8000382:	005b      	lsls	r3, r3, #1
 8000384:	fa01 f303 	lsl.w	r3, r1, r3
 8000388:	461c      	mov	r4, r3
 800038a:	79fb      	ldrb	r3, [r7, #7]
 800038c:	4906      	ldr	r1, [pc, #24]	; (80003a8 <GPIO_Init+0x158>)
 800038e:	202c      	movs	r0, #44	; 0x2c
 8000390:	fb00 f303 	mul.w	r3, r0, r3
 8000394:	440b      	add	r3, r1
 8000396:	330c      	adds	r3, #12
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	4322      	orrs	r2, r4
 800039c:	601a      	str	r2, [r3, #0]

}
 800039e:	bf00      	nop
 80003a0:	3708      	adds	r7, #8
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bc90      	pop	{r4, r7}
 80003a6:	4770      	bx	lr
 80003a8:	20000000 	.word	0x20000000

080003ac <Delay_fn>:
 that the transmission of the last frame is complete. This is required for instance when
 the USART is disabled or enters the Halt mode to avoid corrupting the last
 transmission.
 ********************************/

void Delay_fn(void) {
 80003ac:	b480      	push	{r7}
 80003ae:	b083      	sub	sp, #12
 80003b0:	af00      	add	r7, sp, #0
	int i;
	for (i = 0; i < 500000; i++) {
 80003b2:	2300      	movs	r3, #0
 80003b4:	607b      	str	r3, [r7, #4]
 80003b6:	e002      	b.n	80003be <Delay_fn+0x12>
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	3301      	adds	r3, #1
 80003bc:	607b      	str	r3, [r7, #4]
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	4a04      	ldr	r2, [pc, #16]	; (80003d4 <Delay_fn+0x28>)
 80003c2:	4293      	cmp	r3, r2
 80003c4:	ddf8      	ble.n	80003b8 <Delay_fn+0xc>
	}
}
 80003c6:	bf00      	nop
 80003c8:	bf00      	nop
 80003ca:	370c      	adds	r7, #12
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	0007a11f 	.word	0x0007a11f

080003d8 <main>:
int main() {
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
	//enable the Clock for the GPIOA Port
	GPIO_EnableClock(0);
 80003dc:	2000      	movs	r0, #0
 80003de:	f7ff fef9 	bl	80001d4 <GPIO_EnableClock>
	//Then select the Pins PA2 and PA3 in the Alternate Function mode
	GPIO_Init(0, 2, ALTERNATE_FUN, PUSH_PULL);
 80003e2:	2300      	movs	r3, #0
 80003e4:	2202      	movs	r2, #2
 80003e6:	2102      	movs	r1, #2
 80003e8:	2000      	movs	r0, #0
 80003ea:	f7ff ff31 	bl	8000250 <GPIO_Init>
	GPIO_Init(0, 3, ALTERNATE_FUN, PUSH_PULL);
 80003ee:	2300      	movs	r3, #0
 80003f0:	2202      	movs	r2, #2
 80003f2:	2103      	movs	r1, #3
 80003f4:	2000      	movs	r0, #0
 80003f6:	f7ff ff2b 	bl	8000250 <GPIO_Init>
	//Alternate Function Register for port A
	//Selecting an alternate function AF7 USART1 lower register AFRL[0:31]
	// 4 bits control the alternate function of 1 pin from pin0 to pin 7
	// pin A2 set AFRL with 0111 to the corresponding 4 bits
	// Bites (11:10:9:8) = 0:1:1:1  --> AF7 Alternate function for USART2 at Pin PA2
	*UART_REGS[1] |= (7 << 8);
 80003fa:	4b24      	ldr	r3, [pc, #144]	; (800048c <main+0xb4>)
 80003fc:	685b      	ldr	r3, [r3, #4]
 80003fe:	681a      	ldr	r2, [r3, #0]
 8000400:	4b22      	ldr	r3, [pc, #136]	; (800048c <main+0xb4>)
 8000402:	685b      	ldr	r3, [r3, #4]
 8000404:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8000408:	601a      	str	r2, [r3, #0]
	// Bites (15:14:13:12) = 0:1:1:1  --> AF7 Alternate function for USART2 at Pin PA3
	*UART_REGS[1] |= (7 << 12);
 800040a:	4b20      	ldr	r3, [pc, #128]	; (800048c <main+0xb4>)
 800040c:	685b      	ldr	r3, [r3, #4]
 800040e:	681a      	ldr	r2, [r3, #0]
 8000410:	4b1e      	ldr	r3, [pc, #120]	; (800048c <main+0xb4>)
 8000412:	685b      	ldr	r3, [r3, #4]
 8000414:	f442 42e0 	orr.w	r2, r2, #28672	; 0x7000
 8000418:	601a      	str	r2, [r3, #0]

////enable the bus APB1 APB1ENR bit 17 for UART2
	*UART_REGS[0] |= (1 << 17);
 800041a:	4b1c      	ldr	r3, [pc, #112]	; (800048c <main+0xb4>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	681a      	ldr	r2, [r3, #0]
 8000420:	4b1a      	ldr	r3, [pc, #104]	; (800048c <main+0xb4>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000428:	601a      	str	r2, [r3, #0]
////Enable the USART by writing the UE bit in USART_CR1 register to 1 Bit 13 UE: USART enable
	*UART_REGS[2] |= (1 << 13);
 800042a:	4b18      	ldr	r3, [pc, #96]	; (800048c <main+0xb4>)
 800042c:	689b      	ldr	r3, [r3, #8]
 800042e:	681a      	ldr	r2, [r3, #0]
 8000430:	4b16      	ldr	r3, [pc, #88]	; (800048c <main+0xb4>)
 8000432:	689b      	ldr	r3, [r3, #8]
 8000434:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000438:	601a      	str	r2, [r3, #0]
////Program the M bit in USART_CR1 to define the word length.0: 1 Start bit, 8 Data bits, n Stop bit
	*UART_REGS[2] &= ~(1 << 12);
 800043a:	4b14      	ldr	r3, [pc, #80]	; (800048c <main+0xb4>)
 800043c:	689b      	ldr	r3, [r3, #8]
 800043e:	681a      	ldr	r2, [r3, #0]
 8000440:	4b12      	ldr	r3, [pc, #72]	; (800048c <main+0xb4>)
 8000442:	689b      	ldr	r3, [r3, #8]
 8000444:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000448:	601a      	str	r2, [r3, #0]
///Select the desired baud rate using the USART_BRR register.
// baud rate 9600 clock
//fixed point representation  it takes 0x68(104) and 0x03 in fraction part
	*UART_REGS[5] = 0x683;
 800044a:	4b10      	ldr	r3, [pc, #64]	; (800048c <main+0xb4>)
 800044c:	695b      	ldr	r3, [r3, #20]
 800044e:	f240 6283 	movw	r2, #1667	; 0x683
 8000452:	601a      	str	r2, [r3, #0]

	// RE=1.. Enable the Receiver
	*UART_REGS[2] |= (1 << 2);
 8000454:	4b0d      	ldr	r3, [pc, #52]	; (800048c <main+0xb4>)
 8000456:	689b      	ldr	r3, [r3, #8]
 8000458:	681a      	ldr	r2, [r3, #0]
 800045a:	4b0c      	ldr	r3, [pc, #48]	; (800048c <main+0xb4>)
 800045c:	689b      	ldr	r3, [r3, #8]
 800045e:	f042 0204 	orr.w	r2, r2, #4
 8000462:	601a      	str	r2, [r3, #0]
	// TE=1.. Enable Transmitter
	*UART_REGS[2] |= (1 << 3);
 8000464:	4b09      	ldr	r3, [pc, #36]	; (800048c <main+0xb4>)
 8000466:	689b      	ldr	r3, [r3, #8]
 8000468:	681a      	ldr	r2, [r3, #0]
 800046a:	4b08      	ldr	r3, [pc, #32]	; (800048c <main+0xb4>)
 800046c:	689b      	ldr	r3, [r3, #8]
 800046e:	f042 0208 	orr.w	r2, r2, #8
 8000472:	601a      	str	r2, [r3, #0]
	//Bits 13:12 STOP: STOP bits
	*UART_REGS[3] |= (0x00 << 12);
 8000474:	4b05      	ldr	r3, [pc, #20]	; (800048c <main+0xb4>)
 8000476:	68da      	ldr	r2, [r3, #12]
 8000478:	4b04      	ldr	r3, [pc, #16]	; (800048c <main+0xb4>)
 800047a:	68db      	ldr	r3, [r3, #12]
 800047c:	6812      	ldr	r2, [r2, #0]
 800047e:	601a      	str	r2, [r3, #0]
	///////______________________________//

	while (1) {
		Delay_fn();
 8000480:	f7ff ff94 	bl	80003ac <Delay_fn>
		UART2_SendString("hello world \n\r");
 8000484:	4802      	ldr	r0, [pc, #8]	; (8000490 <main+0xb8>)
 8000486:	f000 f81f 	bl	80004c8 <UART2_SendString>
		Delay_fn();
 800048a:	e7f9      	b.n	8000480 <main+0xa8>
 800048c:	20000058 	.word	0x20000058
 8000490:	080005d8 	.word	0x080005d8

08000494 <UART2_SendChar>:
//				UART2_SendChar (data);

	}
	return 0;
}
void UART2_SendChar(char c) {
 8000494:	b480      	push	{r7}
 8000496:	b083      	sub	sp, #12
 8000498:	af00      	add	r7, sp, #0
 800049a:	4603      	mov	r3, r0
 800049c:	71fb      	strb	r3, [r7, #7]
	 that the transmission of the last frame is complete. This is required for instance when
	 the USART is disabled or enters the Halt mode to avoid corrupting the last transmission.

	 ****************************************/

	*UART_REGS[4] = c;
 800049e:	4b09      	ldr	r3, [pc, #36]	; (80004c4 <UART2_SendChar+0x30>)
 80004a0:	691b      	ldr	r3, [r3, #16]
 80004a2:	79fa      	ldrb	r2, [r7, #7]
 80004a4:	601a      	str	r2, [r3, #0]

	while (!(*UART_REGS[6] & (1 << 6)))
 80004a6:	bf00      	nop
 80004a8:	4b06      	ldr	r3, [pc, #24]	; (80004c4 <UART2_SendChar+0x30>)
 80004aa:	699b      	ldr	r3, [r3, #24]
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d0f8      	beq.n	80004a8 <UART2_SendChar+0x14>
		;
	// Wait for TC to SET.. This indicates that the data has been transmitted

}
 80004b6:	bf00      	nop
 80004b8:	bf00      	nop
 80004ba:	370c      	adds	r7, #12
 80004bc:	46bd      	mov	sp, r7
 80004be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c2:	4770      	bx	lr
 80004c4:	20000058 	.word	0x20000058

080004c8 <UART2_SendString>:
	while (!(*UART_REGS[6] & (1 << 5)))
		; // Wait for RXNE to SET.. This indicates that the data has been Received
	Temp = *UART_REGS[4];  // Read the data.
	return Temp;
}
void UART2_SendString(char *string) {
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b084      	sub	sp, #16
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
	int i = 0;
 80004d0:	2300      	movs	r3, #0
 80004d2:	60fb      	str	r3, [r7, #12]
	while (string[i] != 0) {
 80004d4:	e009      	b.n	80004ea <UART2_SendString+0x22>
		UART2_SendChar(string[i]);
 80004d6:	68fb      	ldr	r3, [r7, #12]
 80004d8:	687a      	ldr	r2, [r7, #4]
 80004da:	4413      	add	r3, r2
 80004dc:	781b      	ldrb	r3, [r3, #0]
 80004de:	4618      	mov	r0, r3
 80004e0:	f7ff ffd8 	bl	8000494 <UART2_SendChar>
		i++;
 80004e4:	68fb      	ldr	r3, [r7, #12]
 80004e6:	3301      	adds	r3, #1
 80004e8:	60fb      	str	r3, [r7, #12]
	while (string[i] != 0) {
 80004ea:	68fb      	ldr	r3, [r7, #12]
 80004ec:	687a      	ldr	r2, [r7, #4]
 80004ee:	4413      	add	r3, r2
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d1ef      	bne.n	80004d6 <UART2_SendString+0xe>
	}
//	while (*string) UART2_SendChar (*string++);
}
 80004f6:	bf00      	nop
 80004f8:	bf00      	nop
 80004fa:	3710      	adds	r7, #16
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}

08000500 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000504:	4b06      	ldr	r3, [pc, #24]	; (8000520 <SystemInit+0x20>)
 8000506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800050a:	4a05      	ldr	r2, [pc, #20]	; (8000520 <SystemInit+0x20>)
 800050c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000510:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000514:	bf00      	nop
 8000516:	46bd      	mov	sp, r7
 8000518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop
 8000520:	e000ed00 	.word	0xe000ed00

08000524 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000524:	f8df d034 	ldr.w	sp, [pc, #52]	; 800055c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000528:	480d      	ldr	r0, [pc, #52]	; (8000560 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800052a:	490e      	ldr	r1, [pc, #56]	; (8000564 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800052c:	4a0e      	ldr	r2, [pc, #56]	; (8000568 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800052e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000530:	e002      	b.n	8000538 <LoopCopyDataInit>

08000532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000536:	3304      	adds	r3, #4

08000538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800053a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800053c:	d3f9      	bcc.n	8000532 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800053e:	4a0b      	ldr	r2, [pc, #44]	; (800056c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000540:	4c0b      	ldr	r4, [pc, #44]	; (8000570 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000542:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000544:	e001      	b.n	800054a <LoopFillZerobss>

08000546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000548:	3204      	adds	r2, #4

0800054a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800054a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800054c:	d3fb      	bcc.n	8000546 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800054e:	f7ff ffd7 	bl	8000500 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000552:	f000 f811 	bl	8000578 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000556:	f7ff ff3f 	bl	80003d8 <main>
  bx  lr    
 800055a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800055c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000560:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000564:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000568:	080005f0 	.word	0x080005f0
  ldr r2, =_sbss
 800056c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000570:	20000090 	.word	0x20000090

08000574 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000574:	e7fe      	b.n	8000574 <ADC_IRQHandler>
	...

08000578 <__libc_init_array>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	4d0d      	ldr	r5, [pc, #52]	; (80005b0 <__libc_init_array+0x38>)
 800057c:	4c0d      	ldr	r4, [pc, #52]	; (80005b4 <__libc_init_array+0x3c>)
 800057e:	1b64      	subs	r4, r4, r5
 8000580:	10a4      	asrs	r4, r4, #2
 8000582:	2600      	movs	r6, #0
 8000584:	42a6      	cmp	r6, r4
 8000586:	d109      	bne.n	800059c <__libc_init_array+0x24>
 8000588:	4d0b      	ldr	r5, [pc, #44]	; (80005b8 <__libc_init_array+0x40>)
 800058a:	4c0c      	ldr	r4, [pc, #48]	; (80005bc <__libc_init_array+0x44>)
 800058c:	f000 f818 	bl	80005c0 <_init>
 8000590:	1b64      	subs	r4, r4, r5
 8000592:	10a4      	asrs	r4, r4, #2
 8000594:	2600      	movs	r6, #0
 8000596:	42a6      	cmp	r6, r4
 8000598:	d105      	bne.n	80005a6 <__libc_init_array+0x2e>
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	f855 3b04 	ldr.w	r3, [r5], #4
 80005a0:	4798      	blx	r3
 80005a2:	3601      	adds	r6, #1
 80005a4:	e7ee      	b.n	8000584 <__libc_init_array+0xc>
 80005a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80005aa:	4798      	blx	r3
 80005ac:	3601      	adds	r6, #1
 80005ae:	e7f2      	b.n	8000596 <__libc_init_array+0x1e>
 80005b0:	080005e8 	.word	0x080005e8
 80005b4:	080005e8 	.word	0x080005e8
 80005b8:	080005e8 	.word	0x080005e8
 80005bc:	080005ec 	.word	0x080005ec

080005c0 <_init>:
 80005c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005c2:	bf00      	nop
 80005c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005c6:	bc08      	pop	{r3}
 80005c8:	469e      	mov	lr, r3
 80005ca:	4770      	bx	lr

080005cc <_fini>:
 80005cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005ce:	bf00      	nop
 80005d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005d2:	bc08      	pop	{r3}
 80005d4:	469e      	mov	lr, r3
 80005d6:	4770      	bx	lr
