
# OpenHW Project Dashboard



## Projects


##OpenHW Dashboard

Last Update September 24 2020


## Status Key
PPL = Preliminary Project Launch  
&nbsp; &#8595;  
PL = Project Launch  
&nbsp; &#8595;  
PPA = Project Plan Approved  
&nbsp; &#8595;  
PC = Project Closed



## Active Projects (have passed PPL)

| Name     	  | Status 	| Task Group                          | Technical Project Leader(s)                   | Project Manager 	| OpenHW repo(s)  | EF Project 		| ECLIPSE CQ   	|  PPL 		| PL 		|PPA 		| Project Proposal (or Readme File) 						|
|----------	  |--------	|-----------------------------	|----------------------------------------------	|--------------------	|--------------	  | -----------------  	|-------------- |------------ 	|-------------- |-------------- |---------------------------------------------------------------------- |
| CV32E40P 	  | PPA     	| Verification,  Cores 		| MikeOpenHWGroup,  davideschiavone, Silabs-ArjanB  	| MikeOpenHWGroup (verif) | cv32e40p        | CORE-V Cores      	| 22444, 22415 	| grandfathered | grandfathered	| grandfathered	| (https://github.com/openhwgroup/cv32e40p/blob/master/README.md)		|
| CORE-V MCU FPGA | PPA         | HW    	                | hpollittsmith                             | 			| core-v-mcu      | CORE-V Cores      	| NONE 		| grandfathered | grandfathered	| grandfathered	| (https://github.com/openhwgroup/core-v-mcu/blob/master/README.md)  	|                
| CORE-V MCU IDE  | PPL       	| SW                            | ruspl-afed 				| TBD      	| core-v-ide-cdt  | CORE-V Cores 	| NONE       	| 20.08.31 	| 20.10.26 (P) 	| TBD		| https://github.com/openhwgroup/core-v-docs/blob/master/program/CORE-V%20IDE%20prelminary%20project%20proposal.md			|



## Potential Projects (have not passed PPL)
| Name     	  | Status 	| Task Group                     | Technical Project Leader(s)                   | Project Manager 	| OpenHW repo(s)  | EF Project 		| ECLIPSE CQ   	|  PPL 		| PL 		|PPA 		| Project Proposal (or Readme File) 						|
|----------	  |--------	|-----------------------------	|----------------------------------------------	|--------------------	|--------------	  | -----------------  	|-------------- |------------ 	|-------------- |-------------- |---------------------------------------------------------------------- |
| CORE-V GNU GCC TOOLS  |  NONE | SW                            | jeremybennett 				| TBD     		| corev-gcc       | not under EF 	| n/a       	| 20.10.05 (P)	| TBD	 	| TBD 		| (https://github.com/openhwgroup/corev-gcc/blob/development/README) 	|
| CVA6  		|  NONE | Verification, Cores           | Jérôme Quévremont 				| TBD     		| cva6       	  | CORE-V Cores 	| 22416       	| 20.09.28 (P)	| TBD 		| TBD		| https://github.com/openhwgroup/core-v-docs/pull/201								 	|
| FORCE-RISCV  		|  NONE | Verification                  | Jingliang Wang 					| TBD     		| force-riscv     | CORE-V Cores 	| NONE       	| 20.09.28 (P)	| TBD 		| TBD		| https://github.com/openhwgroup/core-v-docs/blob/master/program/FORCE-RISCV%20ISG%20preliminary%20project%20proposal.md								|
| CORE-V MCU SOC (ARNOLD II)  	|  NONE | HW, Verification              | timsaxe, davideschiavone, 	hpollittsmith   |  TBD     		| TBD       	  | CORE-V Cores 	| NONE       	| 20.10.05 (P)	| TBD 		| TBD		| TBD							 	|

