

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Application Logic Port Generation</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Application Notes">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Application Logic Port Generation">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Application Logic Port Generation" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="ApplicationLogicPortGeneration"
		  data-hnd-context="397"
		  data-hnd-title="Application Logic Port Generation"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="ApplicationNotes.html">Application Notes</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="ApplicationNotes.html" title="Application Notes" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="ApplicationNotes.html" title="Application Notes" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="Traceability1.html" title="Traceability" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Application Logic Port Generation</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts198">Application Logic Port Generation in IDesignSpec™</span></p>
<h1 class="rvps106"><span class="rvts0"><span class="rvts352">Revision history</span></span></h1>
<p class="rvps72"><span class="rvts186">Version 1.0, July 8, 2019. Initial release.</span></p>
<h1 class="rvps106"><span class="rvts0"><span class="rvts352">Introduction</span></span></h1>
<p class="rvps2"><span class="rvts14">IDesignSpec™ is a powerful tool for entry of SoC register specification using GUI and/or text-based descriptions. &nbsp;A register description may be entered in several formats including Microsoft Word (IDSWord add-on), IDS-Excel (IDSExcel add-on), IP-XACT, YAML, and SystemRDL (IDSBatch mode), or combinations of multiple formats.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">This application note will describe the entry of several small, simple register descriptions where IDesignSpec™ will generate several ports that connect with the user application logic for each example. &nbsp;The target audience is engineers with basic understanding of the IDesignSpec™ tool flow, and who wish to understand more about the inclusion of hardware-side ports generated by the tool, and where these ports connect to the application logic. &nbsp;Some hardware-side ports are explicitly defined in a signal list, while others are inferred by the inclusion of a signal name in a property or where the port names are derived from register and/or register field names.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">The ports that can be generated by IDesignSpec™ include:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">Ports corresponding to register hardware-side access type.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Direct connections of explicitly defined signals, including secondary resets.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Clock-domain crossing clock inputs.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Ports needed to utilize RTL properties, such as enables and pulse outputs.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">External registers connections (as specified by the user) where such external registers are the responsibility of the user to implement and connect to the IDesignSpec™ generated RTL.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Memory connections, where memory logic is external to the register RTL by definition.</span></li>
</ul>
<h1 class="rvps106"><span class="rvts0"><span class="rvts316">Application Logic Port Generation by Source</span></span></h1>
<h1 class="rvps106"><span class="rvts0"><span class="rvts352">Ports generated from Signals template</span></span></h1>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Specific ports may be specified in a Signals template. &nbsp;The ports will be connected to registers and/or special logic via the use of properties such as “next”, “rtl_wrapper”, or “resetsignal”.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a class="rvts23" href="https://www.agnisys.com/release/docs/ids/Signals.html">https://www.agnisys.com/release/docs/IDS/Signals.html</a></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">Logic Ports Generated for HW access type&nbsp;</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">The choice of hardware access types in register descriptions will determine which ports are generated by IDesignSpec™ for each register/field. &nbsp;There are 3 hardware access types: read/write (RW), read-only (RO), and write-only (WO) which describe how the application logic can access individual register fields. &nbsp;These are the most common type of ports connected to application logic.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a class="rvts23" href="https://www.agnisys.com/release/docs/ids/RegisterAccess.html">https://www.agnisys.com/release/docs/IDS/RegisterAccess.html</a></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">Clock-Domain Crossing clock ports</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">When the {cdc.clock=&lt;clock_signal&gt;} property is implemented in a field/reg in IDS-Word/IDSExcel or with (cdc_clock = "&lt;clock_signal&gt;") UDP is set in SystemRDL, the clock signal name is inferred from the definition and added to the port list in the HDL output. &nbsp;This clock will be used to synchronize the output with the specified clock. &nbsp;The user must connect this clock when instantiating the generated RTL block.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a class="rvts23" href="https://www.agnisys.com/release/docs/ids/ClockDomainCrossing.html">https://www.agnisys.com/release/docs/IDS/ClockDomainCrossing.html</a></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">RTL properties that generate ports</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">There are several RTL properties that create input ports to enable/disable HW updating of registers/fields, create output ports for register enables, and that create ports to output a pulse that occurs on specific read or writes to the registers/fields.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a class="rvts23" href="https://www.agnisys.com/release/docs/ids/RTLProperties.html">https://www.agnisys.com/release/docs/IDS/RTLProperties.html</a></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">External registers and memories</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">There is an option in register/block templates to utilize register or memories as external to the IDesignSpec™ generated RTL blocks. &nbsp;IDesignSpec™ will create external ports to connect to these external register/memory implementations.</span></p>
<p class="rvps2"><span class="rvts14">IDesignSpec™ considers all memories connected to the register map to be external and generates its corresponding hardware ports.. &nbsp;There is a memory template in IDS-Word as well as a memory header in IDS-Excel.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">All external memories and registers in a block will share the same write_data input provided by the block. &nbsp;However, each external component will receive its own write enable signal. &nbsp;Memories will also be connected to an address bus, and it is advised to set an offset where the lowest address will be all 0’s (for avoiding the use of comparators during the address decode stage).</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a class="rvts23" href="https://www.agnisys.com/release/docs/ids/Memory.html">https://www.agnisys.com/release/docs/IDS/Memory.html</a></p>
<p class="rvps2"><a class="rvts23" href="https://www.agnisys.com/release/docs/ids/ExternalRegisters.html">https://www.agnisys.com/release/docs/IDS/ExternalRegisters.html</a></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">The timing information of external registers is explained in the following:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a class="rvts23" href="https://www.agnisys.com/release/docs/ids/TimingInformation.html">https://www.agnisys.com/release/docs/IDS/TimingInformation.html</a></p>
<h1 class="rvps106"><span class="rvts0"><span class="rvts316">Generating HDL Outputs</span></span></h1>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">In IDS-Word or IDS-Excel, the outputs are generated by selecting the desired file types in Configuration Settings (click on Configure) in the IDesignSpec™ ribbon under </span><span class="rvts15">Registers &gt; Outputs</span><span class="rvts14">, clicking the “Check” button in the IDesignSpec™ ribbon, and finally clicking on the “Generate” button to produce outputs. &nbsp;In this example the outputs are Verilog-1995 and VHDL-alt1, and the output directory uses the default name (IDS):</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 624px; height : 360px; padding : 1px;" src="lib/NewItem2721.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">IDSBatch can accept several input formats, including previously created IDS-Word or IDS-Excel graphical representations, as well as text-based inputs such as SystemRDL (including version 2.0). &nbsp;The IDS-Batch command line must specify a top-level argument, which in this case could be a chip or a block (e.g. “OurBlock”). &nbsp;The following command line arguments will generate both Verilog-1995 using the AMBA-AHB bus:&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps573"><span class="rvts202">&gt;IDSbatch </span><span class="rvts533">OurBlockDesign.rdl</span><span class="rvts202"> &nbsp;-top OurBlock -out “verilog” -bus amba -rdl_version 2</span></p>
<p class="rvps573"><span class="rvts202">&gt;IDSbatch </span><span class="rvts533">OurBlockDesign.docx</span><span class="rvts202"> -top OurBlock -out “verilog” -bus amba</span></p>
<p class="rvps573"><span class="rvts202">&gt;IDSbatch </span><span class="rvts533">OurBlockDesign.xlsx</span><span class="rvts202"> -top OurBlock -out “verilog” -bus amba</span></p>
<h1 class="rvps106"><span class="rvts0"><span class="rvts316">Register specification examples and their generated HDL Outputs</span></span></h1>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Note: The formatting (including relocation of comment lines) of some output snippets have been modified for readability, but syntax has not been modified.</span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">Signal template connected to register bits</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">IDesignSpec™ accepts signal port lists in several input formats including SystemRDL, IDS-Word, and IDS-Excel. &nbsp;These signals may be used for various operations including outputting error bits or directly outputting register bits. &nbsp;Signals may also be defined to connect to user logic via the “rtl_wrapper” property.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">For SystemRDL, ports are created as signals, with their behavior specified in the signal description:</span></p>
<p class="rvps2"><span class="rvts356">// Signals</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; signal { activelow;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sync;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;signalwidth = 1;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;desc= "Output via a single register";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;next = bit_one;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;} </span><span class="rvts470">bit_one_out</span><span class="rvts356">;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; signal { activelow;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sync;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;signalwidth = 1;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;desc= "Output via a single register";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;next = bit_zero;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;} </span><span class="rvts1343">bit_zero_out</span><span class="rvts356">;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; signal { activelow;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sync;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;signalwidth = 1;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;desc= "Soft reset to connect via resetsignal property";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;} </span><span class="rvts973">reset0</span><span class="rvts356">;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; signal { activelow;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sync;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;signalwidth = 1;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;desc= "Secondary soft reset for resetsignal property";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;} </span><span class="rvts809">reset1</span><span class="rvts356">;</span></p>
<p class="rvps2"><span class="rvts356">. . . .</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg Direct_bit {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; desc = "Can be directly written by HW or SW";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } bit_zero[0:0] = 1'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = r;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; desc = "Can be directly written by HW only";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } bit_one[1:1] = 1'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; . . . .</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg OurReg_w_soft_reset {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; resetsignal = </span><span class="rvts973">reset0</span><span class="rvts356">;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; desc = "Single active-low soft reset.</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Default is for reset value all</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; zeros, synchronous, active-low.";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } OurField_sr_low[7:0] = 8'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; resetsignal = </span><span class="rvts809">reset1</span><span class="rvts356">:0x00:sync:high;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; desc = "Single active-high synchronous soft reset";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } OurField_sr_high[15:8] = 8'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; resetsignal = </span><span class="rvts973">reset0</span><span class="rvts356">:0xAAAA:sync:low,</span><span class="rvts809">reset1</span><span class="rvts356">:0x5555:sync:high;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; desc = "Dual active-low then active-high soft resets";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } OurField_sr_low_high[31:16] = 16'h0;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">In IDS-Word there is a Signals template/table where signals are defined. &nbsp;The “next” property is used to flop signals from individual register fields (in this case single bits).&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps143">
<table width="626" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 243px; height: 17px;">
   <p class="rvps3"><span class="rvts6">OurSignals</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 173px; height: 17px;">
   <p class="rvps3"><span class="rvts202">OurSignals</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 102px; height: 17px;">
   <p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2720.jpg"></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 108px; height: 17px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 626px; height: 1px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 626px; height: 1px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 626px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 135px;">
   <p class="rvps3"><span class="rvts202">name</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts202">port type</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 413px;">
   <p class="rvps3"><span class="rvts202">description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 135px;">
   <p class="rvps3"><span class="rvts1344">bit_one_out</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts202">out</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; border-right: none; vertical-align: top; width: 412px;">
   <p class="rvps3"><span class="rvts202">{next=Direct_bit.bit_one} &nbsp;Output via a single register</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; border-left: none; vertical-align: top; width: 2px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 135px;">
   <p class="rvps3"><span class="rvts1345">bit_zero_out</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts202">out</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; border-right: none; vertical-align: top; width: 412px;">
   <p class="rvps3"><span class="rvts202">{next=Direct_bit.bit_zero} &nbsp;Output via a single register</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; border-left: none; vertical-align: top; width: 2px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 135px;">
   <p class="rvps3"><span class="rvts577">reset0</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts202">in</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; border-right: none; vertical-align: top; width: 412px;">
   <p class="rvps3"><span class="rvts202">Soft reset to connect via resetsignal property</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; border-left: none; vertical-align: top; width: 2px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 135px;">
   <p class="rvps3"><span class="rvts294">reset1</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts202">in</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; border-right: none; vertical-align: top; width: 412px;">
   <p class="rvps3"><span class="rvts202">Secondary soft reset for resetsignal property</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; border-left: none; vertical-align: top; width: 2px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<div class="rvps143">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="8" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 243px; height: 17px;">
   <p class="rvps3"><span class="rvts6">Direct_bit</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 173px; height: 17px;">
   <p class="rvps3"><span class="rvts202">Direct_bit</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2719.jpg"></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps3"><span class="rvts202">0x800</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">offset</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">external&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">size</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">32</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts202">default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 183px;">
   <p class="rvps3"><span class="rvts202">0x00000000</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px; height: 1px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px; height: 1px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 97px;">
   <p class="rvps3"><span class="rvts202">name</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">s/w</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">h/w&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts202">default</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts202">Description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">0</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 97px;">
   <p class="rvps3"><span class="rvts202">bit_zero</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">RW</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">RW</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts202">0x0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts202">&nbsp;Can be directly written by HW or SW</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">1</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 97px;">
   <p class="rvps3"><span class="rvts202">bit_one</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">RW</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">RO</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts202">0x0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts202">&nbsp;Can be directly written by HW only&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps143">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="8" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 243px; height: 17px;">
   <p class="rvps3"><span class="rvts6">OurReg_w_soft_reset</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 173px; height: 17px;">
   <p class="rvps3"><span class="rvts202">OurReg_w_soft_reset</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2718.jpg"></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps3"><span class="rvts202">0x14</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">offset</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">external&nbsp;</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">size</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">32</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts202">default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 183px;">
   <p class="rvps3"><span class="rvts202">0x00000000</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px; height: 1px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px; height: 1px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 135px;">
   <p class="rvps3"><span class="rvts202">name</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts202">s/w</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts202">h/w&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 60px;">
   <p class="rvps3"><span class="rvts202">default</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 342px;">
   <p class="rvps3"><span class="rvts202">description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">7:0</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 135px;">
   <p class="rvps3"><span class="rvts202">OurField_sr_low</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts202">RW</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts202">RW</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 60px;">
   <p class="rvps3"><span class="rvts202">0x0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 342px;">
   <p class="rvps574"><span class="rvts202">Single active-low soft reset. &nbsp;Default is for reset value all zeros, synchronous, active-low.</span><br/><span class="rvts202">{resetsignal=</span><span class="rvts577">reset0</span><span class="rvts202">}</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">15:8</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 135px;">
   <p class="rvps3"><span class="rvts202">OurField_sr_high</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts202">RW</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts202">RW</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 60px;">
   <p class="rvps3"><span class="rvts202">0x0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 342px;">
   <p class="rvps3"><span class="rvts202">Single active-high synchronous soft reset</span></p>
   <p class="rvps3"><span class="rvts202">{resetsignal=</span><span class="rvts294">reset1</span><span class="rvts202">:0x00:sync:high}</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">31:16</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 135px;">
   <p class="rvps3"><span class="rvts202">OurField_sr_low_high</span></p>
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts202">RW</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts202">RW</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 60px;">
   <p class="rvps3"><span class="rvts202">0x0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 342px;">
   <p class="rvps3"><span class="rvts202">Dual active-low then active-high soft resets</span></p>
   <p class="rvps3"><span class="rvts202">{resetsignal=</span><span class="rvts577">reset0</span><span class="rvts202">:0xAAAA:sync:low,</span></p>
   <p class="rvps3"><span class="rvts202">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts294">reset1</span><span class="rvts202">:0x5555:sync:high}</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">In IDS-Excel there is a Signals template where signals can be defined in a table format:</span></p>
<p class="rvps3"><span class="rvts14">&nbsp; </span><img alt="" style="width : 532px; height : 97px; padding : 1px;" src="lib/NewItem2717.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">The source bits come from the Register template:</span></p>
<p class="rvps3"><img alt="" style="width : 623px; height : 180px; padding : 1px;" src="lib/NewItem2716.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Verilog output (signal names are highlighted in colors matching the register description sources):</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Ports are created according to the signal names in the signal table/list:</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; </span><span class="rvts356">//Signals &nbsp;: OURSIGNALS</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts470">bit_one_out</span><span class="rvts356">,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts1343">bit_zero_out</span><span class="rvts356">,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts973">reset0</span><span class="rvts356">,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reset1,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . . .</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //Signals &nbsp;: OURSIGNALS</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Desc: BIT_ONE_OUT</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // &nbsp; &nbsp; Output via a single register</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output reg </span><span class="rvts470">bit_one_out</span><span class="rvts356">;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Desc: BIT_ZERO_OUT</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // &nbsp; &nbsp; Output via a single register</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output reg </span><span class="rvts1343">bit_zero_out</span><span class="rvts356">;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Desc: RESET0</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // &nbsp; &nbsp; Soft reset to connect via resetsignal property</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input </span><span class="rvts973">reset0</span><span class="rvts356">; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Desc: RESET1</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // &nbsp; &nbsp; Secondary soft reset for resetsignal property</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input </span><span class="rvts809">reset1</span><span class="rvts356">;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">The ports (bit_zero_out and bit_one_out) are connected to flip-flops created by the “next” property in IDS:</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; always @(posedge clk)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts470">bit_one_out</span><span class="rvts356"> &lt;= 1'b0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts470">bit_one_out</span><span class="rvts356"> &lt;= Direct_bit_bit_one_q;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end // end always</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; always @(posedge clk)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts1343">bit_zero_out</span><span class="rvts356"> &lt;= 1'b0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts1343">bit_zero_out</span><span class="rvts356"> &lt;= Direct_bit_bit_zero_q;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end // end always</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">For this example, the input signals </span><span class="rvts421">reset0 </span><span class="rvts14">and </span><span class="rvts144">reset1 </span><span class="rvts14">are used as a secondary, synchronous soft reset to the register OurReg_w_soft_reset. &nbsp;The default is active-low if only the reset signal name is specified, but can be changed through specifying a property with additional arguments with four arguments separated by colons: signal name, default reset value (independent of the asynchronous reset value), type (async or sync) and level (low or high). &nbsp;Additional soft resets can be specified with different levels and/or default reset values.</span></p>
<p class="rvps11"><span class="rvts1036">{</span><span class="rvts445">resetsignal</span><span class="rvts445">=</span><span class="rvts445">&lt;reset_signal0&gt;:&lt;d_val0&gt;:&lt;type0&gt;:&lt;lvl0&gt;, &lt;reset_signal1&gt;:&lt;d_val1&gt;:&lt;type1&gt;:&lt;lvl1&gt;, …………</span><span class="rvts445">.}</span></p>
<p class="rvps2"><span class="rvts14">Note that the resetsignal property (with the same reset signal) may be applied to multiple registers and/or register fields. &nbsp;Also, multiple external reset inputs may be utilized for a register and/or register field.</span></p>
<p class="rvps2"><span class="rvts14">OurField_sr_low receives a &nbsp;secondary synchronous, active-low (default polarity) reset signal </span><span class="rvts421">reset0</span><span class="rvts14">.</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //-----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // FIELD &nbsp;: OURFIELD_SR_LOW</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // HW ACCESS &nbsp;: &nbsp;READ-WRITE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WIDTH &nbsp;: &nbsp;8</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // SW ACCESS &nbsp;: &nbsp;READ-WRITE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OFFSET : &nbsp;0</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //-----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // DESCRIPTION &nbsp; : &nbsp;Single active-low soft reset. Default is for reset value all zeros, synchronous, active-low.</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; always @(posedge clk)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OurReg_w_soft_reset_OurField_sr_low_q &lt;= 8'b00000000;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else if (!</span><span class="rvts973">reset0</span><span class="rvts356">)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OurReg_w_soft_reset_OurField_sr_low_q &lt;= 8'b00000000;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (OurReg_w_soft_reset_OurField_sr_low_in_enb)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // OURFIELD_SR_LOW : HW Write</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OurReg_w_soft_reset_OurField_sr_low_q</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&lt;= OurReg_w_soft_reset_OurField_sr_low_in;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;. . . .</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">OurField_sr_high receives a secondary synchronous, active-high reset signal </span><span class="rvts144">reset1</span><span class="rvts14">.</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //-----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // FIELD &nbsp;: OURFIELD_SR_HIGH</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // HW ACCESS &nbsp;: &nbsp;READ-WRITE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WIDTH &nbsp;: &nbsp;8</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // SW ACCESS &nbsp;: &nbsp;READ-WRITE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OFFSET : &nbsp;8</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //-----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // DESCRIPTION &nbsp; : &nbsp;Single active-high synchronous soft reset</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; always @(posedge clk)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OurReg_w_soft_reset_OurField_sr_high_q &nbsp; &nbsp; &nbsp;&lt;= 8'b00000000;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else if (</span><span class="rvts809">reset1</span><span class="rvts356">)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OurReg_w_soft_reset_OurField_sr_high_q &nbsp; &nbsp; &nbsp;&lt;= 8'b0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . . .</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">OurField_sr_low_high receives two synchronous resets – active-low </span><span class="rvts421">reset0</span><span class="rvts14"> and active-high </span><span class="rvts144">reset1</span><span class="rvts14">. &nbsp;The highest priority goes to </span><span class="rvts421">reset0 </span><span class="rvts14">because it is specified first in the {resetsignal=…..} property.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //-----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // FIELD &nbsp;: OURFIELD_SR_LOW_HIGH</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // HW ACCESS &nbsp;: &nbsp;READ-WRITE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WIDTH &nbsp;: &nbsp;16</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // SW ACCESS &nbsp;: &nbsp;READ-WRITE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OFFSET : &nbsp;16</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //-----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // DESCRIPTION &nbsp; : &nbsp;Dual active-low then active-high soft resets</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; always @(posedge clk)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OurReg_w_soft_reset_OurField_sr_low_high_q</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&lt;= 16'b0000000000000000;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else if (!</span><span class="rvts973">reset0</span><span class="rvts356">)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OurReg_w_soft_reset_OurField_sr_low_high_q</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&lt;= 16'b1010101010101010;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else if (</span><span class="rvts809">reset1</span><span class="rvts356">)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OurReg_w_soft_reset_OurField_sr_low_high_q</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&lt;= 16'b0101010101010101;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts1346">VHDL output [reserved for future inclusion]</span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">H/W access type port generation</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">The most basic ports generated for the hardware (application logic) side are based on three allowed access types: read-write (RW), read-only (RO), and write-only (WO). For the OurReg_hw_access_type register example, the fields have been highlighted (in different colors) to indicate the corresponding lines of RTL code that are generated.</span></p>
<p class="rvps2"><span class="rvts14"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts392">Example</span><span class="rvts15">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/hw_access/hw_access.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/hw_access/hw_access.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/hw_access/hw_access.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/hw_access/hw_access.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps143"><img alt="" style="width : 693px; height : 210px; padding : 1px;" src="lib/NewItem5080.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 742px; height : 140px; padding : 1px;" src="lib/NewItem5081.png"><span class="rvts14">&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg OurReg_hw_access_type {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts385"> &nbsp;hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts385"> &nbsp;desc = "Lower bits (H/W RW)";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">} OurField_rw[3:0] = 4'hB;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts1348">field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts1348"> &nbsp;hw = r;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts1348"> &nbsp;desc = "Middle bits (H/W RO)";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts1348">} OurField_ro[7:4] = 4'h5;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts1349">field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts1349"> &nbsp;hw = w;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span><span class="rvts1349"> &nbsp;desc = "Higher bits (H/W WO)";</span><span class="rvts356">&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts1349">} OurField_wo[31:8] = 24'hA039BF;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">The Verilog port list generated from the OurReg_hw_access description is as follows, with shading to reflect the input description:</span></p>
<p class="rvps2"><span class="rvts370">module OurBlock_IDS(</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // REGISTER : OURREG_HW_ACCESS_TYPE PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; OurReg_hw_access_type_enb,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">OurReg_hw_access_type_OurField_rw_in,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">OurReg_hw_access_type_OurField_rw_in_enb,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">OurReg_hw_access_type_OurField_rw_r,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts1121">OurReg_hw_access_type_OurField_ro_r,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts1335">OurReg_hw_access_type_OurField_wo_in,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts1335">OurReg_hw_access_type_OurField_wo_in_enb,</span><span class="rvts370"> &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts34">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // HW WRITE-ABLE SIGNAL FOR EACH FIELD</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">input &nbsp; OurReg_hw_access_type_OurField_rw_in_enb ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span><span class="rvts373"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // FIELD : OURFIELD_RW</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts1335">input &nbsp; OurReg_hw_access_type_OurField_wo_in_enb ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span><span class="rvts1335"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // FIELD : OURFIELD_WO</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // READ DATA SIGNAL FOR EACH FIELD</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">output &nbsp; [3:0] OurReg_hw_access_type_OurField_rw_r ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span><span class="rvts373"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // FIELD : OURFIELD_RW</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts1121">output &nbsp; [3:0] OurReg_hw_access_type_OurField_ro_r ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span><span class="rvts1121"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // FIELD : OURFIELD_RO</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // HW WRITE DATA SIGNAL FOR EACH FIELD</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">input &nbsp; &nbsp;[3:0] OurReg_hw_access_type_OurField_rw_in ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span><span class="rvts373"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // FIELD : OURFIELD_RW</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts1335">input &nbsp; [23:0] OurReg_hw_access_type_OurField_wo_in ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span><span class="rvts1335"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // FIELD : OURFIELD_WO</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">Figure </span><span class="rvts14">12</span><span class="rvts14"> - Hardware side access ports diagram</span></p>
<p class="rvps3"><img alt="" style="width : 619px; height : 238px; padding : 1px;" src="lib/NewItem2713.png"></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">Ports from the clock domain crossing property</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">In IDS-Word/IDSExcel, the property cdc.clock=&lt;clock_name&gt; will specifically add the named clock as an input port. &nbsp;This port does not need to be named in a Signals table as it will be inferred from the clock name given in the property assignment. &nbsp;For the following IDS-Word and IDS-Excel examples the clock name “clk_ext” is used.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">IDSWord:</span></p>
<div class="rvps143">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="8" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 243px; height: 17px;">
   <p class="rvps3"><span class="rvts14">CDC_example</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 173px; height: 17px;">
   <p class="rvps3"><span class="rvts202">CDC_example</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2712.jpg"></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps3"><span class="rvts202">0x808</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">offset</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">external&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">size</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">32</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts202">default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 183px;">
   <p class="rvps3"><span class="rvts202">0x00000000</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px; height: 1px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px; height: 1px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 97px;">
   <p class="rvps3"><span class="rvts202">name</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">s/w</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">h/w&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts202">default</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts202">description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">31:0</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 97px;">
   <p class="rvps3"><span class="rvts202">CDC_field</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">RW</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">RW</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts202">0x0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts1347">{cdc.clock=clk_ext}</span><span class="rvts202"> clk_ext will be inferred automatically.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">IDSExcel:</span></p>
<p class="rvps3"><img alt="" style="width : 623px; height : 70px; padding : 1px;" src="lib/NewItem2711.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">SystemRDL:</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg CDC_example {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; </span><span class="rvts1349">cdc_clock = "clk_ext";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; desc = "clk_ext will be inferred automatically.";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } CDC_field[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Verilog output:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Clock-domain crossing synchronization clock:</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; clk_ext, &nbsp; &nbsp; &nbsp;// Clock domain clk_ext</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; .. .. .. ..</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input clk_ext; &nbsp; &nbsp; &nbsp; &nbsp;// Clock domain clk_ext</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">Ports generated via RTL properties</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">IDSWord:</span></p>
<div class="rvps143">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="8" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 243px; height: 17px;">
   <p class="rvps3"><span class="rvts6">1.4 OurReg_rtl_properties</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 173px; height: 17px;">
   <p class="rvps3"><span class="rvts202">OurReg_rtl_properties</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2710.jpg"></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps3"><span class="rvts202">0x80c</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">offset</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">external&nbsp;</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">size</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">32</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts202">default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 183px;">
   <p class="rvps3"><span class="rvts202">0x00000000</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px; height: 1px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px; height: 1px;">
   <p class="rvps2"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 129px;">
   <p class="rvps3"><span class="rvts202">name</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts202">s/w</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts202">h/w&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 69px;">
   <p class="rvps3"><span class="rvts202">default</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts202">description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts6">3:0</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 129px;">
   <p class="rvps3"><span class="rvts6">Field_hw_enable</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts6">RW</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts6">RW</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 69px;">
   <p class="rvps3"><span class="rvts6">0x0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts505">{rtl.hw_enb=true}</span></p>
   <p class="rvps3"><span class="rvts505">Creates an input port to enable/disable when HW can update.</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts6">7:4</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 129px;">
   <p class="rvps3"><span class="rvts6">Field_reg_enable</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts6">RW</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts6">RW</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 69px;">
   <p class="rvps3"><span class="rvts6">0x0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts505">{rtl.reg_enb=true}</span></p>
   <p class="rvps3"><span class="rvts505">Creates an output port</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts6">11:8</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 129px;">
   <p class="rvps3"><span class="rvts6">Field_</span><span class="rvts6"> w0p</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts6">RW</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts6">RW</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 69px;">
   <p class="rvps3"><span class="rvts6">0x0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts6">{rtl</span><span class="rvts6">.hw_w0p</span><span class="rvts505">=true}</span></p>
   <p class="rvps3"><span class="rvts505">Creates output pulse on any write of a 0 bit to this field</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts6">15:12</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 129px;">
   <p class="rvps3"><span class="rvts6">Field_</span><span class="rvts6"> w1p</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts6">RW</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts6">RW</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 69px;">
   <p class="rvps3"><span class="rvts6">0x0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts6">{rtl</span><span class="rvts6">.hw_w1p</span><span class="rvts505">=true}</span></p>
   <p class="rvps3"><span class="rvts505">Creates output pulse on any write of a 1 bit to this field</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts6">19:16</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 129px;">
   <p class="rvps3"><span class="rvts6">Field_</span><span class="rvts6"> wp</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts6">RW</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts6">RW</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 69px;">
   <p class="rvps3"><span class="rvts6">0x0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts6">{rtl</span><span class="rvts6">.hw_wp</span><span class="rvts505">=true}</span></p>
   <p class="rvps3"><span class="rvts505">Creates output pulse on any write to this field</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts6">23:20</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 129px;">
   <p class="rvps3"><span class="rvts6">Field_</span><span class="rvts6"> rp</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts6">RW</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts6">RW</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 69px;">
   <p class="rvps3"><span class="rvts6">0x0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts6">{rtl</span><span class="rvts6">.hw_rp</span><span class="rvts505">=true}</span></p>
   <p class="rvps3"><span class="rvts505">Creates output pulse on any read from this field</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<div class="rvps143">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="8" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 243px; height: 17px;">
   <p class="rvps3"><span class="rvts6">1.5 OurReg_rtl_reg_enb_false</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 173px; height: 17px;">
   <p class="rvps3"><span class="rvts202">OurReg_rtl_reg_enb_false</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2709.jpg"></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps3"><span class="rvts202">0x810</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">offset</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">external&nbsp;</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">size</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">32</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts202">default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 183px;">
   <p class="rvps3"><span class="rvts202">0x00000000</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px; height: 1px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px; height: 1px;">
   <p class="rvps2"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px;">
   <p class="rvps3"><span class="rvts202">{rtl.reg_enb=false} Default is “true”. Setting to false results in no _enb signal generated. &nbsp;This is only applicable to top-level or entire registers and can’t be assigned to individual fields.</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 129px;">
   <p class="rvps3"><span class="rvts202">name</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts202">s/w</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts202">h/w&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 69px;">
   <p class="rvps3"><span class="rvts202">default</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts202">description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">31:0</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 129px;">
   <p class="rvps3"><span class="rvts202">Field_reg_enb_false</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts202">RW</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 24px;">
   <p class="rvps3"><span class="rvts202">RW</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 69px;">
   <p class="rvps3"><span class="rvts202">0x0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">IDSExcel:</span></p>
<p class="rvps3"><img alt="" style="width : 620px; height : 325px; padding : 1px;" src="lib/NewItem2708.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">SystemRDL:</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg OurReg_rtl_properties {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; rtl_hw_enb = "true" ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; desc = "Creates an input port to enable/disable when HW can update.";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } Field_hw_enable[3:0] = 4'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; desc = "Creates output pulse on any write of a 0 bit to this field";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } Field__w0p[11:8] = 4'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; rtl_hw_w1p = true ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; desc = "Creates output pulse on any write of a 1 bit to this field";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } Field__w1p[15:12] = 4'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; rtl_hw_wp = true ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; desc = "Creates output pulse on any write to this field";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } Field__wp[19:16] = 4'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; rtl_hw_rp = true ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; desc = "Creates output pulse on any read from this field";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } Field__rp[23:20] = 4'h0;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg OurReg_rtl_reg_enb_false {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; desc = "Default is \"true\".Setting to false results in no _enb signal generated. This is only applicable to top-level or entire registers and can't be assigned to individual fields.";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;rtl_reg_enb = "false" ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } Field_reg_enb_false[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">In the following Verilog output for OurRegDesign, the signals that are created (in addition to the standard register signals) based on RTL properties are marked in </span><span class="rvts466">green</span><span class="rvts14">:</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // REGISTER : OURREG_RTL_PROPERTIES PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_enb,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field_hw_enable_in,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field_hw_enable_in_enb,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field_hw_enable_r,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field_reg_enable_in,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field_reg_enable_in_enb,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field_reg_enable_r,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field__w0p_in,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field__w0p_in_enb,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field__w0p_r,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts470">OurReg_rtl_properties_Field__w0p_wr_pulse</span><span class="rvts356">,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field__w1p_in,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field__w1p_in_enb,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field__w1p_r,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts470">OurReg_rtl_properties_Field__w1p_wr_pulse</span><span class="rvts356">,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field__wp_in,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field__wp_in_enb,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field__wp_r,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts470">OurReg_rtl_properties_Field__wp_wr_pulse</span><span class="rvts356">,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field__rp_in,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field__rp_in_enb,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_properties_Field__rp_r,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts470">OurReg_rtl_properties_Field__rp_rd_pulse</span><span class="rvts356">,</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">When the property rtl.reg_enb is set to false, the _enb signal that would normally be included at the top of the register’s port list will not be generated. &nbsp;The annotation in </span><span class="rvts421">blue </span><span class="rvts14">was added to describe the signal that is not generated as a result of {rtl.reg_enb=false} being set in IDesignSpec™ or rtl_reg_enb being set in SystemRDL.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp;// REGISTER : OURREG_RTL_REG_ENB_FALSE PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts973">&nbsp;// OurReg_rtl_reg_enb_false_enb is not generated.</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_reg_enb_false_Field_reg_enb_false_in,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_reg_enb_false_Field_reg_enb_false_in_enb,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_rtl_reg_enb_false_Field_reg_enb_false_r,</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">External register and memory ports</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">In the IDS-Word Reg template there is an entry to mark a register as external via a setting of “true” or “1”. &nbsp;Alternatively the external field can be left blank and the property {external=true} can be set in the main (not field) description.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps143">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="8" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 243px; height: 17px;">
   <p class="rvps3"><span class="rvts14">OurReg_external_reg</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 173px; height: 17px;">
   <p class="rvps3"><span class="rvts202">OurReg_external_reg</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2707.jpg"></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps3"><span class="rvts202">0x814</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">offset</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">external&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts577">true</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">size</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">32</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts202">default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 183px;">
   <p class="rvps3"><span class="rvts202">0x00000000</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px; height: 1px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px; height: 1px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 97px;">
   <p class="rvps3"><span class="rvts202">name</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">s/w</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">h/w&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts202">default</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts202">description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">31:0</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 97px;">
   <p class="rvps3"><span class="rvts202">ExternalField</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">RW</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">RW</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts202">0x0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts202">This register will not be created in the generated RTL, but rather ports will be created to connect to a user-provided register. &nbsp;There will be five ports created specifically for this register, followed by a shared write_data port used by all external registers and memories.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">As a default, the memory template assumes an external memory. This can’t be modified as IDS has no means to generate internal memories, and this memories must be connected externally.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps143">
<table width="619" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; padding: 0px 7px; background-color: #f2f2f2; vertical-align: middle; width: 224px; height: 16px;">
   <p class="rvps3"><span class="rvts14">OurMemory</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; padding: 0px 7px; vertical-align: middle; width: 148px; height: 16px;">
   <p class="rvps3"><span class="rvts202">OurMemory</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; padding: 0px 7px; vertical-align: middle; width: 98px; height: 16px;">
   <p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2706.png"></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; padding: 0px 7px; background-color: #f2f2f2; vertical-align: middle; width: 94px; height: 16px;">
   <p class="rvps3"><span class="rvts202">0x400, 0x404...</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; padding: 0px 7px; background-color: #f2f2f2; vertical-align: top; width: 33px;">
   <p class="rvps3"><span class="rvts202">&nbsp; offset</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; padding: 0px 7px; vertical-align: top; width: 64px;">
   <p class="rvps3"><span class="rvts202">0x400</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; padding: 0px 7px; background-color: #f2f2f2; vertical-align: top; width: 37px;">
   <p class="rvps3"><span class="rvts202">depth</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; padding: 0px 7px; vertical-align: top; width: 60px;">
   <p class="rvps3"><span class="rvts202">256</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; padding: 0px 7px; background-color: #f2f2f2; vertical-align: top; width: 40px;">
   <p class="rvps3"><span class="rvts202">&nbsp; width</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; padding: 0px 7px; vertical-align: top; width: 100px;">
   <p class="rvps3"><span class="rvts202">32</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; padding: 0px 7px; background-color: #f2f2f2; vertical-align: top; width: 42px;">
   <p class="rvps3"><span class="rvts202">default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; padding: 0px 7px; vertical-align: top;">
   <p class="rvps3"><span class="rvts202">0x0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="11" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; padding: 0px 7px; vertical-align: top; width: 606px; height: 1px;">
   <p class="rvps3"><span class="rvts294"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="11" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; padding: 0px 7px; vertical-align: top; width: 606px; height: 4px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">For an IDS-Excel external register, the property {external=true} must be set in the description field on the same line as the register name for external registers.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 620px; height : 126px; padding : 1px;" src="lib/NewItem2705.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">SystemRDL:</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg OurReg_external_reg {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; desc = "This register will not be created in the generated RTL, but rather ports will be created to connect to a user-provided register. There will be five ports created specifically for this register, followed by a shared write_data port used by all external registers and memories.";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } ExternalField[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg OurMemory {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;map_type = "mem";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = r;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } OurMemory[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">IDesignSpec™ generates port lists to connect to external registers and memories. &nbsp;The terms “in” or “out” are with respect to the IDesignSpec™ generated RTL block, and not the external component. &nbsp;In the OurBlockDesign example, there is a single external register (OurReg_external) and a single memory instance (OurMemory). &nbsp;The following is the generated Verilog that shows the ports included for OurReg_external and for OurMemory. &nbsp;It also shows two signals (address_out and wr_data_out) that are shared outputs routed to all external registers and/or memories connected to the block. &nbsp;While these address and data out signals are broadcast to all external registers/memories connected to the block, these components only use these signals when their individual rd/wr valid out signals are active.</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; </span><span class="rvts356">// REGISTER(EXTERNAL) : OURREG_EXTERNAL_REG PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_external_reg_rd_ack_in,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_external_reg_rd_data_in,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_external_reg_rd_valid_out,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_external_reg_wr_req_in,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurReg_external_reg_wr_valid_out,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // SECTION(EXTERNAL) : OURMEMORY PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurMemory_rd_ack_in,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurMemory_rd_data_in,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurMemory_rd_valid_out,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurMemory_wr_req_in,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; OurMemory_wr_valid_out,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . . .&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; address_out,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wr_data_out,</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 613px; height : 558px; padding : 1px;" src="lib/NewItem2704.png"></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<h1 class="rvps106"><span class="rvts0"><span class="rvts316">Summary</span></span></h1>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">This application note has described various ports that IDesignSpec™ creates in RTL and that connect directly to application logic. &nbsp;These signals are as follows, where explicit signals are named in a signals table, while inferred signal are created from register specifications or named as an argument for a property.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps143">
<table style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; background-color: #bfbfbf; vertical-align: top; width: 194px;">
   <p class="rvps3"><span class="rvts14">Signal type</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; background-color: #bfbfbf; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts14">Signal definition</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; background-color: #bfbfbf; vertical-align: top; width: 310px;">
   <p class="rvps3"><span class="rvts14">Description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 194px;">
   <p class="rvps3"><span class="rvts14">HW access ports</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts14">inferred</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 310px;">
   <p class="rvps3"><span class="rvts14">Hardware-side access ports are inferred from the names of registers and fields.</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 194px;">
   <p class="rvps3"><span class="rvts14">Direct connections</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts14">explicit</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 310px;">
   <p class="rvps3"><span class="rvts14">Explicitly named signals (in a signal table) may include direct connections (via a flop) to a register/field, or to secondary reset signals.</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 194px;">
   <p class="rvps3"><span class="rvts14">CDC clock input</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts14">inferred</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 310px;">
   <p class="rvps3"><span class="rvts14">CDC clocks are inferred as an argument of the {cdc_clock=&lt;clock_name&gt;} argument.</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 194px;">
   <p class="rvps3"><span class="rvts14">RTL properties</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts14">inferred</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 310px;">
   <p class="rvps3"><span class="rvts14">Several RTL properties infer signal names as a combination of register/field names.</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 194px;">
   <p class="rvps3"><span class="rvts14">External registers</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts14">inferred</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 310px;">
   <p class="rvps3"><span class="rvts14">External registers must be provided by the user. &nbsp;IDS will create a standard set of ports to connect to these registers.</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 194px;">
   <p class="rvps3"><span class="rvts14">Memories</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts14">inferred</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 310px;">
   <p class="rvps3"><span class="rvts14">Memories are considered external by default and will be connected to a standard set of ports for memories.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h1 class="rvps106"><span class="rvts0"><span class="rvts316">Appendix: Combined Source Examples</span></span></h1>
<p class="rvps2"><span class="rvts1350"><br/></span></p>
<p class="rvps2"><span class="rvts14">Full IDS-Word, IDS-Excel, and/or SystemRDL register descriptions corresponding to the examples in this application note will be available from the Agnisys® website at a future date.</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/step-by-step-guides/how-to-generate-an-encrypted-password-protected-pdf-document/">How to Protect Your PDFs with Encryption and Passwords</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

