**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

***MP2762A ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.002.png)*I2C-Controlled 6A Buck or Boost Charger** 

**with NVDC Power Managment and USB OTG** 

**for 2 Cells in Series Battery Applications**

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**DESCRIPTION** 

The  MP2762A  is  a  highly  integrated  buck  or boost  charger  IC  with  narrow  voltage  DC (NVDC) power path management and USB On- the-Go (OTG) for battery packs with two cells in series.  All  power  MOSFETs  are  integrated  to provide a compact system solution size. 

The  IC  can  accept  a  wide  range  of  input voltages for charging, with a maximum of 21V. The device has two operating modes during the charging process: boost charging mode when the  input  voltage  is  below  5.75V,  and  buck charging mode when the input voltage exceeds 8.5V.  

With  the  I2C  interface,  the  MP2762A  can  be flexibly configured to set the parameters in both charging  mode  and  OTG  mode.  Parameters include  the  input  current  limit,  input  voltage limit, charging current, battery-full voltage, and safety  charge  timer.  It  can  also  provide  the operation  status  through  status  and  fault registers. 

To guarantee safe operation, the IC limits the die  temperature  to  a  preset  value  of  120°C. Other safety features include input over-voltage protection  (OVP),  battery  OVP,  system  OVP, thermal  shutdown,  battery  temperature protection,  and  a  configured  timer  to  prevent prolonged charging of a dead battery.  

To  comply  with  IMVP8  specifications,  the  IC provides  three  analog  output  pins  for  system power (PSYS), input current (IAM), and battery current  (IBM).  It  also  has  a  processor  hot 

\------------------------------

indication  pin  (PROCHOT)  for  system  power control. 

The NVDC power path management regulates the system voltage within a narrow DC range to provide an optimized system bus voltage for the rails at the system bus. With this feature, the system can continue operating even when the battery is completely depleted or removed. 

The  MP2762A  is  available  in  a  QFN-30 (4mmx5mm) package. ![ref2]

**FEATURES**

- Buck or Boost Charger for Battery Packs with Two Cells in Series 
- NVDC Power Management 
- All MOSFETs Integrated 
- 4V to 21V Operation Voltage Range 
- Up to 28V (20ns) Sustainable Input Voltage 
- Dual-Phase Interleaving in Buck Charging Mode 
- Configurable Input Voltage Limit 
- Up to 6A Configurable Input Current Limit 
- Up to 6A Configurable Charge Current 
- Configurable Battery-Full Voltage Up to 9V 
- System Power Indication via PSYS Pin 
- Input Current and Battery Current Monitoring via IAM and IBM Pins 
- Input Over-Voltage Protection (OVP) 
- Battery Temperature Protection 
- Battery Over-Voltage Protection (OVP) 
- System Over-Voltage Protection (OVP) 
- Configurable Safety Charge Timer 
- Thermal Regulation and Thermal Shutdown 
- 600kHz, 800kHz, and 1MHz Configurable Switching Frequency for Each Phase 
- Input Power Source Status Indication Pin 
- I2C Interface to Support Flexible Parameter Control 
- Comprehensive Fault and Status Reporting in Register 
- Up to 5V/3A USB On-the-Go (OTG) 
- Configurable Output Current Limit OTG Mode 
- Short-Circuit Protection (SCP) in OTG Mode 
- Available in a QFN-30 (4mmx5mm) Package 

**APPLICATIONS** 

- Smartphones with Two Cells in Series 
- Bluetooth Speakers 
- Portable Gimbals ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.004.png)

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For  MPS  green  status,  please  visit  the  MPS  website  under  Quality Assurance.  “MPS”,  the  MPS  logo,  and  “Simple,  Easy  Solutions”  are trademarks of Monolithic Power Systems, Inc. or its subsidiaries. 

MP2762A Rev. 1.1  MonolithicPower.com ****2**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**TYPICAL APPLICATION CIRCUIT** 

RS1![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.005.png)

**System Load**

VPULL-UP

**Battery Pack**

B+

2-in-1  CHG

FET DSG VPULL-UP GND![ref2]

**ORDERING INFORMATION** 



<table><tr><th colspan="1"><b>Part Number*</b> </th><th colspan="1"><b>Package</b> </th><th colspan="1"><b>Top Marking</b> </th><th colspan="1"><b>MSL Rating</b> </th></tr>
<tr><td colspan="1" valign="top">MP2762AGV-xxxx** </td><td colspan="1" valign="top">QFN-30 (4mmx5mm) </td><td colspan="1" rowspan="2" valign="top"><i>See Below</i> </td><td colspan="1" rowspan="2" valign="top">1 </td></tr>
<tr><td colspan="1">EVKT-MP2762A </td><td colspan="1">Evaluation Kit </td></tr>
</table>
\* For Tape & Reel, add suffix -Z (e.g. MP2762AGV-xxxx-Z). 

\*\* “xxxx” is the configuration code identifier for the register settings. For the default case, the number is “-0000.” Each “x” can be a hexadecimal value between 0 and F. Work with an MPS FAE to create this unique number, even if ordering the “-0000” code. 

**TOP MARKING** 

![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.006.png)

MPS: MPS prefix 

Y: Year code 

WW: Week code M2762A: Part number LLLLLL: Lot number 

**EVALUATION KIT EVKT-MP2762A** 

EVKT-MP2762A kit contents (items below can be ordered separately): 



|**#** |**Part Number** |**Item** |**Quantity** |
| - | - | - | - |
|1 |EV2762A-V-00A |MP2762A-0000 evaluation board |1 |
|2 |EVKT-USBI2C-02- BAG |Includes  one  USB  to  I2C  communication  interface,  one USB cable, and one ribbon cable |1 |
|3 |Online resources |Include datasheet, user guide, product brief, and GUI |1 |

**Order directly from MonolithicPower.com or our distributors.** 

**Input Power ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.007.png)Supply**

**USB Cable USB to I2C  Ribbon Cable EV2762A-V-![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.008.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.009.png)**

**Communication  Battery**

**Interface 00A**

**Load**

**Figure 1: EVKT-MP2762A Evaluation Kit Set-Up![ref2]**

**PACKAGE REFERENCE**

**TOP VIEW![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.010.png)**

IN **1** IN VNTC SW1

NTC **3** SW2 PGND **4** PGND OTG **5** SW3 SYS **6 17** SYS BATT **16** BATT

**QFN-30 (4mmx5mm)![ref2]**

**PIN FUNCTIONS** ![ref2]



|**Pin #** |**Name** |**Description** |
| - | - | - |
|1, 22 |IN |**Power input pin.** IN is the IC’s power input from either an adapter or USB.  |
|2 |VNTC/ CMOUT |**NTC network pull-up voltage.** Pull-up voltage of the NTC comparator resistor divider for  both  the  feedback  and  the  reference.  This  pin  can  be  also  configured  as  an independent comparator output via the I2C interface. |
|3 |NTC/ BATDET |**Negative  temperature  coefficient  (NTC)  thermistor  input.**  Connect  a  negative temperature  coefficient  thermistor  from  NTC  to  AGND.  Program  the  hot  and  cold temperature window with a resistor divider from VNTC to NTC to AGND. Charging is suspended when NTC is out of its range. This pin also can be configured for the battery detection terminal by the I2C interface. |
|4, 19 |PGND |**Power ground.** |
|5 |OTG/ CMIN |**USB  On-the-Go  (OTG)  enable  control.**  This  pin  can  also  be  configured  as  the independent comparator input pin via the I2C interface. OTG is enabled via the internal register bit when this pin is configured to CMIN. |
|6, 17 |SYS |**System output.** Connect a 5 x 22μF ceramic capacitor from SYS to PGND, and place it as close as possible to the IC. |
|7, 16 |BATT |**Battery positive terminal.** Connect a 2 x 22μF ceramic capacitor from BATT to PGND, and place it as close as possible to the IC. |
|8 |PROCH----------------------OT-------- |**Processor hot interrupt output.** This pin is an open-drain structure. It is pulled to AGND when the PROCHOT signal asserts, and floats when a PROCHOT event is not occurring. This pin must be pulled up externally. |
|9 |I--N-----T--- |<p>----------</p><p>**Open-drain  interrupt  output.**  The INT pin  can  send  the  charging  status  and  fault interruptions to the host. It must be pulled up externally. </p>|
|10 |SDA |**I2C interface data line**. Connect SDA to the logic rail through a 10kΩ resistor. |
|11 |SCL |**I2C interface clock line**. Connect SCL to the logic rail through a 10kΩ resistor. |
|12 |PSYS |**System power indication pin.** This pin outputs a current source that is proportional to the total system power.** |
|13 |IBM |**Battery current-sense output.** IBM outputs a voltage that is proportional to the battery charge current or battery discharger current.** |
|14 |IAM |**Input current-sense output.** IAM outputs a voltage that is proportional to the input current.** |
|15 |BST3 |**Bootstrap for boost phase**. Connect a 470nF bootstrap capacitor between the BST3 and SW3 pins to form a floating supply across the power switch driver. This drives the power MOSFET’s gate above the supply voltage.** |
|18 |SW3 |**Boost phase switching node.**  |
|20 |SW2 |**Buck phase 2 switching node.**  |
|21 |SW1 |**Buck phase 1 switching node.**  |
|23 |BST1 |**Bootstrap for buck phase 1**. Connect a 470nF bootstrap capacitor between the BST1 and SW1 pins to form a floating supply across the power switch driver. This drives the power MOSFET’s gate above the supply voltage.** |
|24 |BST2 |**Bootstrap for buck phase 2**. Connect a 470nF bootstrap capacitor between the BST2 and SW2 pins to form a floating supply across the power switch driver. This drives the power MOSFET’s gate above the supply voltage.** |
|25 |VMAX\_BST |**Charge  pump  output.**  Connect  a  100nF  ceramic  capacitor  in  series  with  a  100Ω resistor from VMAX\_BST to PGND, and place it as close as possible to the IC.** |

PIN FUNCTIONS ***(continued)***



|**Pin #** |**Name** |**Description** |
| - | - | - |
|26 |VCC |**VCC LDO output.** VCC can provide 3.6V/50mA for internal circuits, as well as the pull- up voltage for  the open-drain pin. Connect a 10μF ceramic capacitor from VCC to AGND, and place it as close as possible to the IC.** |
|27 |AGND |**Analog ground.** |
|28 |ACOK----------------- |**Input power present indication.** This pin is an open-drain structure that must be pulled up externally.** |
|29 |IAP |**Input current-sense positive terminal.** |
|30 |IAN |**Input current-sense negative terminal.** |

**ABSOLUTE MAXIMUM RATINGS** (1) ***Thermal Resistance*** (4) ***θJA  θJC***

MP2762A Rev. 1.1  MonolithicPower.com ****8**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

IN, IAN, IAP to PGND (20ns) ............ -0.3V to +28V IN, IAN, IAP to PGND (DC) .............. -0.3V to +26V SYS to PGND ............................... -0.3V to +24V VMAX\_BST to PGND ......................... 0V to 26V BATT to PGND ............................. -0.3V to +24V SW1/SW2 to PGND (20ns) ................. -2V to +28V SW1/SW2 to PGND (DC) ................ -0.3V to +24V SW3 to PGND ............................... -0.3V to +24V BST1 to PGND ...................... SW1 to SW1 + 5V BST2 to PGND ...................... SW2 to SW2 + 5V BST3 to PGND ...................... SW3 to SW3 + 5V All other pins to AGND .................... -0.3V to +5V Continuous power dissipation (TA = 25°C) (2)

................................................................. 3.29W Junction temperature ................................ 150°C Lead temperature (solder) ........................ 260°C Storage temperature ................ -65°C to +150°C 

***ESD Ratings***  

Human body model (HBM) ...................... 2000V Charged device model (CDM)....................750V 

***Recommended Operating Conditions*** (3)

Supply voltage (VIN) ............................ 4V to 21V Input current .......................................... Up to 6A Charge current ...................................... Up to 6A Discharge current via battery FET (DC) 

............................................................ Up to 14A Battery voltage ...................................... Up to 9V Operating junction temp (TJ) .... -40°C to +125°C ![ref2]

QFN-30 (4mmx5mm) .............. 38 ....... 8 .... °C/W 

**Notes: ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.011.png)**

1) Exceeding these ratings may damage the device. 
1) The maximum allowable power dissipation is a function of the maximum  junction  temperature,  TJ  (MAX),  the  junction-to- ambient  thermal  resistance,  θJA,  and  the  ambient temperature, TA. The maximum allowable continuous power dissipation at any ambient temperature is calculated by PD (MAX)  =  (TJ  (MAX)  -  TA)  /  θJA.  Exceeding  the  maximum allowable  power  dissipation  produces  an  excessive  die temperature,  causing  the  regulator  to  go  into  thermal shutdown.  Internal  thermal  shutdown  circuitry  protects  the device from permanent damage. 
1) The  device  is  not  guaranteed  to  function  outside  of  its operating conditions. 
1) Measured on JESD51-7, 4-layer PCB. 

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**ELECTRICAL CHARACTERISTICS** (5)

**VIN = 5.0V, VBATT = 7.4V, RS1 = 10mΩ, TA = 25°C, unless otherwise noted. ![ref2]**



<table><tr><th colspan="1"><b>Parameter</b> </th><th colspan="1"><b>Symbol</b> </th><th colspan="1"><b>Condition</b> </th><th colspan="1"><b>Min</b> </th><th colspan="1"><b>Typ</b> </th><th colspan="1"><b>Max</b> </th><th colspan="1"><b>Units</b> </th></tr>
<tr><td colspan="8" valign="top"><b>Input Power Characteristics</b> </td></tr>
<tr><td colspan="1">Input under-voltage lockout threshold </td><td colspan="1"><p>V</p><p>IN_UVLO</p></td><td colspan="1"><p>V falling </p><p>IN</p></td><td colspan="1">3\.45 </td><td colspan="1">3\.68 </td><td colspan="1">3\.87 </td><td colspan="1">V </td></tr>
<tr><td colspan="1">Input under-voltage lockout hysteresis </td><td colspan="1"></td><td colspan="1">VIN rising </td><td colspan="1"></td><td colspan="1">350 </td><td colspan="1"></td><td colspan="1">mV </td></tr>
<tr><td colspan="1">Input under-voltage lockout recovery deglitch time </td><td colspan="1"></td><td colspan="1">VIN rising </td><td colspan="1"></td><td colspan="1">30 </td><td colspan="1"></td><td colspan="1">ms </td></tr>
<tr><td colspan="1"><p>V power-on reset (POR) </p><p>IN</p></td><td colspan="1"><p>V</p><p>IN_POR</p></td><td colspan="1"><p>V rising </p><p>IN</p></td><td colspan="1"></td><td colspan="1">3\.17 </td><td colspan="1"></td><td colspan="1">V </td></tr>
<tr><td colspan="1"><p>V POR hysteresis </p><p>IN</p></td><td colspan="1"></td><td colspan="1"><p>V falling </p><p>IN</p></td><td colspan="1"></td><td colspan="1">620 </td><td colspan="1"></td><td colspan="1">mV </td></tr>
<tr><td colspan="1">Input over-voltage lockout threshold </td><td colspan="1"><p>V</p><p>IN_OVLO</p></td><td colspan="1"><p>V rising </p><p>IN</p></td><td colspan="1">23 </td><td colspan="1">24 </td><td colspan="1">25 </td><td colspan="1">V </td></tr>
<tr><td colspan="1">Input over-voltage lockout hysteresis </td><td colspan="1"></td><td colspan="1">VIN falling </td><td colspan="1">1\.55 </td><td colspan="1">1\.66 </td><td colspan="1">1\.78 </td><td colspan="1">V </td></tr>
<tr><td colspan="8"><b>DC/DC Converter</b> </td></tr>
<tr><td colspan="1" rowspan="2">Input shutdown current </td><td colspan="1" rowspan="2"><p>I</p><p>SHDN</p></td><td colspan="1">VIN = 5V, Q1–Q6 are off </td><td colspan="1"></td><td colspan="1"></td><td colspan="1">9\.5 </td><td colspan="1">mA </td></tr>
<tr><td colspan="1">VIN = 20V, Q1–Q6 are off </td><td colspan="1"></td><td colspan="1"></td><td colspan="1">9\.5 </td><td colspan="1">mA </td></tr>
<tr><td colspan="1">VCC LDO output voltage </td><td colspan="1"><p>V</p><p>VCC</p></td><td colspan="1"><p>V = 5V, I = 10mA </p><p>IN VCC</p></td><td colspan="1">3\.4 </td><td colspan="1">3\.6 </td><td colspan="1">3\.73 </td><td colspan="1">V </td></tr>
<tr><td colspan="1">VCC LDO current limit </td><td colspan="1"><p>I</p><p>VCC</p></td><td colspan="1"><p>V = 5V, V = 7.8V </p><p>IN BATT</p></td><td colspan="1">50 </td><td colspan="1"></td><td colspan="1"></td><td colspan="1">mA </td></tr>
<tr><td colspan="1">IN to SW1 N-channel MOSFET (Q1) on resistance </td><td colspan="1">RON_Q1</td><td colspan="1"></td><td colspan="1"></td><td colspan="1">16 </td><td colspan="1"></td><td colspan="1">mΩ </td></tr>
<tr><td colspan="1">SW1 to PGND N-channel MOSFET (Q2) on resistance </td><td colspan="1">RON_Q2</td><td colspan="1"></td><td colspan="1"></td><td colspan="1">16 </td><td colspan="1"></td><td colspan="1">mΩ </td></tr>
<tr><td colspan="1">IN to SW2 N-channel MOSFET (Q3) on resistance </td><td colspan="1">RON_Q3</td><td colspan="1"></td><td colspan="1"></td><td colspan="1">16 </td><td colspan="1"></td><td colspan="1">mΩ </td></tr>
<tr><td colspan="1">SW2 to PGND N-channel MOSFET (Q4) on resistance </td><td colspan="1">RON_Q4</td><td colspan="1"></td><td colspan="1"></td><td colspan="1">16 </td><td colspan="1"></td><td colspan="1">mΩ </td></tr>
<tr><td colspan="1">SW3 to SYS N-channel MOSFET (Q5) on resistance </td><td colspan="1">RON_Q5</td><td colspan="1"></td><td colspan="1"></td><td colspan="1">6 </td><td colspan="1"></td><td colspan="1">mΩ </td></tr>
<tr><td colspan="1">SW3 to PGND N-channel MOSFET (Q6) on resistance </td><td colspan="1">RON_R6</td><td colspan="1"></td><td colspan="1"></td><td colspan="1">16 </td><td colspan="1"></td><td colspan="1">mΩ </td></tr>
<tr><td colspan="1">SYS to BATT N-channel MOSFET (Q7) on resistance </td><td colspan="1">RON_Q7</td><td colspan="1"></td><td colspan="1"></td><td colspan="1">11 </td><td colspan="1"></td><td colspan="1">mΩ </td></tr>
<tr><td colspan="1">Peak current limit for high-side N-channel MOSFET (Q1, Q3) </td><td colspan="1">IHS_PK1</td><td colspan="1">Buck charging mode  </td><td colspan="1"></td><td colspan="1">8\.3 </td><td colspan="1"></td><td colspan="1">A </td></tr>
<tr><td colspan="1">Valley current limit for low-side N-channel MOSFET (Q2, Q4) </td><td colspan="1">ILS_VL1</td><td colspan="1">Buck charging mode  </td><td colspan="1"></td><td colspan="1">6\.5 </td><td colspan="1"></td><td colspan="1">A </td></tr>
<tr><td colspan="1">Peak current limit for low-side N-channel MOSFET (Q6) </td><td colspan="1">ILS_PK1</td><td colspan="1">Boost charging mode</b>  </td><td colspan="1"></td><td colspan="1">10\.2 </td><td colspan="1"></td><td colspan="1">A </td></tr>
<tr><td colspan="1">Valley current limit for high- side N-channel MOSFET (Q5) </td><td colspan="1">IHS_VL1</td><td colspan="1">Boost charging mode </td><td colspan="1"></td><td colspan="1">7\.8 </td><td colspan="1"></td><td colspan="1">A </td></tr>
<tr><td colspan="1">Peak current limit for high-side N-channel MOSFET (Q5) </td><td colspan="1">IHS_PK2</td><td colspan="1">Buck mode, OTG </td><td colspan="1"></td><td colspan="1">8\.2 </td><td colspan="1"></td><td colspan="1">A </td></tr>
</table>

MP2762A Rev. 1.1  MonolithicPower.com ****9**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**ELECTRICAL CHARACTERISTICS *(continued)*** (5)

**VIN = 5.0V, VBATT = 7.4V, RS1 = 10mΩ, TA = 25°C, unless otherwise noted. ![ref2]**



<table><tr><th colspan="1"><b>Parameter</b> </th><th colspan="1"><b>Symbol</b> </th><th colspan="1"><b>Condition</b> </th><th colspan="1"><b>Min</b> </th><th colspan="1"><b>Typ</b> </th><th colspan="1"><b>Max</b> </th><th colspan="1"><b>Units</b> </th></tr>
<tr><td colspan="1" valign="top">Valley current limit for low- side N-channel MOSFET (Q6) </td><td colspan="1" valign="top">ILS_VL2</td><td colspan="1" valign="top">Buck mode, OTG </td><td colspan="1"></td><td colspan="1" valign="top">9\.1 </td><td colspan="1"></td><td colspan="1" valign="top">A </td></tr>
<tr><td colspan="1">Peak current limit for low- side N-channel MOSFET (Q2, Q4) </td><td colspan="1">ILS_PK2</td><td colspan="1">Boost mode, OTG </td><td colspan="1"></td><td colspan="1">6\.5 </td><td colspan="1"></td><td colspan="1">A </td></tr>
<tr><td colspan="1">Valley current limit for high- side N-channel MOSFET (Q1, Q3) </td><td colspan="1">IHS_VL2</td><td colspan="1">Boost mode, OTG </td><td colspan="1"></td><td colspan="1">8\.1 </td><td colspan="1"></td><td colspan="1">A </td></tr>
<tr><td colspan="1">Battery tracking regulation voltage </td><td colspan="1">VTRACK</td><td colspan="1"></td><td colspan="1">25 </td><td colspan="1">100 </td><td colspan="1">230 </td><td colspan="1">mV </td></tr>
<tr><td colspan="1">Minimum system regulation voltage </td><td colspan="1">VSYS_REG_MIN </td><td colspan="1">REG07H, bits[5:4] = 01 </td><td colspan="1">6\.87 </td><td colspan="1">7 </td><td colspan="1">7\.11 </td><td colspan="1">V </td></tr>
<tr><td colspan="1" rowspan="3">Operating frequency </td><td colspan="1" rowspan="3"><p>f</p><p>SW</p></td><td colspan="1">REG0BH, bits[4:3] = 00 </td><td colspan="1"></td><td colspan="1">600 </td><td colspan="1"></td><td colspan="1" rowspan="3">kHz </td></tr>
<tr><td colspan="1">REG0BH, bits[4:3] = 01 </td><td colspan="1"></td><td colspan="1">800 </td><td colspan="1"></td></tr>
<tr><td colspan="1">REG0BH, bits[4:3] = 10 </td><td colspan="1"></td><td colspan="1">1000 </td><td colspan="1"></td></tr>
<tr><td colspan="1">System short circuit entry threshold </td><td colspan="1"></td><td colspan="1"><p>Boost charge, V falling, compare to VIN</p><p>SYS</p></td><td colspan="1">30 </td><td colspan="1">168 </td><td colspan="1">320 </td><td colspan="1" rowspan="2">mV </td></tr>
<tr><td colspan="1">System short circuit exit threshold </td><td colspan="1"></td><td colspan="1"><p>Boost charge, V rising, compare to VIN</p><p>SYS</p></td><td colspan="1">130 </td><td colspan="1">314 </td><td colspan="1">500 </td></tr>
<tr><td colspan="8"><b>Battery Charger</b> </td></tr>
<tr><td colspan="1">Battery charge voltage regulation </td><td colspan="1">VBATT_REG</td><td colspan="1">Depends on the I2C setting, default (REG04H, bits[6:1] = 100111): 8.4V </td><td colspan="1">8\.337 </td><td colspan="1">8\.4 </td><td colspan="1">8\.463 </td><td colspan="1">V </td></tr>
<tr><td colspan="1" rowspan="5">Fast charge current </td><td colspan="1" rowspan="5"><p>I</p><p>CC</p></td><td colspan="1"><p>ICC = 6A,  </p><p>REG02H, bits[6:0] = 1111000 </p></td><td colspan="1">5\.6 </td><td colspan="1">6 </td><td colspan="1">6\.5 </td><td colspan="1">A </td></tr>
<tr><td colspan="1"><p>ICC = 3A,  </p><p>REG02H, bits[6:0] = 0111100 </p></td><td colspan="1">2\.8 </td><td colspan="1">3 </td><td colspan="1">3\.3 </td><td colspan="1">A </td></tr>
<tr><td colspan="1"><p>ICC = 2A,  </p><p>REG02H, bits[6:0] = 0101000 </p></td><td colspan="1">1\.85 </td><td colspan="1">2 </td><td colspan="1">2\.2 </td><td colspan="1">A </td></tr>
<tr><td colspan="1"><p>ICC = 1A,  </p><p>REG02H, bits[6:0] = 0010100 </p></td><td colspan="1">0\.91 </td><td colspan="1">1 </td><td colspan="1">1\.13 </td><td colspan="1">A </td></tr>
<tr><td colspan="1"><p>ICC = 0.5A,  </p><p>REG02H, bits[6:0] = 0001010 </p></td><td colspan="1">0\.44 </td><td colspan="1">0\.5 </td><td colspan="1">0\.6 </td><td colspan="1">A </td></tr>
<tr><td colspan="1">Trickle charge to pre- charge threshold </td><td colspan="1"><p>V</p><p>BATT_TC</p></td><td colspan="1"><p>V rising </p><p>BATT</p></td><td colspan="1">3\.92 </td><td colspan="1">4 </td><td colspan="1">4\.25 </td><td colspan="1">V </td></tr>
<tr><td colspan="1">Trickle charge to pre- charge threshold hysteresis </td><td colspan="1"></td><td colspan="1">VBATT falling </td><td colspan="1">450 </td><td colspan="1">550 </td><td colspan="1">650 </td><td colspan="1">mV </td></tr>
<tr><td colspan="1" rowspan="2">Trickle charge current  </td><td colspan="1" rowspan="2"><p>I</p><p>TC</p></td><td colspan="1">VBATT = 1V </td><td colspan="1">60 </td><td colspan="1">100 </td><td colspan="1">190 </td><td colspan="1">mA </td></tr>
<tr><td colspan="1">VBATT = 3V </td><td colspan="1">130 </td><td colspan="1">188 </td><td colspan="1">240 </td><td colspan="1">mA </td></tr>
<tr><td colspan="1" rowspan="2">Pre-charge to fast charge rising threshold </td><td colspan="1" rowspan="4">VBATT_PRE+</td><td colspan="1">REG07H, bits[5:4] = 01 </td><td colspan="1">6\.87 </td><td colspan="1">7\.0 </td><td colspan="1">7\.11 </td><td colspan="1">V </td></tr>
<tr><td colspan="1">REG07H, bits[5:4] = 11 </td><td colspan="1">7\.28 </td><td colspan="1">7\.4 </td><td colspan="1">7\.52 </td><td colspan="1">V </td></tr>
<tr><td colspan="1" rowspan="2">Pre-charge to fast charge falling threshold </td><td colspan="1">REG07H, bits[5:4] = 01 </td><td colspan="1">6\.66 </td><td colspan="1">6\.8 </td><td colspan="1">6\.9 </td><td colspan="1">V </td></tr>
<tr><td colspan="1">REG07H, bits[5:4] = 11 </td><td colspan="1">7\.06 </td><td colspan="1">7\.2 </td><td colspan="1">7\.31 </td><td colspan="1">V </td></tr>
</table>

MP2762A Rev. 1.1  MonolithicPower.com ****10**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**ELECTRICAL CHARACTERISTICS *(continued)***(5)

**VIN = 5.0V, VBATT = 7.4V, RS1 = 10mΩ, TA = 25°C, unless otherwise noted. ![ref2]**



<table><tr><th colspan="1"><b>Parameter</b> </th><th colspan="1"><b>Symbol</b> </th><th colspan="1"><b>Condition</b> </th><th colspan="1"><b>Min</b> </th><th colspan="1"><b>Typ</b> </th><th colspan="1"><b>Max</b> </th><th colspan="1"><b>Units</b> </th></tr>
<tr><td colspan="1" rowspan="5" valign="top">Pre-charge current </td><td colspan="1" rowspan="5" valign="top"><p>I</p><p>PRE</p></td><td colspan="1" valign="top"><p>VBATT = 5V,  </p><p>REG03H, bits[7:4] = 0010 </p></td><td colspan="1" valign="top">120 </td><td colspan="1" valign="top">180 </td><td colspan="1" valign="top">240 </td><td colspan="1" valign="top">mA </td></tr>
<tr><td colspan="1"><p>VBATT = 5V,  </p><p>REG03, bits[7:4] = 0101 </p></td><td colspan="1">170 </td><td colspan="1">240 </td><td colspan="1">310 </td><td colspan="1">mA </td></tr>
<tr><td colspan="1"><p>VBATT = 5V,  </p><p>REG03H, bits[7:4] = 1010 </p></td><td colspan="1">400 </td><td colspan="1">540 </td><td colspan="1">720 </td><td colspan="1">mA </td></tr>
<tr><td colspan="1"><p>VBATT = 5V,  </p><p>REG03H, bits[7:4] = 1100 </p></td><td colspan="1">480 </td><td colspan="1">660 </td><td colspan="1">920 </td><td colspan="1">mA </td></tr>
<tr><td colspan="1"><p>VBATT = 5V,  </p><p>REG03H, bits[7:4] = 1111 </p></td><td colspan="1">600 </td><td colspan="1">840 </td><td colspan="1">1230 </td><td colspan="1">mA </td></tr>
<tr><td colspan="1" rowspan="3">Termination current </td><td colspan="1" rowspan="3"><p>I</p><p>TERM</p></td><td colspan="1">REG03H, bits[3:0] = 0001 </td><td colspan="1">30 </td><td colspan="1">145 </td><td colspan="1">280 </td><td colspan="1">mA </td></tr>
<tr><td colspan="1">REG03H, bits[3:0] = 0100 </td><td colspan="1">280 </td><td colspan="1">435 </td><td colspan="1">600 </td><td colspan="1">mA </td></tr>
<tr><td colspan="1">REG03H, bits[3:0] = 1111 </td><td colspan="1">1\.3 </td><td colspan="1">1\.5 </td><td colspan="1">1\.75 </td><td colspan="1">A </td></tr>
<tr><td colspan="1">Auto-recharge battery voltage threshold </td><td colspan="1">VRECH</td><td colspan="1">Below the battery full voltage, REG04H, bit[0] = 1 </td><td colspan="1">150 </td><td colspan="1">210 </td><td colspan="1">270 </td><td colspan="1">mV /cell </td></tr>
<tr><td colspan="1">Charge termination deglitch time </td><td colspan="1">tTERM_DGL</td><td colspan="1"></td><td colspan="1"></td><td colspan="1">1\.7 </td><td colspan="1"></td><td colspan="1">sec </td></tr>
<tr><td colspan="1">Battery over-voltage threshold </td><td colspan="1" rowspan="2">VBATT_OVP</td><td colspan="1">VBATT rising, compare to VBATT_REG</td><td colspan="1"></td><td colspan="1">320 </td><td colspan="1"></td><td colspan="1" valign="top">mV </td></tr>
<tr><td colspan="1">Battery over-voltage threshold hysteresis </td><td colspan="1"></td><td colspan="1"></td><td colspan="1">210 </td><td colspan="1"></td><td colspan="1" valign="top">mV </td></tr>
<tr><td colspan="1">Virtual diode entry threshold </td><td colspan="1"></td><td colspan="1"><p>V falling, V - V</p><p>SYS BATT SYS</p></td><td colspan="1"></td><td colspan="1">25 </td><td colspan="1"></td><td colspan="1">mV </td></tr>
<tr><td colspan="1">Virtual diode quit threshold  </td><td colspan="1"></td><td colspan="1"><p>V rising, V - V</p><p>SYS SYS BATT</p></td><td colspan="1"></td><td colspan="1">30 </td><td colspan="1"></td><td colspan="1">mV </td></tr>
<tr><td colspan="1">Ideal diode forward voltage in supplement mode </td><td colspan="1">VFWD </td><td colspan="1">10mA discharge current </td><td colspan="1"></td><td colspan="1">30 </td><td colspan="1"></td><td colspan="1">mV </td></tr>
<tr><td colspan="1">Battery over-current protection in discharge mode </td><td colspan="1">IDSCHG_OC </td><td colspan="1">VIN = 0V, VBATT = 7.6V,  OTG disabled, ISYS rising </td><td colspan="1">9 </td><td colspan="1"></td><td colspan="1"></td><td colspan="1">A </td></tr>
<tr><td colspan="7"><b>Input Voltage and Input Current Regulation</b> </td></tr>
<tr><td colspan="1" rowspan="3">Input current limit </td><td colspan="1" rowspan="3"><p>I</p><p>IN_LIM1</p></td><td colspan="1">REG00H, bits[6:0] = 0001010 </td><td colspan="1">410 </td><td colspan="1">470 </td><td colspan="1">530 </td><td colspan="1">mA </td></tr>
<tr><td colspan="1">REG00H, bits[6:0] = 0011110 </td><td colspan="1">1\.4 </td><td colspan="1">1\.49 </td><td colspan="1">1\.57 </td><td colspan="1">A </td></tr>
<tr><td colspan="1">REG00H, bits[6:0] = 0111100 </td><td colspan="1">2\.85 </td><td colspan="1">3 </td><td colspan="1">3\.15 </td><td colspan="1">A </td></tr>
<tr><td colspan="1" rowspan="3">Input voltage clamp limit threshold </td><td colspan="1" rowspan="3">VIN_MIN</td><td colspan="1">REG01H, bits[7:0] = 00101101 </td><td colspan="1">4\.28 </td><td colspan="1">4\.5 </td><td colspan="1">4\.72 </td><td colspan="1" rowspan="3">V </td></tr>
<tr><td colspan="1">REG01H, bits[7:0] = 01010101 </td><td colspan="1">8\.25 </td><td colspan="1">8\.5 </td><td colspan="1">8\.73 </td></tr>
<tr><td colspan="1">REG01H, bits[7:0] = 10010001 </td><td colspan="1">14\.1 </td><td colspan="1">14\.5 </td><td colspan="1">14\.9 </td></tr>
<tr><td colspan="7"><b>Battery Temperature Protection (NTC JEITA)</b> </td></tr>
<tr><td colspan="1">NTC low-temp rising voltage threshold </td><td colspan="1">VCOLD</td><td colspan="1">NTC pin voltage rising as a percentage of VNTC</td><td colspan="1">69 </td><td colspan="1">71\.1 </td><td colspan="1">73\.5 </td><td colspan="1">% </td></tr>
</table>

MP2762A Rev. 1.1  MonolithicPower.com ****11**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**ELECTRICAL CHARACTERISTICS *(continued)*** (5)

**VIN = 5.0V, VBATT = 7.4V, RS1 = 10mΩ, TA = 25°C, unless otherwise noted. ![ref2]**



<table><tr><th colspan="1"><b>Parameter</b> </th><th colspan="1"><b>Symbol</b> </th><th colspan="1"><b>Condition</b> </th><th colspan="1"><b>Min</b> </th><th colspan="1"><b>Typ</b> </th><th colspan="1"><b>Max</b> </th><th colspan="1"><b>Units</b> </th></tr>
<tr><td colspan="1" valign="top">NTC low-temp threshold hysteresis </td><td colspan="1"></td><td colspan="1" valign="top">NTC pin voltage falling </td><td colspan="1"></td><td colspan="1" valign="top">0\.9 </td><td colspan="1"></td><td colspan="1" valign="top">% </td></tr>
<tr><td colspan="1">NTC cool-temp rising voltage threshold </td><td colspan="1">VCOOL</td><td colspan="1">NTC pin voltage rising as percentage of VNTC, REG0AH, bits[1:0] = 01 </td><td colspan="1">66\.5 </td><td colspan="1">68\.9 </td><td colspan="1">71\.5 </td><td colspan="1">% </td></tr>
<tr><td colspan="1">NTC cool-temp threshold hysteresis </td><td colspan="1"></td><td colspan="1">NTC pin voltage falling </td><td colspan="1"></td><td colspan="1">1\.3 </td><td colspan="1"></td><td colspan="1">% </td></tr>
<tr><td colspan="1">NTC warm-temp falling voltage threshold </td><td colspan="1">VWARM</td><td colspan="1">NTC pin voltage falling as percentage of VNTC, REG0AH, bits[3:2] = 01 </td><td colspan="1">54 </td><td colspan="1">56\.1 </td><td colspan="1">58\.5 </td><td colspan="1">% </td></tr>
<tr><td colspan="1">NTC warm-temp threshold hysteresis </td><td colspan="1"></td><td colspan="1">NTC pin voltage rising </td><td colspan="1"></td><td colspan="1">1\.2 </td><td colspan="1"></td><td colspan="1">% </td></tr>
<tr><td colspan="1">NTC hot-temp falling voltage threshold </td><td colspan="1">VHOT</td><td colspan="1">NTC pin voltage falling as percentage of VNTC</td><td colspan="1">46 </td><td colspan="1">48\.3 </td><td colspan="1">50\.5 </td><td colspan="1">% </td></tr>
<tr><td colspan="1">NTC hot-temp threshold hysteresis </td><td colspan="1"></td><td colspan="1">NTC pin voltage rising </td><td colspan="1"></td><td colspan="1">1\.4 </td><td colspan="1"></td><td colspan="1">% </td></tr>
<tr><td colspan="7"><b>Thermal Regulation and Protection</b> </td></tr>
<tr><td colspan="1">Thermal shutdown rising threshold (5)</td><td colspan="1" rowspan="2">TJ_SHDN</td><td colspan="1">TJ rising </td><td colspan="1"></td><td colspan="1">150 </td><td colspan="1"></td><td colspan="1">°C </td></tr>
<tr><td colspan="1" valign="top"><p>Thermal shutdown hysteresis </p><p>(5)</p></td><td colspan="1">TJ falling </td><td colspan="1"></td><td colspan="1">20 </td><td colspan="1"></td><td colspan="1">°C </td></tr>
<tr><td colspan="1">Thermal regulation point (5)</td><td colspan="1"><p>T</p><p>J_REG</p></td><td colspan="1">Pre-charge stage,  REG05H, bits[1:0] = 11 </td><td colspan="1"></td><td colspan="1">120 </td><td colspan="1"></td><td colspan="1">°C </td></tr>
<tr><td colspan="7"><b>Battery-Only Mode</b> </td></tr>
<tr><td colspan="1" rowspan="3">Battery leakage current </td><td colspan="1" rowspan="3"><p>I</p><p>BATT_Q</p></td><td colspan="1">VIN < VIN_UVLO, VBATT = 8.4V, BATTFET on, REG0BH bits[1:0] = 00 to disable PROCHOT and PSYS/ADC functionality  </td><td colspan="1"></td><td colspan="1">40 </td><td colspan="1">60 </td><td colspan="1" rowspan="3">μA </td></tr>
<tr><td colspan="1">VIN < VIN_UVLO, VBATT = 8.4V, BATTFET on, REG0BH bits[1:0] = 01 to disable PSYS /ADC but enable PROCHOT functionality </td><td colspan="1"></td><td colspan="1"></td><td colspan="1">490 </td></tr>
<tr><td colspan="1"><p>VIN < VIN_UVLO, VBATT = 8.4V, BATTFET on, REG0BH, bits[1:0] </p><p>= 11 to enable both PSYS/ADC and PROCHOT functionality </p></td><td colspan="1"></td><td colspan="1"></td><td colspan="1">2750 </td></tr>
<tr><td colspan="1">Battery operation UVLO </td><td colspan="1"><p>V</p><p>BATT_UVLO</p></td><td colspan="1"><p>V falling </p><p>BATT</p></td><td colspan="1"></td><td colspan="1">5\.2 </td><td colspan="1"></td><td colspan="1">V </td></tr>
<tr><td colspan="1">Battery operation UVLO hysteresis </td><td colspan="1"></td><td colspan="1">VBATT rising </td><td colspan="1"></td><td colspan="1">560 </td><td colspan="1"></td><td colspan="1">mV </td></tr>
<tr><td colspan="7"><b>OTG Operation</b> </td></tr>
<tr><td colspan="1">OTG short-circuit entry threshold </td><td colspan="1"></td><td colspan="1">VIN falling, compare to VSYS</td><td colspan="1">40 </td><td colspan="1">177 </td><td colspan="1">340 </td><td colspan="1">mV </td></tr>
<tr><td colspan="1">OTG short-circuit exit threshold </td><td colspan="1"></td><td colspan="1">VIN rising, compare to VSYS</td><td colspan="1">160 </td><td colspan="1">335 </td><td colspan="1">520 </td><td colspan="1">mV </td></tr>
</table>

**VIN = 5.0V, VBATT = 7.4V, RS1 = 10mΩ, TA = 25°C, unless otherwise noted. ![ref2]**



<table><tr><th colspan="1"><b>Parameter</b> </th><th colspan="1"><b>Symbol</b> </th><th colspan="1"><b>Condition</b> </th><th colspan="1"><b>Min</b> </th><th colspan="1"><b>Typ</b> </th><th colspan="1"><b>Max</b> </th><th colspan="1"><b>Units</b> </th></tr>
<tr><td colspan="1">OTG over-voltage protection threshold </td><td colspan="1">VOTG_OVP</td><td colspan="1">VBATT = 7.4V, VIN_OTG rising, as a percentage of OTG voltage setting, REG0DH, bits[5:4] = 00 </td><td colspan="1"></td><td colspan="1">125 </td><td colspan="1"></td><td colspan="1">% </td></tr>
<tr><td colspan="1">OTG over-voltage protection threshold hysteresis </td><td colspan="1"></td><td colspan="1">VIN_OTG falling, as a percentage of OTG voltage setting </td><td colspan="1"></td><td colspan="1">7\.5 </td><td colspan="1"></td><td colspan="1">% </td></tr>
<tr><td colspan="1">OTG output voltage </td><td colspan="1"><p>V</p><p>IN_OTG</p></td><td colspan="1"><p>IOTG = 0A,  </p><p>REG06H, bits [6:0] = 0000111 </p></td><td colspan="1"></td><td colspan="1">5\.1 </td><td colspan="1"></td><td colspan="1">V </td></tr>
<tr><td colspan="1">OTG output voltage accuracy </td><td colspan="1"></td><td colspan="1">As a percentage of VIN_OTG,  IOTG = 0A </td><td colspan="1">-2 </td><td colspan="1"></td><td colspan="1">+2 </td><td colspan="1">% </td></tr>
<tr><td colspan="1">OTG under-voltage protection threshold </td><td colspan="1">VOTG_UV</td><td colspan="1">VBATT = 7.4V, VIN_OTG falling, as a percentage of OTG voltage setting, REG0DH, bits[3:2] = 00 </td><td colspan="1"></td><td colspan="1">75 </td><td colspan="1"></td><td colspan="1">% </td></tr>
<tr><td colspan="1">OTG under-voltage protection threshold hysteresis </td><td colspan="1"></td><td colspan="1">VIN_OTG rising, as a percentage of OTG voltage setting </td><td colspan="1"></td><td colspan="1">7\.5 </td><td colspan="1"></td><td colspan="1">% </td></tr>
<tr><td colspan="1" rowspan="2">OTG output current limit </td><td colspan="1" rowspan="2"><p>I</p><p>OLIM </p></td><td colspan="1">REG07H, bits[3:0] = 0110,  VBATT = 7.4V </td><td colspan="1">1\.075 </td><td colspan="1">1\.43 </td><td colspan="1">1\.735 </td><td colspan="1">A </td></tr>
<tr><td colspan="1">REG07H, bits[3:0] = 1100,  VBATT = 7.4V </td><td colspan="1">2\.59 </td><td colspan="1">2\.93 </td><td colspan="1">3\.27 </td><td colspan="1">A </td></tr>
<tr><td colspan="8"><b>IMVP Requirement</b> </td></tr>
<tr><td colspan="8"><b>Monitoring Function</b> </td></tr>
<tr><td colspan="1">Input current indication gain </td><td colspan="1"><p>V</p><p>IAM</p></td><td colspan="1">RS1 = 10mΩ </td><td colspan="1"></td><td colspan="1">250 </td><td colspan="1"></td><td colspan="1">mV/A </td></tr>
<tr><td colspan="1">Input current indication offset </td><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td><td colspan="1">100 </td><td colspan="1"></td><td colspan="1">mV </td></tr>
<tr><td colspan="1" rowspan="2">Battery current indication gain </td><td colspan="1">VIBM</td><td colspan="1">Charging </td><td colspan="1"></td><td colspan="1">125 </td><td colspan="1"></td><td colspan="1">mV/A </td></tr>
<tr><td colspan="1"></td><td colspan="1">Discharging </td><td colspan="1"></td><td colspan="1">62\.5 </td><td colspan="1"></td><td colspan="1">mV/A </td></tr>
<tr><td colspan="1" rowspan="2">Battery current indication offset </td><td colspan="1"></td><td colspan="1">Charging </td><td colspan="1"></td><td colspan="1">50 </td><td colspan="1"></td><td colspan="1">mV </td></tr>
<tr><td colspan="1"></td><td colspan="1">Discharging, IBATT = 200mA </td><td colspan="1"></td><td colspan="1">6\.5 </td><td colspan="1"></td><td colspan="1">mV </td></tr>
<tr><td colspan="8"><b>System Power Monitor</b> </td></tr>
<tr><td colspan="1">System power indicator full scale </td><td colspan="1"></td><td colspan="1">256 steps </td><td colspan="1"></td><td colspan="1">100 </td><td colspan="1"></td><td colspan="1">µA </td></tr>
<tr><td colspan="8"><b>Processor HOT Interruption</b> </td></tr>
<tr><td colspan="1">System UV PROCHOT </td><td colspan="1"></td><td colspan="1">REG0DH, bits[1:0] = 01,  VSYS falling </td><td colspan="1"></td><td colspan="1">5\.84 </td><td colspan="1"></td><td colspan="1">V </td></tr>
<tr><td colspan="1">System UV PROCHOT hysteresis </td><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td><td colspan="1">160 </td><td colspan="1"></td><td colspan="1">mV </td></tr>
<tr><td colspan="1">Battery discharge OC PROCHOT </td><td colspan="1"></td><td colspan="1">REG0CH, bits[7:5] = 110, IBATT increasing </td><td colspan="1"></td><td colspan="1">12 </td><td colspan="1"></td><td colspan="1">A </td></tr>
<tr><td colspan="1">Discharge OC PROCHOT deglitch time </td><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td><td colspan="1">25 </td><td colspan="1"></td><td colspan="1">µs </td></tr>
<tr><td colspan="1">Input current OC PROCHOT </td><td colspan="1"></td><td colspan="1">REG12H, bits[6:3] = 1010, IIN increasing </td><td colspan="1"></td><td colspan="1">8\.2 </td><td colspan="1"></td><td colspan="1">A </td></tr>
</table>

**VIN = 5.0V, VBATT = 7.4V, RS1 = 10mΩ, TA = 25°C, unless otherwise noted.** 



|**Parameter** |**Symbol** |**Condition** |**Min** |**Typ** |**Max** |**Units** |
| - | - | - | - | - | - | - |
|**General Comparator**  |||||||
|General comparator reference  ||REG0CH, bit[0] = 0 ||1\.22 ||V |
|General comparator hysteresis |||40 |110 |180 |mV |
|General comparator output open-drain MOSFET resistance  ||||200 ||Ω |
|**Battery Missing Detection** |||||||
|Battery absent threshold ||||1\.6 ||V |
|Battery absent hysteresis ||||10 ||mV |
|**ADC Performance** |||||||
|Sample rate ||||50 ||kHz |
|ADC resolution ||||10 ||bits |
|ADC reference ||||1\.6 ||V |
|**Logic I/O Pin Characteristics** |||||||
|Logic low voltage threshold |VL ||||0\.4 |V |
|Logic high voltage threshold |VH ||1\.3 |||V |
|**I2C Interface (SDA, SCL)** |||||||
|Input high threshold level ||<p>V = 1.8V, SDA and SCL </p><p>PULL\_UP</p>|1\.3 |||V |
|Input low threshold level ||<p>V = 1.8V, SDA and SCL </p><p>PULL\_UP</p>|||0\.4 |V |
|Output low threshold level ||<p>I = 5mA </p><p>SINK</p>|||0\.4 |V |
|I2C clock frequency |<p>f</p><p>SCL</p>||||400 |kHz |
|**Timer Specifications** |||||||
|Digital clock |<p>f</p><p>DIG</p>|VCC LDO enabled |4\.5 |5 |5\.5 |MHz |
|Watchdog timer |<p>t</p><p>WDT</p>|REG09H, bits[5:4] = 11 ||160 ||sec |
|Short circuit recovery time ||||25\.6 ||ms |
|Trickle charge and pre- charge timer ||||1 ||hrs |
|Total charger timer |<p>t</p><p>TMR</p>|REG09H, bits[2:1] = 11 ||20 ||hrs |

**Note:** 

5) Guaranteed by design. ![ref2]

MP2762A Rev. 1.1  MonolithicPower.com ****14**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**TYPICAL CHARACTERISTICS** 

MP2762A Rev. 1.1  MonolithicPower.com ****15**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**Charge Efficiency**

VIN = 5V/15V, VBATT = 8V, fSW = 600kHz, L1 = L2 = 1.5μH (DCR = 8.6mΩ), ISYS = 0A

100% 95% 90% 85% 80% 75% 70%

<table><tr><th colspan="1"></th><th colspan="1"></th><th colspan="1"></th><th colspan="1"></th></tr>
<tr><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td></tr>
<tr><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td></tr>
<tr><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td></tr>
<tr><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td></tr>
<tr><td colspan="1" rowspan="2"></td><td colspan="1" rowspan="2"></td><td colspan="1"></td><td colspan="1" rowspan="2" valign="top">VIN=5V</td></tr>
<tr><td colspan="1"></td></tr>
<tr><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td><td colspan="1" valign="top">VIN=15V</td></tr>
</table>

65%

**OTG Efficiency**

VIN\_OTG = 5V, VBATT = 8V, fSW = 600kHz, L1 = L2 = 1.5μH (DCR = 8.6mΩ)

100% 95% 90% 85% 80% 75% 70% 65%

||||
| :- | :- | :- |
||||
||||
||||
||||
||VI|N\_OTG=5V|



MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

0 1000 2000 3000 4000 0 1000 2000 3000

**CHARGE  CURRENT  (mA) OTG OUTPUT CURRENT  (mA)**

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**IAM vs. Input Current in Charge Mode**

VIN = 15V, VBATT = 8V

1\.2 1.0 0.8 0.6 0.4 0.2 0.0

<table><tr><th colspan="1"></th><th colspan="1"></th><th colspan="1"></th><th colspan="1"></th><th colspan="1"></th></tr>
<tr><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td></tr>
<tr><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td></tr>
<tr><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td><td colspan="1"></td></tr>
<tr><td colspan="1" rowspan="2"></td><td colspan="1" rowspan="2"></td><td colspan="1" rowspan="2"></td><td colspan="1"></td><td colspan="1" rowspan="2" valign="top">IAM</td></tr>
<tr><td colspan="1"></td></tr>
</table>
**IBM vs. Battery Charge Current** VIN = 15V, VBATT = 8V

0\.6 0.5 0.4 0.3 0.2 0.1 0.0

||||||
| :- | :- | :- | :- | :- |
||||||
||||||
||||||
||||||
||||IBM\_|Charge|



MP2762A Rev. 1.1  MonolithicPower.com ****16**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

0 1000 2000 3000 4000 5000 **INPUT CURRENT  (mA)**

0 1000 2000 3000 4000 5000 **BATTERY  CHARGE  CURRENT  (mA)**

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**IBM vs. Battery Discharge Current**

VIN = 15V, VBATT = 8V

0\.4 0.3 0.2 0.1 0.0

||||||
| :- | :- | :- | :- | :- |
||||||
||||||
||||IBM\_Di|scharge|

**PSYS vs. System Power** VIN = 20V, VBATT = 7.4V, ICHG = 2A, 

RPSYS = 14.7kΩ

1\.2 1.0 0.8 0.6 0.4 0.2 0.0

||||||
| :- | :- | :- | :- | :- |
||||||
||||||
||||||
||||PSY|S|



MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

0 1000 2000 3000 4000 5000 **BATTERY  DISCHARGE  CURRENT  (mA)![ref2]**

0 20 40 60 80 100 **SYSTEM POWER (W)**

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**TYPICAL CHARACTERISTICS *(continued)*** 

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**Battery Regulation Voltage vs. Temperature**

VBATT\_REG = 8.4V

8\.55 8.50 8.45 8.40 8.35 8.30 8.25

||||||
| :- | :- | :- | :- | :- |
||||||
||||||
||||||
||||||
||||||
**Input Current Limit vs. Temperature**

IIN\_LIM = 1500mA

1800 1700 1600 1500 1400 1300 1200

||||||
| :- | :- | :- | :- | :- |
||||||
||||||
||||||
||||||
||||||


MP2762A Rev. 1.1  MonolithicPower.com ****17**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

-60 -20 20 60 100 140 -60 -20 20 60 100 140 **TEMPERATURE  (oC) TEMPERATURE  (oC)**

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**Pre-Charge Current vs. Temperature**

IPRE = 180mA

350 300 250 200 150 100 50

||||||
| :- | :- | :- | :- | :- |
||||||
||||||
||||||
||||||
||||||
**Fast Charge Current vs. Temperature**

ICC = 2000mA

2300 2200 2100 2000 1900 1800 1700

||||||
| :- | :- | :- | :- | :- |
||||||
||||||
||||||
||||||
||||||


MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

-60 -20 20 60 100 140 -60 -20 20 60 100 140 **TEMPERATURE  (oC) TEMPERATURE  (oC)**

MP2762A Rev. 1.1  MonolithicPower.com ****18**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**OTG Output Voltage vs. Temperature**

VIN\_OTG = 5.1V

5\.4 5.3 5.2 5.1 5.0 4.9 4.8

||||||
| :- | :- | :- | :- | :- |
||||||
||||||
||||||
||||||
||||||
**OTG Output Current Limit vs. Temperature**

IOLIM = 1500mA

1800 1700 1600 1500 1400 1300 1200

||||||
| :- | :- | :- | :- | :- |
||||||
||||||
||||||
||||||
||||||


MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

-60 -20 20 60 100 140 -60 -20 20 60 100 140 **TEMPERATURE  (oC) TEMPERATURE  (oC)![ref2]**

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*** 

**TYPICAL PERFORMANCE CHARACTERISTICS**

**VIN  =  5V,  VBATT  =  0V  to  8.4V,  ICC  =  2A,  IIN\_LIM1  =  IIN\_LIM2  =  3A,  VIN\_MIN  =  4.5V,  fSW  =  600kHz,                   L1 = L2 = 1.5μH, TA = 25°C, unless otherwise noted.*** 

**Battery Charge Curve  Auto-Recharge** 

VIN = 5V, VBATT\_PRE = 6.8V, VBATT\_REG = 8.4V**  VIN = 5V, VBATT\_PRE = 6.8V, VBATT\_REG = 8.4V** 

**CH4: IBATT ![ref2]**

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*** 

**CH1: VSYS ![ref3]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.013.png)**

**CH3: SW3  CH2: VBATT** 

**CH4: IBATT** 

**TC Charge Steady State** 

VIN = 5V, VBATT = 1V** 

**CH1: SW3  ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.014.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.015.png)CH3: VSYS** 

**CH2: IL1** 

**CH4: IBATT** 

**CC Charge Steady State** 

VIN = 5V, VBATT = 7.4V

**CH1: SW3  ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.016.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.017.png)CH3: VSYS** 

**CH2: IL1** 

**CH1: VSYS** 

**CH3: SW3  ![ref4]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.019.png)CH2: VBATT** 

**CH4: IBATT** 

**Pre-Charge Steady State** 

VIN = 5V, VBATT = 5.8V** 

**CH1: SW3  ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.020.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.021.png)CH3: VSYS** 

**CH2: IL1** 

**CH4: IBATT** 

**CV Charge Steady State** 

VIN = 5V, VBATT = 8.4V

**CH3: VSYS ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.022.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.023.png)**

**CH1: SW3**  

**CH2: IL1 CH4: IBATT** 

**CH4: IBATT ![ref2]**

MP2762A Rev. 1.1  MonolithicPower.com ****20**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*** 

**VIN  =  5V,  VBATT  =  0V  to  8.4V,  ICC  =  2A,  IIN\_LIM1  =  IIN\_LIM2  =  3A,  VIN\_MIN  =  4.5V,  fSW  =  600kHz,                    L1 = L2 = 1.5μH, TA = 25°C, unless otherwise noted.*** 

**Battery Charge Curve  Auto-Recharge** 

VIN = 15V, VBATT\_PRE = 6.8V, VBATT\_REG = 8.4V VIN = 15V, VBATT\_PRE = 6.8V, VBATT\_REG = 8.4V

**CH4: IBATT ![ref2]**

MP2762A Rev. 1.1  MonolithicPower.com ****21**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*** 

**CH1: VSYS ![ref3]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.024.png)**

**CH3: SW1  CH2: VBATT** 

**CH4: IBATT** 

**TC Charge Steady State** 

VIN = 15V, VBATT = 1V

**CH1: SW1  ![ref5]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.026.png)CH3: VSYS CH2: SW2**  

**CH4: IBATT** 

**CC Charge Steady State** 

VIN = 15V, VBATT = 7.4V

**CH1: SW1  ![ref6]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.028.png)**

**CH3: VSYS CH2: SW2**  

**CH1: VSYS** 

**CH3: SW1  ![ref4]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.029.png)CH2: VBATT** 

**CH4: IBATT** 

**Pre-Charge Steady State** 

VIN = 15V, VBATT = 5.8V

**CH1: SW1  ![ref7]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.031.png)CH3: VSYS CH2: SW2**  

**CH4: IBATT** 

**CV Charge Steady State** 

VIN = 15V, VBATT = 8.4V

**CH1: SW1  ![ref8]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.033.png)**

**CH3: VSYS CH2: SW2**  

**CH4: IBATT** 

**CH4: IBATT ![ref2]**

MP2762A Rev. 1.1  MonolithicPower.com ****22**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*** 

**VIN  =  5V,  VBATT  =  0V  to  8.4V,  ICC  =  2A,  IIN\_LIM1  =  IIN\_LIM2  =  3A,  VIN\_MIN  =  4.5V,  fSW  =  600kHz,                     L1 = L2 = 1.5μH, TA = 25°C, unless otherwise noted.*** 

**CC Charge Steady State  CV Charge Steady State**

VIN = 9V, VBATT = 8V, IIN\_LIM1 = IIN\_LIM2 = 5A,   VIN = 9V, VBATT = 8.4V, IIN\_LIM1= IIN\_LIM2 = 5A, ISYS = 2A ISYS = 2A

MP2762A Rev. 1.1  MonolithicPower.com ****23**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*** 

**CH1: SW1  ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.034.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.035.png)CH3: VSYS CH2: SW2**  

**CH4: IBATT** 

**Boost-to-Buck Transition** 

VIN = 5V to 15V, VBATT = 7.4V

**CH1: VIN ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.036.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.037.png)CH2: SW1  CH3: SW3**  

**CH4: IL1** 

**NTC** 

VIN = 5V, VBATT = 7.4V, temperature falling

**CH1: VNTC ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.038.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.039.png)CH2: IL1 CH3: VSYS** 

**CH4: IBATT ![ref2]**

**CH1: SW1  CH3: VSYS CH2: SW2**  

**CH4: IBATT ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.040.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.041.png)**

**Buck-to-Boost Transition** 

VIN = 15V to 5V, VBATT = 7.4V

**CH1: VIN ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.042.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.043.png)CH2: SW1  CH3: SW3**  

**CH4: IL1** 

**NTC** 

VIN = 5V, VBATT = 7.4V, temperature rising

**CH1: VNTC ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.044.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.045.png)CH2: IL1 CH3: VSYS** 

**CH4: IBATT** 

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*** 

**VIN  =  5V,  VBATT  =  0V  to  8.4V,  ICC  =  2A,  IIN\_LIM1  =  IIN\_LIM2  =  3A,  VIN\_MIN  =  4.5V,  fSW  =  600kHz,                     L1 = L2 = 1.5μH, TA = 25°C, unless otherwise noted.*** 

**VIN Start-Up  VIN Shutdown** 

VIN = 5V, VBATT = 7.4V VIN = 5V, VBATT = 7.4V

**CH4: IBATT ![ref2]**

MP2762A Rev. 1.1  MonolithicPower.com ****24**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*** 

**CH1: VIN ![ref3]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.046.png)**

**CH2: IL1 CH3: VSYS CH4: IBATT** 

**EN Start-Up** 

VIN = 5V, VBATT = 7.4V

**CH1: SW3  ![ref5]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.047.png)**

**CH2: IL1 CH3: VSYS CH4: IBATT** 

**Input Current Limit** 

VIN = 5V, VBATT = 7.4V, ICHG = 1A** 

**CH1: IIN ![ref6]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.048.png)**

**CH3: VSYS CH2: ISYS** 

**CH1: VIN** 

**CH2: IL1 ![ref4]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.049.png)CH3: VSYS CH4: IBATT** 

**EN Shutdown** 

VIN = 5V, VBATT = 7.4V

**CH1: SW3  ![ref7]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.050.png)**

**CH2: IL1 CH3: VSYS CH4: IBATT** 

**Input Voltage Limit** 

VIN = 5V (2A), VBATT = 7.4V, ICHG = 1A** 

**CH1: VIN ![ref8]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.051.png)CH3: VSYS** 

**CH2: ISYS CH4: IBATT** 

**CH4: IBATT ![ref2]**

MP2762A Rev. 1.1  MonolithicPower.com ****25**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*** 

**VIN\_OTG = 5V, VBATT = 0V to 8.4V, IOLIM = 3A, fSW = 600kHz, L1 = L2 = 1.5μH, TA = 25°C, unless otherwise noted.***  

**OTG Steady State  OTG Steady State** 

VBATT = 7.4V, IOTG = 0A VBATT = 7.4V, IOTG = 3A

**CH4: IOTG ![ref2]**

MP2762A Rev. 1.1  MonolithicPower.com ****26**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*** 

**CH3: SW3  ![ref3]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.052.png)CH2: VBATT** 

**CH1: VIN CH4: IL1** 

**OTG EN Start-Up** 

VBATT = 7.4V, IOTG = 1A

**CH3: SW3  ![ref5]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.053.png)CH2: VBATT** 

**CH1: VIN CH4: IL1** 

**OTG Output Current Limit** 

VBATT = 7.4V, IOLIM = 1A

**CH3: SW3  ![ref6]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.054.png)CH2: VBATT** 

**CH1: VIN** 

**CH3: SW3  CH2: VBATT** 

**CH1: VIN ![ref4]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.055.png)CH4: IL1** 

**OTG EN Shutdown** 

VBATT = 7.4V, IOTG = 1A

**CH3: SW3  ![ref7]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.056.png)CH2: VBATT** 

**CH1: VIN CH4: IL1** 

**OTG SCP** 

VBATT = 7.4V, IOTG = 1A

**CH3: SW3  ![ref8]![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.057.png)**

**CH2: VBATT CH1: VIN** 

**CH4: IL1** 

**CH4: IOTG ![ref2]**

MP2762A Rev. 1.1  MonolithicPower.com ****27**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**FUNCTIONAL BLOCK DIAGRAM** 

` `**![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.058.png)**

**System Load**

**Battery Pack**

**VCC** B+

P+
**\




2-in-1  CHG FET DSG
**\

**\
`  `P-~~ GND

**SCL**
**\


**SDA**

**ACOK**

Host **INT**   

**PROCHOT**

**OTG** 

**Figure 2: Functional Block Diagram ![ref2]**

**OPERATION** 

MP2762A Rev. 1.1  MonolithicPower.com ****29**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

The  MP2762A  is  a  highly  integrated  buck  or boost  charger  IC  with  narrow  voltage  DC (NVDC) power path management and USB On- the-Go (OTG) for battery packs with two cells in series.  All  power  MOSFETs  are  integrated  to provide a compact system solution size which is easy to use. 

The  IC  can  accept  a  wide  range  of  input voltages (up to 21V) for charging, and it has two operating modes during the charging process: boost charging mode when the input voltage is below  5.75V,  and  buck  charging  mode  when the  input  voltage  exceeds  8.5V.  In  buck charging mode, there are two interleaving buck phases  (Q1/Q2  and  Q3/Q4)  to  allow  for  an inductor  with  a  smaller  profile  while  reducing the output current ripple (see Figure 3). 

**System Load ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.059.png)**Q1 Q3 Q5

Q2 Q4 Q6 Q7

**Figure 3: Power MOSFETs’ State in Buck Charging Mode** 

In boost charge mode, two buck phases are in parallel (Q1/Q3) since the high-side MOSFET (HS-FET)  is  always  on  in  each  phase  (see Figure 4). 

**System Load ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.060.png)**Q1 Q3 Q5

Q2 Q4 Q6 Q7

**Figure 4: Power MOSFETs’ State in Boost Charging Mode** 

The  MP2762A  can  also  provide  a  constant voltage (5V) at the input in USB OTG mode, and  it  utilizes  a  single-phase  buck  converter (Q5/Q6) to provide 5V/3A from the battery pack. ![ref2]

When the input is present, the device operates in charging mode. It automatically measures the battery  voltage  and  charges  the  battery  with four  phases:  constant  current  trickle  charge, constant  current  pre-charge,  constant  current fast charge, and constant voltage charge. Other features  include  automatic  charge  termination and auto-recharge. This device also manages the input power, and meets the system’s power demands with the integrated input current limit and minimum input voltage regulation function. 

When  the  input  is  absent,  the  system  is powered  by  the  battery  via  the  integrated battery  FET  (BATTFET).  When  the  input  is present  but  the  input  power  is  limited,  the battery supplements the system along with the input.  

The NVDC power path management regulates the system voltage within a narrow DC range to provide an optimized system bus voltage for the rails at the system bus. This allows the system to operate even when the battery is completely depleted  or  removed.  When  the  input  source current or voltage limit is reached, the power path  management  automatically  reduces  the charge  current  to  meet  the  priority  of  the system’s  power  requirements.  If  the  system current  increases  when  the  charge  current  is reduced to zero, supplement mode allows the battery to power the system along with the input power supply. 

**Operation Modes** 

The  MP2762A  offers  bidirectional  operation modes: charging mode and On-the-Go (OTG) mode. 

When the input is present, the device operates in  charging  mode.  The  DC/DC  stage  in  the MP2762A  operates  as  a  buck  or  boost depending  on  the  input  voltage.  Figure  5  on page 22 shows the DC/DC operation modes for different input voltages. When VIN drops below 5.75V,  the  MP2762A  operates  as  a  boost charger with Q1 and Q3 always on. When VIN exceeds  8.5V,  the  MP2762A  operates  as  a buck charger for as long as VIN exceeds VSYS + 128mV, and Q5 remains on. 

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

VIN![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.061.png)

<table><tr><th colspan="2" valign="top">Buck VIN rising![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.062.png)</th><th colspan="3" rowspan="1" valign="top">Buck</th></tr>
<tr><td colspan="1"></td><td colspan="1"></td></tr>
<tr><td colspan="1" valign="top">No switching</td><td colspan="1"></td><td colspan="1" rowspan="2"></td><td colspan="2" rowspan="2" valign="top">No switching</td></tr>
<tr><td colspan="1"></td><td colspan="1"></td></tr>
<tr><td colspan="1" valign="top">Boost</td><td colspan="1"></td><td colspan="1"></td><td colspan="1" valign="top">Boost</td></tr>
</table>

8\.5V 8V

6\.5V 5.75V

**Figure 5: Operation Mode in Charging** 

In charge mode, the MP2762A measures VIN to automatically  monitor  the  transition  between buck and boost operation. When VIN rises from 5V to 20V, the MP2762A charges the battery first in boost mode, then stops switching unless VIN goes high enough for the device to operate in buck mode. 

When the input is absent, the MP2762A powers the  system  from  the  battery  through  the integrated BATTFET (Q7). The MP2762A also provides  a  constant  5V  voltage  at  the  input terminal with I2C control or hardware pin control, which is called USB OTG mode (see Figure 6).  

**System Load ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.063.png)**Q1 Q3 Q5

Q2 Q4 Q6 Q7

**Figure 6: Power FETs State in OTG Mode** 

If the IC is not working in charging mode or on- the-go (OTG) mode, it enters battery-only mode. Several blocks can be disabled to optimize the battery  quiescent  current.  The  BATTFET  can be  turned  off  to  further  minimize  the  battery quiescent current. 

**VCC LDO Output** 

The VCC LDO supplies the internal bias circuits, as well as the HS-FET and LS-FET gate driver of the DC/DC converter. The pull-up rail of the ![ref2]

open-drain  outputs  can  also  be  connected  to VCC as well. VCC has a 3.6V output and 50mA current capability. 

VCC  is  supplied  from  either  VIN  or  VSYS, depending  on  which  has  the  higher  value. When  VIN  or  VSYS  exceeds  their  respective UVLO  threshold,  then  the  sleep  comparator, battery  depletion  comparator,  and  BATTFET driver are active. The I2C interface is ready for communication, and all the registers are reset to the default value. The host can access all the registers. 

In  charging  mode,  the  internal  VCC  LDO  is enabled when the following conditions are valid: 

- VIN > UVLO threshold 
- Thermal shutdown is not occurring 

Particularly  when  VIN  exceeds  VIN\_UVLO  in  5V boost  charge  mode,  the  VCC  is  powered  by VSYS after charge termination. 

When  the  input  is  absent,  the  VCC  LDO  is powered by the battery. 

**Input  Under-Voltage  Lockout  (UVLO)  and Input Power-On Reset (POR)** 

The  MP2762A  has  an  input  power-on  reset (POR)  voltage  threshold.  If  VIN  drops  below VIN\_POR  and  the  battery  is  present,  only  the BATTFET block (charge pump, battery under- voltage  lockout  (UVLO),  battery  over-current protection (OCP)) and I2C continue to operate. 

The  MP2762A  also  has  an  input  UVLO threshold. If VIN\_POR < VIN < VIN\_UVLO, the internal control block reference, DAC, and ADC start to operate. However, the power stage is not ready until VIN > VIN\_UVLO. Then the device can operate in buck or boost charging mode.  

**Input Power Status Reporting** 

The IC qualifies the voltage of the input source before start-up. The input source must meet the following requirements: 

- VIN\_UVLO < VIN < VIN\_OVLO

Once the input power source meets the above conditions, the system status register (REG13H, bit[1]) asserts that the input power is good, and the buck or boost converter is ready to operate. 

**ACOK**--------------- **Indication** 

ACOK-------------- is an open-drain output pin indicating the presence of an adapter. It indicates the charger 

is operating normally by pulling ACOK--------------- to AGND under the following conditions: 

- VIN > VIN\_UVLO

**NVDC Power Path Management** 

The  MP2762A  is  designed  as  a  charger  with narrow  voltage  DC  (NVDC)  power  path management, which guarantees the priority of the system power requirement under input plug- out or heavy load conditions (see Figure 7). 

Input  Buck or  System ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.064.png)Source Boost Requirement

Charge IP Battery Core FET

Battery Pack

**Figure 7: NVDC Power Path Management Structure**

When VBATT > VBATT\_UVLO and VIN < VIN\_UVLO, the MP2762A operates in battery-only mode. In this mode, the battery FET fully turns on to power the system using the battery. 

When  OTG  is  enabled,  the  battery  supplies power to the input side via the buck converter, as well as the system.  

When VIN\_OVLO > VIN > VIN\_UVLO, the input power supplies the system and charges the battery if charging is enabled. Due to the NVDC structure, VSYS always tracks VBATT when the battery FET is  off,  and  VBATT  >  VBATT\_PRE  (see  Figure  8). When  VBATT  >  VBATT\_PRE  and  charging  is disabled,  the  minimum  system  voltage  is regulated above VBATT** via VTRACK. 

VSYS![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.065.png)

VTRACK

VBATT VBATT\_PRE

**Figure 8: Battery Voltage Tracking** ![ref2]

When charging is enabled and no charge fault occurs,  the  battery  FET  fully  turns  on  once VBATT > VBATT\_PRE+ (see Figure 9). 

VSYS![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.066.png)

VTRACK VBATT\_PRE+

140mV

VBATT VBATT\_PRE

**Figure 9: Switching Mode Fast Charging**

**Input Voltage Limit and Input Current Limit Regulation** 

To meet the maximum current limit for the USB specification and avoid overloading the adapter, the IC features both input current limiting and input voltage limiting. 

If  the  preset  input  current  limit  exceeds  the rating of the adapter, the backup input voltage limit loop works to prevent the input source from being overloaded. 

**IC Thermal Regulation** 

The  IC*  continuously  monitors  the  internal junction  temperature  to  maximize  power delivery and avoid overheating the chip. When the  internal  junction  temperature  reaches  the preset limit, the IC starts to reduce the charge current to prevent higher power dissipation.* 

**Battery Supplement Mode**  

When  the  input  current  or  input  voltage  limit loop  operates,  PWM  control  limits  the  power from the input. As a result, the system voltage and charge current decrease. 

If  the  system  power  still  increases  and  rises above  the  input  power,  the  system  voltage keeps falling. The charge current drops to 0A or becomes  negative,  which  means  the  battery must  start  to  discharge  and  supplement  the system. This is called battery supplement mode. In this mode, the system load is powered by the battery and DC/DC converter simultaneously. 

MP2762A Rev. 1.1  MonolithicPower.com ****32**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**Virtual Diode Mode** 

In  battery  supplement  mode,  a  virtual  diode mode is designed into the IC to optimize the control transition between the battery FET and DC/DC  converter.  The  battery  FET  enters virtual  diode  mode  under  the  following conditions: 

- VIN > VIN\_UVLO
- VSYS < VBATT - 25mV 

In  virtual  diode  mode,  the  battery  FET (BATTFET) operates as an ideal diode with a 30mV forward voltage (from the battery side to system  side).  When  the  system  voltage  is 25mV below the battery voltage, the gate drive of  the  battery  FET  is  regulated  to  keep  the battery  FET’s  VDS  at  about  30mV.  As  the discharge  current  increases,  the  battery  FET obtains  a  stronger  gate  drive  and  a  smaller RDS(ON)  until  the  battery  FET  is  fully  on.  The virtual diode exits when VSYS exceeds VBATT by 30mV  due  to  the  system’s  decreasing  load current. 

**USB Suspended Mode** 

The IC has a USB suspended mode control bit to turn off the DC/DC converter and force the battery to power the system load, regardless of the input voltage status. 

**Charge Cycle** 

In charge mode, the IC has six control loops to regulate the input voltage, input current, charge current,  charge  voltage,  system  voltage,  and device junction temperature.  

The  IC  provides  four  main  charging  phases: constant current trickle charge, constant current pre-charge,  constant  current  fast  charge,  and constant  voltage  charge.  These  phases  are described below: 

Phase 1 (constant current trickle charge): When the  input  power  qualifies  as  a  good  power supply,  the  IC  checks  the  battery  voltage  to decide if trickle current charging is required. If the battery voltage is below VBATT\_TC, a trickle charge current is applied to the battery. 

Phase  2  (constant  current  pre-charge):  When the  battery  voltage  exceeds  VBATT\_TC,  the  IC starts to safely pre-charge the deeply depleted battery until the battery voltage reaches the pre- charge to fast charge threshold (VBATT\_PRE+). If ![ref2]

VBATT\_PRE+ is not reached before the pre-charge timer (1hr) expires, the charge cycle stops and a corresponding timeout fault signal is asserted. The pre-charge current can be configured via the I2C (REG03H, bits[7:4]). 

Phase 3 (constant current fast charge): If the battery  voltage  exceeds  VBATT\_PRE+  set  by REG07H,  bits[5:4],  the  IC  enters  constant current  charge  (fast  charge)  phase.  The  fast charge current can be configured up to 6A via REG02H, bits[6:0]. 

Phase 4 (constant voltage charge): When the battery voltage rises to the battery-full voltage (VBATT\_REG)  set  via  REG04H,  bits[6:1],  the charge current decreases due to battery voltage loop regulation. 

The charge cycle is considered complete when the  charge  current  reaches  the  battery-full termination  threshold  (ITERM)  set  via  REG03H, bits[3:0], as long as the termination function is enabled.  If  ITERM  is  not  reached  before  the safety  charge  timer  expires  (see  the  Safety Timer  section  on  page  25),  the  charge  cycle stops and the corresponding timeout fault signal is asserted. 

Note  that  during  the  charging  process,  the actual charge current may be below the register setting  due  to  the  input  current  loop,  input voltage loop, or thermal regulation. The thermal regulation  loop  reduces  the  charge  current when  the  junction  temperature  exceeds  the preset limit. The limit can be configured to be between  60°C  and  120°C.  The  junction temperature regulation threshold can be set via REG05H, bits[1:0]. 

A new charge cycle starts when the following conditions are valid: 

- The input power is re-plugged 
- Battery charging is enabled by the I2C 
- No thermistor fault has occurred 
- No battery over-voltage fault has occurred 
- The BATTFET is not forced to turn off 

Re-plugging  the  input  power  or  toggling  the battery charging control bit can restart a charge cycle, even if a fault has not occurred. The new charge cycle can start with any phase, which is determined by VBATT. 

MP2762A Rev. 1.1  MonolithicPower.com ****33**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**Automatic Recharge** 

When charging is terminated, the battery may be discharged because of system consumption or the self-discharge function. When the battery voltage  is  discharged  below  the  configurable recharge threshold, the IC automatically starts a new charging cycle. If the input power is valid, a manual  restart  is  not  required.  The  charging safety  timer  resets  when  the  auto-recharge cycle begins. 

**Battery Over-Voltage Protection (OVP)** 

The  IC  has  battery  over-voltage  protection (OVP).  If  the  battery  voltage  exceeds  the battery  OV  threshold,  charging  stops  and  the battery FET turns off immediately. The system voltage is regulated at a value above VBATT via VTRACK. 

**Dual-Phase Operation** 

The MP2762A supports dual-phase operation in buck charging mode, so that each phase can supply half of the system load requirement. This optimizes  the  inductor’s  profile  and  thermal design. When IIN < 0.4A, one of the phases can be disabled manually or automatically. 

**ADC Conversion and Multiplexer** 

The  MP2762A  integrates  a  10-bit  SAR  ADC with  50ksps.  In  charge  mode,  the  multiplexer measures  the  input  voltage,  input  current, system  voltage,  battery  voltage,  and  charge current.  In  OTG  mode,  the  multiplexer measures the OTG output voltage, OTG output current, battery voltage, and current. 

**Safety Timer** 

The  IC  provides  both  a  pre-charge  and complete  charge  safety  timer  to  prevent  an extended  charging  cycle  due  to  abnormal battery  conditions.  If  the  battery  voltage  is below VBATT\_PRE+, the total safety timer for both trickle  charge  and  pre-charge  is  1  hour.  The complete charge safety timer includes a trickle charge  and  pre-charge  timer.  The  user  can configure a fast-charge safety timer through the I2C. The safety timer feature can be disabled via the I2C. The safety timer does not operate in discharge mode. 

The safety timer is reset at the beginning of a new  charging  cycle.  It  can  also  be  reset  by sequentially writing 0 then 1 to REG08H, bit[4]. The following actions restart the safety timer: ![ref2]

- A new charge cycle begins 
- Writing REG08H, bit[4] from 0 to 1 (charge enable) 
- Writing REG09H, bit[3] from 0 to 1 (safety timer enable) 

The IC can automatically adjust or suspend the timer when any fault occurs. 

The  timer  is  suspended  when  any  of  the following conditions occurs: 

- The battery supplements the system 
- System over-voltage protection (OVP)  
- NTC hot or cold fault  

If the input current limit, input voltage limit, or thermal  regulation  limit  is  reached,  the remaining  time  of  the  timer  can  be  doubled optionally. Once the condition is removed, the rest  of  timer  operates  normally.  This  function can be enabled or disabled by via the I2C. 

**Impedance  Compensation  to  Accelerate Charging** 

In  the  charging  cycle,  the  constant  voltage charging stage takes up large proportion of the total charging time. To accelerate the charging cycle, it is recommended to stay in the constant current charge stage for as long as possible. 

The  IC  allows  the  user  to  compensate  the intrinsic resistance of the battery by adjusting the  charge-full  voltage  threshold  according  to the  charge  current  and  internal  resistance.  In addition, a maximum allowed regulated voltage is also set for safety reasons, calculated with Equation (1): 

VBATT\_REG\* = VBATT\_REG +Min(ICHGxRBATT\_CMP,VCLAMP) (1) 

Where VBATT\_REG\* is the real battery regulation voltage, VBATT\_REG is the charge-full voltage set via the REG04H, bits[6:1], and ICHG is the real- time charge current. 

**Two-Level Input Current Limit** 

The input current limit can be set as two steps: IIN\_LIM1  for  the  lower  limit,  and  IIN\_LIM2  for  the  higher  limit.  IIN\_LIM2  can  only  last  for  t2  and repeat  once  in  t1.  Figure  10  shows  the  two current limit levels, as well as the time durations for t2 and t1.  

t1 t1![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.067.png)

I t2 t2

IN\_LIM2

IIN\_LIM1

IADAPTER

t

**Figure 10: Two-Level Current Limit** 

The two-level current limit function is initiated when the input current is close to 100mA and below IIN\_LIM1. It starts at IIN\_LIM2 for t2, and then changes  to  IIN\_LIM1  for  t1  before  repeating  the pattern.  This  fully  utilizes  the  input  adapter surge capability to extend the battery life. 

IIN\_LMT1 and IIN\_LMT2 can be  configured through I2C  registers  REG00H  and  REG0FH, respectively. t2 and t1 can be configured through I2C  registers   REG10H  and  REG11H, respectively. 

**System  Power  Monitor  Analog  Output (PSYS)** 

The IC has a PSYS pin to monitor the real-time system power in both charge mode and OTG mode. The PSYS pin provides a current signal proportional to the total power consumed by the platform, and can be estimated with Equation (2): 

PSYS = KPSYSx(VINxIIN+VBATTxIBATT )  (2) Where  VIN  is  the  adapter  voltage,  IIN  is  the 

adapter  current,  VBATT  is  the  battery  voltage, and  IBATT  is  the  battery  discharging  current. When the battery is charged, IBATT is a negative value. 

PSYS  is  an  analog-controlled  current  source output that is proportional to the system power. The gain is 0.78µA/W. The MP2762A also has a  10-bit  register  to  report  the  system  power, with  a  resolution  of  0.125W/bit.  The  PSYS function  can  be  enabled  or  disabled  through REG0BH, bits[1:0]. 

**Current Monitoring (IAM/IBM)** 

The IC has an IBM pin to obtain the real-time battery current value in both charge mode and discharge  mode.  The  IBM  voltage  (VIBM)  is  a fraction of the charge current. It indicates the ![ref2]

charge  current  flowing  into  and  out  of  the battery  during  charge  and  discharge  mode, respectively.  VIBM  can  be  estimated  with Equation (3): 

VIBM = IBATT x 0.125(V) (3) 

The IBM pin can report the charge current or discharge current depending on the I2C register setting. Similarly, the  MP2762A also monitors the  input  current  during  the  charging  and discharging  processes  using  the  IAM  pin, calculated with Equation (4): 

VIAM = IIN x 0.25(V) (4) 

The MP2762A also has registers to store the input  current  (REG1E~1FH),  OTG  current (REG22~23H),  charge  current  (REG1A~1BH), and discharge current (REG28~29H). When the battery is charged in charge mode, the results in  the  OTG  current  and  discharge  current registers are set to 0. In OTG mode or battery supplement  mode,  the  results  in  the  input current and charge current registers are set to 0. 

**Processor Hot Interrupt (PROCHOT)** 

The IC continuously monitors the input current, battery discharge current, system voltage, input source  presence,  and  whether  the  battery  is 

\------------------------------

present. The PROCHOT pin is pulled low if any of the following conditions occur: 

- IIN > IIN\_OCP
- IBAT > IBAT\_DMAX
- VSYS < VSYS\_UV
- Adapter plug out 
- Battery plug out 
- Independent comparator has asserted 

The thresholds for IIN\_OCP, IBAT\_DMAX, and VSYS\_UV are  configurable  through  the  I2C.  To  set  the PROCHOT  assertion  threshold  for  adapter over-current  conditions,  write  an  ACProchot command  to  REG12H.  If  the  adapter  current exceeds  the  ACProchot  threshold,  the PROCHOT  signal  asserts  after  the  debounce time. The signal latches on for a minimum time, which  is  configured  by  REG0EH  (see  Figure 11). 

VSYS\_UV has two options for the debouncing time (10µs or 20µs), which can be set by REG0CH, bit[4].  Other  triggering  events  have  the  same 

MP2762A Rev. 1.1  MonolithicPower.com ****35**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

debouncing  time,  which  can  also  be  set  by REG0EH. 

IAM ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.068.png)

PROCHOT

IBM

IBAT\_DMAX OR 

SYS

BATDET CMOUT ACOK

**Figure 11: PROCHOT Events** **Battery-Only Mode** 

When  the  input  is  absent  and  OTG  mode  is disabled, the battery FET fully turns on when VBATT  exceeds  VBATT\_UVLO.  The  10mΩ  battery FET  minimizes  the  conduction  loss.  The quiescent current of the IC  is as low as 30μA. The  low  on  resistance  and  low  quiescent current help to extend the battery’s runtime. 

**Light-Load Operation** 

Under  light  loads  in  buck  mode,  one  of  the phases  can  be  disabled  manually  or automatically via the I2C. Light-load operation is designed to optimize the switching frequency. When the system current decreases, VSYS rises and tON shortens. Then tOFF is extended to keep the frequency constant. Finally, tOFF reaches its limit and tON reaches the minimum on time. If the system voltage still increases, the on time is skipped once VSYS exceeds 101% of VSYS\_REG. The  threshold  can  be  adjusted  via  REG31H, bits[1:0]. 

**USB On-the-Go (OTG) Mode** 

In discharge mode, the regulated 5V/3A power is  delivered  from  the  battery  to  the  IN  pin through a single-phase buck converter.  

The IC does not enter On-the-Go (OTG) mode if the battery is below the configurable battery UVLO threshold. This ensures that the battery is not drained. To enable buck mode, the input voltage at the IN pin must be below 1.0V.  

OTG operation can be enabled when REG08H, bit[5] = 1, and the OTG pin is high. The USB OTG output current can be set between 0A and 3.75A  via  the  I2C  (REG07H,  bits[3:0]).  Buck ![ref2]

mode  is  enabled  when  all  of  the  following conditions are met:  

- VBATT > VBATT\_UVLO (5.2V) 
- OTG REG08, bit[5] = 1 
- A 30ms delay has completed  
- The OTG pin is high 
- VIN < 1V 

If VIN does not exceed VOTG\_UV (set by REG0D, bits[3:2]) within 30ms while OTG is enabled, a buck  fault  is  asserted,  and  buck  mode  is disabled  until  a  command  that  enables  OTG operation is reissued.  

The  IC  also  features  output  short-circuit protection  and  output  over-voltage  protection (OVP). If the load current approaches the OTG current-limit threshold (set by the I2C) while the IC runs in buck mode, the OTG output current loop  dominates  and  the  converter  acts  as  a current source. If VBUS falls below VOTG\_UV for more than 700µs, a buck fault is asserted. The buck is disabled and restarts after a 30ms delay time. Any fault during OTG buck operation sets the fault register (REG14, bit[6]) to 1. 

When both charging and OTG buck mode are enabled, OTG buck mode takes priority. 

The IC continuously monitors the voltage at the IN  pin  in  OTG  buck  mode.  If  VBUS  exceeds VOTG\_OV (set by REG0D, bits[5:4]), the IC stops switching, and the corresponding fault register is set high to indicate the fault. 

**Thermal Shutdown Protection** 

Thermal shutdown protection is also active in OTG mode. If the junction temperature exceeds 150°C, the MP2762A enters thermal shutdown. It does not resume normal operation until the junction temperature drops below 120°C. 

**Host Mode and Default Mode** 

The IC is a host-controlled device. After power- on reset (POR), the IC starts in the watchdog timer expiration state, or its default mode. All registers revert to their default settings. 

Any write to the IC is transmitted to host mode. All the device parameters can be configured by the host. To keep the device in host mode, the host has to reset the watchdog timer regularly by  writing  1  to  REG08H,  bit[6]  before  the watchdog timer expires. The IC goes back to default mode once the watchdog timer expires. 

MP2762A Rev. 1.1  MonolithicPower.com ****36**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

The  MP2762A  has  one-time  programmable (OTP) memory to program the default value of certain registers after they are assembled.  

**I2C Interface** 

The  IC  uses  an  I2C-compatible  interface  for flexible  charging  parameter  settings  and instantaneous device status reporting. The I2C is a bidirectional, two-wire serial interface. Only two  bus  lines  are  required:  a  serial  data  line (SDA) and a serial clock line (SCL). The device can be considered a master or a slave when performing  data  transfers.  The  master  is  the device that initiates a data transfer on the bus and generates the clock signals to permit the transfer. At that time, any device addressed by the master is considered a slave. 

The  device  operates  as  a  slave  device  with address 5CH, and receives control inputs from the master device, such as a microcontroller or digital signal processor. 

The I2C interface supports both standard mode (up to 100kbits), and fast mode (up to 400kbits). Both  SDA  and  SCL  are  connected  to  the positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are  high.  The  SDA  and  SCL  pins  are  open- drain. 

The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can only change when the clock signal on the SCL line is low. One clock pulse is generated for each data bit transferred (see Figure 12). 

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

SDA![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.069.png)

Change of SCL Data Line Stable Data Allowed

Data Valid 

**Figure 12**: **Bit Transfer on the I2C Bus**

MP2762A Rev. 1.1  MonolithicPower.com ****37**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

All the transactions begin with a start (S) and are  terminated  by  a  stop  (P).  A  high-to-low transition  on  the  SDA  line  while  SCL  is  high defines  a  start  command.  A  low-to-high transition  on  the  SDA  line  when  SCL  is  high 

SDA![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.070.png)

SCL

S

Start Condition

defines  a  stop  command.  Start  and  stop commands are always generated by the master. The  bus  is  considered  busy  after  the  start command, and is free after the stop command (see Figure 13).  

P

Stop Condition

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**Figure 13: Start and Stop Conditions** 

Every byte on the SDA line must be 8 bits long.  followed by an acknowledge (ACK) bit. Data is The  number  of  bytes  to  be  transmitted  per  transferred with the most significant bit (MSB) transfer  is  unrestricted.  Each  byte  has  to  be  first (see Figure 14). ![ref2]

Acknowledgement  Acknowledgement 

Signal from Slave Signal from Receiver![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.071.png)

SDA

MSB

SCL

Start or  1 2 7 8 9 1 2 8 9 Stop or Repeated  ACK ACK Repeated 

Start  Start 

Condition Condition

**Figure 14: Data Transfer on the I2C BUS** 

MP2762A Rev. 1.1  MonolithicPower.com ****38**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

The acknowledgement takes place after every byte. The acknowledge bit allows the receiver to  signal  to  the  transmitter  that  the  byte  was successfully  received  and  that  another  byte may  be  sent.  All  clock  pulses,  including  the acknowledge (9th) clock pulse, are generated by the master.  

The  transmitter  releases  the  SDA  line  during the  acknowledge  clock  pulse,  so  the  receiver can  pull  the  SDA  line  low.  If  it  remains  high during the 9th clock pulse, this is called a not 

acknowledge  (NACK)  signal.  The  master  can then generate either a stop command to abort the  transfer,  or  a  repeated  start  command  to start a new transfer. 

After the process is initiated, a slave address is sent. This address is 7 bits long, followed by an 8th  data  direction  bit  (R/W).  A  0  indicates  a transmission (write), and a 1 indicates a request for data (read). Figure 15 shows the complete data transfer.  

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

SDA SCL![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.072.png)

Start 1-7 8 9 1-7 8 9 1-7 8 9 Stop     Condition Condition ADDRESS R/W ACK DATA ACK DATA ACK

**Figure 15: Complete Data Transfer**

If  the  register  address  is  not  defined,  the  Figure 16, Figure 17, Figure 18, and Figure 19 charger IC sends back NACK and reverts to its  show examples of I2C processes.  

idle state.  



|1 bit|7 bits|1 bit|1 bit|8 bits|1 bit|8 bits|1 bit|1 bit|
| - | - | - | - | - | - | - | - | - |
|S|Slave Address|0|A|Register Address|A|Data|A|P|

From Mater to Slave From Slave to Master A = Acknowledge (SDA LOW) S = Start P = Stop![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.073.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.074.png)

**Figure 16: I2C Single Write** 



|1 bit|7 bits|1 bit|1 bit|8 bits|1 bit|1 bit|7 bits|1 bit|1 bit|8 bits|1 bit|1 bit|
| - | - | - | - | - | - | - | - | - | - | - | - | - |
|S|Slave Address|0|A|Register Address|A|S|Slave Address|1|A|Data|/A|P|

From Mater to Slave A = Acknowledge (SDA LOW) S = Start From Slave ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.075.png)to Master /A = not Acknowledge (SDA HIGH) P = Stop![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.076.png)

**Figure 17: I2C Single Read ![ref2]**



|1 bit|7 bits|1 bit|1 bit|8 bits|1 bit|
| - | - | - | - | - | - |
|S|Slave Address|0|A|Register Address|A|



|8 bits|1 bit|1 bit|||||
| - | - | - | :- | :- | :- | :- |
|Data@Addr+n|A|P|||||
|8 bits|1 bit|8 bits|1 bit||||
|Data@Addr|A|Data@Addr+1|A||||

From Mater to Slave From Slave to Master A = Acknowledge (SDA LOW) S = Start P = Stop![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.077.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.078.png)

**Figure 18: I2C Multi-Write ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.079.png)**

|1 bit|7 bits|1 bit|1 bit|8 bits|1 bit|1 bit|7 bits|1 bit||
| - | - | - | - | - | - | - | - | - | :- |
|S|Slave Address|0|A|Register Address|A|S|Slave Address|1|A|



|8 bits|1 bit|1 bit|||||
| - | - | - | :- | :- | :- | :- |
|Data@Addr+n|/A|P|||||
|8 bits|1 bit|8 bits|1 bit||||
|Data@Addr|A|Data@Addr+1|A||||

From Mater to Slave A = Acknowledge (SDA LOW) S = Start From Slave ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.080.png)to Master /A = not Acknowledge (SDA HIGH) P = Stop![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.081.png)

**Figure 19: I2C Multi-Read ![ref2]**

**REGISTER MAP (Device Address: 5CH)![ref2]**



|**Register Name** |**Register Address** |**OTP** |**R/W** |**Description** |
| - | - | - | - | - |
|REG00H |0x00 |Yes |R/W |Input current limit 1 setting. |
|REG01H |0x01 |Yes |R/W |Input voltage limit setting. |
|REG02H |0x02 |Yes |R/W |Charge current setting. |
|REG03H |0x03 |Yes |R/W |Pre-charge and termination current setting. |
|REG04H |0x04 |Yes |R/W |Battery-full voltage and recharge threshold setting. |
|REG05H |0x05 |No |R/W |Battery  impedance  compensation  and  junction temperature regulation. |
|REG06H |0x06 |Yes |R/W |OTG voltage setting. |
|REG07H |0x07 |Yes |R/W |Pre-charge threshold and OTG output current limit setting. |
|REG08H |0x08 |Yes |R/W |Configuration register 0. |
|REG09H |0x09 |Yes |R/W |Configuration register 1. |
|REG0AH |0x0A |No |R/W |Configuration register 2. |
|REG0BH |0x0B |Yes |R/W |Configuration register 3. |
|REG0CH |0x0C |Yes |R/W |Configuration register 4. |
|REG0DH |0x0D |Yes |R/W |System/OTG under-voltage and over-voltage setting. |
|REG0EH |0x0E |Yes |R/W |PROCHOT  interrupt  debounce  time  and  duration  time setting. |
|REG0FH |0x0F |Yes |R/W |Input current limit 2 setting. |
|REG10H |0x10 |Yes |R/W |Input current limit 2 duration setting. |
|REG11H |0x11 |Yes |R/W |Two-level input current limit period setting. |
|REG12H |0x12 |Yes |R/W |Input OCP threshold for triggering PROCHOT. |
|REG13H |0x13 |No |R |Status register. |
|REG14H |0x14 |No |R |Fault register. |
|REG16~17H |0x16 |No |R |ADC result for battery voltage. |
|REG18~19H |0x18 |No |R |ADC result for system voltage. |
|REG1A~1BH |0x1A |No |R |ADC result for battery charge current. |
|REG1C~1DH |0x1C |No |R |ADC result for input voltage. |
|REG1E~1FH |0x1E |No |R |ADC result for input current. |
|REG20~21H |0x20 |No |R |ADC result for OTG output voltage. |
|REG22~23H |0x22 |No |R |ADC result for OTG output current. |
|REG24~25H |0x24 |No |R |ADC result for junction temperature. |
|REG26~27H |0x26 |No |R |ADC result for system power. |
|REG28~29H |0x28 |No |R |ADC result for battery discharge current. |
|REG2BH |0x2B |Yes |R/W |Battery over-voltage protection deglitch time |
|REG2DH |0x2D |Yes |R/W |Battery voltage loop enable |
|REG30H |0x30 |Yes |R/W |Battery pre-charge threshold option |
|REG31H |0x31 |Yes |R/W |System voltage threshold for pulse skipping. |
|REG33H |0x33 |Yes |R/W |INT mask for Hi-Z mode entry and exit. |
|REG36H |0x36 |Yes |R/W |Analog frequency loop enable. |
|REG40~41H |0x40 |No |R |ADC result for NTC voltage versus 1.6V reference voltage |
|REG48H |0x48 |No |R |Hi-Z mode indication. |

**REG00H: Input Current Limit 1 Setting** 



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">7 </td><td colspan="1" valign="bottom">RESERVED </td><td colspan="1" valign="bottom">0 </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">Reserved. </td><td colspan="1" valign="bottom">Reserved.</b>  </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>I [6] </p><p>IN_LIM1</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">3200mA. </td><td colspan="1" rowspan="7">These  bits  set  the input  current  limit setting.  (RS  = 10mΩ) It has a 0mA offset,  a  1.5A default,  and  a  0mA to  6.35A  range  via the  one-time programmable memory (OTP). </td></tr>
<tr><td colspan="1">5 </td><td colspan="1"><p>I [5] </p><p>IN_LIM1</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">1600mA. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1"><p>I [4] </p><p>IN_LIM1</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">800mA. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1"><p>I [3] </p><p>IN_LIM1</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">400mA. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1"><p>I [2] </p><p>IN_LIM1</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">200mA. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1"><p>I [1] </p><p>IN_LIM1</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">100mA. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1"><p>I [0] </p><p>IN_LIM1</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">50mA. </td></tr>
</table>
**REG01H: Input Voltage Limit Setting** 



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">7 </td><td colspan="1" valign="bottom"><p>V [7] </p><p>IN_MIN</p></td><td colspan="1" valign="bottom">0 </td><td colspan="1" valign="bottom">Y </td><td colspan="1" valign="bottom">Y </td><td colspan="1" valign="bottom">R/W </td><td colspan="1" valign="bottom">12800mV. </td><td colspan="1" rowspan="8" valign="top">These  bits  set  the input  voltage  limit threshold with a 4.5V default, and a 0V to 25.5V  range  via  the OTP.  </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>V [6] </p><p>IN_MIN</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">6400mV. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1"><p>V [5] </p><p>IN_MIN</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">3200mV. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1"><p>V [4] </p><p>IN_MIN</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">1600mV. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1"><p>V [3] </p><p>IN_MIN</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">800mV. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1"><p>V [2] </p><p>IN_MIN</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">400mV. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1"><p>V [1] </p><p>IN_MIN</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">200mV. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1"><p>V [0] </p><p>IN_MIN</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">100mV. </td></tr>
</table>
**REG02H: Charge Current Setting ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">7 </td><td colspan="1" valign="bottom">RESERVED </td><td colspan="1" valign="bottom">0 </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">Reserved. </td><td colspan="1" valign="bottom">Reserved.</b> </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>I [6] </p><p>CC</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">3200mA. </td><td colspan="1" rowspan="7">These  bits  set  the charge  current.  It has a 0A offset, 0A to 6A range, and is set to 1A by default via the OTP.  </td></tr>
<tr><td colspan="1">5 </td><td colspan="1"><p>I [5] </p><p>CC</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">1600mA. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1"><p>I [4] </p><p>CC</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">800mA. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1"><p>I [3] </p><p>CC</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">400mA. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1"><p>I [2] </p><p>CC</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">200mA. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1"><p>I [1] </p><p>CC</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">100mA. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1"><p>I [0] </p><p>CC</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">50mA. </td></tr>
</table>
**REG03H: Pre-Charge and Termination Current Setting** 



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="top">7 </td><td colspan="1" valign="top"><p>I [3] </p><p>PRE</p></td><td colspan="1" valign="top">0 </td><td colspan="1" valign="top">Y </td><td colspan="1" valign="top">Y </td><td colspan="1" valign="top">R/W </td><td colspan="1" rowspan="4" valign="bottom">0000: 180mA 0001: 180mA 0010: 180mA 0011: 180mA 0100: 180mA 0101: 240mA 0110: 300mA 0111: 360mA 1000: 420mA 1001: 480mA 1010: 540mA 1011: 600mA 1100: 660mA 1101: 720mA 1110: 780mA 1111: 840mA </td><td colspan="1" rowspan="4" valign="top">These bits set the pre- charge current limit. It has a 0mA offset, and is  set  to  180mA  by default via the OTP. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>I [2] </p><p>PRE</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">5 </td><td colspan="1"><p>I [1] </p><p>PRE</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">4 </td><td colspan="1"><p>I [0] </p><p>PRE</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">3 </td><td colspan="1"><p>I [3] </p><p>TERM</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">800mA. </td><td colspan="1" rowspan="4">These  bits  set  the termination  current limit.  It  has  a  0mA offset,  0mA  to 1500mA range, and is set  to  200mA  by default via the OTP. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1"><p>I [2] </p><p>TERM</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">400mA. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1"><p>I [1] </p><p>TERM</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">200mA. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1"><p>I [0] </p><p>TERM</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">100mA. </td></tr>
</table>
**REG04H: Battery-Full Voltage and Recharge Threshold Setting ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">7 </td><td colspan="1" valign="bottom">RESERVED </td><td colspan="1" valign="bottom">0 </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">NA </td><td colspan="1" valign="bottom">Reserved. </td><td colspan="1" valign="bottom">Reserved. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>V [5] </p><p>BATT_REG</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">800mV. </td><td colspan="1" rowspan="6">These  bits  set  the charge-full  voltage.  It has  a  7.425V  offset, 7.425V  to  9V  range, and is set to 8.4V by default via the OTP. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1"><p>V [4] </p><p>BATT_REG</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">400mV. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1"><p>V [3] </p><p>BATT_REG</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">200mV. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1"><p>V [2] </p><p>BATT_REG</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">100mV. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1"><p>V [1] </p><p>BATT_REG</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">50mV. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1"><p>V [0] </p><p>BATT_REG</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">25mV. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1"><p>V</p><p>RECH_OS</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">0: 200mV 1: 400mV </td><td colspan="1">This  bit  sets  the battery  recharge threshold  offset.  It  is set  to  200mV  by default via the OTP.  </td></tr>
</table>

**REG05H: Battery Impedance Compensation and Junction Temperature Regulation** 



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="top">7 </td><td colspan="1" valign="top"><p>R [2] </p><p>BATT</p></td><td colspan="1" valign="top">0 </td><td colspan="1" valign="top">Y </td><td colspan="1" valign="top">Y </td><td colspan="1" valign="top">R/W </td><td colspan="1" valign="top">100mΩ. </td><td colspan="1" rowspan="3" valign="bottom">These  bits  set  the  IR compensation  resistor for each cell. It has a 0mΩ to 175mΩ range, and is set to 0mΩ by default. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>R [1] </p><p>BATT</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">50mΩ. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1"><p>R [0] </p><p>BATT</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">25mΩ. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1"><p>V [2] </p><p>CLAMP</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">120mV. </td><td colspan="1" rowspan="3">These  bits  set  the  IR compensation  resistor clamp  for  each  cell (above  the  charge voltage limit). It has a 0mV offset, a 0mV to 210mV  range,  and  is set to 0mV by default. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1"><p>V [1] </p><p>CLAMP</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">60mV. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1"><p>V [0] </p><p>CLAMP</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">30mV. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1"><p>T [1] </p><p>REG</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1" rowspan="2">00: 60°C 01: 80°C 10: 100°C 11: 120°C </td><td colspan="1" rowspan="2">These  bits  set  the thermal  regulation threshold.  It  has  a 120°C  default,  and  is only for the BATTFET linear charge loop.  </td></tr>
<tr><td colspan="1">0 </td><td colspan="1"><p>T [0] </p><p>REG</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
</table>
**REG06H: OTG Voltage Setting** 



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">7 </td><td colspan="1" valign="bottom">RESERVED </td><td colspan="1" valign="bottom">0 </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">Reserved. </td><td colspan="1" valign="bottom">Reserved. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>V [2] </p><p>IN_OTG</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1" rowspan="3">000: 4.75V </td><td colspan="1" rowspan="3">These  bits  set  the OTG voltage. It is set to 4.75V by default via the OTP. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1"><p>V [1] </p><p>IN_OTG</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">4 </td><td colspan="1"><p>V [0] </p><p>IN_OTG</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">3 </td><td colspan="1"><p>V [3] </p><p>IN_OTG_OS</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">400mV. </td><td colspan="1" rowspan="4">These  bits  set  the secondary  OTG voltage.  It  is  set  to 250mV  by  default  via the OTP. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1"><p>V [2] </p><p>IN_OTG_OS</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">200mV. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1"><p>V [1] </p><p>IN_OTG_OS</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">100mV. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1"><p>V [0] </p><p>IN_OTG_OS</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">50mV. </td></tr>
</table>
**REG07H: Pre-Charge Threshold and OTG Output Current Limit Setting ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="2"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">7 </td><td colspan="1" valign="bottom">RESERVED </td><td colspan="1" valign="bottom">0 </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">Reserved. </td><td colspan="2" valign="bottom">Reserved. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1">RESERVED </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="2">Reserved. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1"><p>V [1] </p><p>BATT_PRE</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1" rowspan="2">Option1: 00: 5.8V 01: 6.0V 10: 6.2V 11: 6.4V Option2: 00: 6.6V 01: 6.8V 10: 7.4V 11: 7.2V </td><td colspan="1" rowspan="2">These  bits  set  the battery  pre-charge threshold.  It  is  set  to 6.8V by default via the OTP.  The  option  is set  by  REG30H, bit[3]. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1"><p>V [0] </p><p>BATT_PRE</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">3 </td><td colspan="1"><p>I [3] </p><p>OTG</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">2000mA. </td><td colspan="1" rowspan="4">These  bits  set  the OTG  current  limit.  It has  a  0mA  offset,  a 0mA  to  3.75A  range, and  is  set  to  1A  by default via the OTP. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1"><p>I [2] </p><p>OTG</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">1000mA. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1"><p>I [1] </p><p>OTG</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">500mA. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1"><p>I [0] </p><p>OTG</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">250mA. </td></tr>
</table>
**REG08H: Configuration Register 0 ![ref2]**



|**Bit** |**Name** |**Default** |**Reset by REG\_RST** |**Reset by WTD** |**R/W** |**Description** |**Comment** ||
| - | - | - | - | :- | - | - | - | :- |
|7 |REG\_RST |0 |Y |Y |R/W |<p>0:  Keep  current register setting </p><p>1: Reset to the default register value and reset the safety timer </p>|This  bit  sets  the register reset setting. It  is  set  to  0  by default. It resets to 0 after  the  register  is reset.  ||
|6 |WTD\_RST |0 |Y |Y |R/W |0: Normal 1: Reset |This  bit  sets  the  I2C watchdog timer reset. It  is  set  to  0  by default. It resets to 0 after  the  register  is reset. ||
|5 |OTG\_EN |0 |Y |Y |R/W |0: Disable OTG  1: Enable OTG |This bit configures the OTG  mode configuration. It is set to  0  to  by  default. OTG\_EN  will  over- ride  charge  enable function. ||
|4 |CHG\_EN |1 |Y |Y |R/W |<p>0: Charge disabled (only turn off BATTFET) </p><p>1: Charge enabled </p>|This bit configures the charge mode. It is set to  1  by  default. OTG\_EN  overrides the  CHG\_EN  enable function.  It  can  be configured  via  the OTP. ||
|3 |SUSP\_EN |0 |Y |Y |R/W |<p>0: Disable SUSP mode  </p><p>1: Enable SUSP mode (only turn off DC/DC) </p>|This  bit  configures suspend  mode.  It  is set to 0 by default.  ||
|2 |NTC\_ GCOMP\_ SEL |1 |Y |Y |R/W |<p>0: The OTG/CMIN pin acts as CMIN, the VNTC/CMOUT pin acts as CMOUT, and the NTC/BATDET pin acts as BATDET </p><p>1: The OTG/CMIN pin acts as OTG, the VNTC/CMOUT pin acts as VNTC, and the NTC/BATDET pin acts as NTC </p>|<p>This  bit  selects  the NTC  and  OTG  pin functions. It is set to 1 by default. </p><p>When the OTG pin is selected  as  the independent comparator input, the internal  OTG  pin  is pulled  high  during OTG mode. It can be configured  via  the OTP. </p>||
|1 |BATTFET\_E N |1 |Y |Y |R/W |<p>0: Disable charging or discharge  </p><p>1: Enable charging or discharge </p>|This bit configures the BATTFET. It is set to 1 by default. ||
|0 |RESERVED |0 |N/A |N/A |N/A |Reserved. |Reserved. ||

**REG09H: Configuration Register 1 ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="2"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">7 </td><td colspan="1" valign="bottom">RESERVED </td><td colspan="1" valign="bottom">0 </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">Reserved. </td><td colspan="2" valign="bottom">Reserved. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1">EN_TERM </td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">0: Disabled 1: Enabled </td><td colspan="2">This  bit  enables charging  termination. It  is  set  to  1  by default.  </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">WTD[1] </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1" rowspan="2"><p>00: Disable timer 01: 40s </p><p>10: 80s </p><p>11: 160s </p></td><td colspan="2" rowspan="2">This  bit  sets  the  I2C watchdog timer. They are  set  to  00  by default,  and  can  be configured  via  the OTP. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">WTD[0] </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">EN_TMR </td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">0: Disabled 1: Enabled </td><td colspan="2">This  bit  enables  the charging  safety  timer (both  the  pre-charge timer  and  complete charge cycle timer). It is set to 1 by default via the OTP.  </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">CHG_TMR [1] </td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1" rowspan="2">00: 5 hours 01: 8 hours 10: 12 hours 11: 20 hours </td><td colspan="2" rowspan="2">This bit sets the fast- charge  timer.  They are  set  to  10  by default via the OTP.  </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">CHG_TMR [0] </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">TMR2X_EN </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">0: The safety timer is not doubled during input DPM or thermal regulation  1: The safety timer is doubled during input DPM and thermal regulation </td><td colspan="1">This  bit  sets  the safety  timer  during DPM  and  thermal regulation. It is set to 0 by default.  </td></tr>
</table>

**REG0AH: Configuration Register 2 ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1">7 </td><td colspan="1">JEITA_ISET </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">0: 50% 1: 20% </td><td colspan="1">This  bit  sets  the JEITA  low- temperature current. It is set to 0 by default. It  is  a  percentage  of the  value  set  by REG02, bits[6:0]. This bit is only valid when REG0A,  bits[5:4]  = 00. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1">JEITA_ VSET </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1"><p>0: Set the charge voltage to VBATT_REG</p><p>- 150mV </p><p>1: Set the charge voltage to VBATT_REG</p><p>- 300mV </p></td><td colspan="1">This  bit  sets  the JEITA  high- temperature  voltage. It  is  set  to  0  by default. It is only valid when  REG0A, bits[5:4] = 00. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">NTC_CTRL [1] </td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1" rowspan="2">00: JEITA 01/10: Standard 11: Disabled </td><td colspan="1" rowspan="2">These  bits  set  the NTC  protection  type. They are set to 11 by default. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">NTC_CTRL [0] </td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">NTC_WARM [1] </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1" rowspan="2">00: 58.3% (40°C) 01: 56.1% (45°C) 10: 53.7% (50°C) 11: 51.3% (55°C) </td><td colspan="1" rowspan="2">These bits are set to 01 by default. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">NTC_WARM [0] </td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">NTC_COOL [1] </td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1" rowspan="2">00: 70.7% (0°C) 01: 69.7% (5°C) 10: 68.6% (10°C) 11: 67.3% (15°C) </td><td colspan="1" rowspan="2">These bits are set to 10 by default. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">NTC_COOL [0] </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
</table>
**REG0BH: Configuration Register 3** 



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">7 </td><td colspan="1" valign="bottom">RESERVED </td><td colspan="1" valign="bottom">0 </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">Reserved. </td><td colspan="1" valign="bottom">Reserved. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1">RESERVED </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">IBM_CFG </td><td colspan="1">0 </td><td colspan="1">N </td><td colspan="1">N </td><td colspan="1">R/W </td><td colspan="1"><p>0: Reflect the battery discharge current </p><p>1: Reflect the battery charge current  </p></td><td colspan="1">This  bit  configures the  battery  current monitor. It is set to 0 by default.  </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">SW_FREQ [1] </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1" rowspan="2">00: 600kHz 01: 800kHz 10: 1000kHz 11: Invalid </td><td colspan="1" rowspan="2">These  bits  set  the switching frequency. They  are  set  to  00 by  default  via  the OTP.  </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">SW_FREQ [0] </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">RESERVED </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">PROCHOT/ PSYS_CFG [1] </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1" rowspan="2"><p>00: Disable PROCHOT and PSYS functionality (lowest quiescent current) </p><p>01: Enable PROCHOT and disable PSYS (middle quiescent current, since part of the circuit is enabled) 10/11: Enable PROTHOT and PSYS </p></td><td colspan="1" rowspan="2">These  bits  set  the function  setting  in battery-only  mode. They  are  set  to  00 by  default  via  the OTP.  </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">PROCHOT/ PSYS_CFG [0] </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
</table>
**REG0CH: Configuration Register 4 ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="2"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="top">7 </td><td colspan="1" valign="bottom">DSCHG_OC _PROCHOT [2]</td><td colspan="1" valign="top">1 </td><td colspan="1" valign="top">Y </td><td colspan="1" valign="top">Y </td><td colspan="1" valign="top">R/W </td><td colspan="2" rowspan="3" valign="top">000: 0A 001: 2A 010: 4A 011: 6A 100: 8A 101: 10A 110: 12A 111: 14A </td><td colspan="1" rowspan="3" valign="top">These bits set the battery discharging over-current threshold for PROCHOT assertion. They are set to 110 by default via the OTP.  </td></tr>
<tr><td colspan="1">6 </td><td colspan="1">DSCHG_OC _PROCHOT [1] </td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">DSCHG_OC _PROCHOT [0] </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">VSYS PROCHOT TDB </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="2">0: 10µs 1: 20µs </td><td colspan="1">This  bit  sets  the VSYS under-voltage (UV)  trigger PROCHOT debounce time. It is set  to  0  by  default via the OTP. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">VIRTUAL_ DIODE_EN </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">0: Disabled 1: Enabled </td><td colspan="2">This bit sets the ideal diode  mode  when  an adapter is absent. It is set to 0 by default via the OTP. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">RESERVED </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="2">Reserved. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">INDEPEN DENT_ COMPAR ATOR_CFG </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1"><p>0: PROCHOT does not assert </p><p>1: PROCHOT asserts </p></td><td colspan="2">This  bit  sets  the PROCHOT  assertion when the independent comparator  outputs low.  It  is  set  to  0  by default via the OTP.  </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">INDEPEN DENT_ COMPAR ATOR_REF ERENCE </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">0: 1.2V 1: 2.1V </td><td colspan="2">This  bit  sets  the independent comparator  reference. It is set to 0 by default via the OTP.  </td></tr>
</table>

**REG0DH: System/OTG Under-Voltage and Over-Voltage Setting ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">7 </td><td colspan="1" valign="bottom">RESERVED </td><td colspan="1" valign="bottom">0 </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">Reserved. </td><td colspan="1" valign="bottom">Reserved. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1">RESERVED </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">VOTG_OV/ VSYS_OV[1] </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1" rowspan="2">00: 125% 01: 120% 10: 115% 11: 110% </td><td colspan="1" rowspan="2">These  bits  set  the OTG  over-voltage (OV)  and  system  OV threshold.  It  is  a percentage  of  the OTG voltage and VSYS, and  is  set  to  00  by default via the OTP.  </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">VOTG_OV/ VSYS_OV[0] </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">VOTG_UV/ VSYS_UV[1] </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1" rowspan="2">00: 75% 01: 80% 10: 85% 11: 90% </td><td colspan="1" rowspan="2">These  bits  set  the OTG  under-voltage lockout  (UVLO) threshold  and  the system  UVLO threshold.  It  is  a percentage  of  the OTG voltage and VSYS, and  is  set  to  00  by default via the OTP.  </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">VOTG_UV/ VSYS_UV[0] </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">SYS_UV_P ROCHOT[1] </td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1" rowspan="2">00: 5.6V 01: 5.8V 10: 6.0V 11: 6.2V </td><td colspan="1" rowspan="2">These bits set the low system  voltage PROCHOT  assertion threshold.  They  are set to 01 by default via the OTP.  </td></tr>
<tr><td colspan="1">0</td><td colspan="1">SYS_UV_P ROCHOT[0] </td><td colspan="1">1</td><td colspan="1">Y</td><td colspan="1">Y</td><td colspan="1">R/W </td></tr>
</table>
**REG0EH: PROCHOT Interrupt Debounce Time and Duration Time Setting** 



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="top">7 </td><td colspan="1" valign="top"><p>t [2] </p><p>DEB</p></td><td colspan="1" valign="top">0 </td><td colspan="1" valign="top">Y </td><td colspan="1" valign="top">Y </td><td colspan="1" valign="top">R/W </td><td colspan="1" rowspan="3" valign="top">000: 100µs 001: 200µs 010: 300µs 011: 400µs 100: 500µs 101: 600µs 110: 700µs 111: 800µs  </td><td colspan="1" rowspan="3" valign="bottom">These  bits  set  the time  before  the following  assert: ACProchot, DCProchot,  input absent,  battery absent  and independent comparator  output trigger  PROCHOT. They are set to 001 by  default  via  the OTP.  </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>t [1] </p><p>DEB</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">5 </td><td colspan="1"><p>t [0] </p><p>DEB</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
<tr><td colspan="1">4 </td><td colspan="1"><p>t [3] </p><p>DUR</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">1600µs. </td><td colspan="1" rowspan="4">These  bits  set  the duration time for the PROCHOT  signal once it is asserted. It has  a  200µs  offset, and is set to 400µs by  default  via  the OTP. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1"><p>t [2] </p><p>DUR</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">800µs. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1"><p>t [1] </p><p>DUR</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">400µs. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1"><p>t [0] </p><p>DUR</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">200µs. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">RESERVED </td><td colspan="1">1 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
</table>

**REG0FH: Input Current Limit 2 Setting ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">7 </td><td colspan="1" valign="bottom">RESERVED </td><td colspan="1" valign="bottom">0 </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">Reserved. </td><td colspan="1" valign="bottom">Reserved. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>I [6] </p><p>IN_LIM2</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">3200mA. </td><td colspan="1" rowspan="7">These  bits  set  the second input current limit (RS1 = 10mΩ). It has a 0mA offset, 0mA to 6.35A range, and is set to 1.5A by default via the OTP. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1"><p>I [5] </p><p>IN_LIM2</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">1600mA. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1"><p>I [4] </p><p>IN_LIM2</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">800mA. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1"><p>I [3] </p><p>IN_LIM2</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">400mA. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1"><p>I [2] </p><p>IN_LIM2</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">200mA. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1"><p>I [1] </p><p>IN_LIM2</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">100mA. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1"><p>I [0] </p><p>IN_LIM2</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">50mA. </td></tr>
</table>
**REG10H: Input Current Limit 2 Duration Setting** 



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">7 </td><td colspan="1" valign="bottom"><p>t [6] </p><p>MAX</p></td><td colspan="1" valign="bottom">0 </td><td colspan="1" valign="bottom">Y </td><td colspan="1" valign="bottom">Y </td><td colspan="1" valign="bottom">R/W</td><td colspan="1" valign="bottom">12800µs. </td><td colspan="1" rowspan="7" valign="top"><p>These  bits  set  the second input current limit  duration.  (RS1 </p><p>=  10mΩ)  It  has  a 100µs offset, 100µs to  25.6ms  range, and is set to 700µs by  default  via  the OTP. </p></td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>t [5] </p><p>MAX</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">6400µs. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1"><p>t [4] </p><p>MAX</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">3200µs. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1"><p>t [3] </p><p>MAX</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">1600µs. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1"><p>t [2] </p><p>MAX</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">800µs. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1"><p>t [1] </p><p>MAX</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">400µs. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1"><p>t [0] </p><p>MAX</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">200µs. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">RESERVED </td><td colspan="1">1 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A</td><td colspan="1">Reserved. </td><td colspan="1">Reserved.</td></tr>
</table>

**REG11H: Two-Level Input Current Limit Period Setting** 



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="top">7 </td><td colspan="1" valign="top"><p>t [6] </p><p>PERIOD</p></td><td colspan="1" valign="top">0 </td><td colspan="1" valign="top">Y </td><td colspan="1" valign="top">Y </td><td colspan="1" valign="top">R/W</td><td colspan="1" valign="top">12800µs. </td><td colspan="1" rowspan="7" valign="bottom">These  bits  set  the total time duration of for  the  second  and first  input  current limit (RS1 = 10mΩ). It  has  a  200µs offset,  200µs  to 25.6ms  range,  and is  set  to  0000  111 (1600µs)  by  default via the OTP.</td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>t [5] </p><p>PERIOD</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">6400µs. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1"><p>t [4] </p><p>PERIOD</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">3200µs. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1"><p>t [3] </p><p>PERIOD</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">1600µs. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1"><p>t [2] </p><p>PERIOD</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">800µs. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1"><p>t [1] </p><p>PERIOD</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">400µs. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1"><p>t [0] </p><p>PERIOD</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W</td><td colspan="1">200µs. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">RESERVED </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A</td><td colspan="1">Reserved. </td><td colspan="1">Reserved.</td></tr>
</table>

**REG12H: Input OCP Threshold for Triggering PROCHOT ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">7 </td><td colspan="1" valign="bottom">RESERVED </td><td colspan="1" valign="bottom">0 </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">Reserved. </td><td colspan="1" valign="bottom">Reserved. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>I [3] </p><p>IN_OCP</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">6400mA. </td><td colspan="1" rowspan="4">These  bits  set  the input  over-current threshold. PROCHOT  is triggered  when  the input  current exceeds  this threshold.  It  has  a 700mA offset, and a 11.9A default via the OTP.  </td></tr>
<tr><td colspan="1">5 </td><td colspan="1"><p>I [2] </p><p>IN_OCP</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">3200mA. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1"><p>I [1] </p><p>IN_OCP</p></td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">1600mA. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1"><p>I [0] </p><p>IN_OCP</p></td><td colspan="1">0 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">800mA. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">RESERVED </td><td colspan="1">1 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">DIG_SKIP_ EN </td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1">0: Disabled 1: Enabled </td><td colspan="1">When  this  bit  is  1, digital  skip  mode  is enabled  to  skip PWM when the load is light for all loops. Set by the OTP. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">RESERVED </td><td colspan="1">1 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
</table>

**REG13H: Status Register ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="top">7 </td><td colspan="1" valign="top">BATT_ UVLO </td><td colspan="1" valign="top">0 </td><td colspan="1" valign="top">N/A </td><td colspan="1" valign="top">N/A </td><td colspan="1" valign="top">R </td><td colspan="1" valign="top"><p>0: Battery voltage UVLO has not occurred </p><p>1: Battery voltage UVLO has occurred </p></td><td colspan="1" valign="bottom">This bit indicates the battery  voltage under-voltage lockout  (UVLO) status. It is set to 0 by default.  </td></tr>
<tr><td colspan="1">6 </td><td colspan="1">VSYS_UV </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1"><p>0: The system does not have a UV condition </p><p>1: The system has a UV condition </p></td><td colspan="1">This bit indicates an under-voltage  (UV) condition,  which triggers  short-circuit protection.  It  is  set to 0 by default.  </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">RESERVED </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">PPM_STAT </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">0: No DPM 1: VINDPM or IINDPM </td><td colspan="1">This bit indicates the power  path management status. It  is  set  to  0  by default. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">CHG_ STAT[1] </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1" rowspan="2"><p>00: Not charging 01: Trickle charge or Pre-charge </p><p>10: Fast charge </p><p>11: Charge termination </p></td><td colspan="1" rowspan="2">These  bits  indicate the  charging  status. They  are  set  to  00 by default. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">CHG_ STAT[0] </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">ACOK </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">0: VIN not power good 1: VIN power good </td><td colspan="1">This bit indicates the power  good  status. It  is  set  to  0  by default. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">VSYS_STAT </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1"><p>0: In VSYSMIN regulation </p><p>1: Not in VSYSMIN regulation </p></td><td colspan="1">This bit indicates the VSYS  regulation status. It is set to 0 by default.  </td></tr>
</table>

**REG14H: Fault Register** 



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="top">7 </td><td colspan="1" valign="top">WATCHDOG _FAULT </td><td colspan="1" valign="top">0 </td><td colspan="1" valign="top">N/A </td><td colspan="1" valign="top">N/A </td><td colspan="1" valign="top">R </td><td colspan="1" valign="top">0: Normal operation 1: The watchdog timer has expired </td><td colspan="1" valign="bottom">This  bit  indicates whether a watchdog fault has occurred. It is set to 0 by default. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1">OTG_FAULT </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">0: Normal operation 1: VBUS is overloaded, or VBUS over-voltage protection (OVP) has occurred </td><td colspan="1">This  bit  indicates whether  an  OTG mode  fault  has occurred. It is set to 0 by default. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">CHG_FAULT [1] </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1" rowspan="2"><p>00: Normal operation 01: Input over-voltage protection (OVP) has occurred </p><p>10: Thermal shutdown has occurred </p><p>11: The safety timer has expired </p></td><td colspan="1" rowspan="2">These  bits  indicate whether  a  charge fault  has  occurred. They  are  set  to  00 by default. If several faults occur, it goes in  the  following order:  01,  10,  then 11. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">CHG_FAULT [0] </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">BATT_ FAULT </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">0: Normal operation 1: Battery over- voltage protection (OVP) has occurred </td><td colspan="1">This  bit  indicates whether  a  battery fault has occurred. It is set to 0 by default. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">NTC_FAULT [2] </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1" rowspan="3">000: Normal 001: NTC cold 010: NTC cool 011: NTC warm 100: NTC hot </td><td colspan="1" rowspan="3">These  bits  indicate whether  an  NTC fault  has  occurred. They are set to 000 by default.  </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">NTC_FAULT [1] </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">NTC_FAULT [0] </td><td colspan="1">0 </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td></tr>
</table>
**REG16~17H: ADC Battery Voltage Result ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="2"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">15 </td><td colspan="1" valign="bottom"><p>V [9] </p><p>BATT</p></td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">R </td><td colspan="1" valign="bottom">6400mV. </td><td colspan="2" rowspan="10" valign="top">These  bits  indicate the ADC conversion of  the  battery voltage. </td></tr>
<tr><td colspan="1">14 </td><td colspan="1"><p>V [8] </p><p>BATT</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">3200mV. </td></tr>
<tr><td colspan="1">13 </td><td colspan="1"><p>V [7] </p><p>BATT</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">1600mV. </td></tr>
<tr><td colspan="1">12 </td><td colspan="1"><p>V [6] </p><p>BATT</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">800mV. </td></tr>
<tr><td colspan="1">11 </td><td colspan="1"><p>V [5] </p><p>BATT</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">400mV. </td></tr>
<tr><td colspan="1">10 </td><td colspan="1"><p>V [4] </p><p>BATT</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">200mV. </td></tr>
<tr><td colspan="1">9 </td><td colspan="1"><p>V [3] </p><p>BATT</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">100mV. </td></tr>
<tr><td colspan="1">8 </td><td colspan="1"><p>V [2] </p><p>BATT</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">50mV. </td></tr>
<tr><td colspan="1">7 </td><td colspan="1"><p>V [1] </p><p>BATT</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">25mV. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>V [0] </p><p>BATT</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">12\.5mV. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
</table>

**REG18~19H: ADC System Voltage Result  ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">15 </td><td colspan="1" valign="bottom"><p>V [9] </p><p>SYS</p></td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">R </td><td colspan="1" valign="bottom">6400mV. </td><td colspan="1" rowspan="10" valign="top">These  bits  indicate the ADC conversion of  the  system voltage.</td></tr>
<tr><td colspan="1">14 </td><td colspan="1"><p>V [8] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">3200mV. </td></tr>
<tr><td colspan="1">13 </td><td colspan="1"><p>V [7] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">1600mV. </td></tr>
<tr><td colspan="1">12 </td><td colspan="1"><p>V [6] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">800mV. </td></tr>
<tr><td colspan="1">11 </td><td colspan="1"><p>V [5] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">400mV. </td></tr>
<tr><td colspan="1">10 </td><td colspan="1"><p>V [4] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">200mV. </td></tr>
<tr><td colspan="1">9 </td><td colspan="1"><p>V [3] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">100mV. </td></tr>
<tr><td colspan="1">8 </td><td colspan="1"><p>V [2] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">50mV. </td></tr>
<tr><td colspan="1">7 </td><td colspan="1"><p>V [1] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">25mV. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>V [0] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">12\.5mV. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
</table>

**REG1A~1BH: ADC Battery Charge Current Result**  



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">15 </td><td colspan="1" valign="bottom"><p>I [9] </p><p>CHG</p></td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">R </td><td colspan="1" valign="bottom">6400mA. </td><td colspan="1" rowspan="10" valign="top">These  bits  indicate the ADC conversion of  the  charge current.</td></tr>
<tr><td colspan="1">14 </td><td colspan="1"><p>I [8] </p><p>CHG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">3200mA. </td></tr>
<tr><td colspan="1">13 </td><td colspan="1"><p>I [7] </p><p>CHG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">1600mA. </td></tr>
<tr><td colspan="1">12 </td><td colspan="1"><p>I [6] </p><p>CHG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">800mA. </td></tr>
<tr><td colspan="1">11 </td><td colspan="1"><p>I [5] </p><p>CHG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">400mA. </td></tr>
<tr><td colspan="1">10 </td><td colspan="1"><p>I [4] </p><p>CHG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">200mA. </td></tr>
<tr><td colspan="1">9 </td><td colspan="1"><p>I [3] </p><p>CHG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">100mA. </td></tr>
<tr><td colspan="1">8 </td><td colspan="1"><p>I [2] </p><p>CHG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">50mA. </td></tr>
<tr><td colspan="1">7 </td><td colspan="1"><p>I [1] </p><p>CHG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">25mA. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>I [0] </p><p>CHG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">12\.5mA. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
</table>

**REG1C~1DH: ADC Input Voltage Result  ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="2"><b>Name</b> </th><th colspan="2"><b>Default</b> </th><th colspan="2"><b>Reset by REG_RST</b> </th><th colspan="2"><b>Reset by WTD</b> </th><th colspan="2"><b>R/W</b> </th><th colspan="2"><b>Description</b> </th><th colspan="2"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">15 </td><td colspan="2" valign="bottom"><p>V [9] </p><p>IN</p></td><td colspan="2" valign="bottom">N/A </td><td colspan="2" valign="bottom">N/A </td><td colspan="2" valign="bottom">N/A </td><td colspan="2" valign="bottom">R </td><td colspan="2" valign="bottom">12800mV. </td><td colspan="2" rowspan="10" valign="top">These  bits  indicate the ADC conversion of the input voltage. </td></tr>
<tr><td colspan="1">14 </td><td colspan="2"><p>V [8] </p><p>IN</p></td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">R </td><td colspan="2">6400mV. </td></tr>
<tr><td colspan="1">13 </td><td colspan="2"><p>V [7] </p><p>IN</p></td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">R </td><td colspan="2">3200mV. </td></tr>
<tr><td colspan="1">12 </td><td colspan="2"><p>V [6] </p><p>IN</p></td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">R </td><td colspan="2">1600mV. </td></tr>
<tr><td colspan="1">11 </td><td colspan="2"><p>V [5] </p><p>IN</p></td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">R </td><td colspan="2">800mV. </td></tr>
<tr><td colspan="1">10 </td><td colspan="2"><p>V [4] </p><p>IN</p></td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">R </td><td colspan="2">400mV. </td></tr>
<tr><td colspan="1">9 </td><td colspan="2"><p>V [3] </p><p>IN</p></td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">R </td><td colspan="2">200mV. </td></tr>
<tr><td colspan="1">8 </td><td colspan="2"><p>V [2] </p><p>IN</p></td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">R </td><td colspan="2">100mV. </td></tr>
<tr><td colspan="1">7 </td><td colspan="2"><p>V [1] </p><p>IN</p></td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">R </td><td colspan="2">50mV. </td></tr>
<tr><td colspan="1">6 </td><td colspan="2"><p>V [0] </p><p>IN</p></td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">R </td><td colspan="2">25mV. </td></tr>
<tr><td colspan="1">5 </td><td colspan="2">RESERVED </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">Reserved. </td><td colspan="2">Reserved.</td></tr>
<tr><td colspan="1">4 </td><td colspan="2">RESERVED </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">Reserved. </td><td colspan="2">Reserved.</td></tr>
<tr><td colspan="1">3 </td><td colspan="2">RESERVED </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">Reserved. </td><td colspan="2">Reserved.</td></tr>
<tr><td colspan="1">2 </td><td colspan="2">RESERVED </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">Reserved. </td><td colspan="2">Reserved.</td></tr>
<tr><td colspan="1">1 </td><td colspan="2">RESERVED </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">Reserved. </td><td colspan="2">Reserved.</td></tr>
<tr><td colspan="1">0 </td><td colspan="1">RESERVED </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">N/A </td><td colspan="2">Reserved. </td><td colspan="2">Reserved. </td></tr>
</table>

**REG1E~1FH: ADC Input Current Result**  



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">15 </td><td colspan="1" valign="bottom"><p>I [9] </p><p>IN</p></td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">R </td><td colspan="1" valign="bottom">3200mA. </td><td colspan="1" rowspan="10" valign="top">These  bits  indicate the ADC conversion of the input current.</td></tr>
<tr><td colspan="1">14 </td><td colspan="1"><p>I [8] </p><p>IN</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">1600mA. </td></tr>
<tr><td colspan="1">13 </td><td colspan="1"><p>I [7] </p><p>IN</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">800mA. </td></tr>
<tr><td colspan="1">12 </td><td colspan="1"><p>I [6] </p><p>IN</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">400mA. </td></tr>
<tr><td colspan="1">11 </td><td colspan="1"><p>I [5] </p><p>IN</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">200mA. </td></tr>
<tr><td colspan="1">10 </td><td colspan="1"><p>I [4] </p><p>IN</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">100mA. </td></tr>
<tr><td colspan="1">9 </td><td colspan="1"><p>I [3] </p><p>IN</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">50mA. </td></tr>
<tr><td colspan="1">8 </td><td colspan="1"><p>I [2] </p><p>IN</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">25mA. </td></tr>
<tr><td colspan="1">7 </td><td colspan="1"><p>I [1] </p><p>IN</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">12\.5mA. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>I [0]</p><p>IN</p></td><td colspan="1">N/A</td><td colspan="1">N/A</td><td colspan="1">N/A</td><td colspan="1">R </td><td colspan="1">6\.25mA.</td></tr>
<tr><td colspan="1">5 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
</table>

**REG20~21H: ADC OTG Output Voltage Result  ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="2"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">15 </td><td colspan="1" valign="bottom"><p>V [9] </p><p>IN_OTG</p></td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">R </td><td colspan="1" valign="bottom">12800mV. </td><td colspan="2" rowspan="10" valign="top">These  bits  indicate the ADC conversion of the OTG voltage. </td></tr>
<tr><td colspan="1">14 </td><td colspan="1"><p>V [8] </p><p>IN_OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">6400mV. </td></tr>
<tr><td colspan="1">13 </td><td colspan="1"><p>V [7] </p><p>IN_OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">3200mV. </td></tr>
<tr><td colspan="1">12 </td><td colspan="1"><p>V [6] </p><p>IN_OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">1600mV. </td></tr>
<tr><td colspan="1">11 </td><td colspan="1"><p>V [5] </p><p>IN_OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">800mV. </td></tr>
<tr><td colspan="1">10 </td><td colspan="1"><p>V [4] </p><p>IN_OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">400mV. </td></tr>
<tr><td colspan="1">9 </td><td colspan="1"><p>V [3] </p><p>IN_OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">200mV. </td></tr>
<tr><td colspan="1">8 </td><td colspan="1"><p>V [2] </p><p>IN_OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">100mV. </td></tr>
<tr><td colspan="1">7 </td><td colspan="1"><p>V [1] </p><p>IN_OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">50mV. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>V [0] </p><p>IN_OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">25mV. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="2">Reserved.</td></tr>
<tr><td colspan="1">4 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="2">Reserved.</td></tr>
<tr><td colspan="1">3 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="2">Reserved.</td></tr>
<tr><td colspan="1">2 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved.</td></tr>
<tr><td colspan="1">1 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved.</td></tr>
<tr><td colspan="1">0 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved.</td></tr>
</table>

**REG22~23H: ADC OTG Output Current Result** 



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">15 </td><td colspan="1" valign="bottom"><p>I [9] </p><p>OTG</p></td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">R </td><td colspan="1" valign="bottom">3200mA. </td><td colspan="1" rowspan="10" valign="top">These  bits  indicate the ADC conversion of the OTG current. </td></tr>
<tr><td colspan="1">14 </td><td colspan="1"><p>I [8] </p><p>OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">1600mA. </td></tr>
<tr><td colspan="1">13 </td><td colspan="1"><p>I [7] </p><p>OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">800mA. </td></tr>
<tr><td colspan="1">12 </td><td colspan="1"><p>I [6] </p><p>OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">400mA. </td></tr>
<tr><td colspan="1">11 </td><td colspan="1"><p>I [5] </p><p>OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">200mA. </td></tr>
<tr><td colspan="1">10 </td><td colspan="1"><p>I [4] </p><p>OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">100mA. </td></tr>
<tr><td colspan="1">9 </td><td colspan="1"><p>I [3] </p><p>OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">50mA. </td></tr>
<tr><td colspan="1">8 </td><td colspan="1"><p>I [2] </p><p>OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">25mA. </td></tr>
<tr><td colspan="1">7 </td><td colspan="1"><p>I [1] </p><p>OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">12\.5mA. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>I [0] </p><p>OTG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">6\.25mA. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
</table>

**REG24~25H: ADC Junction Temperature Result ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">15 </td><td colspan="1" valign="bottom">TJ[9] </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">R </td><td colspan="1" valign="bottom">512 </td><td colspan="1" rowspan="10" valign="top">These  bits  indicate the ADC conversion of  the  IC  junction temperature  sense. TJ  =  903  -  2.578  x T(°C).</td></tr>
<tr><td colspan="1">14 </td><td colspan="1">TJ[8] </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">256 </td></tr>
<tr><td colspan="1">13 </td><td colspan="1">TJ[7] </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">128 </td></tr>
<tr><td colspan="1">12 </td><td colspan="1">TJ[6] </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">64 </td></tr>
<tr><td colspan="1">11 </td><td colspan="1">TJ[5] </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">32 </td></tr>
<tr><td colspan="1">10 </td><td colspan="1">TJ[4] </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">16 </td></tr>
<tr><td colspan="1">9 </td><td colspan="1">TJ[3] </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">8 </td></tr>
<tr><td colspan="1">8 </td><td colspan="1">TJ[2] </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">4 </td></tr>
<tr><td colspan="1">7 </td><td colspan="1">TJ[1] </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">2 </td></tr>
<tr><td colspan="1">6 </td><td colspan="1">TJ[0] </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">1 </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved.</td></tr>
<tr><td colspan="1">4 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved.</td></tr>
<tr><td colspan="1">2 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved.</td></tr>
<tr><td colspan="1">1 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved.</td></tr>
<tr><td colspan="1">0 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved.</td></tr>
</table>

**REG26~27H: ADC System Power Result** 



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">15 </td><td colspan="1" valign="bottom"><p>P [9] </p><p>SYS</p></td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">R </td><td colspan="1" valign="bottom">64W. </td><td colspan="1" rowspan="10" valign="top">These  bits  indicate the ADC conversion of  the  system power. </td></tr>
<tr><td colspan="1">14 </td><td colspan="1"><p>P [8] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">32W. </td></tr>
<tr><td colspan="1">13 </td><td colspan="1"><p>P [7] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">16W. </td></tr>
<tr><td colspan="1">12 </td><td colspan="1"><p>P [6] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">8W. </td></tr>
<tr><td colspan="1">11 </td><td colspan="1"><p>P [5] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">4W. </td></tr>
<tr><td colspan="1">10 </td><td colspan="1"><p>P [4] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">2W. </td></tr>
<tr><td colspan="1">9 </td><td colspan="1"><p>P [3] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">1W. </td></tr>
<tr><td colspan="1">8 </td><td colspan="1"><p>P [2] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">0\.5W. </td></tr>
<tr><td colspan="1">7 </td><td colspan="1"><p>P [1] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">0\.25W. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>P [0] </p><p>SYS</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">0\.125W. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
</table>

**REG28~29H: ADC Battery Discharge Current Result ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="2"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">15 </td><td colspan="1" valign="bottom"><p>I [9] </p><p>BATT_DSG</p></td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">R </td><td colspan="1" valign="bottom">6400mA. </td><td colspan="2" rowspan="10" valign="top">These  bits  indicate the ADC conversion of  the  battery discharge current. </td></tr>
<tr><td colspan="1">14 </td><td colspan="1"><p>I [8] </p><p>BATT_DSG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">3200mA. </td></tr>
<tr><td colspan="1">13 </td><td colspan="1"><p>I [7] </p><p>BATT_DSG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">1600mA. </td></tr>
<tr><td colspan="1">12 </td><td colspan="1"><p>I [6] </p><p>BATT_DSG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">800mA. </td></tr>
<tr><td colspan="1">11 </td><td colspan="1"><p>I [5] </p><p>BATT_DSG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">400mA. </td></tr>
<tr><td colspan="1">10 </td><td colspan="1"><p>I [4] </p><p>BATT_DSG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">200mA. </td></tr>
<tr><td colspan="1">9 </td><td colspan="1"><p>I [3] </p><p>BATT_DSG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">100mA. </td></tr>
<tr><td colspan="1">8 </td><td colspan="1"><p>I [2] </p><p>BATT_DSG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">50mA. </td></tr>
<tr><td colspan="1">7 </td><td colspan="1"><p>I [1] </p><p>BATT_DSG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">25mA. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1"><p>I [0] </p><p>BATT_DSG</p></td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">12\.5mA. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="2">Reserved. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
</table>

**REG2BH: Battery Over-Voltage Protection Deglitch Time** 



|**Bit** |**Name** |**Default** |**Reset by REG\_RST** |**Reset by WTD** |**R/W** |**Description** |**Comment** |
| - | - | - | - | :-: | - | - | - |
|7 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|6 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|5 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|4 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|3 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|2 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|1 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|0 |VBATT\_ OVP\_DGL |1 |Y |Y |R/W |0: 200μs 1: 0μs |This bit is set to 1 by default via the OTP. |

**REG2DH: Battery Voltage Loop Enable** 



|**Bit** |**Name** |**Default** |**Reset by REG\_RST** |**Reset by WTD** |**R/W** |**Description** |**Comment** |
| - | - | - | - | :-: | - | - | - |
|7 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|6 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|5 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|4 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|3 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|2 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|1 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|0 |VBATT\_ LP\_EN |1 |Y |Y |R/W |0: Disabled 1: Enabled |This bit is set to 1 by default. |

**REG30H: Battery Pre-charge Threshold Option ![ref2]**



|**Bit** |**Name** |**Default** |**Reset by REG\_RST** |**Reset by WTD** |**R/W** |**Description** |**Comment** |
| - | - | - | - | :-: | - | - | - |
|7 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|6 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|5 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|4 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|3 |VBATT\_PR E\_SEL |1 |Y |Y |R/W |0: Option1 1: Option2 |This bit is set to 1 by default via the OTP. |
|2 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|1 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|0 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |

**REG31H: System Voltage Threshold for Pulse Skipping** 



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">7 </td><td colspan="1" valign="bottom">RESERVED </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">Reserved. </td><td colspan="1" valign="bottom">Reserved. </td></tr>
<tr><td colspan="1">6 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">VSYS_SKIP [1] </td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td><td colspan="1" rowspan="2">00: 102% 01: 103% 10: 104% 11: 101% </td><td colspan="1" rowspan="2">These bits are set to 11 by default via the OTP. </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">VSYS_SKIP [0] </td><td colspan="1">1 </td><td colspan="1">Y </td><td colspan="1">Y </td><td colspan="1">R/W </td></tr>
</table>
**REG33H: INT Mask for Hi-Z Mode Entry and Exit** 



|**Bit** |**Name** |**Default** |**Reset by REG\_RST** |**Reset by WTD** |**R/W** |**Description** |**Comment** |
| - | - | - | - | :-: | - | - | - |
|7 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|6 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|5 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|4 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|3 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|2 |HIZ\_INT\_ MASK |1 |Y |Y |R/W |<p>0: Masked </p><p>1: Not masked </p>|This  bit  configures the  INT  output  for Hi-Z mode entry and exit. It is set to 1 by default via the OTP.  |
|1 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|0 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |

**REG36H: Analog Frequency Loop Enable ![ref2]**



|**Bit** |**Name** |**Default** |**Reset by REG\_RST** |**Reset by WTD** |**R/W** |**Description** |**Comment** ||
| - | - | - | - | :-: | - | - | - | :- |
|7 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. ||
|6 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. ||
|5 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. ||
|4 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. ||
|3 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. ||
|2 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. ||
|1 |FS\_LOOP\_ EN |0 |Y |Y |R/W |<p>0: Disable the analog frequency loop </p><p>1: Enable the analog frequency loop </p>|When  the  analog frequency  loop  is disabled,  an alternative  tOFF calculation  is  used to  calibrate  the switching frequency. ||
|0 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. ||

**REG40~41H: ADC Result for NTC voltage ![ref2]**



<table><tr><th colspan="1"><b>Bit</b> </th><th colspan="1"><b>Name</b> </th><th colspan="1"><b>Default</b> </th><th colspan="1"><b>Reset by REG_RST</b> </th><th colspan="1"><b>Reset by WTD</b> </th><th colspan="1"><b>R/W</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Comment</b> </th></tr>
<tr><td colspan="1" valign="bottom">15 </td><td colspan="1" valign="bottom">RESERVED </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">N/A </td><td colspan="1" valign="bottom">Reserved. </td><td colspan="1" valign="bottom">Reserved. </td></tr>
<tr><td colspan="1">14 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">13 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">12 </td><td colspan="1">RESERVED </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">Reserved. </td><td colspan="1">Reserved. </td></tr>
<tr><td colspan="1">11 </td><td colspan="1">NTC [11]</td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">2048 </td><td colspan="1" rowspan="12">These  bits  indicate the ADC conversion of  the  NTC  voltage versus the reference voltage  (1.6V).  The real NTC voltage  is NTC  [11:0]  x 1.6V/4096. </td></tr>
<tr><td colspan="1">10 </td><td colspan="1">NTC [10]</td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">1024 </td></tr>
<tr><td colspan="1">9 </td><td colspan="1">NTC [9]</td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">512 </td></tr>
<tr><td colspan="1">8 </td><td colspan="1">NTC 8]</td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">256 </td></tr>
<tr><td colspan="1">7 </td><td colspan="1">NTC [7]</td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">128 </td></tr>
<tr><td colspan="1">6 </td><td colspan="1">NTC [6]</td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">64 </td></tr>
<tr><td colspan="1">5 </td><td colspan="1">NTC [5]</td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">32 </td></tr>
<tr><td colspan="1">4 </td><td colspan="1">NTC [4]</td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">16 </td></tr>
<tr><td colspan="1">3 </td><td colspan="1">NTC [3]</td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">8 </td></tr>
<tr><td colspan="1">2 </td><td colspan="1">NTC [2]</td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">4 </td></tr>
<tr><td colspan="1">1 </td><td colspan="1">NTC [1]</td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">2 </td></tr>
<tr><td colspan="1">0 </td><td colspan="1">NTC [0]</td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">N/A </td><td colspan="1">R </td><td colspan="1">1 </td></tr>
</table>
**REG48H: Hi-Z Mode Indication (DC/DC Switcher is Off) ![ref2]**



|**Bit** |**Name** |**Default** |**Reset by REG\_RST** |**Reset by WTD** |**R/W** |**Description** |**Comment** |
| - | - | - | - | :-: | - | - | - |
|7 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|6 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|5 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|4 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|3 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|2 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|1 |RESERVED |N/A |N/A |N/A |N/A |Reserved. |Reserved. |
|0 |HI-Z MODE |0 |N/A |N/A |R |0: Buck charge or boost charge mode 1: Hi-Z mode |This bit indicates the state  of  the  DC/DC operation. |

**APPLICATION INFORMATION**  

MP2762A Rev. 1.1  MonolithicPower.com ****62**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**Selecting the Input Current-Sense Filter** 

The MP2762A has an input current loop to limit the output current drawn from the USB port. An external  current-sense  resistor  is  required  to sense  the  average  input  current.  The  input current  sensed  through  IAP/IAN  covers  the ripple  current  and  improves  the  input  current accuracy and loop stability.  

Figure  20  shows  a  recommended  application that can filter noise.  

RS1:10mΩ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.082.png)

2Ω 2Ω

100nF

IAP IAN

MP2762A

**Figure 20: Input Current-Sense Filter** 

**Selecting the Input Capacitor** 

The input capacitor from the typical application circuit absorbs the maximum ripple current from the PWM converter (see Figure 25 on page 58). The worst-case RMS ripple current is half of the 

output current when the duty cycle is 50% in buck mode, estimated with Equation (5): 

VSYSx(VIN −VSYS)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.083.png)

ICIN\_RMS =ISYSx VIN~~    (5) 

Low-ESR ceramic capacitors with X7R or X5R dielectrics  are  recommended  to  be  the  input decoupling capacitor, and should be placed as close  as  possible  to  IN  and  PGND.  Their voltage  rating  must  exceed  the  normal  input voltage level. A capacitor with a minimum 25V rating  is  recommended  for  input  voltages between 19V and 20V. 

**Selecting the VMAX\_BST Output Capacitor** 

The MP2762A has an integrated charge pump to  power  the  high-side  MOSFET  (HS-FET) driver.  An  external  output  capacitor  must  be placed between the VMAX\_BST pin and PGND to act as an output capacitor for the integrated charge pump. In addition to the charge pump output, several other paths can supplement the output  capacitor  (see  Figure  21).  To  limit  the inrush current flowing into the capacitor during input power or battery hot insertion,  place an additional  100Ω  resistor  in  series  with  the charge pump output capacitor. 

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

High-Side FET Driver![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.084.png)

VIN VMAX\_BST

Mux Charge Pump

VSYS

VCC 100Ω VIN 100nF

VSYS

VBSTx

**Figure 21: VMAX\_BST Circuit Diagram ![ref2]**

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**VCC Decoupling Capacitor** 

VCC  is  an  internal  LDO  output.  An  external 10µF  decoupling  capacitor  must  be  placed between VCC and AGND. 

**INT and PROCHOT Pull-Up** 

\--------- ------------------------------

Both  the INT and PROCHOT pins  are  open- drain  outputs  that  interrupt  operation  if  any status  or  faults  occurs.  To  deliver  high  logic, these  pins  must  be  pulled  up  to  an  external power source by 10kΩ to 100kΩ resistors. 

**NTC Sense Resistive Divider** 

In  real  applications,  an  external  thermistor (negative  temperature  coefficient)  is  placed close  to  the  battery  to  sense  the  battery’s temperature.  The  MP2762A  measures  the battery temperature by monitoring the voltage ratio  between  the  NTC  and  VNTC  pins  (see Figure 22). Every temperature corresponds to a voltage  ratio.  The  MP2762A  has  four temperature  thresholds  to  satisfy  JEITA requirements. 

MP2762A Rev. 1.1  MonolithicPower.com ****63**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**VNTC![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.085.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.086.png)**

**Digital  Charge MUX** ADC

RH **Comparator Control**

**NTC**

Hot/Warm/Cool/Cold

RL

RNTC

**Figure 22: Temperature Sensing** 

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

For a given NTC thermistor, the NTC hot and cold temperature points can be calculated with Equation (6) and Equation (7), respectively: 

RLxRNTC\_HOT

RL +RNTC\_HOT V

RH RL +RNTC\_HOT = VVHNOTCT (6) 

R xR

\+ L NTC\_HOT

RLxRNTC\_COLD

R +R V

+L RLxNRTC\_COLD~~ = VCOLD (7) 

NTC\_COLD

RH RL +RNTC\_COLD VNTC

Where RNTC\_HOT is the thermistor value at the expected hot temperature protection point, and RNTC\_COLD  is  the  thermistor  value  at  the expected  cold  temperature  protection  point. VHOT / VVNTC and VCOLD / VVNTC are 48.3% and 71.1%, respectively.  

Assume the expected hot and cold temperature thresholds are 60°C and 0°C. Using a 104AT thermistor as an example, the thermistor values are: 

- RNTC\_COLD = 390.3kΩ ![ref2]
- RNTC\_HOT = 19.72kΩ 

RH and RL can be calculated with Equation (6) and  Equation  (7).  RH  =  13.79kΩ  and  RL  = 37.15kΩ. 

**Selecting the Inductor**  

Inductor  selection  is  a  tradeoff  between  cost, size,  and  efficiency.  A  lower-value  inductor offers a smaller size, but results in higher ripple current, magnetic hysteresis losses, and output capacitance. The inductor ripple current should not exceed 30% of the maximum load current under worst-case conditions.  

The  MP2762A  has  three  options  for  the switching  frequency.  A  higher  switching frequency  allows  the  use  of  smaller  inductor and  capacitor  values.  The  inductor  saturation current should be higher than the load current plus  half  the  ripple  current.  The  MP2762A supports  interleaving  dual-phase  operation, which  reduces  the  output  current  ripple.  This allows  a  smaller  inductor  to  be  used,  which balances  DCR  and  size.  The  recommended inductors are based on a 50% current ripple. 

The  inductor  ripple  current  in  buck  operation depends  on  the  input  voltage,  duty  cycle, switching  frequency,  and  inductance.  The inductance can be calculated with Equation (8): 

L=VIN-VSYS x VSYS (8)

DIL VINxfSW

The inductor’s peak current can be calculated with Equation (9): 

I =I + DIL (9)

PEAK LOAD(MAX) 2

Where  VIN  is  the  input  voltage,  VSYS  is  the system voltage, fSW is the switching frequency, and ∆IL is the expected inductor current ripple.  

Table 1 lists how to select the inductance based on different voltages in buck mode.  

MP2762A Rev. 1.1  MonolithicPower.com ****64**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**Table 1: Inductance Values for Buck Mode** 



<table><tr><th colspan="1"><b>Specs</b> </th><th colspan="5"><b>Inductance Selection</b> </th></tr>
<tr><td colspan="1"><p><b>V</b></p><p><b>IN</b></p></td><td colspan="1"><b>Calculations</b> </td><td colspan="1"><p><b>L</b></p><p><b>MIN</b></p></td><td colspan="1"><b>L</b> </td><td colspan="1"><p><b>I</b></p><p><b>SAT</b></p></td><td colspan="1"><b>DCR (mΩ)</b> </td></tr>
<tr><td colspan="1" valign="top">9V </td><td colspan="1" rowspan="4" valign="top"><p>V -V V</p><p>L= IN SYS x SYS DIL VINxfSW</p><p>ΔIL = 0.5 x ISYS = 3A </p><p>fSW = 800kHz </p></td><td colspan="1" valign="top">0\.65μH </td><td colspan="1" valign="top">1\.5μH </td><td colspan="1" valign="top">>6.7 </td><td colspan="1" valign="top"><20 </td></tr>
<tr><td colspan="1">12V </td><td colspan="1">1\.2μH </td><td colspan="1">1\.5μH </td><td colspan="1">>7.1 </td><td colspan="1"><20 </td></tr>
<tr><td colspan="1">15V </td><td colspan="1">1\.5μH </td><td colspan="1">1\.5μH </td><td colspan="1">>7.5 </td><td colspan="1"><20 </td></tr>
<tr><td colspan="1">20V </td><td colspan="1">2\.0μH </td><td colspan="1">2\.2μH </td><td colspan="1">>7.4 </td><td colspan="1"><20 </td></tr>
</table>

When the MP2762A operates in boost mode,  The  peak  current  of  the  inductor  can  be the required inductance can be estimated with  estimated with Equation (11): 

Equation (10): 

V x(V −V ) I =I + DIL (11) L = IN SYS IN (10) PEAK IN(MAX) 2

VSYSxfSWxDIL

Table 2 lists how to select the inductance based on different voltages in boost mode. 

**Table 2: Inductance Values for Boost Mode** 



|**Specs** |**Inductance Selection** |||||
| - | - | :- | :- | :- | :- |
|<p>**V**</p><p>**IN**</p>|**Calculations**  |<p>**L**</p><p>**MIN**</p>|**L** |<p>**I**</p><p>**SAT**</p>|**DCR (mΩ)** |
|5V |<p>L = VINx(VSYS −VIN) VSYSxfSWxDIL</p><p>ΔIL = 0.5 x IIN = 2.5A fSW = 800kHz </p>|1\.1μH |1\.5μH |>7 |<20 |



MP2762A Rev. 1.1  MonolithicPower.com ****65**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

A  1.5µH  inductor  with  a  >7.5A  saturation current is recommended for most specifications. However, for applications that allow for a higher ripple  current,  a  lower-value  inductor  can  be used to reduce PCB size. 

**Selecting the System Capacitor**  

The  output  capacitor  (CSYS)  from  the  typical application  circuit  is  parallel  to  the  SYS  load (see Figure 25 on page 58). CSYS absorbs the high-frequency  switching  ripple  current  and smooths the output voltage. Its impedance must be below that of the system load to ensure that it absorbs the ripple current. 

Ceramic capacitors are recommended for their low ESR and small size, which allows the ESR of the output capacitor to be ignored.  ![ref2]

The output voltage ripple can be estimated with Equation (12): 

1− VSYS

DVSYS = VIN (12)

VSYS 8xCSYSxfS2WxL

The maximum output voltage ripple occurs at the minimum system voltage and the maximum input voltage. Assume that ±0.2% output ripple voltage should be obtained CCM mode.  

Then CSYS can be estimated with Equation (13): 

− VSYS

C = 1 IND                  (13) 

V

SYS V

8xf2 xLx SYS

SW VSYS

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

Based on Equation (13), CSYS must be 44µF. 

To further improve loop stability, use a minimum 60μF  capacitor.  For  an  output  capacitor,  the recommended  ceramic  capacitor  is  25V,  with X7R or X5R dielectrics. 

**Battery Insertion Protection** 

For applications where the battery should be hot- plugged into the MP2762A while VIN is present, it is recommended to place a 3A Schottky diode in parallel with the BATFET (Q7) (see Figure 23). 

This external  Schottky diode absorbs the large inrush  current  from  the  battery  pack,  and guarantees that the MP2762A operates normally. The Schottky diode’s peak forward surge current rating  should  exceed  the  actual  peak  inrush current,  which  varies  with  the  BATT  and  SYS capacitances. 

An external Schottky diode is not required if VIN is not present during battery insertion. 

MP2762A Rev. 1.1  MonolithicPower.com**  7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

L1 L2![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.087.png)

**VIN present System load![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.088.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.089.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.090.png)**

Q7

Q1 Q3 Q5 **Schottky Diode**

**Pack+ Hot insertion ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.091.png)**Q2 Q4 Q6

**Pack-**

**Figure 23: Battery Insertion Protection Circuit![ref2]**

MP2762A Rev. 1.1  MonolithicPower.com ****66**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

**PCB Layout Guidelines** 

Efficient PCB layout is critical for specified noise, efficiency, and stability requirements. A 4-layer or greater  PCB  is  recommended.  For  the  best performance,  refer  to  Figure  24  and  follow  the guidelines below: 

1\.  The  VMAX\_BST  capacitor  should  be 

connected to PGND. Place one 100Ω resistor in series with the VMAX\_BST capacitor. 

4. Place  the  VCC capacitor  close  to  the  VCC and AGND pins. 
4. A Kelvin connection is required for the input current-sense resistor. 
4. Place capacitors between VIN and PGND, as close as possible. 
4. For the input current sense, use CM and DM filters.  

MP2762A Rev. 1.1  MonolithicPower.com ****67**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  
**MP2762A – BUCK OR BOOST CHARGER IC FOR 2S BATTERY PACK![ref1]**

2. Connect AGND to PGND to each decoupling capacitor via a single-point connection. 
2. Connect  SW2  to  BST2,  and  place  a  BST capacitor  directly  on  top  of  BST2.   The internal path for BST2 is longer than BST1, so  the  two  phases  require  additional leverage. 



||||||
| :- | :- | :- | :- | :- |
||||||
||||||
||||||
||||||
||||||
|<p>BST1 CAP</p><p>(Bottom)</p>|||||
||||||
**SW3![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.092.png)**

VMAX\_BST CAP

BST3 CAP

BST2 CAP (Top)

**PGND** BST1 **23** BST2 **24**

**15** BST3

**14** IAM

VMAX\_BST **25**

**13** IBM **12**

PSY S

VCC **26**

AGND ACOK

**27**

SCL SDA

VCC

CAP

**10**

IAP

**29 30**

**9**

INT PROCHOT

IAN

**8**

**AGND**

**VBATT**

VBATT VBATT

<table><tr><th colspan="1" rowspan="2"></th><th colspan="1"></th><th colspan="1" rowspan="2"></th></tr>
<tr><td colspan="1" valign="top">RS1</td></tr>
</table>
CAP CAP

VIN VSYS

**VIN**

CAP CAP **PGND**

VSYS VSYS VSYS VSYS VSYS VSYS CAP CAP CAP CAP CAP CAP

VIN CAP

**PGND**

**VSYS**

**Figure 24: Recommended PCB Layout ![ref2]**

**TYPICAL APPLICATION CIRCUIT** 

L1 1.5µH

470nF 100Ω![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.093.png)

470nF C5 470nF L2 1.5µH C6 R4

2Ω 100nF C4

R3 C3

100nF

C7

**USB/Adapter** R1 2RΩ2 **System Load**

10mΩ

22µF 1µF 22µF 22µF~~ 22µF~~ 22µF 22µF C1 C2 C8 C9 C10 C14 C15

Q1 Q3 Q5

100kΩ

R6 Q2 Q4 Q6 Q7 VPULL-UP

R5, 100kΩ **Battery Pack**

B+

22µF 22µF

C11 C16

10µF

C12

CH 2-in-1  G

R7 100kΩ FET DSG VPULL-UP 13.7kΩ GN

RT1

1µF

C13

37\.4kΩ

RT2 100kΩ

14\.7kΩ RNTC

R8

**Figure 25: Typical Application Circuit Table 3: Key BOM for Figure 25 ![ref2]**



|**Qty** |**Ref** |**Value** |**Description** |**Package** |**Manufacturer** |
| - | - | - | - | - | - |
|8 |C1, C8, C9, C10, C11, C14, C15, C16 |22μF |Ceramic capacitor, 25V, X5R or X7R |0805 |Any |
|1 |C2 |1μF |Ceramic capacitor, 25V, X5R or X7R |0603 |Any |
|1 |C3 |100nF |Ceramic capacitor, 25V, X5R or X7R |0603 |Any |
|3 |C4, C5, C6 |470nF |Ceramic capacitor, 25V, X5R or X7R |0603 |Any |
|1 |C7 |100nF |Ceramic capacitor, 50V, X5R or X7R |0603 |Any |
|1 |C12 |10μF |Ceramic capacitor, 25V, X5R or X7R |0603 |Any |
|1 |R1 |10mΩ |Film resistor, 1% |1206 |Any |
|2 |R2, R3 |2Ω |Film resistor, 1% |0603 |Any |
|1 |R4 |100Ω |Film resistor, 1% |0603 |Any |
|1 |RT1 |13\.7kΩ |Film resistor, 1% |0603 |Any |
|1 |RT2 |37\.4kΩ |Film resistor, 1% |0603 |Any |
|2 |L1, L2 |1\.5μH |<p>Inductor, 1.5μH, low DCR, I >7A </p><p>SAT</p>|SMD |Any |

**PACKAGE INFORMATION** 

**QFN-30 (4mmx5mm) ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.094.png)![ref2]**

`  `![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.095.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.096.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.097.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.098.png)

![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.099.png) ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.100.png)

![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.101.png)

![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.102.png)

![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.103.png) ![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.104.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.105.png)

**CARRIER INFORMATION** 

Pin1 1 1 1 1![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.106.png)![](Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.107.png)

ABCD ABCD ABCD ABCD

**Feed Direction ![ref9]**



|**Part Number** |**Package Description** |**Quantity/ Reel** |**Quantity/ Tube** |**Quantity/ Tray** |**Reel Diameter** |**Carrier Tape Width** |**Carrier Tape Pitch** |
| - | :- | :-: | :-: | :-: | :- | :-: | :-: |
|MP2762AGV- xxxx-Z |QFN-30 (4mmx5mm) |5000 |N/A |N/A |13in |12mm |8mm |

**REVISION HISTORY**  



<table><tr><th colspan="1"><b>Revision #</b> </th><th colspan="1"><b>Revision Date</b> </th><th colspan="1"><b>Description</b> </th><th colspan="1"><b>Pages Updated</b> </th></tr>
<tr><td colspan="1" valign="top">1\.0 </td><td colspan="1" valign="top">12/11/2020 </td><td colspan="1" valign="top">Initial Release </td><td colspan="1" valign="top">- </td></tr>
<tr><td colspan="1" rowspan="24">1\.1 </td><td colspan="1" rowspan="24">7/14/2023 </td><td colspan="1">Updated  the  part  number  to  “MP2762A-0000”  in  the Evaluation Kit EVKT-MP2762A section </td><td colspan="1">3 </td></tr>
<tr><td colspan="1">Updated “–Z” to “-Z” </td><td colspan="1">3, 60 </td></tr>
<tr><td colspan="1">Updated “VBATT_PRE” to “VBATT_PRE+” </td><td colspan="1">8, 23–25 </td></tr>
<tr><td colspan="1">Updated  the  auto-recharge  battery  voltage  threshold parameter’s unit to “mv/cell” </td><td colspan="1">9 </td></tr>
<tr><td colspan="1">Added conditions for the total charger timer parameter </td><td colspan="1">12 </td></tr>
<tr><td colspan="1">Removed Table 1 from and added Figure 5 to the Operation Modes section </td><td colspan="1">21–22 </td></tr>
<tr><td colspan="1">Updated  section  title  from  “NVDC  Power  Path  Power Management” to “NVDC Power Path Management” </td><td colspan="1">23 </td></tr>
<tr><td colspan="1">Update figure numbers </td><td colspan="1">22–58 </td></tr>
<tr><td colspan="1"><p>Updated the NVDC Power Path Management section: </p><p>- Updated “via the buck or boost converter” to “via the buck converter”  </p><p>- Updated “the battery FET fully turns on once VBATT > VBATT_PRE + 140mV” to “the battery FET fully turns on once VBATT > VBATT_PRE+” </p></td><td colspan="1">23 </td></tr>
<tr><td colspan="1">Updated “boost mode” to “OTG mode” and “0.125W/bits” to “0.125W/bit” in the System Power Monitor Analog Output (PSYS) section </td><td colspan="1">26 </td></tr>
<tr><td colspan="1">Removed the clock stretching function from the I2C interface section </td><td colspan="1">28 </td></tr>
<tr><td colspan="1">Updated Figures 12–15 </td><td colspan="1">28–29 </td></tr>
<tr><td colspan="1">Updated the comment for REG04H, bit[0] </td><td colspan="1">33 </td></tr>
<tr><td colspan="1">Updated the comment for REG08H, bit[2] </td><td colspan="1">36 </td></tr>
<tr><td colspan="1">Updated the comment for REG0AH, bits[3:2] </td><td colspan="1">37 </td></tr>
<tr><td colspan="1">Updated  the  Reset  by  REG_RST  and  Reset  by  WTD columns  for  REG0BH~REG12H,  REG2BH,  REG2DH, REG30H, REH31H, REG33H, and REG36H </td><td colspan="1">38–42, 49–51 </td></tr>
<tr><td colspan="1">Updated the comment for REG0DH, bits[5:2] </td><td colspan="1">39 </td></tr>
<tr><td colspan="1">Updated the default value for REG12H, bit[2] </td><td colspan="1">41 </td></tr>
<tr><td colspan="1">Updated the description for REG13H, bits[4:2] </td><td colspan="1">42 </td></tr>
<tr><td colspan="1">Updated the comments for REG20~21H </td><td colspan="1">46 </td></tr>
<tr><td colspan="1">Updated “see Figure 22 on page 56” to “see Figure 25 on page 58” </td><td colspan="1">53, 55 </td></tr>
<tr><td colspan="1">Updated Equation 9; updated Equations 11–13 </td><td colspan="1">55 </td></tr>
<tr><td colspan="1">Updated table numbering </td><td colspan="1">55, 58 </td></tr>
<tr><td colspan="1">Added  the  Battery  Insertion  Protection  section;  added Figure 23 </td><td colspan="1">56 </td></tr>
</table>

**Notice:** The information in this document is subject to change without notice. Users should warrant and guarantee that third- party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications. ![ref9]
MP2762A Rev. 1.1  MonolithicPower.com ****72**** 7/14/2023  MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 

© 2023 MPS. All Rights Reserved.  

[ref1]: Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.001.png
[ref2]: Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.003.png
[ref3]: Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.012.png
[ref4]: Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.018.png
[ref5]: Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.025.png
[ref6]: Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.027.png
[ref7]: Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.030.png
[ref8]: Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.032.png
[ref9]: Aspose.Words.f61c220f-8254-415c-b63a-e4dbf7e70b76.108.png
