// Seed: 4258306517
module module_0 (
    input tri  id_0,
    input tri0 id_1
);
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd13,
    parameter id_3 = 32'd54
) (
    output uwire id_0,
    output tri1 id_1,
    input supply1 _id_2,
    input supply0 _id_3,
    input supply1 id_4
);
  wire [id_3 : id_2] id_6;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout tri0 id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = -1;
  wire [1 : 1] id_7;
endmodule
module module_3 #(
    parameter id_3 = 32'd28
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  union {logic [id_3 : -1] id_4;} id_5;
  ;
  buf primCall (id_1, id_2);
endmodule
