# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab4_RS232_reciver.srcs/sources_1/imports/Downloads/clockDivider.vhd" \
"../../../../Lab4_RS232_reciver.srcs/sources_1/imports/Downloads/display.vhd" \
"../../../../Lab4_RS232_reciver.srcs/sources_1/new/rs232_reciver.vhd" \
"../../../../Lab4_RS232_reciver.srcs/sim_1/new/tb.vhd" \

# Do not sort compile order
nosort
