parent	,	V_11
of_clk_add_provider	,	F_32
sunxi_divider_clk_setup	,	F_50
best_parent	,	V_19
DIV_ROUND_UP	,	F_8
shift	,	V_38
pre_div	,	V_27
clk_onecell_data	,	V_66
clk_mux_match	,	V_111
nclocks	,	V_107
sun4i_a10_init_clocks	,	F_68
clk_parent	,	V_61
divs_data	,	V_74
ARRAY_SIZE	,	F_69
best_child_rate	,	V_24
sun4i_a10_critical_clocks	,	V_113
to_sun6i_ahb1_clk	,	F_2
__clk_get_name	,	F_60
node	,	V_30
sun6i_critical_clocks	,	V_115
pr_err	,	F_46
sun5i_a13_get_ahb_factors	,	F_40
GFP_KERNEL	,	V_37
"clock-output-names"	,	L_1
sun6i_ahb1_clk_round	,	F_7
freq	,	V_46
device_node	,	V_29
sunxi_mux_clk_setup	,	F_48
rate_hw	,	V_77
clk_mux	,	V_31
sun6i_ahb1_clk_ops	,	V_44
sun9i_init_clocks	,	F_72
ahb1	,	V_5
round_freq_16	,	V_54
__clk_get_num_parents	,	F_11
order_base_2	,	F_41
clk_hw	,	V_1
u8	,	T_2
i	,	V_20
kcalloc	,	F_61
j	,	V_69
SUN6I_AHB1_MUX_GET_PARENT	,	F_4
k	,	V_48
__clk_get_flags	,	F_13
m	,	V_49
n	,	V_47
p	,	V_50
free_clkdata	,	V_90
setup_function	,	F_63
of_iomap	,	F_45
of_clk_src_onecell_get	,	V_73
__clk_get_rate	,	F_15
sunxi_factors_register	,	F_47
pclk	,	V_75
for_each_matching_node_and_match	,	F_64
__iomem	,	T_4
max_rate	,	V_15
CLK_DIVIDER_POWER_OF_TWO	,	V_63
of_node_full_name	,	F_25
reg	,	V_7
clk_register_clkdev	,	F_33
free_gate	,	V_95
clk_divider	,	V_84
clk_register_composite	,	F_31
clk_mux_ops	,	V_43
sunxi_factors_clk_setup	,	F_44
spin_unlock_irqrestore	,	F_22
clk_name	,	V_33
of_sunxi_table_clock_setup	,	F_62
clk_register_mux	,	F_49
qty	,	V_68
name	,	V_34
of_property_read_string	,	F_28
fixed	,	V_94
sun6i_ahb1_clk_determine_rate	,	F_10
sun6i_a31_get_pll1_factors	,	F_35
sun5i_critical_clocks	,	V_114
SUN6I_AHB1_PLL6_DIV_GET	,	F_5
rate	,	V_6
kzalloc	,	F_29
clk_register_gate	,	F_57
divider	,	V_85
pre_divp	,	V_10
kmalloc	,	F_54
find_last_bit	,	F_53
of_device_id	,	V_101
clk_divider_ops	,	V_99
min_rate	,	V_14
sun6i_ahb1_clk_set_rate	,	F_17
of_io_request_and_map	,	F_24
mask	,	V_40
child_rate	,	V_23
clk_divs_match	,	V_108
sun4i_get_pll1_factors	,	F_34
mux_data	,	V_57
SUN6I_AHB1_MAX_PARENTS	,	V_36
sun7i_a20_get_out_factors	,	F_43
gate	,	V_81
sun6i_ahb1_clk_recalc_rate	,	F_1
clk_gate	,	V_80
mult	,	V_96
freq_mhz	,	V_51
clk_get_parent_by_index	,	F_12
SUN6I_AHB1_MUX_MASK	,	V_41
__clk_round_rate	,	F_14
SUN6I_AHB1_DIV_GET	,	F_6
hw	,	V_2
clk_lock	,	V_28
__clk_get_hw	,	F_16
of_clk_src_simple_get	,	V_45
calcm	,	V_13
lock	,	V_42
calcp	,	V_12
clk_fixed_factor_ops	,	V_97
SUNXI_DIVISOR_WIDTH	,	V_98
clk	,	V_18
SUNXI_MAX_PARENTS	,	V_58
round_freq_6	,	V_53
sun6i_a31_get_pll6_factors	,	F_39
clk_fixed_factor	,	V_82
clocks	,	V_106
of_clk_get_parent_name	,	F_27
clkflags	,	V_88
kfree	,	F_30
sun5i_init_clocks	,	F_70
SUNXI_MUX_GATE_WIDTH	,	V_59
flags	,	V_26
SUN6I_AHB1_MUX_SHIFT	,	V_39
ndivs	,	V_86
clk_factors_match	,	V_109
clk_div_match	,	V_110
for_each_set_bit	,	F_55
bit_idx	,	V_93
sun6i_ahb1_clk	,	V_4
fix_factor	,	V_83
table	,	V_64
clk_prepare_enable	,	F_67
sun6i_ahb1_clk_setup	,	F_23
sun4i_get_apb1_factors	,	F_42
num_parents	,	V_21
best_parent_clk	,	V_17
clk_ops	,	V_78
clk_gate_ops	,	V_100
CLK_SET_RATE_PARENT	,	V_25
__init	,	T_3
width	,	V_62
SUNXI_GATES_MAX_SIZE	,	V_70
self	,	V_91
gates_data	,	V_65
sunxi_gates_clk_setup	,	F_52
clk_register_divider_table	,	F_51
data	,	V_56
parent_freq_mhz	,	V_52
clk_num	,	V_72
clk_data	,	V_67
clk_match	,	V_102
u32	,	T_1
function	,	V_103
sun6i_init_clocks	,	F_71
"Could not get registers for factors-clk: %s\n"	,	L_2
sun8i_a23_get_pll1_factors	,	F_37
free_clks	,	V_92
SUN6I_AHB1_MUX_PARENT_PLL6	,	V_8
best_parent_rate	,	V_16
factors_data	,	V_55
SUNXI_DIVS_MAX_QTY	,	V_87
div_data	,	V_60
clk_gates_match	,	V_112
spin_lock_irqsave	,	F_18
of_property_read_string_index	,	F_56
gate_hw	,	V_76
parents	,	V_35
clks	,	V_71
np	,	V_104
best	,	V_22
divp	,	V_9
mux	,	V_32
parent_rate	,	V_3
sunxi_divs_clk_setup	,	F_59
clk_get	,	F_66
readl	,	F_3
rate_ops	,	V_79
sun4i_get_pll5_factors	,	F_38
writel	,	F_21
match	,	V_105
WARN_ON	,	F_58
sunxi_init_clocks	,	F_65
factors	,	V_89
__roundup_pow_of_two	,	F_9
SUN6I_AHB1_PLL6_DIV_SET	,	F_20
round_down	,	F_36
SUN6I_AHB1_DIV_SET	,	F_19
"pll5"	,	L_3
IS_ERR	,	F_26
