#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Nov 20 20:39:28 2022
# Process ID: 1596
# Current directory: C:/Users/youss/Desktop/verilog-processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11952 C:\Users\youss\Desktop\verilog-processor\processor.xpr
# Log file: C:/Users/youss/Desktop/verilog-processor/vivado.log
# Journal file: C:/Users/youss/Desktop/verilog-processor\vivado.jou
# Running On: DESKTOP-QB11G1D, OS: Windows, CPU Frequency: 3893 MHz, CPU Physical cores: 16, Host memory: 34305 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/youss/Desktop/verilog-processor/processor.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/youss/Desktop/verilog-processor/testbench_behav1.wcfg
source testbench.tcl
current_wave_config {testbench_behav1.wcfg}
add_wave {{/testbench/out_insToDecode}} {{/testbench/out_ewr_reg}} {{/testbench/out_emem_to_reg}} {{/testbench/out_ewr_mem}} {{/testbench/out_ealu_op}} {{/testbench/out_edest_reg}} {{/testbench/out_eqa}} {{/testbench/out_eqb}} {{/testbench/out_eimm32}} {{/testbench/out_mwr_reg}} {{/testbench/out_mmem_to_reg}} {{/testbench/out_mwr_mem}} {{/testbench/out_mdest_reg}} {{/testbench/out_mqb}} {{/testbench/out_malu_out}} {{/testbench/out_wb_reg}} {{/testbench/out_wb_dest}} {{/testbench/out_wb_result}} 
relaunch_sim
run 10 ns
run 10 ns
restart
run 10 ns
run 10 ns
save_wave_config {C:/Users/youss/Desktop/verilog-processor/testbench_behav1.wcfg}
current_wave_config {testbench_behav1.wcfg}
add_wave {{/testbench/proccessor/insDecode/regFile/registers[4]}} {{/testbench/proccessor/insDecode/regFile/registers[5]}} 
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
save_wave_config {C:/Users/youss/Desktop/verilog-processor/testbench_behav1.wcfg}
close_sim
