// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="syrk_syrk,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.517000,HLS_SYN_LAT=29023,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=24941,HLS_SYN_LUT=15572,HLS_VERSION=2022_2_2}" *)

module syrk (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alpha,
        beta,
        A_address0,
        A_ce0,
        A_q0,
        B_address0,
        B_ce0,
        B_q0,
        C_out_address0,
        C_out_ce0,
        C_out_we0,
        C_out_d0
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alpha;
input  [31:0] beta;
output  [11:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [11:0] B_address0;
output   B_ce0;
input  [31:0] B_q0;
output  [11:0] C_out_address0;
output   C_out_ce0;
output   C_out_we0;
output  [31:0] C_out_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state5;
reg   [11:0] buff_A0_address0;
reg    buff_A0_ce0;
reg    buff_A0_we0;
wire   [31:0] buff_A0_q0;
reg    buff_A0_ce1;
wire   [31:0] buff_A0_q1;
reg    buff_A0_ce2;
wire   [31:0] buff_A0_q2;
reg    buff_A0_ce3;
wire   [31:0] buff_A0_q3;
reg    buff_A0_ce4;
wire   [31:0] buff_A0_q4;
reg    buff_A0_ce5;
wire   [31:0] buff_A0_q5;
reg    buff_A0_ce6;
wire   [31:0] buff_A0_q6;
reg    buff_A0_ce7;
wire   [31:0] buff_A0_q7;
reg    buff_A0_ce8;
wire   [31:0] buff_A0_q8;
reg    buff_A0_ce9;
wire   [31:0] buff_A0_q9;
reg    buff_A0_ce10;
wire   [31:0] buff_A0_q10;
reg    buff_A0_ce11;
wire   [31:0] buff_A0_q11;
reg    buff_A0_ce12;
wire   [31:0] buff_A0_q12;
reg    buff_A0_ce13;
wire   [31:0] buff_A0_q13;
reg    buff_A0_ce14;
wire   [31:0] buff_A0_q14;
reg    buff_A0_ce15;
wire   [31:0] buff_A0_q15;
reg   [11:0] buff_A1_address0;
reg    buff_A1_ce0;
reg    buff_A1_we0;
wire   [31:0] buff_A1_q0;
reg    buff_A1_ce1;
wire   [31:0] buff_A1_q1;
reg    buff_A1_ce2;
wire   [31:0] buff_A1_q2;
reg    buff_A1_ce3;
wire   [31:0] buff_A1_q3;
reg    buff_A1_ce4;
wire   [31:0] buff_A1_q4;
reg    buff_A1_ce5;
wire   [31:0] buff_A1_q5;
reg    buff_A1_ce6;
wire   [31:0] buff_A1_q6;
reg    buff_A1_ce7;
wire   [31:0] buff_A1_q7;
reg    buff_A1_ce8;
wire   [31:0] buff_A1_q8;
reg    buff_A1_ce9;
wire   [31:0] buff_A1_q9;
reg    buff_A1_ce10;
wire   [31:0] buff_A1_q10;
reg    buff_A1_ce11;
wire   [31:0] buff_A1_q11;
reg    buff_A1_ce12;
wire   [31:0] buff_A1_q12;
reg    buff_A1_ce13;
wire   [31:0] buff_A1_q13;
reg    buff_A1_ce14;
wire   [31:0] buff_A1_q14;
reg    buff_A1_ce15;
wire   [31:0] buff_A1_q15;
reg   [11:0] buff_B_address0;
reg    buff_B_ce0;
reg    buff_B_we0;
wire   [31:0] buff_B_q0;
reg   [11:0] buff_C_out_address0;
reg    buff_C_out_ce0;
reg    buff_C_out_we0;
reg   [31:0] buff_C_out_d0;
wire   [31:0] buff_C_out_q0;
reg    buff_C_out_ce1;
wire   [31:0] buff_C_out_q1;
wire    grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_start;
wire    grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_done;
wire    grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_idle;
wire    grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_ready;
wire   [11:0] grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_A_address0;
wire    grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_A_ce0;
wire   [11:0] grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_B_address0;
wire    grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_B_ce0;
wire   [11:0] grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A0_address0;
wire    grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A0_ce0;
wire    grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A0_we0;
wire   [31:0] grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A0_d0;
wire   [11:0] grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A1_address0;
wire    grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A1_ce0;
wire    grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A1_we0;
wire   [31:0] grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A1_d0;
wire   [11:0] grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_B_address0;
wire    grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_B_ce0;
wire    grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_B_we0;
wire   [31:0] grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_B_d0;
wire   [11:0] grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_C_out_address0;
wire    grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_C_out_ce0;
wire    grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_C_out_we0;
wire   [31:0] grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_C_out_d0;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_ap_start;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_ap_done;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_ap_idle;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_ap_ready;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address0;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce0;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address1;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce1;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address2;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce2;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address3;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce3;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address4;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce4;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address5;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce5;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address6;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce6;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address7;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce7;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address8;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce8;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address9;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce9;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address10;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce10;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address11;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce11;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address12;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce12;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address13;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce13;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address14;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce14;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address15;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce15;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address0;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce0;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address1;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce1;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address2;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce2;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address3;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce3;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address4;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce4;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address5;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce5;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address6;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce6;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address7;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce7;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address8;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce8;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address9;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce9;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address10;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce10;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address11;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce11;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address12;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce12;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address13;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce13;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address14;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce14;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address15;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce15;
wire   [11:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_C_out_address0;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_C_out_ce0;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_buff_C_out_we0;
wire   [31:0] grp_syrk_Pipeline_lp1_lp2_fu_84_buff_C_out_d0;
wire   [31:0] grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_118_p_din0;
wire   [31:0] grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_118_p_din1;
wire   [1:0] grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_118_p_opcode;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_118_p_ce;
wire   [31:0] grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_122_p_din0;
wire   [31:0] grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_122_p_din1;
wire    grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_122_p_ce;
wire    grp_syrk_Pipeline_lp4_lp5_fu_93_ap_start;
wire    grp_syrk_Pipeline_lp4_lp5_fu_93_ap_done;
wire    grp_syrk_Pipeline_lp4_lp5_fu_93_ap_idle;
wire    grp_syrk_Pipeline_lp4_lp5_fu_93_ap_ready;
wire   [11:0] grp_syrk_Pipeline_lp4_lp5_fu_93_buff_B_address0;
wire    grp_syrk_Pipeline_lp4_lp5_fu_93_buff_B_ce0;
wire   [11:0] grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_address0;
wire    grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_ce0;
wire    grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_we0;
wire   [31:0] grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_d0;
wire   [11:0] grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_address1;
wire    grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_ce1;
wire   [31:0] grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_118_p_din0;
wire   [31:0] grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_118_p_din1;
wire   [1:0] grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_118_p_opcode;
wire    grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_118_p_ce;
wire   [31:0] grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_122_p_din0;
wire   [31:0] grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_122_p_din1;
wire    grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_122_p_ce;
wire    grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_start;
wire    grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_done;
wire    grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_idle;
wire    grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_ready;
wire   [11:0] grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_C_out_address0;
wire    grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_C_out_ce0;
wire    grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_C_out_we0;
wire   [31:0] grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_C_out_d0;
wire   [11:0] grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_buff_C_out_address0;
wire    grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_buff_C_out_ce0;
reg    grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_syrk_Pipeline_lp1_lp2_fu_84_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_syrk_Pipeline_lp4_lp5_fu_93_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire   [31:0] grp_fu_118_p2;
reg   [31:0] grp_fu_118_p0;
reg   [31:0] grp_fu_118_p1;
reg    grp_fu_118_ce;
wire   [31:0] grp_fu_122_p2;
reg   [31:0] grp_fu_122_p0;
reg   [31:0] grp_fu_122_p1;
reg    grp_fu_122_ce;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_start_reg = 1'b0;
#0 grp_syrk_Pipeline_lp1_lp2_fu_84_ap_start_reg = 1'b0;
#0 grp_syrk_Pipeline_lp4_lp5_fu_93_ap_start_reg = 1'b0;
#0 grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_start_reg = 1'b0;
end

syrk_buff_A0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
buff_A0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff_A0_address0),
    .ce0(buff_A0_ce0),
    .we0(buff_A0_we0),
    .d0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A0_d0),
    .q0(buff_A0_q0),
    .address1(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address1),
    .ce1(buff_A0_ce1),
    .q1(buff_A0_q1),
    .address2(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address2),
    .ce2(buff_A0_ce2),
    .q2(buff_A0_q2),
    .address3(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address3),
    .ce3(buff_A0_ce3),
    .q3(buff_A0_q3),
    .address4(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address4),
    .ce4(buff_A0_ce4),
    .q4(buff_A0_q4),
    .address5(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address5),
    .ce5(buff_A0_ce5),
    .q5(buff_A0_q5),
    .address6(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address6),
    .ce6(buff_A0_ce6),
    .q6(buff_A0_q6),
    .address7(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address7),
    .ce7(buff_A0_ce7),
    .q7(buff_A0_q7),
    .address8(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address8),
    .ce8(buff_A0_ce8),
    .q8(buff_A0_q8),
    .address9(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address9),
    .ce9(buff_A0_ce9),
    .q9(buff_A0_q9),
    .address10(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address10),
    .ce10(buff_A0_ce10),
    .q10(buff_A0_q10),
    .address11(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address11),
    .ce11(buff_A0_ce11),
    .q11(buff_A0_q11),
    .address12(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address12),
    .ce12(buff_A0_ce12),
    .q12(buff_A0_q12),
    .address13(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address13),
    .ce13(buff_A0_ce13),
    .q13(buff_A0_q13),
    .address14(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address14),
    .ce14(buff_A0_ce14),
    .q14(buff_A0_q14),
    .address15(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address15),
    .ce15(buff_A0_ce15),
    .q15(buff_A0_q15)
);

syrk_buff_A0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
buff_A1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff_A1_address0),
    .ce0(buff_A1_ce0),
    .we0(buff_A1_we0),
    .d0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A1_d0),
    .q0(buff_A1_q0),
    .address1(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address1),
    .ce1(buff_A1_ce1),
    .q1(buff_A1_q1),
    .address2(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address2),
    .ce2(buff_A1_ce2),
    .q2(buff_A1_q2),
    .address3(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address3),
    .ce3(buff_A1_ce3),
    .q3(buff_A1_q3),
    .address4(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address4),
    .ce4(buff_A1_ce4),
    .q4(buff_A1_q4),
    .address5(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address5),
    .ce5(buff_A1_ce5),
    .q5(buff_A1_q5),
    .address6(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address6),
    .ce6(buff_A1_ce6),
    .q6(buff_A1_q6),
    .address7(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address7),
    .ce7(buff_A1_ce7),
    .q7(buff_A1_q7),
    .address8(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address8),
    .ce8(buff_A1_ce8),
    .q8(buff_A1_q8),
    .address9(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address9),
    .ce9(buff_A1_ce9),
    .q9(buff_A1_q9),
    .address10(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address10),
    .ce10(buff_A1_ce10),
    .q10(buff_A1_q10),
    .address11(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address11),
    .ce11(buff_A1_ce11),
    .q11(buff_A1_q11),
    .address12(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address12),
    .ce12(buff_A1_ce12),
    .q12(buff_A1_q12),
    .address13(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address13),
    .ce13(buff_A1_ce13),
    .q13(buff_A1_q13),
    .address14(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address14),
    .ce14(buff_A1_ce14),
    .q14(buff_A1_q14),
    .address15(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address15),
    .ce15(buff_A1_ce15),
    .q15(buff_A1_q15)
);

syrk_buff_B_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
buff_B_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff_B_address0),
    .ce0(buff_B_ce0),
    .we0(buff_B_we0),
    .d0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_B_d0),
    .q0(buff_B_q0)
);

syrk_buff_C_out_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
buff_C_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff_C_out_address0),
    .ce0(buff_C_out_ce0),
    .we0(buff_C_out_we0),
    .d0(buff_C_out_d0),
    .q0(buff_C_out_q0),
    .address1(grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_address1),
    .ce1(buff_C_out_ce1),
    .q1(buff_C_out_q1)
);

syrk_syrk_Pipeline_lprd_1_lprd_2 grp_syrk_Pipeline_lprd_1_lprd_2_fu_68(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_start),
    .ap_done(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_done),
    .ap_idle(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_idle),
    .ap_ready(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_ready),
    .A_address0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_A_address0),
    .A_ce0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_A_ce0),
    .A_q0(A_q0),
    .B_address0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_B_address0),
    .B_ce0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_B_ce0),
    .B_q0(B_q0),
    .buff_A0_address0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A0_address0),
    .buff_A0_ce0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A0_ce0),
    .buff_A0_we0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A0_we0),
    .buff_A0_d0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A0_d0),
    .buff_A1_address0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A1_address0),
    .buff_A1_ce0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A1_ce0),
    .buff_A1_we0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A1_we0),
    .buff_A1_d0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A1_d0),
    .buff_B_address0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_B_address0),
    .buff_B_ce0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_B_ce0),
    .buff_B_we0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_B_we0),
    .buff_B_d0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_B_d0),
    .buff_C_out_address0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_C_out_address0),
    .buff_C_out_ce0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_C_out_ce0),
    .buff_C_out_we0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_C_out_we0),
    .buff_C_out_d0(grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_C_out_d0)
);

syrk_syrk_Pipeline_lp1_lp2 grp_syrk_Pipeline_lp1_lp2_fu_84(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_syrk_Pipeline_lp1_lp2_fu_84_ap_start),
    .ap_done(grp_syrk_Pipeline_lp1_lp2_fu_84_ap_done),
    .ap_idle(grp_syrk_Pipeline_lp1_lp2_fu_84_ap_idle),
    .ap_ready(grp_syrk_Pipeline_lp1_lp2_fu_84_ap_ready),
    .buff_A0_address0(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address0),
    .buff_A0_ce0(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce0),
    .buff_A0_q0(buff_A0_q0),
    .buff_A0_address1(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address1),
    .buff_A0_ce1(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce1),
    .buff_A0_q1(buff_A0_q1),
    .buff_A0_address2(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address2),
    .buff_A0_ce2(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce2),
    .buff_A0_q2(buff_A0_q2),
    .buff_A0_address3(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address3),
    .buff_A0_ce3(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce3),
    .buff_A0_q3(buff_A0_q3),
    .buff_A0_address4(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address4),
    .buff_A0_ce4(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce4),
    .buff_A0_q4(buff_A0_q4),
    .buff_A0_address5(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address5),
    .buff_A0_ce5(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce5),
    .buff_A0_q5(buff_A0_q5),
    .buff_A0_address6(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address6),
    .buff_A0_ce6(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce6),
    .buff_A0_q6(buff_A0_q6),
    .buff_A0_address7(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address7),
    .buff_A0_ce7(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce7),
    .buff_A0_q7(buff_A0_q7),
    .buff_A0_address8(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address8),
    .buff_A0_ce8(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce8),
    .buff_A0_q8(buff_A0_q8),
    .buff_A0_address9(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address9),
    .buff_A0_ce9(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce9),
    .buff_A0_q9(buff_A0_q9),
    .buff_A0_address10(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address10),
    .buff_A0_ce10(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce10),
    .buff_A0_q10(buff_A0_q10),
    .buff_A0_address11(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address11),
    .buff_A0_ce11(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce11),
    .buff_A0_q11(buff_A0_q11),
    .buff_A0_address12(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address12),
    .buff_A0_ce12(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce12),
    .buff_A0_q12(buff_A0_q12),
    .buff_A0_address13(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address13),
    .buff_A0_ce13(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce13),
    .buff_A0_q13(buff_A0_q13),
    .buff_A0_address14(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address14),
    .buff_A0_ce14(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce14),
    .buff_A0_q14(buff_A0_q14),
    .buff_A0_address15(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address15),
    .buff_A0_ce15(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce15),
    .buff_A0_q15(buff_A0_q15),
    .alpha(alpha),
    .buff_A1_address0(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address0),
    .buff_A1_ce0(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce0),
    .buff_A1_q0(buff_A1_q0),
    .buff_A1_address1(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address1),
    .buff_A1_ce1(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce1),
    .buff_A1_q1(buff_A1_q1),
    .buff_A1_address2(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address2),
    .buff_A1_ce2(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce2),
    .buff_A1_q2(buff_A1_q2),
    .buff_A1_address3(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address3),
    .buff_A1_ce3(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce3),
    .buff_A1_q3(buff_A1_q3),
    .buff_A1_address4(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address4),
    .buff_A1_ce4(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce4),
    .buff_A1_q4(buff_A1_q4),
    .buff_A1_address5(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address5),
    .buff_A1_ce5(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce5),
    .buff_A1_q5(buff_A1_q5),
    .buff_A1_address6(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address6),
    .buff_A1_ce6(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce6),
    .buff_A1_q6(buff_A1_q6),
    .buff_A1_address7(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address7),
    .buff_A1_ce7(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce7),
    .buff_A1_q7(buff_A1_q7),
    .buff_A1_address8(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address8),
    .buff_A1_ce8(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce8),
    .buff_A1_q8(buff_A1_q8),
    .buff_A1_address9(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address9),
    .buff_A1_ce9(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce9),
    .buff_A1_q9(buff_A1_q9),
    .buff_A1_address10(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address10),
    .buff_A1_ce10(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce10),
    .buff_A1_q10(buff_A1_q10),
    .buff_A1_address11(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address11),
    .buff_A1_ce11(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce11),
    .buff_A1_q11(buff_A1_q11),
    .buff_A1_address12(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address12),
    .buff_A1_ce12(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce12),
    .buff_A1_q12(buff_A1_q12),
    .buff_A1_address13(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address13),
    .buff_A1_ce13(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce13),
    .buff_A1_q13(buff_A1_q13),
    .buff_A1_address14(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address14),
    .buff_A1_ce14(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce14),
    .buff_A1_q14(buff_A1_q14),
    .buff_A1_address15(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address15),
    .buff_A1_ce15(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce15),
    .buff_A1_q15(buff_A1_q15),
    .buff_C_out_address0(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_C_out_address0),
    .buff_C_out_ce0(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_C_out_ce0),
    .buff_C_out_we0(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_C_out_we0),
    .buff_C_out_d0(grp_syrk_Pipeline_lp1_lp2_fu_84_buff_C_out_d0),
    .buff_C_out_q0(buff_C_out_q0),
    .grp_fu_118_p_din0(grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_118_p_din0),
    .grp_fu_118_p_din1(grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_118_p_din1),
    .grp_fu_118_p_opcode(grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_118_p_opcode),
    .grp_fu_118_p_dout0(grp_fu_118_p2),
    .grp_fu_118_p_ce(grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_118_p_ce),
    .grp_fu_122_p_din0(grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_122_p_din0),
    .grp_fu_122_p_din1(grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_122_p_din1),
    .grp_fu_122_p_dout0(grp_fu_122_p2),
    .grp_fu_122_p_ce(grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_122_p_ce)
);

syrk_syrk_Pipeline_lp4_lp5 grp_syrk_Pipeline_lp4_lp5_fu_93(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_syrk_Pipeline_lp4_lp5_fu_93_ap_start),
    .ap_done(grp_syrk_Pipeline_lp4_lp5_fu_93_ap_done),
    .ap_idle(grp_syrk_Pipeline_lp4_lp5_fu_93_ap_idle),
    .ap_ready(grp_syrk_Pipeline_lp4_lp5_fu_93_ap_ready),
    .buff_B_address0(grp_syrk_Pipeline_lp4_lp5_fu_93_buff_B_address0),
    .buff_B_ce0(grp_syrk_Pipeline_lp4_lp5_fu_93_buff_B_ce0),
    .buff_B_q0(buff_B_q0),
    .buff_C_out_address0(grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_address0),
    .buff_C_out_ce0(grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_ce0),
    .buff_C_out_we0(grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_we0),
    .buff_C_out_d0(grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_d0),
    .buff_C_out_address1(grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_address1),
    .buff_C_out_ce1(grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_ce1),
    .buff_C_out_q1(buff_C_out_q1),
    .beta(beta),
    .grp_fu_118_p_din0(grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_118_p_din0),
    .grp_fu_118_p_din1(grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_118_p_din1),
    .grp_fu_118_p_opcode(grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_118_p_opcode),
    .grp_fu_118_p_dout0(grp_fu_118_p2),
    .grp_fu_118_p_ce(grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_118_p_ce),
    .grp_fu_122_p_din0(grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_122_p_din0),
    .grp_fu_122_p_din1(grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_122_p_din1),
    .grp_fu_122_p_dout0(grp_fu_122_p2),
    .grp_fu_122_p_ce(grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_122_p_ce)
);

syrk_syrk_Pipeline_lpwr_1_lpwr_2 grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_start),
    .ap_done(grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_done),
    .ap_idle(grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_idle),
    .ap_ready(grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_ready),
    .C_out_address0(grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_C_out_address0),
    .C_out_ce0(grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_C_out_ce0),
    .C_out_we0(grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_C_out_we0),
    .C_out_d0(grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_C_out_d0),
    .buff_C_out_address0(grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_buff_C_out_address0),
    .buff_C_out_ce0(grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_buff_C_out_ce0),
    .buff_C_out_q0(buff_C_out_q0)
);

syrk_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_118_p0),
    .din1(grp_fu_118_p1),
    .ce(grp_fu_118_ce),
    .dout(grp_fu_118_p2)
);

syrk_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_122_p0),
    .din1(grp_fu_122_p1),
    .ce(grp_fu_122_ce),
    .dout(grp_fu_122_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_syrk_Pipeline_lp1_lp2_fu_84_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_syrk_Pipeline_lp1_lp2_fu_84_ap_start_reg <= 1'b1;
        end else if ((grp_syrk_Pipeline_lp1_lp2_fu_84_ap_ready == 1'b1)) begin
            grp_syrk_Pipeline_lp1_lp2_fu_84_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_syrk_Pipeline_lp4_lp5_fu_93_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_syrk_Pipeline_lp4_lp5_fu_93_ap_start_reg <= 1'b1;
        end else if ((grp_syrk_Pipeline_lp4_lp5_fu_93_ap_ready == 1'b1)) begin
            grp_syrk_Pipeline_lp4_lp5_fu_93_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_start_reg <= 1'b1;
        end else if ((grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_ready == 1'b1)) begin
            grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_start_reg <= 1'b1;
        end else if ((grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_ready == 1'b1)) begin
            grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_syrk_Pipeline_lp1_lp2_fu_84_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_syrk_Pipeline_lp4_lp5_fu_93_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_address0 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_A0_address0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A0_address0;
    end else begin
        buff_A0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce0 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_A0_ce0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A0_ce0;
    end else begin
        buff_A0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce1 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce1;
    end else begin
        buff_A0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce10 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce10;
    end else begin
        buff_A0_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce11 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce11;
    end else begin
        buff_A0_ce11 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce12 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce12;
    end else begin
        buff_A0_ce12 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce13 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce13;
    end else begin
        buff_A0_ce13 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce14 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce14;
    end else begin
        buff_A0_ce14 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce15 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce15;
    end else begin
        buff_A0_ce15 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce2 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce2;
    end else begin
        buff_A0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce3 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce3;
    end else begin
        buff_A0_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce4 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce4;
    end else begin
        buff_A0_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce5 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce5;
    end else begin
        buff_A0_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce6 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce6;
    end else begin
        buff_A0_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce7 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce7;
    end else begin
        buff_A0_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce8 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce8;
    end else begin
        buff_A0_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A0_ce9 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A0_ce9;
    end else begin
        buff_A0_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_A0_we0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A0_we0;
    end else begin
        buff_A0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_address0 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_A1_address0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A1_address0;
    end else begin
        buff_A1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce0 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_A1_ce0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A1_ce0;
    end else begin
        buff_A1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce1 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce1;
    end else begin
        buff_A1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce10 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce10;
    end else begin
        buff_A1_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce11 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce11;
    end else begin
        buff_A1_ce11 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce12 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce12;
    end else begin
        buff_A1_ce12 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce13 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce13;
    end else begin
        buff_A1_ce13 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce14 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce14;
    end else begin
        buff_A1_ce14 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce15 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce15;
    end else begin
        buff_A1_ce15 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce2 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce2;
    end else begin
        buff_A1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce3 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce3;
    end else begin
        buff_A1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce4 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce4;
    end else begin
        buff_A1_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce5 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce5;
    end else begin
        buff_A1_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce6 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce6;
    end else begin
        buff_A1_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce7 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce7;
    end else begin
        buff_A1_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce8 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce8;
    end else begin
        buff_A1_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A1_ce9 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_A1_ce9;
    end else begin
        buff_A1_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_A1_we0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_A1_we0;
    end else begin
        buff_A1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buff_B_address0 = grp_syrk_Pipeline_lp4_lp5_fu_93_buff_B_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_B_address0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_B_address0;
    end else begin
        buff_B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buff_B_ce0 = grp_syrk_Pipeline_lp4_lp5_fu_93_buff_B_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_B_ce0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_B_ce0;
    end else begin
        buff_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_B_we0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_B_we0;
    end else begin
        buff_B_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buff_C_out_address0 = grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_buff_C_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buff_C_out_address0 = grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_C_out_address0 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_C_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_C_out_address0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_C_out_address0;
    end else begin
        buff_C_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buff_C_out_ce0 = grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_buff_C_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buff_C_out_ce0 = grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_C_out_ce0 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_C_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_C_out_ce0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_C_out_ce0;
    end else begin
        buff_C_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buff_C_out_ce1 = grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_ce1;
    end else begin
        buff_C_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buff_C_out_d0 = grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_C_out_d0 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_C_out_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_C_out_d0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_C_out_d0;
    end else begin
        buff_C_out_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buff_C_out_we0 = grp_syrk_Pipeline_lp4_lp5_fu_93_buff_C_out_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_C_out_we0 = grp_syrk_Pipeline_lp1_lp2_fu_84_buff_C_out_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_C_out_we0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_buff_C_out_we0;
    end else begin
        buff_C_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_118_ce = grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_118_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_118_ce = grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_118_p_ce;
    end else begin
        grp_fu_118_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_118_p0 = grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_118_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_118_p0 = grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_118_p_din0;
    end else begin
        grp_fu_118_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_118_p1 = grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_118_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_118_p1 = grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_118_p_din1;
    end else begin
        grp_fu_118_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_122_ce = grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_122_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_122_ce = grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_122_p_ce;
    end else begin
        grp_fu_122_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_122_p0 = grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_122_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_122_p0 = grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_122_p_din0;
    end else begin
        grp_fu_122_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_122_p1 = grp_syrk_Pipeline_lp4_lp5_fu_93_grp_fu_122_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_122_p1 = grp_syrk_Pipeline_lp1_lp2_fu_84_grp_fu_122_p_din1;
    end else begin
        grp_fu_122_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_syrk_Pipeline_lp1_lp2_fu_84_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_syrk_Pipeline_lp4_lp5_fu_93_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_A_address0;

assign A_ce0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_A_ce0;

assign B_address0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_B_address0;

assign B_ce0 = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_B_ce0;

assign C_out_address0 = grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_C_out_address0;

assign C_out_ce0 = grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_C_out_ce0;

assign C_out_d0 = grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_C_out_d0;

assign C_out_we0 = grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_C_out_we0;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign grp_syrk_Pipeline_lp1_lp2_fu_84_ap_start = grp_syrk_Pipeline_lp1_lp2_fu_84_ap_start_reg;

assign grp_syrk_Pipeline_lp4_lp5_fu_93_ap_start = grp_syrk_Pipeline_lp4_lp5_fu_93_ap_start_reg;

assign grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_start = grp_syrk_Pipeline_lprd_1_lprd_2_fu_68_ap_start_reg;

assign grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_start = grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101_ap_start_reg;

endmodule //syrk
