Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RISC_V_Top_behav xil_defaultlib.tb_RISC_V_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/RISC-V_Top.v" Line 1. Module RISC_V_Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/FetchStage.v" Line 43. Module FetchStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 1. Module BPU_Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 150. Module GHR_PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 175. Module BTB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 92. Module PHT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Inst_Mem.v" Line 1. Module INST_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Decode_Stage.v" Line 1. Module Decode_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/GPR.v" Line 1. Module GPR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Imm_Gen.v" Line 1. Module Imm_Gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Control_Unit.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Execute_Stage.v" Line 2. Module Execution_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Forwarding_Unit.v" Line 1. Module ForwardingUnitWithMUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/ALU_Control.v" Line 1. Module ALU_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Branch_Unit.v" Line 2. Module Branch_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Mem_Stage.v" Line 1. Module Mem_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/DataMemory.v" Line 1. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/WriteBack_Stage.v" Line 1. Module WriteBack_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/RISC-V_Top.v" Line 1. Module RISC_V_Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/FetchStage.v" Line 43. Module FetchStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 1. Module BPU_Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 150. Module GHR_PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 175. Module BTB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 92. Module PHT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Inst_Mem.v" Line 1. Module INST_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Decode_Stage.v" Line 1. Module Decode_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/GPR.v" Line 1. Module GPR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Imm_Gen.v" Line 1. Module Imm_Gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Control_Unit.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Execute_Stage.v" Line 2. Module Execution_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Forwarding_Unit.v" Line 1. Module ForwardingUnitWithMUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/ALU_Control.v" Line 1. Module ALU_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Branch_Unit.v" Line 2. Module Branch_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Mem_Stage.v" Line 1. Module Mem_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/DataMemory.v" Line 1. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/WriteBack_Stage.v" Line 1. Module WriteBack_Stage doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GHR_PC
Compiling module xil_defaultlib.BTB
Compiling module xil_defaultlib.PHT
Compiling module xil_defaultlib.BPU_Top
Compiling module xil_defaultlib.INST_MEM
Compiling module xil_defaultlib.FetchStage
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.GPR
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Decode_Stage
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ForwardingUnitWithMUX
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch_Unit
Compiling module xil_defaultlib.Execution_Stage
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Mem_Stage
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WriteBack_Stage
Compiling module xil_defaultlib.RISC_V_Top
Compiling module xil_defaultlib.tb_RISC_V_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RISC_V_Top_behav
