<?xml version="1.0" encoding="UTF-8"?>
<module id="UTOPIA2" HW_revision="" XML_version="1" description="Utopia is an ATM controller (ATMC) slave device that interfaces to a master ATM controller. The UTOPIA used on Himalaya  configured as  slave only interface.  ">
   <register id="UCR" acronym="UCR" offset="0x00000000" width="32" description="UTOPIA Control Register">
      <bitfield id="BEND" width="1" begin="31" end="31" resetval="0" description="Big Endian Mode enable bit for data transferred via   UTOPIA interface." range="" rwaccess="RW">
         
         
         
         
         
         
         
         <bitenum id="LITTLE" value="0" token="LITTLE" description="Data is assembled to conform to Little-endian format" />
         <bitenum id="BIG" value="1" token="BIG" description="Data is assembled to conform to Big-endian format" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="30" end="29" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
      <bitfield id="SLID" width="5" begin="28" end="24" resetval="0" description="Slave ID: Applicable in Slave and MPHY mode.This 5 bit value is used to identify the UTOPIA in a MPHY set up.Does not apply to single-PHY slave operation (MPHY = 0)" range="0x00  0x1F" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="2" begin="23" end="22" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
      <bitfield id="XUDC" width="4" begin="21" end="18" resetval="0" description="Transmit User Defined Cell" range="" rwaccess="RW">
         
         <bitenum id="STANDARD" value="11" token="STANDARD" description="Transmits standard ATM cell size of 53B" />
         <bitenum id="EXTRAHEADER1" value="27" token="EXTRAHEADER1" description="Transmits with extra header bytes ranging from 1 to 10 bytes.    Transmits 11 extra header bytes" />
         <bitenum id="EXTRAHEADER2" value="267" token="EXTRAHEADER2" description="" />
         <bitenum id="EXTRAHEADER3" value="283" token="EXTRAHEADER3" description="" />
         <bitenum id="EXTRAHEADER4" value="4107" token="EXTRAHEADER4" description="" />
         <bitenum id="EXTRAHEADER5" value="4123" token="EXTRAHEADER5" description="" />
         <bitenum id="EXTRAHEADER6" value="4363" token="EXTRAHEADER6" description="" />
         <bitenum id="EXTRAHEADER7" value="4379" token="EXTRAHEADER7" description="" />
         <bitenum id="EXTRAHEADER8" value="65547" token="EXTRAHEADER8" description="" />
         <bitenum id="EXTRAHEADER9" value="65563" token="EXTRAHEADER9" description="" />
         <bitenum id="EXTRAHEADER10" value="65803" token="EXTRAHEADER10" description="" />
         <bitenum id="EXTRAHEADER11" value="65819" token="EXTRAHEADER11" description="" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="17" end="17" resetval="0" description="Reserved for Master Mode" range="" rwaccess="N">
         
      </bitfield>
      <bitfield id="UXEN" width="1" begin="16" end="16" resetval="0" description="UTOPIA Transmitter Enable" range="" rwaccess="RW">
         
         <bitenum id="TX_PORT_DISABLE" value="0" token="TX_PORT_DISABLE" description="UTOPIA port Transmitter Disabled and in reset state." />
         <bitenum id="TX_PORT_ENABLE" value="1" token="TX_PORT_ENABLE" description="UTOPIA port Transmitter Enabled." />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="Reserved for Master Mode" range="" rwaccess="N">
         
      </bitfield>
      <bitfield id="MPHY" width="1" begin="14" end="14" resetval="0" description="UTOPIA Receive/Transmit Multi-PHY Mode. MPHY mode is by default." range="" rwaccess="RW">
         
         <bitenum id="SINGLE_PHYMODE" value="0" token="SINGLE_PHYMODE" description="Single PHY mode selected." />
         <bitenum id="MULTI_PHYMODE" value="1" token="MULTI_PHYMODE" description="Multi-PHY mode selected." />
      </bitfield>
      <bitfield id="_RESV" width="8" begin="13" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
      <bitfield id="RUDC" width="4" begin="5" end="2" resetval="0" description="Receive User Defined Cell" range="" rwaccess="RW">
         
         <bitenum id="STANDARD" value="11" token="STANDARD" description="Receives standard ATM cell size of 53B" />
         <bitenum id="EXTRAHEADER1" value="27" token="EXTRAHEADER1" description="Transmits with extra header bytes ranging from 1 to 10 bytes.    Transmits 11 extra header bytes" />
         <bitenum id="EXTRAHEADER2" value="267" token="EXTRAHEADER2" description="" />
         <bitenum id="EXTRAHEADER3" value="283" token="EXTRAHEADER3" description="" />
         <bitenum id="EXTRAHEADER4" value="4107" token="EXTRAHEADER4" description="" />
         <bitenum id="EXTRAHEADER5" value="4123" token="EXTRAHEADER5" description="" />
         <bitenum id="EXTRAHEADER6" value="4363" token="EXTRAHEADER6" description="" />
         <bitenum id="EXTRAHEADER7" value="4379" token="EXTRAHEADER7" description="" />
         <bitenum id="EXTRAHEADER8" value="65547" token="EXTRAHEADER8" description="" />
         <bitenum id="EXTRAHEADER9" value="65563" token="EXTRAHEADER9" description="" />
         <bitenum id="EXTRAHEADER10" value="65803" token="EXTRAHEADER10" description="" />
         <bitenum id="EXTRAHEADER11" value="65819" token="EXTRAHEADER11" description="" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved for Master Mode" range="" rwaccess="N">
         
      </bitfield>
      <bitfield id="UREN" width="1" begin="0" end="0" resetval="0" description="UTOPIA Receiver Enable " range="" rwaccess="RW">
         
         <bitenum id="RX_PORT_DISABLE" value="0" token="RX_PORT_DISABLE" description="UTOPIA port receiver is disabled and in reset state" />
         <bitenum id="RX_PORT_ENABLE" value="1" token="RX_PORT_ENABLE" description="UTOPIA port receiver is enabled" />
      </bitfield>
   </register>
   <register id="CDR" acronym="CDR" offset="0x00000014" width="32" description="Clock Detect Register">
      <bitfield id="_RESV" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
      <bitfield id="XCCNT" width="8" begin="23" end="16" resetval="255" description="Transmit clock count bits specify the number of peripheral clock cycles that the external UTOPIA transmit clock (UXCLK) must have a low-to-high transition to avoid a reset of the transmit interface." range="0x00  0xFF" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Transmit Clock Detection Disabled." />
      </bitfield>
      <bitfield id="_RESV" width="8" begin="15" end="8" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
      <bitfield id="RCCNT" width="8" begin="7" end="0" resetval="255" description="Receive clock count bits specify the number of peripheral clock cycles that the external UTOPIA receive clock must have a low-to-high transition to avoid a reset of the receive interface. " range="0x00  0xFF" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Receive Clock Detection disabled" />
      </bitfield>
   </register>
   <register id="EIER" acronym="EIER" offset="0x00000018" width="32" description="Error Interrupt Enable Register">
      <bitfield id="_RESV" width="13" begin="31" end="19" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
      <bitfield id="XCPE" width="1" begin="18" end="18" resetval="0" description="Transmit Clock Present Interrupt Enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Transmit Clock Present Interrupt Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Transmit Clock Present Interrupt Enabled" />
      </bitfield>
      <bitfield id="XCFE" width="1" begin="17" end="17" resetval="0" description="Transmit Clock Failed Interrupt Enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Transmit Clock Failed Interrupt Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Transmit Clock Failed Interrupt Enabled" />
      </bitfield>
      <bitfield id="XQSE" width="1" begin="16" end="16" resetval="0" description="Transmit Queue Stall Interrupt Enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Transmit Queue Stall Interrupt Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Transmit Queue Stall Interrupt Enabled" />
      </bitfield>
      <bitfield id="_RESV" width="13" begin="15" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
      <bitfield id="RCPE" width="1" begin="2" end="2" resetval="0" description="Receive Clock Present Interrupt Enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Receive Clock Present Interrupt Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Receive Clock Present Interrupt Enabled" />
      </bitfield>
      <bitfield id="RCFE" width="1" begin="1" end="1" resetval="0" description="Receive Clock Failed Interrupt Enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Receive Clock Failed Interrupt Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Receive Clock Failed Interrupt Enabled" />
      </bitfield>
      <bitfield id="RQSE" width="1" begin="0" end="0" resetval="0" description="Receive Queue Stall Interrupt Enable" range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Receive Queue Stall Interrupt Disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Receive Queue Stall Interrupt Enabled" />
      </bitfield>
   </register>
   <register id="EIPR" acronym="EIPR" offset="0x0000001C" width="32" description="Error Interrupt Pending Register">
      <bitfield id="_RESV" width="13" begin="31" end="19" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
      <bitfield id="XCPP" width="1" begin="18" end="18" resetval="0" description="Transmit Clock Present Interrupt Pending.XCPP is valid regardless of UXEN is set or not." range="" rwaccess="RC">
         
      </bitfield>
      <bitfield id="XCFP" width="1" begin="17" end="17" resetval="0" description="Transmit Clock Failed Interrupt Pending.Activated only when UXEN=1." range="" rwaccess="RC">
         
      </bitfield>
      <bitfield id="XQSP" width="1" begin="16" end="16" resetval="0" description="Transmit Queue Stall Interrupt Pending.Stalled untill the queue is drained and space is available." range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="13" begin="15" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
         
      </bitfield>
      <bitfield id="RCPP" width="1" begin="2" end="2" resetval="0" description="Receive Clock Present Interrupt Pending.RCPP is valid regardless if UREN is set or not." range="" rwaccess="RC">
         
      </bitfield>
      <bitfield id="RCFP" width="1" begin="1" end="1" resetval="0" description="Receive Clock Failed Interrupt Pending.Activated only when UTOPIA Receive Interface(UREN=1)" range="" rwaccess="RC">
         
      </bitfield>
      <bitfield id="RQSP" width="1" begin="0" end="0" resetval="0" description="Receive Queue Stall Interrupt Pending" range="" rwaccess="R">
         
      </bitfield>
   </register>
</module>
