#define SYSPC1        0xFFFFFF00
#define CSDIS         0xFFFFFF30
#define CSDISSET      0xFFFFFF34
#define CSDISCLR      0xFFFFFF38
#define GHVSRC        0xFFFFFF48
#define VCLKASRC      0xFFFFFF4C
#define RCLKSRC       0xFFFFFF50
#define CSVSTAT       0xFFFFFF54
#define PLLCTL1       0xFFFFFF70
#define PLLCTL2       0xFFFFFF74
#define PLLCTL3       0xFFFFE100
#define CLKTEST       0xFFFFFF8C
#define CLKCNTRL      0xFFFFFFD0
#define CLK2CNTRL     0xFFFFE13C
#define GLBSTAT       0xFFFFFFEC  
#define FRDCNTL       0xFFF87000
#define FBFALLBACK    0xFFF87040  
#define FSM_WR_ENA    0xFFF87288
#define EEPROM_CONFIG 0xFFF872B8
#define PSPWRDWNCLR0  0xFFFFE0A0
#define PSPWRDWNCLR1  0xFFFFE0A4
#define PSPWRDWNCLR2  0xFFFFE0A8
#define PSPWRDWNCLR3  0xFFFFE0AC

A 0x08000000 L 0 0x1000

// setup pll at about 176 Mhz
A CSDISSET L 0x00000042                  // Stop both PLLSs
A GLBSTAT  L 0x00000301
A PLLCTL1  L 0x20058600  
A PLLCTL2  L 0x3FC0623D
A PLLCTL3  L 0x3F05EE00
A CSDIS    L 0x00000088
A CSDISCLR L 0x00000042                  // start clock source lock
D CSVSTAT  L 0x00000002 0x00000002 1000  // wait for until clocks are locked

A CLKCNTRL     L 0x01010000              // set peripheral clock ratio (VCLK2R, VCLKR)
A PSPWRDWNCLR0 L 0xFFFFFFFF              // power up peripherals
A PSPWRDWNCLR1 L 0xFFFFFFFF
A PSPWRDWNCLR2 L 0xFFFFFFFF
A PSPWRDWNCLR3 L 0xFFFFFFFF
A CLKCNTRL     L 0x01010100              // enable peripherals (PENA)

// setup flash wrapper 
A FRDCNTL       L 0x00000411             // Enable pipe and set RWAIT
A FBFALLBACK    L 0x000000FF
A FSM_WR_ENA    L 0x00000005             // enable EEPROM config registers
A EEPROM_CONFIG L 0x00040000             // Set EWAIT

A CDDIS     L 0x0000008C
D CSVSTAT   L 0x00000002 0x00000002 1000 // wait for until clocks are locked
A PLLCTL1   L 0x20058600  
A PLLCTL3   L 0x1005EE00
A PLLCTL2   L 0x3FC0023D
A GHVSRC    L 0x01010001                 // select clock source
A CLKCNTRL  L 0x01000100
A CLK2CNTRL L 0x00000101                 // (VCLKR3)
A RCLKSRC   L 0x01090109                 // set RTI clock source
A VCLKASRC  L 0x00000909                 // set asynchronous peripheral clock source
A VCLKACON1 L 0x00090009