
LCD_BUTTON_TS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d48  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000026f0  08009ef4  08009ef4  00019ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c5e4  0800c5e4  0001c5e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c5ec  0800c5ec  0001c5ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c5f0  0800c5f0  0001c5f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000080  20000000  0800c5f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
  8 .bss          0000080c  20000080  20000080  00020080  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2000088c  2000088c  00020080  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 11 .debug_info   000242c6  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004d41  00000000  00000000  00044376  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001e28  00000000  00000000  000490b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001bc0  00000000  00000000  0004aee0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000d982  00000000  00000000  0004caa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00009167  00000000  00000000  0005a422  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00063589  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007d54  00000000  00000000  00063608  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000080 	.word	0x20000080
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08009edc 	.word	0x08009edc

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000084 	.word	0x20000084
 80001e8:	08009edc 	.word	0x08009edc

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000200:	f000 b97a 	b.w	80004f8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	468c      	mov	ip, r1
 8000222:	460d      	mov	r5, r1
 8000224:	4604      	mov	r4, r0
 8000226:	9e08      	ldr	r6, [sp, #32]
 8000228:	2b00      	cmp	r3, #0
 800022a:	d151      	bne.n	80002d0 <__udivmoddi4+0xb4>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d96d      	bls.n	800030e <__udivmoddi4+0xf2>
 8000232:	fab2 fe82 	clz	lr, r2
 8000236:	f1be 0f00 	cmp.w	lr, #0
 800023a:	d00b      	beq.n	8000254 <__udivmoddi4+0x38>
 800023c:	f1ce 0c20 	rsb	ip, lr, #32
 8000240:	fa01 f50e 	lsl.w	r5, r1, lr
 8000244:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000248:	fa02 f70e 	lsl.w	r7, r2, lr
 800024c:	ea4c 0c05 	orr.w	ip, ip, r5
 8000250:	fa00 f40e 	lsl.w	r4, r0, lr
 8000254:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000258:	0c25      	lsrs	r5, r4, #16
 800025a:	fbbc f8fa 	udiv	r8, ip, sl
 800025e:	fa1f f987 	uxth.w	r9, r7
 8000262:	fb0a cc18 	mls	ip, sl, r8, ip
 8000266:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800026a:	fb08 f309 	mul.w	r3, r8, r9
 800026e:	42ab      	cmp	r3, r5
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x6c>
 8000272:	19ed      	adds	r5, r5, r7
 8000274:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 8000278:	f080 8123 	bcs.w	80004c2 <__udivmoddi4+0x2a6>
 800027c:	42ab      	cmp	r3, r5
 800027e:	f240 8120 	bls.w	80004c2 <__udivmoddi4+0x2a6>
 8000282:	f1a8 0802 	sub.w	r8, r8, #2
 8000286:	443d      	add	r5, r7
 8000288:	1aed      	subs	r5, r5, r3
 800028a:	b2a4      	uxth	r4, r4
 800028c:	fbb5 f0fa 	udiv	r0, r5, sl
 8000290:	fb0a 5510 	mls	r5, sl, r0, r5
 8000294:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000298:	fb00 f909 	mul.w	r9, r0, r9
 800029c:	45a1      	cmp	r9, r4
 800029e:	d909      	bls.n	80002b4 <__udivmoddi4+0x98>
 80002a0:	19e4      	adds	r4, r4, r7
 80002a2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002a6:	f080 810a 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80002aa:	45a1      	cmp	r9, r4
 80002ac:	f240 8107 	bls.w	80004be <__udivmoddi4+0x2a2>
 80002b0:	3802      	subs	r0, #2
 80002b2:	443c      	add	r4, r7
 80002b4:	eba4 0409 	sub.w	r4, r4, r9
 80002b8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002bc:	2100      	movs	r1, #0
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d061      	beq.n	8000386 <__udivmoddi4+0x16a>
 80002c2:	fa24 f40e 	lsr.w	r4, r4, lr
 80002c6:	2300      	movs	r3, #0
 80002c8:	6034      	str	r4, [r6, #0]
 80002ca:	6073      	str	r3, [r6, #4]
 80002cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d907      	bls.n	80002e4 <__udivmoddi4+0xc8>
 80002d4:	2e00      	cmp	r6, #0
 80002d6:	d054      	beq.n	8000382 <__udivmoddi4+0x166>
 80002d8:	2100      	movs	r1, #0
 80002da:	e886 0021 	stmia.w	r6, {r0, r5}
 80002de:	4608      	mov	r0, r1
 80002e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e4:	fab3 f183 	clz	r1, r3
 80002e8:	2900      	cmp	r1, #0
 80002ea:	f040 808e 	bne.w	800040a <__udivmoddi4+0x1ee>
 80002ee:	42ab      	cmp	r3, r5
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xdc>
 80002f2:	4282      	cmp	r2, r0
 80002f4:	f200 80fa 	bhi.w	80004ec <__udivmoddi4+0x2d0>
 80002f8:	1a84      	subs	r4, r0, r2
 80002fa:	eb65 0503 	sbc.w	r5, r5, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	46ac      	mov	ip, r5
 8000302:	2e00      	cmp	r6, #0
 8000304:	d03f      	beq.n	8000386 <__udivmoddi4+0x16a>
 8000306:	e886 1010 	stmia.w	r6, {r4, ip}
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	b912      	cbnz	r2, 8000316 <__udivmoddi4+0xfa>
 8000310:	2701      	movs	r7, #1
 8000312:	fbb7 f7f2 	udiv	r7, r7, r2
 8000316:	fab7 fe87 	clz	lr, r7
 800031a:	f1be 0f00 	cmp.w	lr, #0
 800031e:	d134      	bne.n	800038a <__udivmoddi4+0x16e>
 8000320:	1beb      	subs	r3, r5, r7
 8000322:	0c3a      	lsrs	r2, r7, #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	2101      	movs	r1, #1
 800032a:	fbb3 f8f2 	udiv	r8, r3, r2
 800032e:	0c25      	lsrs	r5, r4, #16
 8000330:	fb02 3318 	mls	r3, r2, r8, r3
 8000334:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000338:	fb0c f308 	mul.w	r3, ip, r8
 800033c:	42ab      	cmp	r3, r5
 800033e:	d907      	bls.n	8000350 <__udivmoddi4+0x134>
 8000340:	19ed      	adds	r5, r5, r7
 8000342:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x132>
 8000348:	42ab      	cmp	r3, r5
 800034a:	f200 80d1 	bhi.w	80004f0 <__udivmoddi4+0x2d4>
 800034e:	4680      	mov	r8, r0
 8000350:	1aed      	subs	r5, r5, r3
 8000352:	b2a3      	uxth	r3, r4
 8000354:	fbb5 f0f2 	udiv	r0, r5, r2
 8000358:	fb02 5510 	mls	r5, r2, r0, r5
 800035c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000360:	fb0c fc00 	mul.w	ip, ip, r0
 8000364:	45a4      	cmp	ip, r4
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x15c>
 8000368:	19e4      	adds	r4, r4, r7
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x15a>
 8000370:	45a4      	cmp	ip, r4
 8000372:	f200 80b8 	bhi.w	80004e6 <__udivmoddi4+0x2ca>
 8000376:	4618      	mov	r0, r3
 8000378:	eba4 040c 	sub.w	r4, r4, ip
 800037c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000380:	e79d      	b.n	80002be <__udivmoddi4+0xa2>
 8000382:	4631      	mov	r1, r6
 8000384:	4630      	mov	r0, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	f1ce 0420 	rsb	r4, lr, #32
 800038e:	fa05 f30e 	lsl.w	r3, r5, lr
 8000392:	fa07 f70e 	lsl.w	r7, r7, lr
 8000396:	fa20 f804 	lsr.w	r8, r0, r4
 800039a:	0c3a      	lsrs	r2, r7, #16
 800039c:	fa25 f404 	lsr.w	r4, r5, r4
 80003a0:	ea48 0803 	orr.w	r8, r8, r3
 80003a4:	fbb4 f1f2 	udiv	r1, r4, r2
 80003a8:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003ac:	fb02 4411 	mls	r4, r2, r1, r4
 80003b0:	fa1f fc87 	uxth.w	ip, r7
 80003b4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003b8:	fb01 f30c 	mul.w	r3, r1, ip
 80003bc:	42ab      	cmp	r3, r5
 80003be:	fa00 f40e 	lsl.w	r4, r0, lr
 80003c2:	d909      	bls.n	80003d8 <__udivmoddi4+0x1bc>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 80003ca:	f080 808a 	bcs.w	80004e2 <__udivmoddi4+0x2c6>
 80003ce:	42ab      	cmp	r3, r5
 80003d0:	f240 8087 	bls.w	80004e2 <__udivmoddi4+0x2c6>
 80003d4:	3902      	subs	r1, #2
 80003d6:	443d      	add	r5, r7
 80003d8:	1aeb      	subs	r3, r5, r3
 80003da:	fa1f f588 	uxth.w	r5, r8
 80003de:	fbb3 f0f2 	udiv	r0, r3, r2
 80003e2:	fb02 3310 	mls	r3, r2, r0, r3
 80003e6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ea:	fb00 f30c 	mul.w	r3, r0, ip
 80003ee:	42ab      	cmp	r3, r5
 80003f0:	d907      	bls.n	8000402 <__udivmoddi4+0x1e6>
 80003f2:	19ed      	adds	r5, r5, r7
 80003f4:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80003f8:	d26f      	bcs.n	80004da <__udivmoddi4+0x2be>
 80003fa:	42ab      	cmp	r3, r5
 80003fc:	d96d      	bls.n	80004da <__udivmoddi4+0x2be>
 80003fe:	3802      	subs	r0, #2
 8000400:	443d      	add	r5, r7
 8000402:	1aeb      	subs	r3, r5, r3
 8000404:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000408:	e78f      	b.n	800032a <__udivmoddi4+0x10e>
 800040a:	f1c1 0720 	rsb	r7, r1, #32
 800040e:	fa22 f807 	lsr.w	r8, r2, r7
 8000412:	408b      	lsls	r3, r1
 8000414:	fa05 f401 	lsl.w	r4, r5, r1
 8000418:	ea48 0303 	orr.w	r3, r8, r3
 800041c:	fa20 fe07 	lsr.w	lr, r0, r7
 8000420:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000424:	40fd      	lsrs	r5, r7
 8000426:	ea4e 0e04 	orr.w	lr, lr, r4
 800042a:	fbb5 f9fc 	udiv	r9, r5, ip
 800042e:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000432:	fb0c 5519 	mls	r5, ip, r9, r5
 8000436:	fa1f f883 	uxth.w	r8, r3
 800043a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800043e:	fb09 f408 	mul.w	r4, r9, r8
 8000442:	42ac      	cmp	r4, r5
 8000444:	fa02 f201 	lsl.w	r2, r2, r1
 8000448:	fa00 fa01 	lsl.w	sl, r0, r1
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x244>
 800044e:	18ed      	adds	r5, r5, r3
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000454:	d243      	bcs.n	80004de <__udivmoddi4+0x2c2>
 8000456:	42ac      	cmp	r4, r5
 8000458:	d941      	bls.n	80004de <__udivmoddi4+0x2c2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	441d      	add	r5, r3
 8000460:	1b2d      	subs	r5, r5, r4
 8000462:	fa1f fe8e 	uxth.w	lr, lr
 8000466:	fbb5 f0fc 	udiv	r0, r5, ip
 800046a:	fb0c 5510 	mls	r5, ip, r0, r5
 800046e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45a0      	cmp	r8, r4
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x26e>
 800047a:	18e4      	adds	r4, r4, r3
 800047c:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000480:	d229      	bcs.n	80004d6 <__udivmoddi4+0x2ba>
 8000482:	45a0      	cmp	r8, r4
 8000484:	d927      	bls.n	80004d6 <__udivmoddi4+0x2ba>
 8000486:	3802      	subs	r0, #2
 8000488:	441c      	add	r4, r3
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba4 0408 	sub.w	r4, r4, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454c      	cmp	r4, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	464d      	mov	r5, r9
 800049c:	d315      	bcc.n	80004ca <__udivmoddi4+0x2ae>
 800049e:	d012      	beq.n	80004c6 <__udivmoddi4+0x2aa>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x29c>
 80004a2:	ebba 030e 	subs.w	r3, sl, lr
 80004a6:	eb64 0405 	sbc.w	r4, r4, r5
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40cb      	lsrs	r3, r1
 80004b0:	431f      	orrs	r7, r3
 80004b2:	40cc      	lsrs	r4, r1
 80004b4:	6037      	str	r7, [r6, #0]
 80004b6:	6074      	str	r4, [r6, #4]
 80004b8:	2100      	movs	r1, #0
 80004ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004be:	4618      	mov	r0, r3
 80004c0:	e6f8      	b.n	80002b4 <__udivmoddi4+0x98>
 80004c2:	4690      	mov	r8, r2
 80004c4:	e6e0      	b.n	8000288 <__udivmoddi4+0x6c>
 80004c6:	45c2      	cmp	sl, r8
 80004c8:	d2ea      	bcs.n	80004a0 <__udivmoddi4+0x284>
 80004ca:	ebb8 0e02 	subs.w	lr, r8, r2
 80004ce:	eb69 0503 	sbc.w	r5, r9, r3
 80004d2:	3801      	subs	r0, #1
 80004d4:	e7e4      	b.n	80004a0 <__udivmoddi4+0x284>
 80004d6:	4628      	mov	r0, r5
 80004d8:	e7d7      	b.n	800048a <__udivmoddi4+0x26e>
 80004da:	4640      	mov	r0, r8
 80004dc:	e791      	b.n	8000402 <__udivmoddi4+0x1e6>
 80004de:	4681      	mov	r9, r0
 80004e0:	e7be      	b.n	8000460 <__udivmoddi4+0x244>
 80004e2:	4601      	mov	r1, r0
 80004e4:	e778      	b.n	80003d8 <__udivmoddi4+0x1bc>
 80004e6:	3802      	subs	r0, #2
 80004e8:	443c      	add	r4, r7
 80004ea:	e745      	b.n	8000378 <__udivmoddi4+0x15c>
 80004ec:	4608      	mov	r0, r1
 80004ee:	e708      	b.n	8000302 <__udivmoddi4+0xe6>
 80004f0:	f1a8 0802 	sub.w	r8, r8, #2
 80004f4:	443d      	add	r5, r7
 80004f6:	e72b      	b.n	8000350 <__udivmoddi4+0x134>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8000500:	f000 fe4a 	bl	8001198 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8000504:	20ca      	movs	r0, #202	; 0xca
 8000506:	f000 f95d 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 800050a:	20c3      	movs	r0, #195	; 0xc3
 800050c:	f000 f967 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8000510:	2008      	movs	r0, #8
 8000512:	f000 f964 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8000516:	2050      	movs	r0, #80	; 0x50
 8000518:	f000 f961 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 800051c:	20cf      	movs	r0, #207	; 0xcf
 800051e:	f000 f951 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000522:	2000      	movs	r0, #0
 8000524:	f000 f95b 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8000528:	20c1      	movs	r0, #193	; 0xc1
 800052a:	f000 f958 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x30);
 800052e:	2030      	movs	r0, #48	; 0x30
 8000530:	f000 f955 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8000534:	20ed      	movs	r0, #237	; 0xed
 8000536:	f000 f945 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 800053a:	2064      	movs	r0, #100	; 0x64
 800053c:	f000 f94f 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8000540:	2003      	movs	r0, #3
 8000542:	f000 f94c 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8000546:	2012      	movs	r0, #18
 8000548:	f000 f949 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x81);
 800054c:	2081      	movs	r0, #129	; 0x81
 800054e:	f000 f946 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8000552:	20e8      	movs	r0, #232	; 0xe8
 8000554:	f000 f936 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8000558:	2085      	movs	r0, #133	; 0x85
 800055a:	f000 f940 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800055e:	2000      	movs	r0, #0
 8000560:	f000 f93d 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8000564:	2078      	movs	r0, #120	; 0x78
 8000566:	f000 f93a 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 800056a:	20cb      	movs	r0, #203	; 0xcb
 800056c:	f000 f92a 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8000570:	2039      	movs	r0, #57	; 0x39
 8000572:	f000 f934 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8000576:	202c      	movs	r0, #44	; 0x2c
 8000578:	f000 f931 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800057c:	2000      	movs	r0, #0
 800057e:	f000 f92e 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8000582:	2034      	movs	r0, #52	; 0x34
 8000584:	f000 f92b 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8000588:	2002      	movs	r0, #2
 800058a:	f000 f928 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 800058e:	20f7      	movs	r0, #247	; 0xf7
 8000590:	f000 f918 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8000594:	2020      	movs	r0, #32
 8000596:	f000 f922 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 800059a:	20ea      	movs	r0, #234	; 0xea
 800059c:	f000 f912 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80005a0:	2000      	movs	r0, #0
 80005a2:	f000 f91c 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80005a6:	2000      	movs	r0, #0
 80005a8:	f000 f919 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 80005ac:	20b1      	movs	r0, #177	; 0xb1
 80005ae:	f000 f909 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80005b2:	2000      	movs	r0, #0
 80005b4:	f000 f913 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80005b8:	201b      	movs	r0, #27
 80005ba:	f000 f910 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80005be:	20b6      	movs	r0, #182	; 0xb6
 80005c0:	f000 f900 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80005c4:	200a      	movs	r0, #10
 80005c6:	f000 f90a 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 80005ca:	20a2      	movs	r0, #162	; 0xa2
 80005cc:	f000 f907 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 80005d0:	20c0      	movs	r0, #192	; 0xc0
 80005d2:	f000 f8f7 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80005d6:	2010      	movs	r0, #16
 80005d8:	f000 f901 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 80005dc:	20c1      	movs	r0, #193	; 0xc1
 80005de:	f000 f8f1 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80005e2:	2010      	movs	r0, #16
 80005e4:	f000 f8fb 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 80005e8:	20c5      	movs	r0, #197	; 0xc5
 80005ea:	f000 f8eb 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 80005ee:	2045      	movs	r0, #69	; 0x45
 80005f0:	f000 f8f5 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x15);
 80005f4:	2015      	movs	r0, #21
 80005f6:	f000 f8f2 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 80005fa:	20c7      	movs	r0, #199	; 0xc7
 80005fc:	f000 f8e2 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8000600:	2090      	movs	r0, #144	; 0x90
 8000602:	f000 f8ec 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8000606:	2036      	movs	r0, #54	; 0x36
 8000608:	f000 f8dc 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 800060c:	20c8      	movs	r0, #200	; 0xc8
 800060e:	f000 f8e6 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8000612:	20f2      	movs	r0, #242	; 0xf2
 8000614:	f000 f8d6 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000618:	2000      	movs	r0, #0
 800061a:	f000 f8e0 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 800061e:	20b0      	movs	r0, #176	; 0xb0
 8000620:	f000 f8d0 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8000624:	20c2      	movs	r0, #194	; 0xc2
 8000626:	f000 f8da 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 800062a:	20b6      	movs	r0, #182	; 0xb6
 800062c:	f000 f8ca 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8000630:	200a      	movs	r0, #10
 8000632:	f000 f8d4 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8000636:	20a7      	movs	r0, #167	; 0xa7
 8000638:	f000 f8d1 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x27);
 800063c:	2027      	movs	r0, #39	; 0x27
 800063e:	f000 f8ce 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8000642:	2004      	movs	r0, #4
 8000644:	f000 f8cb 	bl	80007de <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8000648:	202a      	movs	r0, #42	; 0x2a
 800064a:	f000 f8bb 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800064e:	2000      	movs	r0, #0
 8000650:	f000 f8c5 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000654:	2000      	movs	r0, #0
 8000656:	f000 f8c2 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800065a:	2000      	movs	r0, #0
 800065c:	f000 f8bf 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8000660:	20ef      	movs	r0, #239	; 0xef
 8000662:	f000 f8bc 	bl	80007de <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8000666:	202b      	movs	r0, #43	; 0x2b
 8000668:	f000 f8ac 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800066c:	2000      	movs	r0, #0
 800066e:	f000 f8b6 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000672:	2000      	movs	r0, #0
 8000674:	f000 f8b3 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8000678:	2001      	movs	r0, #1
 800067a:	f000 f8b0 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 800067e:	203f      	movs	r0, #63	; 0x3f
 8000680:	f000 f8ad 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8000684:	20f6      	movs	r0, #246	; 0xf6
 8000686:	f000 f89d 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 800068a:	2001      	movs	r0, #1
 800068c:	f000 f8a7 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000690:	2000      	movs	r0, #0
 8000692:	f000 f8a4 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8000696:	2006      	movs	r0, #6
 8000698:	f000 f8a1 	bl	80007de <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 800069c:	202c      	movs	r0, #44	; 0x2c
 800069e:	f000 f891 	bl	80007c4 <ili9341_WriteReg>
  LCD_Delay(200);
 80006a2:	20c8      	movs	r0, #200	; 0xc8
 80006a4:	f000 fe66 	bl	8001374 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 80006a8:	2026      	movs	r0, #38	; 0x26
 80006aa:	f000 f88b 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80006ae:	2001      	movs	r0, #1
 80006b0:	f000 f895 	bl	80007de <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 80006b4:	20e0      	movs	r0, #224	; 0xe0
 80006b6:	f000 f885 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 80006ba:	200f      	movs	r0, #15
 80006bc:	f000 f88f 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x29);
 80006c0:	2029      	movs	r0, #41	; 0x29
 80006c2:	f000 f88c 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x24);
 80006c6:	2024      	movs	r0, #36	; 0x24
 80006c8:	f000 f889 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80006cc:	200c      	movs	r0, #12
 80006ce:	f000 f886 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 80006d2:	200e      	movs	r0, #14
 80006d4:	f000 f883 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80006d8:	2009      	movs	r0, #9
 80006da:	f000 f880 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 80006de:	204e      	movs	r0, #78	; 0x4e
 80006e0:	f000 f87d 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80006e4:	2078      	movs	r0, #120	; 0x78
 80006e6:	f000 f87a 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 80006ea:	203c      	movs	r0, #60	; 0x3c
 80006ec:	f000 f877 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80006f0:	2009      	movs	r0, #9
 80006f2:	f000 f874 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x13);
 80006f6:	2013      	movs	r0, #19
 80006f8:	f000 f871 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80006fc:	2005      	movs	r0, #5
 80006fe:	f000 f86e 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8000702:	2017      	movs	r0, #23
 8000704:	f000 f86b 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8000708:	2011      	movs	r0, #17
 800070a:	f000 f868 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800070e:	2000      	movs	r0, #0
 8000710:	f000 f865 	bl	80007de <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8000714:	20e1      	movs	r0, #225	; 0xe1
 8000716:	f000 f855 	bl	80007c4 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800071a:	2000      	movs	r0, #0
 800071c:	f000 f85f 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8000720:	2016      	movs	r0, #22
 8000722:	f000 f85c 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8000726:	201b      	movs	r0, #27
 8000728:	f000 f859 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800072c:	2004      	movs	r0, #4
 800072e:	f000 f856 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8000732:	2011      	movs	r0, #17
 8000734:	f000 f853 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8000738:	2007      	movs	r0, #7
 800073a:	f000 f850 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x31);
 800073e:	2031      	movs	r0, #49	; 0x31
 8000740:	f000 f84d 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8000744:	2033      	movs	r0, #51	; 0x33
 8000746:	f000 f84a 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x42);
 800074a:	2042      	movs	r0, #66	; 0x42
 800074c:	f000 f847 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8000750:	2005      	movs	r0, #5
 8000752:	f000 f844 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8000756:	200c      	movs	r0, #12
 8000758:	f000 f841 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 800075c:	200a      	movs	r0, #10
 800075e:	f000 f83e 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8000762:	2028      	movs	r0, #40	; 0x28
 8000764:	f000 f83b 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8000768:	202f      	movs	r0, #47	; 0x2f
 800076a:	f000 f838 	bl	80007de <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 800076e:	200f      	movs	r0, #15
 8000770:	f000 f835 	bl	80007de <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8000774:	2011      	movs	r0, #17
 8000776:	f000 f825 	bl	80007c4 <ili9341_WriteReg>
  LCD_Delay(200);
 800077a:	20c8      	movs	r0, #200	; 0xc8
 800077c:	f000 fdfa 	bl	8001374 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8000780:	2029      	movs	r0, #41	; 0x29
 8000782:	f000 f81f 	bl	80007c4 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8000786:	202c      	movs	r0, #44	; 0x2c
 8000788:	f000 f81c 	bl	80007c4 <ili9341_WriteReg>
}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}

08000790 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8000794:	f000 fd00 	bl	8001198 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8000798:	2103      	movs	r1, #3
 800079a:	20d3      	movs	r0, #211	; 0xd3
 800079c:	f000 f82c 	bl	80007f8 <ili9341_ReadData>
 80007a0:	4603      	mov	r3, r0
 80007a2:	b29b      	uxth	r3, r3
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80007ac:	2029      	movs	r0, #41	; 0x29
 80007ae:	f000 f809 	bl	80007c4 <ili9341_WriteReg>
}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}

080007b6 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 80007ba:	2028      	movs	r0, #40	; 0x28
 80007bc:	f000 f802 	bl	80007c4 <ili9341_WriteReg>
}
 80007c0:	bf00      	nop
 80007c2:	bd80      	pop	{r7, pc}

080007c4 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	4603      	mov	r3, r0
 80007cc:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80007ce:	79fb      	ldrb	r3, [r7, #7]
 80007d0:	4618      	mov	r0, r3
 80007d2:	f000 fd7b 	bl	80012cc <LCD_IO_WriteReg>
}
 80007d6:	bf00      	nop
 80007d8:	3708      	adds	r7, #8
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}

080007de <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 80007de:	b580      	push	{r7, lr}
 80007e0:	b082      	sub	sp, #8
 80007e2:	af00      	add	r7, sp, #0
 80007e4:	4603      	mov	r3, r0
 80007e6:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 80007e8:	88fb      	ldrh	r3, [r7, #6]
 80007ea:	4618      	mov	r0, r3
 80007ec:	f000 fd4c 	bl	8001288 <LCD_IO_WriteData>
}
 80007f0:	bf00      	nop
 80007f2:	3708      	adds	r7, #8
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}

080007f8 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	460a      	mov	r2, r1
 8000802:	80fb      	strh	r3, [r7, #6]
 8000804:	4613      	mov	r3, r2
 8000806:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8000808:	797a      	ldrb	r2, [r7, #5]
 800080a:	88fb      	ldrh	r3, [r7, #6]
 800080c:	4611      	mov	r1, r2
 800080e:	4618      	mov	r0, r3
 8000810:	f000 fd7e 	bl	8001310 <LCD_IO_ReadData>
 8000814:	4603      	mov	r3, r0
}
 8000816:	4618      	mov	r0, r3
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 800081e:	b480      	push	{r7}
 8000820:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8000822:	23f0      	movs	r3, #240	; 0xf0
}
 8000824:	4618      	mov	r0, r3
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr

0800082e <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 800082e:	b480      	push	{r7}
 8000830:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8000832:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8000836:	4618      	mov	r0, r3
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr

08000840 <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 800084a:	88fb      	ldrh	r3, [r7, #6]
 800084c:	4618      	mov	r0, r3
 800084e:	f000 fa59 	bl	8000d04 <stmpe811_GetInstance>
 8000852:	4603      	mov	r3, r0
 8000854:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 8000856:	7bfb      	ldrb	r3, [r7, #15]
 8000858:	2bff      	cmp	r3, #255	; 0xff
 800085a:	d112      	bne.n	8000882 <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 800085c:	2000      	movs	r0, #0
 800085e:	f000 fa51 	bl	8000d04 <stmpe811_GetInstance>
 8000862:	4603      	mov	r3, r0
 8000864:	73bb      	strb	r3, [r7, #14]
    
    if(empty < STMPE811_MAX_INSTANCE)
 8000866:	7bbb      	ldrb	r3, [r7, #14]
 8000868:	2b01      	cmp	r3, #1
 800086a:	d80a      	bhi.n	8000882 <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 800086c:	7bbb      	ldrb	r3, [r7, #14]
 800086e:	88fa      	ldrh	r2, [r7, #6]
 8000870:	b2d1      	uxtb	r1, r2
 8000872:	4a06      	ldr	r2, [pc, #24]	; (800088c <stmpe811_Init+0x4c>)
 8000874:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      IOE_Init(); 
 8000876:	f000 fd88 	bl	800138a <IOE_Init>
      
      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 800087a:	88fb      	ldrh	r3, [r7, #6]
 800087c:	4618      	mov	r0, r3
 800087e:	f000 f807 	bl	8000890 <stmpe811_Reset>
    }
  }
}
 8000882:	bf00      	nop
 8000884:	3710      	adds	r7, #16
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	2000009c 	.word	0x2000009c

08000890 <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 800089a:	88fb      	ldrh	r3, [r7, #6]
 800089c:	b2db      	uxtb	r3, r3
 800089e:	2202      	movs	r2, #2
 80008a0:	2103      	movs	r1, #3
 80008a2:	4618      	mov	r0, r3
 80008a4:	f000 fd7d 	bl	80013a2 <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10); 
 80008a8:	200a      	movs	r0, #10
 80008aa:	f000 fdb7 	bl	800141c <IOE_Delay>
  
  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 80008ae:	88fb      	ldrh	r3, [r7, #6]
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	2200      	movs	r2, #0
 80008b4:	2103      	movs	r1, #3
 80008b6:	4618      	mov	r0, r3
 80008b8:	f000 fd73 	bl	80013a2 <IOE_Write>
  
  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2); 
 80008bc:	2002      	movs	r0, #2
 80008be:	f000 fdad 	bl	800141c <IOE_Delay>
}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 80008ca:	b590      	push	{r4, r7, lr}
 80008cc:	b083      	sub	sp, #12
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	4603      	mov	r3, r0
 80008d2:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init(); 
 80008d4:	f000 fd59 	bl	800138a <IOE_Init>
  
  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 80008d8:	88fb      	ldrh	r3, [r7, #6]
 80008da:	b2db      	uxtb	r3, r3
 80008dc:	2100      	movs	r1, #0
 80008de:	4618      	mov	r0, r3
 80008e0:	f000 fd72 	bl	80013c8 <IOE_Read>
 80008e4:	4603      	mov	r3, r0
 80008e6:	021b      	lsls	r3, r3, #8
 80008e8:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 80008ea:	88fb      	ldrh	r3, [r7, #6]
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	2101      	movs	r1, #1
 80008f0:	4618      	mov	r0, r3
 80008f2:	f000 fd69 	bl	80013c8 <IOE_Read>
 80008f6:	4603      	mov	r3, r0
 80008f8:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 80008fa:	4323      	orrs	r3, r4
 80008fc:	b21b      	sxth	r3, r3
 80008fe:	b29b      	uxth	r3, r3
}
 8000900:	4618      	mov	r0, r3
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	bd90      	pop	{r4, r7, pc}

08000908 <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b084      	sub	sp, #16
 800090c:	af00      	add	r7, sp, #0
 800090e:	4603      	mov	r3, r0
 8000910:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8000912:	2300      	movs	r3, #0
 8000914:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8000916:	88fb      	ldrh	r3, [r7, #6]
 8000918:	b2db      	uxtb	r3, r3
 800091a:	2109      	movs	r1, #9
 800091c:	4618      	mov	r0, r3
 800091e:	f000 fd53 	bl	80013c8 <IOE_Read>
 8000922:	4603      	mov	r3, r0
 8000924:	73fb      	strb	r3, [r7, #15]
  
  /* Set the global interrupts to be Enabled */    
  tmp |= (uint8_t)STMPE811_GIT_EN;
 8000926:	7bfb      	ldrb	r3, [r7, #15]
 8000928:	f043 0301 	orr.w	r3, r3, #1
 800092c:	73fb      	strb	r3, [r7, #15]
  
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 800092e:	88fb      	ldrh	r3, [r7, #6]
 8000930:	b2db      	uxtb	r3, r3
 8000932:	7bfa      	ldrb	r2, [r7, #15]
 8000934:	2109      	movs	r1, #9
 8000936:	4618      	mov	r0, r3
 8000938:	f000 fd33 	bl	80013a2 <IOE_Write>
}
 800093c:	bf00      	nop
 800093e:	3710      	adds	r7, #16
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}

08000944 <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b084      	sub	sp, #16
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 800094e:	2300      	movs	r3, #0
 8000950:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8000952:	88fb      	ldrh	r3, [r7, #6]
 8000954:	b2db      	uxtb	r3, r3
 8000956:	2109      	movs	r1, #9
 8000958:	4618      	mov	r0, r3
 800095a:	f000 fd35 	bl	80013c8 <IOE_Read>
 800095e:	4603      	mov	r3, r0
 8000960:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */    
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 8000962:	7bfb      	ldrb	r3, [r7, #15]
 8000964:	f023 0301 	bic.w	r3, r3, #1
 8000968:	73fb      	strb	r3, [r7, #15]
 
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 800096a:	88fb      	ldrh	r3, [r7, #6]
 800096c:	b2db      	uxtb	r3, r3
 800096e:	7bfa      	ldrb	r2, [r7, #15]
 8000970:	2109      	movs	r1, #9
 8000972:	4618      	mov	r0, r3
 8000974:	f000 fd15 	bl	80013a2 <IOE_Write>
    
}
 8000978:	bf00      	nop
 800097a:	3710      	adds	r7, #16
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}

08000980 <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0
 8000986:	4603      	mov	r3, r0
 8000988:	460a      	mov	r2, r1
 800098a:	80fb      	strh	r3, [r7, #6]
 800098c:	4613      	mov	r3, r2
 800098e:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8000990:	2300      	movs	r3, #0
 8000992:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8000994:	88fb      	ldrh	r3, [r7, #6]
 8000996:	b2db      	uxtb	r3, r3
 8000998:	210a      	movs	r1, #10
 800099a:	4618      	mov	r0, r3
 800099c:	f000 fd14 	bl	80013c8 <IOE_Read>
 80009a0:	4603      	mov	r3, r0
 80009a2:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp |= Source; 
 80009a4:	7bfa      	ldrb	r2, [r7, #15]
 80009a6:	797b      	ldrb	r3, [r7, #5]
 80009a8:	4313      	orrs	r3, r2
 80009aa:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 80009ac:	88fb      	ldrh	r3, [r7, #6]
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	7bfa      	ldrb	r2, [r7, #15]
 80009b2:	210a      	movs	r1, #10
 80009b4:	4618      	mov	r0, r3
 80009b6:	f000 fcf4 	bl	80013a2 <IOE_Write>
}
 80009ba:	bf00      	nop
 80009bc:	3710      	adds	r7, #16
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}

080009c2 <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 80009c2:	b580      	push	{r7, lr}
 80009c4:	b084      	sub	sp, #16
 80009c6:	af00      	add	r7, sp, #0
 80009c8:	4603      	mov	r3, r0
 80009ca:	460a      	mov	r2, r1
 80009cc:	80fb      	strh	r3, [r7, #6]
 80009ce:	4613      	mov	r3, r2
 80009d0:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 80009d2:	2300      	movs	r3, #0
 80009d4:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 80009d6:	88fb      	ldrh	r3, [r7, #6]
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	210a      	movs	r1, #10
 80009dc:	4618      	mov	r0, r3
 80009de:	f000 fcf3 	bl	80013c8 <IOE_Read>
 80009e2:	4603      	mov	r3, r0
 80009e4:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp &= ~Source; 
 80009e6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80009ea:	43db      	mvns	r3, r3
 80009ec:	b25a      	sxtb	r2, r3
 80009ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009f2:	4013      	ands	r3, r2
 80009f4:	b25b      	sxtb	r3, r3
 80009f6:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 80009f8:	88fb      	ldrh	r3, [r7, #6]
 80009fa:	b2db      	uxtb	r3, r3
 80009fc:	7bfa      	ldrb	r2, [r7, #15]
 80009fe:	210a      	movs	r1, #10
 8000a00:	4618      	mov	r0, r3
 8000a02:	f000 fcce 	bl	80013a2 <IOE_Write>
}
 8000a06:	bf00      	nop
 8000a08:	3710      	adds	r7, #16
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}

08000a0e <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 8000a0e:	b580      	push	{r7, lr}
 8000a10:	b082      	sub	sp, #8
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	4603      	mov	r3, r0
 8000a16:	460a      	mov	r2, r1
 8000a18:	80fb      	strh	r3, [r7, #6]
 8000a1a:	4613      	mov	r3, r2
 8000a1c:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 8000a1e:	88fb      	ldrh	r3, [r7, #6]
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	210b      	movs	r1, #11
 8000a24:	4618      	mov	r0, r3
 8000a26:	f000 fccf 	bl	80013c8 <IOE_Read>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	461a      	mov	r2, r3
 8000a2e:	797b      	ldrb	r3, [r7, #5]
 8000a30:	4013      	ands	r3, r2
 8000a32:	b2db      	uxtb	r3, r3
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3708      	adds	r7, #8
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}

08000a3c <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	4603      	mov	r3, r0
 8000a44:	460a      	mov	r2, r1
 8000a46:	80fb      	strh	r3, [r7, #6]
 8000a48:	4613      	mov	r3, r2
 8000a4a:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 8000a4c:	88fb      	ldrh	r3, [r7, #6]
 8000a4e:	b2db      	uxtb	r3, r3
 8000a50:	797a      	ldrb	r2, [r7, #5]
 8000a52:	210b      	movs	r1, #11
 8000a54:	4618      	mov	r0, r3
 8000a56:	f000 fca4 	bl	80013a2 <IOE_Write>
}
 8000a5a:	bf00      	nop
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}

08000a62 <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8000a62:	b580      	push	{r7, lr}
 8000a64:	b084      	sub	sp, #16
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	4603      	mov	r3, r0
 8000a6a:	6039      	str	r1, [r7, #0]
 8000a6c:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 8000a72:	88fb      	ldrh	r3, [r7, #6]
 8000a74:	b2db      	uxtb	r3, r3
 8000a76:	2117      	movs	r1, #23
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f000 fca5 	bl	80013c8 <IOE_Read>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */   
  tmp &= ~(uint8_t)IO_Pin;   
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	b25b      	sxtb	r3, r3
 8000a86:	43db      	mvns	r3, r3
 8000a88:	b25a      	sxtb	r2, r3
 8000a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a8e:	4013      	ands	r3, r2
 8000a90:	b25b      	sxtb	r3, r3
 8000a92:	73fb      	strb	r3, [r7, #15]
  
  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 8000a94:	88fb      	ldrh	r3, [r7, #6]
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	7bfa      	ldrb	r2, [r7, #15]
 8000a9a:	2117      	movs	r1, #23
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f000 fc80 	bl	80013a2 <IOE_Write>
}
 8000aa2:	bf00      	nop
 8000aa4:	3710      	adds	r7, #16
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}

08000aaa <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	b084      	sub	sp, #16
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;
  
  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 8000ab4:	88fb      	ldrh	r3, [r7, #6]
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	2104      	movs	r1, #4
 8000aba:	4618      	mov	r0, r3
 8000abc:	f000 fc84 	bl	80013c8 <IOE_Read>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	73fb      	strb	r3, [r7, #15]
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_IO_FCT);  
 8000ac4:	7bfb      	ldrb	r3, [r7, #15]
 8000ac6:	f023 0304 	bic.w	r3, r3, #4
 8000aca:	73fb      	strb	r3, [r7, #15]
  
  /* Write the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8000acc:	88fb      	ldrh	r3, [r7, #6]
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	7bfa      	ldrb	r2, [r7, #15]
 8000ad2:	2104      	movs	r1, #4
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f000 fc64 	bl	80013a2 <IOE_Write>

  /* Select TSC pins in TSC alternate mode */  
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 8000ada:	88fb      	ldrh	r3, [r7, #6]
 8000adc:	21f0      	movs	r1, #240	; 0xf0
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff ffbf 	bl	8000a62 <stmpe811_IO_EnableAF>
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);  
 8000ae4:	7bfb      	ldrb	r3, [r7, #15]
 8000ae6:	f023 0303 	bic.w	r3, r3, #3
 8000aea:	73fb      	strb	r3, [r7, #15]
  
  /* Set the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8000aec:	88fb      	ldrh	r3, [r7, #6]
 8000aee:	b2db      	uxtb	r3, r3
 8000af0:	7bfa      	ldrb	r2, [r7, #15]
 8000af2:	2104      	movs	r1, #4
 8000af4:	4618      	mov	r0, r3
 8000af6:	f000 fc54 	bl	80013a2 <IOE_Write>
  
  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 8000afa:	88fb      	ldrh	r3, [r7, #6]
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	2249      	movs	r2, #73	; 0x49
 8000b00:	2120      	movs	r1, #32
 8000b02:	4618      	mov	r0, r3
 8000b04:	f000 fc4d 	bl	80013a2 <IOE_Write>
  
  /* Wait for 2 ms */
  IOE_Delay(2); 
 8000b08:	2002      	movs	r0, #2
 8000b0a:	f000 fc87 	bl	800141c <IOE_Delay>
  
  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 8000b0e:	88fb      	ldrh	r3, [r7, #6]
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	2201      	movs	r2, #1
 8000b14:	2121      	movs	r1, #33	; 0x21
 8000b16:	4618      	mov	r0, r3
 8000b18:	f000 fc43 	bl	80013a2 <IOE_Write>
  /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 8000b1c:	88fb      	ldrh	r3, [r7, #6]
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	229a      	movs	r2, #154	; 0x9a
 8000b22:	2141      	movs	r1, #65	; 0x41
 8000b24:	4618      	mov	r0, r3
 8000b26:	f000 fc3c 	bl	80013a2 <IOE_Write>
  
  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 8000b2a:	88fb      	ldrh	r3, [r7, #6]
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	2201      	movs	r2, #1
 8000b30:	214a      	movs	r1, #74	; 0x4a
 8000b32:	4618      	mov	r0, r3
 8000b34:	f000 fc35 	bl	80013a2 <IOE_Write>
  
  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8000b38:	88fb      	ldrh	r3, [r7, #6]
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	214b      	movs	r1, #75	; 0x4b
 8000b40:	4618      	mov	r0, r3
 8000b42:	f000 fc2e 	bl	80013a2 <IOE_Write>
  
  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8000b46:	88fb      	ldrh	r3, [r7, #6]
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	214b      	movs	r1, #75	; 0x4b
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 fc27 	bl	80013a2 <IOE_Write>
  
  /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 8000b54:	88fb      	ldrh	r3, [r7, #6]
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	2201      	movs	r2, #1
 8000b5a:	2156      	movs	r1, #86	; 0x56
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f000 fc20 	bl	80013a2 <IOE_Write>
  
  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 8000b62:	88fb      	ldrh	r3, [r7, #6]
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	2201      	movs	r2, #1
 8000b68:	2158      	movs	r1, #88	; 0x58
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f000 fc19 	bl	80013a2 <IOE_Write>
  
  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 8000b70:	88fb      	ldrh	r3, [r7, #6]
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	2201      	movs	r2, #1
 8000b76:	2140      	movs	r1, #64	; 0x40
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f000 fc12 	bl	80013a2 <IOE_Write>
  
  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 8000b7e:	88fb      	ldrh	r3, [r7, #6]
 8000b80:	b2db      	uxtb	r3, r3
 8000b82:	22ff      	movs	r2, #255	; 0xff
 8000b84:	210b      	movs	r1, #11
 8000b86:	4618      	mov	r0, r3
 8000b88:	f000 fc0b 	bl	80013a2 <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2); 
 8000b8c:	2002      	movs	r0, #2
 8000b8e:	f000 fc45 	bl	800141c <IOE_Delay>
}
 8000b92:	bf00      	nop
 8000b94:	3710      	adds	r7, #16
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}

08000b9a <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 8000b9a:	b580      	push	{r7, lr}
 8000b9c:	b084      	sub	sp, #16
 8000b9e:	af00      	add	r7, sp, #0
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	73fb      	strb	r3, [r7, #15]
  
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 8000ba8:	88fb      	ldrh	r3, [r7, #6]
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	2140      	movs	r1, #64	; 0x40
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f000 fc0a 	bl	80013c8 <IOE_Read>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bba:	2b80      	cmp	r3, #128	; 0x80
 8000bbc:	bf0c      	ite	eq
 8000bbe:	2301      	moveq	r3, #1
 8000bc0:	2300      	movne	r3, #0
 8000bc2:	b2db      	uxtb	r3, r3
 8000bc4:	73bb      	strb	r3, [r7, #14]
  
  if(state > 0)
 8000bc6:	7bbb      	ldrb	r3, [r7, #14]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d00b      	beq.n	8000be4 <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 8000bcc:	88fb      	ldrh	r3, [r7, #6]
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	214c      	movs	r1, #76	; 0x4c
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f000 fbf8 	bl	80013c8 <IOE_Read>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d010      	beq.n	8000c00 <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 8000bde:	2301      	movs	r3, #1
 8000be0:	73fb      	strb	r3, [r7, #15]
 8000be2:	e00d      	b.n	8000c00 <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8000be4:	88fb      	ldrh	r3, [r7, #6]
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	2201      	movs	r2, #1
 8000bea:	214b      	movs	r1, #75	; 0x4b
 8000bec:	4618      	mov	r0, r3
 8000bee:	f000 fbd8 	bl	80013a2 <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8000bf2:	88fb      	ldrh	r3, [r7, #6]
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	214b      	movs	r1, #75	; 0x4b
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f000 fbd1 	bl	80013a2 <IOE_Write>
  }
  
  return ret;
 8000c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3710      	adds	r7, #16
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}

08000c0a <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8000c0a:	b580      	push	{r7, lr}
 8000c0c:	b086      	sub	sp, #24
 8000c0e:	af00      	add	r7, sp, #0
 8000c10:	4603      	mov	r3, r0
 8000c12:	60b9      	str	r1, [r7, #8]
 8000c14:	607a      	str	r2, [r7, #4]
 8000c16:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;
  
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 8000c18:	89fb      	ldrh	r3, [r7, #14]
 8000c1a:	b2d8      	uxtb	r0, r3
 8000c1c:	f107 0210 	add.w	r2, r7, #16
 8000c20:	2304      	movs	r3, #4
 8000c22:	21d7      	movs	r1, #215	; 0xd7
 8000c24:	f000 fbe3 	bl	80013ee <IOE_ReadMultiple>
  
  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 8000c28:	7c3b      	ldrb	r3, [r7, #16]
 8000c2a:	061a      	lsls	r2, r3, #24
 8000c2c:	7c7b      	ldrb	r3, [r7, #17]
 8000c2e:	041b      	lsls	r3, r3, #16
 8000c30:	431a      	orrs	r2, r3
 8000c32:	7cbb      	ldrb	r3, [r7, #18]
 8000c34:	021b      	lsls	r3, r3, #8
 8000c36:	4313      	orrs	r3, r2
 8000c38:	7cfa      	ldrb	r2, [r7, #19]
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	0d1b      	lsrs	r3, r3, #20
 8000c42:	b29a      	uxth	r2, r3
 8000c44:	68bb      	ldr	r3, [r7, #8]
 8000c46:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	0a1b      	lsrs	r3, r3, #8
 8000c4c:	b29b      	uxth	r3, r3
 8000c4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c52:	b29a      	uxth	r2, r3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	801a      	strh	r2, [r3, #0]
  
  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8000c58:	89fb      	ldrh	r3, [r7, #14]
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	214b      	movs	r1, #75	; 0x4b
 8000c60:	4618      	mov	r0, r3
 8000c62:	f000 fb9e 	bl	80013a2 <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8000c66:	89fb      	ldrh	r3, [r7, #14]
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	214b      	movs	r1, #75	; 0x4b
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f000 fb97 	bl	80013a2 <IOE_Write>
}
 8000c74:	bf00      	nop
 8000c76:	3718      	adds	r7, #24
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	4603      	mov	r3, r0
 8000c84:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 8000c86:	f000 fb86 	bl	8001396 <IOE_ITConfig>
  
  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 8000c8a:	88fb      	ldrh	r3, [r7, #6]
 8000c8c:	211f      	movs	r1, #31
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f7ff fe76 	bl	8000980 <stmpe811_EnableITSource>
  
  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 8000c94:	88fb      	ldrh	r3, [r7, #6]
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff fe36 	bl	8000908 <stmpe811_EnableGlobalIT>
}
 8000c9c:	bf00      	nop
 8000c9e:	3708      	adds	r7, #8
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 8000cae:	88fb      	ldrh	r3, [r7, #6]
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff fe47 	bl	8000944 <stmpe811_DisableGlobalIT>
  
  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 8000cb6:	88fb      	ldrh	r3, [r7, #6]
 8000cb8:	211f      	movs	r1, #31
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff fe81 	bl	80009c2 <stmpe811_DisableITSource>
}
 8000cc0:	bf00      	nop
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	4603      	mov	r3, r0
 8000cd0:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 8000cd2:	88fb      	ldrh	r3, [r7, #6]
 8000cd4:	211f      	movs	r1, #31
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff fe99 	bl	8000a0e <stmpe811_ReadGITStatus>
 8000cdc:	4603      	mov	r3, r0
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b082      	sub	sp, #8
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	4603      	mov	r3, r0
 8000cee:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 8000cf0:	88fb      	ldrh	r3, [r7, #6]
 8000cf2:	211f      	movs	r1, #31
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f7ff fea1 	bl	8000a3c <stmpe811_ClearGlobalIT>
}
 8000cfa:	bf00      	nop
 8000cfc:	3708      	adds	r7, #8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
	...

08000d04 <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b085      	sub	sp, #20
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8000d12:	2300      	movs	r3, #0
 8000d14:	73fb      	strb	r3, [r7, #15]
 8000d16:	e00b      	b.n	8000d30 <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 8000d18:	7bfb      	ldrb	r3, [r7, #15]
 8000d1a:	4a0a      	ldr	r2, [pc, #40]	; (8000d44 <stmpe811_GetInstance+0x40>)
 8000d1c:	5cd3      	ldrb	r3, [r2, r3]
 8000d1e:	b29b      	uxth	r3, r3
 8000d20:	88fa      	ldrh	r2, [r7, #6]
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d101      	bne.n	8000d2a <stmpe811_GetInstance+0x26>
    {
      return idx; 
 8000d26:	7bfb      	ldrb	r3, [r7, #15]
 8000d28:	e006      	b.n	8000d38 <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8000d2a:	7bfb      	ldrb	r3, [r7, #15]
 8000d2c:	3301      	adds	r3, #1
 8000d2e:	73fb      	strb	r3, [r7, #15]
 8000d30:	7bfb      	ldrb	r3, [r7, #15]
 8000d32:	2b01      	cmp	r3, #1
 8000d34:	d9f0      	bls.n	8000d18 <stmpe811_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 8000d36:	23ff      	movs	r3, #255	; 0xff
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3714      	adds	r7, #20
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr
 8000d44:	2000009c 	.word	0x2000009c

08000d48 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b08a      	sub	sp, #40	; 0x28
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  
  I2C_HandleTypeDef* pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a33      	ldr	r2, [pc, #204]	; (8000e24 <I2Cx_MspInit+0xdc>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d15f      	bne.n	8000e1a <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	613b      	str	r3, [r7, #16]
 8000d5e:	4a32      	ldr	r2, [pc, #200]	; (8000e28 <I2Cx_MspInit+0xe0>)
 8000d60:	4b31      	ldr	r3, [pc, #196]	; (8000e28 <I2Cx_MspInit+0xe0>)
 8000d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d64:	f043 0304 	orr.w	r3, r3, #4
 8000d68:	6313      	str	r3, [r2, #48]	; 0x30
 8000d6a:	4b2f      	ldr	r3, [pc, #188]	; (8000e28 <I2Cx_MspInit+0xe0>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6e:	f003 0304 	and.w	r3, r3, #4
 8000d72:	613b      	str	r3, [r7, #16]
 8000d74:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 8000d76:	2300      	movs	r3, #0
 8000d78:	60fb      	str	r3, [r7, #12]
 8000d7a:	4a2b      	ldr	r2, [pc, #172]	; (8000e28 <I2Cx_MspInit+0xe0>)
 8000d7c:	4b2a      	ldr	r3, [pc, #168]	; (8000e28 <I2Cx_MspInit+0xe0>)
 8000d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d80:	f043 0301 	orr.w	r3, r3, #1
 8000d84:	6313      	str	r3, [r2, #48]	; 0x30
 8000d86:	4b28      	ldr	r3, [pc, #160]	; (8000e28 <I2Cx_MspInit+0xe0>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	60fb      	str	r3, [r7, #12]
 8000d90:	68fb      	ldr	r3, [r7, #12]
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 8000d92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8000d98:	2312      	movs	r3, #18
 8000d9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8000da0:	2302      	movs	r3, #2
 8000da2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8000da4:	2304      	movs	r3, #4
 8000da6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 8000da8:	f107 0314 	add.w	r3, r7, #20
 8000dac:	4619      	mov	r1, r3
 8000dae:	481f      	ldr	r0, [pc, #124]	; (8000e2c <I2Cx_MspInit+0xe4>)
 8000db0:	f002 fa22 	bl	80031f8 <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 8000db4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000db8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 8000dba:	f107 0314 	add.w	r3, r7, #20
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	481b      	ldr	r0, [pc, #108]	; (8000e30 <I2Cx_MspInit+0xe8>)
 8000dc2:	f002 fa19 	bl	80031f8 <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	60bb      	str	r3, [r7, #8]
 8000dca:	4a17      	ldr	r2, [pc, #92]	; (8000e28 <I2Cx_MspInit+0xe0>)
 8000dcc:	4b16      	ldr	r3, [pc, #88]	; (8000e28 <I2Cx_MspInit+0xe0>)
 8000dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000dd4:	6413      	str	r3, [r2, #64]	; 0x40
 8000dd6:	4b14      	ldr	r3, [pc, #80]	; (8000e28 <I2Cx_MspInit+0xe0>)
 8000dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dda:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000dde:	60bb      	str	r3, [r7, #8]
 8000de0:	68bb      	ldr	r3, [r7, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 8000de2:	4a11      	ldr	r2, [pc, #68]	; (8000e28 <I2Cx_MspInit+0xe0>)
 8000de4:	4b10      	ldr	r3, [pc, #64]	; (8000e28 <I2Cx_MspInit+0xe0>)
 8000de6:	6a1b      	ldr	r3, [r3, #32]
 8000de8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000dec:	6213      	str	r3, [r2, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 8000dee:	4a0e      	ldr	r2, [pc, #56]	; (8000e28 <I2Cx_MspInit+0xe0>)
 8000df0:	4b0d      	ldr	r3, [pc, #52]	; (8000e28 <I2Cx_MspInit+0xe0>)
 8000df2:	6a1b      	ldr	r3, [r3, #32]
 8000df4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000df8:	6213      	str	r3, [r2, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	210f      	movs	r1, #15
 8000dfe:	2048      	movs	r0, #72	; 0x48
 8000e00:	f001 fc5a 	bl	80026b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8000e04:	2048      	movs	r0, #72	; 0x48
 8000e06:	f001 fc73 	bl	80026f0 <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	210f      	movs	r1, #15
 8000e0e:	2049      	movs	r0, #73	; 0x49
 8000e10:	f001 fc52 	bl	80026b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 8000e14:	2049      	movs	r0, #73	; 0x49
 8000e16:	f001 fc6b 	bl	80026f0 <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 8000e1a:	bf00      	nop
 8000e1c:	3728      	adds	r7, #40	; 0x28
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	40005c00 	.word	0x40005c00
 8000e28:	40023800 	.word	0x40023800
 8000e2c:	40020000 	.word	0x40020000
 8000e30:	40020800 	.word	0x40020800

08000e34 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8000e38:	4814      	ldr	r0, [pc, #80]	; (8000e8c <I2Cx_Init+0x58>)
 8000e3a:	f004 fac9 	bl	80053d0 <HAL_I2C_GetState>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d121      	bne.n	8000e88 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 8000e44:	4b11      	ldr	r3, [pc, #68]	; (8000e8c <I2Cx_Init+0x58>)
 8000e46:	4a12      	ldr	r2, [pc, #72]	; (8000e90 <I2Cx_Init+0x5c>)
 8000e48:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 8000e4a:	4b10      	ldr	r3, [pc, #64]	; (8000e8c <I2Cx_Init+0x58>)
 8000e4c:	4a11      	ldr	r2, [pc, #68]	; (8000e94 <I2Cx_Init+0x60>)
 8000e4e:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 8000e50:	4b0e      	ldr	r3, [pc, #56]	; (8000e8c <I2Cx_Init+0x58>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 8000e56:	4b0d      	ldr	r3, [pc, #52]	; (8000e8c <I2Cx_Init+0x58>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000e5c:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <I2Cx_Init+0x58>)
 8000e5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e62:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8000e64:	4b09      	ldr	r3, [pc, #36]	; (8000e8c <I2Cx_Init+0x58>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 8000e6a:	4b08      	ldr	r3, [pc, #32]	; (8000e8c <I2Cx_Init+0x58>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 8000e70:	4b06      	ldr	r3, [pc, #24]	; (8000e8c <I2Cx_Init+0x58>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 8000e76:	4b05      	ldr	r3, [pc, #20]	; (8000e8c <I2Cx_Init+0x58>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	621a      	str	r2, [r3, #32]
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8000e7c:	4803      	ldr	r0, [pc, #12]	; (8000e8c <I2Cx_Init+0x58>)
 8000e7e:	f7ff ff63 	bl	8000d48 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8000e82:	4802      	ldr	r0, [pc, #8]	; (8000e8c <I2Cx_Init+0x58>)
 8000e84:	f003 fe2c 	bl	8004ae0 <HAL_I2C_Init>
  }
}
 8000e88:	bf00      	nop
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	20000260 	.word	0x20000260
 8000e90:	40005c00 	.word	0x40005c00
 8000e94:	000186a0 	.word	0x000186a0

08000e98 <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b086      	sub	sp, #24
 8000e9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	603b      	str	r3, [r7, #0]
 8000ea2:	4a13      	ldr	r2, [pc, #76]	; (8000ef0 <I2Cx_ITConfig+0x58>)
 8000ea4:	4b12      	ldr	r3, [pc, #72]	; (8000ef0 <I2Cx_ITConfig+0x58>)
 8000ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea8:	f043 0301 	orr.w	r3, r3, #1
 8000eac:	6313      	str	r3, [r2, #48]	; 0x30
 8000eae:	4b10      	ldr	r3, [pc, #64]	; (8000ef0 <I2Cx_ITConfig+0x58>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	f003 0301 	and.w	r3, r3, #1
 8000eb6:	603b      	str	r3, [r7, #0]
 8000eb8:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 8000eba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ebe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 8000ec8:	4b0a      	ldr	r3, [pc, #40]	; (8000ef4 <I2Cx_ITConfig+0x5c>)
 8000eca:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 8000ecc:	1d3b      	adds	r3, r7, #4
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4809      	ldr	r0, [pc, #36]	; (8000ef8 <I2Cx_ITConfig+0x60>)
 8000ed2:	f002 f991 	bl	80031f8 <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	210f      	movs	r1, #15
 8000eda:	2028      	movs	r0, #40	; 0x28
 8000edc:	f001 fbec 	bl	80026b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 8000ee0:	2028      	movs	r0, #40	; 0x28
 8000ee2:	f001 fc05 	bl	80026f0 <HAL_NVIC_EnableIRQ>
}
 8000ee6:	bf00      	nop
 8000ee8:	3718      	adds	r7, #24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40023800 	.word	0x40023800
 8000ef4:	10210000 	.word	0x10210000
 8000ef8:	40020000 	.word	0x40020000

08000efc <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b088      	sub	sp, #32
 8000f00:	af04      	add	r7, sp, #16
 8000f02:	4603      	mov	r3, r0
 8000f04:	71fb      	strb	r3, [r7, #7]
 8000f06:	460b      	mov	r3, r1
 8000f08:	71bb      	strb	r3, [r7, #6]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	b299      	uxth	r1, r3
 8000f16:	79bb      	ldrb	r3, [r7, #6]
 8000f18:	b29a      	uxth	r2, r3
 8000f1a:	4b0b      	ldr	r3, [pc, #44]	; (8000f48 <I2Cx_WriteData+0x4c>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	9302      	str	r3, [sp, #8]
 8000f20:	2301      	movs	r3, #1
 8000f22:	9301      	str	r3, [sp, #4]
 8000f24:	1d7b      	adds	r3, r7, #5
 8000f26:	9300      	str	r3, [sp, #0]
 8000f28:	2301      	movs	r3, #1
 8000f2a:	4808      	ldr	r0, [pc, #32]	; (8000f4c <I2Cx_WriteData+0x50>)
 8000f2c:	f003 ff30 	bl	8004d90 <HAL_I2C_Mem_Write>
 8000f30:	4603      	mov	r3, r0
 8000f32:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8000f3a:	f000 f863 	bl	8001004 <I2Cx_Error>
  }        
}
 8000f3e:	bf00      	nop
 8000f40:	3710      	adds	r7, #16
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	20000060 	.word	0x20000060
 8000f4c:	20000260 	.word	0x20000260

08000f50 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b088      	sub	sp, #32
 8000f54:	af04      	add	r7, sp, #16
 8000f56:	4603      	mov	r3, r0
 8000f58:	460a      	mov	r2, r1
 8000f5a:	71fb      	strb	r3, [r7, #7]
 8000f5c:	4613      	mov	r3, r2
 8000f5e:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000f60:	2300      	movs	r3, #0
 8000f62:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8000f64:	2300      	movs	r3, #0
 8000f66:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8000f68:	79fb      	ldrb	r3, [r7, #7]
 8000f6a:	b299      	uxth	r1, r3
 8000f6c:	79bb      	ldrb	r3, [r7, #6]
 8000f6e:	b29a      	uxth	r2, r3
 8000f70:	4b0b      	ldr	r3, [pc, #44]	; (8000fa0 <I2Cx_ReadData+0x50>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	9302      	str	r3, [sp, #8]
 8000f76:	2301      	movs	r3, #1
 8000f78:	9301      	str	r3, [sp, #4]
 8000f7a:	f107 030e 	add.w	r3, r7, #14
 8000f7e:	9300      	str	r3, [sp, #0]
 8000f80:	2301      	movs	r3, #1
 8000f82:	4808      	ldr	r0, [pc, #32]	; (8000fa4 <I2Cx_ReadData+0x54>)
 8000f84:	f003 fffe 	bl	8004f84 <HAL_I2C_Mem_Read>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8000f92:	f000 f837 	bl	8001004 <I2Cx_Error>
  
  }
  return value;
 8000f96:	7bbb      	ldrb	r3, [r7, #14]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3710      	adds	r7, #16
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	20000060 	.word	0x20000060
 8000fa4:	20000260 	.word	0x20000260

08000fa8 <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b088      	sub	sp, #32
 8000fac:	af04      	add	r7, sp, #16
 8000fae:	603a      	str	r2, [r7, #0]
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	71bb      	strb	r3, [r7, #6]
 8000fba:	4613      	mov	r3, r2
 8000fbc:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	b299      	uxth	r1, r3
 8000fc6:	79bb      	ldrb	r3, [r7, #6]
 8000fc8:	b29a      	uxth	r2, r3
 8000fca:	4b0c      	ldr	r3, [pc, #48]	; (8000ffc <I2Cx_ReadBuffer+0x54>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	9302      	str	r3, [sp, #8]
 8000fd0:	88bb      	ldrh	r3, [r7, #4]
 8000fd2:	9301      	str	r3, [sp, #4]
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	9300      	str	r3, [sp, #0]
 8000fd8:	2301      	movs	r3, #1
 8000fda:	4809      	ldr	r0, [pc, #36]	; (8001000 <I2Cx_ReadBuffer+0x58>)
 8000fdc:	f003 ffd2 	bl	8004f84 <HAL_I2C_Mem_Read>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status == HAL_OK)
 8000fe4:	7bfb      	ldrb	r3, [r7, #15]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d101      	bne.n	8000fee <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 8000fea:	2300      	movs	r3, #0
 8000fec:	e002      	b.n	8000ff4 <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8000fee:	f000 f809 	bl	8001004 <I2Cx_Error>

    return 1;
 8000ff2:	2301      	movs	r3, #1
  }
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3710      	adds	r7, #16
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	20000060 	.word	0x20000060
 8001000:	20000260 	.word	0x20000260

08001004 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8001008:	4803      	ldr	r0, [pc, #12]	; (8001018 <I2Cx_Error+0x14>)
 800100a:	f003 fe91 	bl	8004d30 <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 800100e:	f7ff ff11 	bl	8000e34 <I2Cx_Init>
}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	20000260 	.word	0x20000260

0800101c <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001020:	4819      	ldr	r0, [pc, #100]	; (8001088 <SPIx_Init+0x6c>)
 8001022:	f006 fc03 	bl	800782c <HAL_SPI_GetState>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d12b      	bne.n	8001084 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 800102c:	4b16      	ldr	r3, [pc, #88]	; (8001088 <SPIx_Init+0x6c>)
 800102e:	4a17      	ldr	r2, [pc, #92]	; (800108c <SPIx_Init+0x70>)
 8001030:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001032:	4b15      	ldr	r3, [pc, #84]	; (8001088 <SPIx_Init+0x6c>)
 8001034:	2218      	movs	r2, #24
 8001036:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001038:	4b13      	ldr	r3, [pc, #76]	; (8001088 <SPIx_Init+0x6c>)
 800103a:	2200      	movs	r2, #0
 800103c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800103e:	4b12      	ldr	r3, [pc, #72]	; (8001088 <SPIx_Init+0x6c>)
 8001040:	2200      	movs	r2, #0
 8001042:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001044:	4b10      	ldr	r3, [pc, #64]	; (8001088 <SPIx_Init+0x6c>)
 8001046:	2200      	movs	r2, #0
 8001048:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800104a:	4b0f      	ldr	r3, [pc, #60]	; (8001088 <SPIx_Init+0x6c>)
 800104c:	2200      	movs	r2, #0
 800104e:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001050:	4b0d      	ldr	r3, [pc, #52]	; (8001088 <SPIx_Init+0x6c>)
 8001052:	2207      	movs	r2, #7
 8001054:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001056:	4b0c      	ldr	r3, [pc, #48]	; (8001088 <SPIx_Init+0x6c>)
 8001058:	2200      	movs	r2, #0
 800105a:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 800105c:	4b0a      	ldr	r3, [pc, #40]	; (8001088 <SPIx_Init+0x6c>)
 800105e:	2200      	movs	r2, #0
 8001060:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001062:	4b09      	ldr	r3, [pc, #36]	; (8001088 <SPIx_Init+0x6c>)
 8001064:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001068:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800106a:	4b07      	ldr	r3, [pc, #28]	; (8001088 <SPIx_Init+0x6c>)
 800106c:	2200      	movs	r2, #0
 800106e:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001070:	4b05      	ldr	r3, [pc, #20]	; (8001088 <SPIx_Init+0x6c>)
 8001072:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001076:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8001078:	4803      	ldr	r0, [pc, #12]	; (8001088 <SPIx_Init+0x6c>)
 800107a:	f000 f853 	bl	8001124 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 800107e:	4802      	ldr	r0, [pc, #8]	; (8001088 <SPIx_Init+0x6c>)
 8001080:	f005 ff71 	bl	8006f66 <HAL_SPI_Init>
  } 
}
 8001084:	bf00      	nop
 8001086:	bd80      	pop	{r7, pc}
 8001088:	200000a0 	.word	0x200000a0
 800108c:	40015000 	.word	0x40015000

08001090 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800109a:	2300      	movs	r3, #0
 800109c:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	b29a      	uxth	r2, r3
 80010a2:	4b09      	ldr	r3, [pc, #36]	; (80010c8 <SPIx_Read+0x38>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f107 0108 	add.w	r1, r7, #8
 80010aa:	4808      	ldr	r0, [pc, #32]	; (80010cc <SPIx_Read+0x3c>)
 80010ac:	f006 f918 	bl	80072e0 <HAL_SPI_Receive>
 80010b0:	4603      	mov	r3, r0
 80010b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80010b4:	7bfb      	ldrb	r3, [r7, #15]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80010ba:	f000 f827 	bl	800110c <SPIx_Error>
  }
  
  return readvalue;
 80010be:	68bb      	ldr	r3, [r7, #8]
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3710      	adds	r7, #16
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20000064 	.word	0x20000064
 80010cc:	200000a0 	.word	0x200000a0

080010d0 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80010da:	2300      	movs	r3, #0
 80010dc:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 80010de:	4b09      	ldr	r3, [pc, #36]	; (8001104 <SPIx_Write+0x34>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	1db9      	adds	r1, r7, #6
 80010e4:	2201      	movs	r2, #1
 80010e6:	4808      	ldr	r0, [pc, #32]	; (8001108 <SPIx_Write+0x38>)
 80010e8:	f005 ffc8 	bl	800707c <HAL_SPI_Transmit>
 80010ec:	4603      	mov	r3, r0
 80010ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80010f0:	7bfb      	ldrb	r3, [r7, #15]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80010f6:	f000 f809 	bl	800110c <SPIx_Error>
  }
}
 80010fa:	bf00      	nop
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000064 	.word	0x20000064
 8001108:	200000a0 	.word	0x200000a0

0800110c <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001110:	4803      	ldr	r0, [pc, #12]	; (8001120 <SPIx_Error+0x14>)
 8001112:	f005 ff8b 	bl	800702c <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8001116:	f7ff ff81 	bl	800101c <SPIx_Init>
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	200000a0 	.word	0x200000a0

08001124 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b08a      	sub	sp, #40	; 0x28
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 800112c:	2300      	movs	r3, #0
 800112e:	613b      	str	r3, [r7, #16]
 8001130:	4a17      	ldr	r2, [pc, #92]	; (8001190 <SPIx_MspInit+0x6c>)
 8001132:	4b17      	ldr	r3, [pc, #92]	; (8001190 <SPIx_MspInit+0x6c>)
 8001134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001136:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800113a:	6453      	str	r3, [r2, #68]	; 0x44
 800113c:	4b14      	ldr	r3, [pc, #80]	; (8001190 <SPIx_MspInit+0x6c>)
 800113e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001140:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001148:	2300      	movs	r3, #0
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	4a10      	ldr	r2, [pc, #64]	; (8001190 <SPIx_MspInit+0x6c>)
 800114e:	4b10      	ldr	r3, [pc, #64]	; (8001190 <SPIx_MspInit+0x6c>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	f043 0320 	orr.w	r3, r3, #32
 8001156:	6313      	str	r3, [r2, #48]	; 0x30
 8001158:	4b0d      	ldr	r3, [pc, #52]	; (8001190 <SPIx_MspInit+0x6c>)
 800115a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115c:	f003 0320 	and.w	r3, r3, #32
 8001160:	60fb      	str	r3, [r7, #12]
 8001162:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8001164:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001168:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 800116a:	2302      	movs	r3, #2
 800116c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800116e:	2302      	movs	r3, #2
 8001170:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001172:	2301      	movs	r3, #1
 8001174:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001176:	2305      	movs	r3, #5
 8001178:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 800117a:	f107 0314 	add.w	r3, r7, #20
 800117e:	4619      	mov	r1, r3
 8001180:	4804      	ldr	r0, [pc, #16]	; (8001194 <SPIx_MspInit+0x70>)
 8001182:	f002 f839 	bl	80031f8 <HAL_GPIO_Init>
}
 8001186:	bf00      	nop
 8001188:	3728      	adds	r7, #40	; 0x28
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	40023800 	.word	0x40023800
 8001194:	40021400 	.word	0x40021400

08001198 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b088      	sub	sp, #32
 800119c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 800119e:	4b36      	ldr	r3, [pc, #216]	; (8001278 <LCD_IO_Init+0xe0>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d164      	bne.n	8001270 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 80011a6:	4b34      	ldr	r3, [pc, #208]	; (8001278 <LCD_IO_Init+0xe0>)
 80011a8:	2201      	movs	r2, #1
 80011aa:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80011ac:	2300      	movs	r3, #0
 80011ae:	60bb      	str	r3, [r7, #8]
 80011b0:	4a32      	ldr	r2, [pc, #200]	; (800127c <LCD_IO_Init+0xe4>)
 80011b2:	4b32      	ldr	r3, [pc, #200]	; (800127c <LCD_IO_Init+0xe4>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b6:	f043 0308 	orr.w	r3, r3, #8
 80011ba:	6313      	str	r3, [r2, #48]	; 0x30
 80011bc:	4b2f      	ldr	r3, [pc, #188]	; (800127c <LCD_IO_Init+0xe4>)
 80011be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c0:	f003 0308 	and.w	r3, r3, #8
 80011c4:	60bb      	str	r3, [r7, #8]
 80011c6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80011c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011cc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80011ce:	2301      	movs	r3, #1
 80011d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80011d2:	2300      	movs	r3, #0
 80011d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80011d6:	2302      	movs	r3, #2
 80011d8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80011da:	f107 030c 	add.w	r3, r7, #12
 80011de:	4619      	mov	r1, r3
 80011e0:	4827      	ldr	r0, [pc, #156]	; (8001280 <LCD_IO_Init+0xe8>)
 80011e2:	f002 f809 	bl	80031f8 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	607b      	str	r3, [r7, #4]
 80011ea:	4a24      	ldr	r2, [pc, #144]	; (800127c <LCD_IO_Init+0xe4>)
 80011ec:	4b23      	ldr	r3, [pc, #140]	; (800127c <LCD_IO_Init+0xe4>)
 80011ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f0:	f043 0308 	orr.w	r3, r3, #8
 80011f4:	6313      	str	r3, [r2, #48]	; 0x30
 80011f6:	4b21      	ldr	r3, [pc, #132]	; (800127c <LCD_IO_Init+0xe4>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	f003 0308 	and.w	r3, r3, #8
 80011fe:	607b      	str	r3, [r7, #4]
 8001200:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001202:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001206:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001208:	2301      	movs	r3, #1
 800120a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001210:	2302      	movs	r3, #2
 8001212:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001214:	f107 030c 	add.w	r3, r7, #12
 8001218:	4619      	mov	r1, r3
 800121a:	4819      	ldr	r0, [pc, #100]	; (8001280 <LCD_IO_Init+0xe8>)
 800121c:	f001 ffec 	bl	80031f8 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001220:	2300      	movs	r3, #0
 8001222:	603b      	str	r3, [r7, #0]
 8001224:	4a15      	ldr	r2, [pc, #84]	; (800127c <LCD_IO_Init+0xe4>)
 8001226:	4b15      	ldr	r3, [pc, #84]	; (800127c <LCD_IO_Init+0xe4>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	f043 0304 	orr.w	r3, r3, #4
 800122e:	6313      	str	r3, [r2, #48]	; 0x30
 8001230:	4b12      	ldr	r3, [pc, #72]	; (800127c <LCD_IO_Init+0xe4>)
 8001232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001234:	f003 0304 	and.w	r3, r3, #4
 8001238:	603b      	str	r3, [r7, #0]
 800123a:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 800123c:	2304      	movs	r3, #4
 800123e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001240:	2301      	movs	r3, #1
 8001242:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001248:	2302      	movs	r3, #2
 800124a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 800124c:	f107 030c 	add.w	r3, r7, #12
 8001250:	4619      	mov	r1, r3
 8001252:	480c      	ldr	r0, [pc, #48]	; (8001284 <LCD_IO_Init+0xec>)
 8001254:	f001 ffd0 	bl	80031f8 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001258:	2200      	movs	r2, #0
 800125a:	2104      	movs	r1, #4
 800125c:	4809      	ldr	r0, [pc, #36]	; (8001284 <LCD_IO_Init+0xec>)
 800125e:	f002 fa81 	bl	8003764 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001262:	2201      	movs	r2, #1
 8001264:	2104      	movs	r1, #4
 8001266:	4807      	ldr	r0, [pc, #28]	; (8001284 <LCD_IO_Init+0xec>)
 8001268:	f002 fa7c 	bl	8003764 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 800126c:	f7ff fed6 	bl	800101c <SPIx_Init>
  }
}
 8001270:	bf00      	nop
 8001272:	3720      	adds	r7, #32
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	200000f8 	.word	0x200000f8
 800127c:	40023800 	.word	0x40023800
 8001280:	40020c00 	.word	0x40020c00
 8001284:	40020800 	.word	0x40020800

08001288 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001292:	2201      	movs	r2, #1
 8001294:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001298:	480a      	ldr	r0, [pc, #40]	; (80012c4 <LCD_IO_WriteData+0x3c>)
 800129a:	f002 fa63 	bl	8003764 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 800129e:	2200      	movs	r2, #0
 80012a0:	2104      	movs	r1, #4
 80012a2:	4809      	ldr	r0, [pc, #36]	; (80012c8 <LCD_IO_WriteData+0x40>)
 80012a4:	f002 fa5e 	bl	8003764 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 80012a8:	88fb      	ldrh	r3, [r7, #6]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff ff10 	bl	80010d0 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80012b0:	2201      	movs	r2, #1
 80012b2:	2104      	movs	r1, #4
 80012b4:	4804      	ldr	r0, [pc, #16]	; (80012c8 <LCD_IO_WriteData+0x40>)
 80012b6:	f002 fa55 	bl	8003764 <HAL_GPIO_WritePin>
}
 80012ba:	bf00      	nop
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40020c00 	.word	0x40020c00
 80012c8:	40020800 	.word	0x40020800

080012cc <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80012d6:	2200      	movs	r2, #0
 80012d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012dc:	480a      	ldr	r0, [pc, #40]	; (8001308 <LCD_IO_WriteReg+0x3c>)
 80012de:	f002 fa41 	bl	8003764 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80012e2:	2200      	movs	r2, #0
 80012e4:	2104      	movs	r1, #4
 80012e6:	4809      	ldr	r0, [pc, #36]	; (800130c <LCD_IO_WriteReg+0x40>)
 80012e8:	f002 fa3c 	bl	8003764 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff feed 	bl	80010d0 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80012f6:	2201      	movs	r2, #1
 80012f8:	2104      	movs	r1, #4
 80012fa:	4804      	ldr	r0, [pc, #16]	; (800130c <LCD_IO_WriteReg+0x40>)
 80012fc:	f002 fa32 	bl	8003764 <HAL_GPIO_WritePin>
}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40020c00 	.word	0x40020c00
 800130c:	40020800 	.word	0x40020800

08001310 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	4603      	mov	r3, r0
 8001318:	460a      	mov	r2, r1
 800131a:	80fb      	strh	r3, [r7, #6]
 800131c:	4613      	mov	r3, r2
 800131e:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8001320:	2300      	movs	r3, #0
 8001322:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8001324:	2200      	movs	r2, #0
 8001326:	2104      	movs	r1, #4
 8001328:	4810      	ldr	r0, [pc, #64]	; (800136c <LCD_IO_ReadData+0x5c>)
 800132a:	f002 fa1b 	bl	8003764 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800132e:	2200      	movs	r2, #0
 8001330:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001334:	480e      	ldr	r0, [pc, #56]	; (8001370 <LCD_IO_ReadData+0x60>)
 8001336:	f002 fa15 	bl	8003764 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 800133a:	88fb      	ldrh	r3, [r7, #6]
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff fec7 	bl	80010d0 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8001342:	797b      	ldrb	r3, [r7, #5]
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff fea3 	bl	8001090 <SPIx_Read>
 800134a:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800134c:	2201      	movs	r2, #1
 800134e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001352:	4807      	ldr	r0, [pc, #28]	; (8001370 <LCD_IO_ReadData+0x60>)
 8001354:	f002 fa06 	bl	8003764 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001358:	2201      	movs	r2, #1
 800135a:	2104      	movs	r1, #4
 800135c:	4803      	ldr	r0, [pc, #12]	; (800136c <LCD_IO_ReadData+0x5c>)
 800135e:	f002 fa01 	bl	8003764 <HAL_GPIO_WritePin>
  
  return readvalue;
 8001362:	68fb      	ldr	r3, [r7, #12]
}
 8001364:	4618      	mov	r0, r3
 8001366:	3710      	adds	r7, #16
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40020800 	.word	0x40020800
 8001370:	40020c00 	.word	0x40020c00

08001374 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f001 f8c3 	bl	8002508 <HAL_Delay>
}
 8001382:	bf00      	nop
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 800138a:	b580      	push	{r7, lr}
 800138c:	af00      	add	r7, sp, #0
  I2Cx_Init();
 800138e:	f7ff fd51 	bl	8000e34 <I2Cx_Init>
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}

08001396 <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 800139a:	f7ff fd7d 	bl	8000e98 <I2Cx_ITConfig>
}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b082      	sub	sp, #8
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	4603      	mov	r3, r0
 80013aa:	71fb      	strb	r3, [r7, #7]
 80013ac:	460b      	mov	r3, r1
 80013ae:	71bb      	strb	r3, [r7, #6]
 80013b0:	4613      	mov	r3, r2
 80013b2:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 80013b4:	797a      	ldrb	r2, [r7, #5]
 80013b6:	79b9      	ldrb	r1, [r7, #6]
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff fd9e 	bl	8000efc <I2Cx_WriteData>
}
 80013c0:	bf00      	nop
 80013c2:	3708      	adds	r7, #8
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	460a      	mov	r2, r1
 80013d2:	71fb      	strb	r3, [r7, #7]
 80013d4:	4613      	mov	r3, r2
 80013d6:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 80013d8:	79ba      	ldrb	r2, [r7, #6]
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	4611      	mov	r1, r2
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff fdb6 	bl	8000f50 <I2Cx_ReadData>
 80013e4:	4603      	mov	r3, r0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b082      	sub	sp, #8
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	603a      	str	r2, [r7, #0]
 80013f6:	461a      	mov	r2, r3
 80013f8:	4603      	mov	r3, r0
 80013fa:	71fb      	strb	r3, [r7, #7]
 80013fc:	460b      	mov	r3, r1
 80013fe:	71bb      	strb	r3, [r7, #6]
 8001400:	4613      	mov	r3, r2
 8001402:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 8001404:	88bb      	ldrh	r3, [r7, #4]
 8001406:	79b9      	ldrb	r1, [r7, #6]
 8001408:	79f8      	ldrb	r0, [r7, #7]
 800140a:	683a      	ldr	r2, [r7, #0]
 800140c:	f7ff fdcc 	bl	8000fa8 <I2Cx_ReadBuffer>
 8001410:	4603      	mov	r3, r0
 8001412:	b29b      	uxth	r3, r3
}
 8001414:	4618      	mov	r0, r3
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	f001 f86f 	bl	8002508 <HAL_Delay>
}
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
	...

08001434 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8001438:	4b2d      	ldr	r3, [pc, #180]	; (80014f0 <BSP_LCD_Init+0xbc>)
 800143a:	4a2e      	ldr	r2, [pc, #184]	; (80014f4 <BSP_LCD_Init+0xc0>)
 800143c:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 800143e:	4b2c      	ldr	r3, [pc, #176]	; (80014f0 <BSP_LCD_Init+0xbc>)
 8001440:	2209      	movs	r2, #9
 8001442:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8001444:	4b2a      	ldr	r3, [pc, #168]	; (80014f0 <BSP_LCD_Init+0xbc>)
 8001446:	2201      	movs	r2, #1
 8001448:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 800144a:	4b29      	ldr	r3, [pc, #164]	; (80014f0 <BSP_LCD_Init+0xbc>)
 800144c:	221d      	movs	r2, #29
 800144e:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8001450:	4b27      	ldr	r3, [pc, #156]	; (80014f0 <BSP_LCD_Init+0xbc>)
 8001452:	2203      	movs	r2, #3
 8001454:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8001456:	4b26      	ldr	r3, [pc, #152]	; (80014f0 <BSP_LCD_Init+0xbc>)
 8001458:	f240 120d 	movw	r2, #269	; 0x10d
 800145c:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 800145e:	4b24      	ldr	r3, [pc, #144]	; (80014f0 <BSP_LCD_Init+0xbc>)
 8001460:	f240 1243 	movw	r2, #323	; 0x143
 8001464:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8001466:	4b22      	ldr	r3, [pc, #136]	; (80014f0 <BSP_LCD_Init+0xbc>)
 8001468:	f240 1217 	movw	r2, #279	; 0x117
 800146c:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 800146e:	4b20      	ldr	r3, [pc, #128]	; (80014f0 <BSP_LCD_Init+0xbc>)
 8001470:	f240 1247 	movw	r2, #327	; 0x147
 8001474:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8001476:	4b1e      	ldr	r3, [pc, #120]	; (80014f0 <BSP_LCD_Init+0xbc>)
 8001478:	2200      	movs	r2, #0
 800147a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 800147e:	4b1c      	ldr	r3, [pc, #112]	; (80014f0 <BSP_LCD_Init+0xbc>)
 8001480:	2200      	movs	r2, #0
 8001482:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8001486:	4b1a      	ldr	r3, [pc, #104]	; (80014f0 <BSP_LCD_Init+0xbc>)
 8001488:	2200      	movs	r2, #0
 800148a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800148e:	4b1a      	ldr	r3, [pc, #104]	; (80014f8 <BSP_LCD_Init+0xc4>)
 8001490:	2208      	movs	r2, #8
 8001492:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001494:	4b18      	ldr	r3, [pc, #96]	; (80014f8 <BSP_LCD_Init+0xc4>)
 8001496:	22c0      	movs	r2, #192	; 0xc0
 8001498:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800149a:	4b17      	ldr	r3, [pc, #92]	; (80014f8 <BSP_LCD_Init+0xc4>)
 800149c:	2204      	movs	r2, #4
 800149e:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80014a0:	4b15      	ldr	r3, [pc, #84]	; (80014f8 <BSP_LCD_Init+0xc4>)
 80014a2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80014a6:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 80014a8:	4813      	ldr	r0, [pc, #76]	; (80014f8 <BSP_LCD_Init+0xc4>)
 80014aa:	f005 fb39 	bl	8006b20 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80014ae:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <BSP_LCD_Init+0xbc>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80014b4:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <BSP_LCD_Init+0xbc>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80014ba:	4b0d      	ldr	r3, [pc, #52]	; (80014f0 <BSP_LCD_Init+0xbc>)
 80014bc:	2200      	movs	r2, #0
 80014be:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80014c0:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <BSP_LCD_Init+0xbc>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 80014c6:	f000 fb39 	bl	8001b3c <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 80014ca:	4809      	ldr	r0, [pc, #36]	; (80014f0 <BSP_LCD_Init+0xbc>)
 80014cc:	f004 fb3e 	bl	8005b4c <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 80014d0:	4b0a      	ldr	r3, [pc, #40]	; (80014fc <BSP_LCD_Init+0xc8>)
 80014d2:	4a0b      	ldr	r2, [pc, #44]	; (8001500 <BSP_LCD_Init+0xcc>)
 80014d4:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 80014d6:	4b09      	ldr	r3, [pc, #36]	; (80014fc <BSP_LCD_Init+0xc8>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 80014de:	f000 fd1b 	bl	8001f18 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80014e2:	4808      	ldr	r0, [pc, #32]	; (8001504 <BSP_LCD_Init+0xd0>)
 80014e4:	f000 f8ce 	bl	8001684 <BSP_LCD_SetFont>

  return LCD_OK;
 80014e8:	2300      	movs	r3, #0
}  
 80014ea:	4618      	mov	r0, r3
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	200002b4 	.word	0x200002b4
 80014f4:	40016800 	.word	0x40016800
 80014f8:	2000013c 	.word	0x2000013c
 80014fc:	2000035c 	.word	0x2000035c
 8001500:	20000000 	.word	0x20000000
 8001504:	20000068 	.word	0x20000068

08001508 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 800150c:	4b03      	ldr	r3, [pc, #12]	; (800151c <BSP_LCD_GetXSize+0x14>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001512:	4798      	blx	r3
 8001514:	4603      	mov	r3, r0
}
 8001516:	4618      	mov	r0, r3
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	2000035c 	.word	0x2000035c

08001520 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8001524:	4b03      	ldr	r3, [pc, #12]	; (8001534 <BSP_LCD_GetYSize+0x14>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800152a:	4798      	blx	r3
 800152c:	4603      	mov	r3, r0
}
 800152e:	4618      	mov	r0, r3
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	2000035c 	.word	0x2000035c

08001538 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8001538:	b580      	push	{r7, lr}
 800153a:	b090      	sub	sp, #64	; 0x40
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	6039      	str	r1, [r7, #0]
 8001542:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8001548:	f7ff ffde 	bl	8001508 <BSP_LCD_GetXSize>
 800154c:	4603      	mov	r3, r0
 800154e:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8001550:	2300      	movs	r3, #0
 8001552:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8001554:	f7ff ffe4 	bl	8001520 <BSP_LCD_GetYSize>
 8001558:	4603      	mov	r3, r0
 800155a:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800155c:	2300      	movs	r3, #0
 800155e:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8001564:	23ff      	movs	r3, #255	; 0xff
 8001566:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8001578:	2300      	movs	r3, #0
 800157a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800157e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001582:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001584:	2307      	movs	r3, #7
 8001586:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001588:	f7ff ffbe 	bl	8001508 <BSP_LCD_GetXSize>
 800158c:	4603      	mov	r3, r0
 800158e:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8001590:	f7ff ffc6 	bl	8001520 <BSP_LCD_GetYSize>
 8001594:	4603      	mov	r3, r0
 8001596:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8001598:	88fa      	ldrh	r2, [r7, #6]
 800159a:	f107 030c 	add.w	r3, r7, #12
 800159e:	4619      	mov	r1, r3
 80015a0:	4814      	ldr	r0, [pc, #80]	; (80015f4 <BSP_LCD_LayerDefaultInit+0xbc>)
 80015a2:	f004 fc65 	bl	8005e70 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80015a6:	88fa      	ldrh	r2, [r7, #6]
 80015a8:	4913      	ldr	r1, [pc, #76]	; (80015f8 <BSP_LCD_LayerDefaultInit+0xc0>)
 80015aa:	4613      	mov	r3, r2
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	4413      	add	r3, r2
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	440b      	add	r3, r1
 80015b4:	3304      	adds	r3, #4
 80015b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80015ba:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80015bc:	88fa      	ldrh	r2, [r7, #6]
 80015be:	490e      	ldr	r1, [pc, #56]	; (80015f8 <BSP_LCD_LayerDefaultInit+0xc0>)
 80015c0:	4613      	mov	r3, r2
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	4413      	add	r3, r2
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	440b      	add	r3, r1
 80015ca:	3308      	adds	r3, #8
 80015cc:	4a0b      	ldr	r2, [pc, #44]	; (80015fc <BSP_LCD_LayerDefaultInit+0xc4>)
 80015ce:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80015d0:	88fa      	ldrh	r2, [r7, #6]
 80015d2:	4909      	ldr	r1, [pc, #36]	; (80015f8 <BSP_LCD_LayerDefaultInit+0xc0>)
 80015d4:	4613      	mov	r3, r2
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	4413      	add	r3, r2
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	440b      	add	r3, r1
 80015de:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80015e2:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80015e4:	4803      	ldr	r0, [pc, #12]	; (80015f4 <BSP_LCD_LayerDefaultInit+0xbc>)
 80015e6:	f004 fc81 	bl	8005eec <HAL_LTDC_EnableDither>
}
 80015ea:	bf00      	nop
 80015ec:	3740      	adds	r7, #64	; 0x40
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	200002b4 	.word	0x200002b4
 80015f8:	20000170 	.word	0x20000170
 80015fc:	20000068 	.word	0x20000068

08001600 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8001608:	4a04      	ldr	r2, [pc, #16]	; (800161c <BSP_LCD_SelectLayer+0x1c>)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6013      	str	r3, [r2, #0]
}
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	2000016c 	.word	0x2000016c

08001620 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8001628:	4b07      	ldr	r3, [pc, #28]	; (8001648 <BSP_LCD_SetTextColor+0x28>)
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	4907      	ldr	r1, [pc, #28]	; (800164c <BSP_LCD_SetTextColor+0x2c>)
 800162e:	4613      	mov	r3, r2
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	4413      	add	r3, r2
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	440b      	add	r3, r1
 8001638:	687a      	ldr	r2, [r7, #4]
 800163a:	601a      	str	r2, [r3, #0]
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr
 8001648:	2000016c 	.word	0x2000016c
 800164c:	20000170 	.word	0x20000170

08001650 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8001658:	4b08      	ldr	r3, [pc, #32]	; (800167c <BSP_LCD_SetBackColor+0x2c>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	4908      	ldr	r1, [pc, #32]	; (8001680 <BSP_LCD_SetBackColor+0x30>)
 800165e:	4613      	mov	r3, r2
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	4413      	add	r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	440b      	add	r3, r1
 8001668:	3304      	adds	r3, #4
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	601a      	str	r2, [r3, #0]
}
 800166e:	bf00      	nop
 8001670:	370c      	adds	r7, #12
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	2000016c 	.word	0x2000016c
 8001680:	20000170 	.word	0x20000170

08001684 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 800168c:	4b08      	ldr	r3, [pc, #32]	; (80016b0 <BSP_LCD_SetFont+0x2c>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	4908      	ldr	r1, [pc, #32]	; (80016b4 <BSP_LCD_SetFont+0x30>)
 8001692:	4613      	mov	r3, r2
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	4413      	add	r3, r2
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	440b      	add	r3, r1
 800169c:	3308      	adds	r3, #8
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	601a      	str	r2, [r3, #0]
}
 80016a2:	bf00      	nop
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	2000016c 	.word	0x2000016c
 80016b4:	20000170 	.word	0x20000170

080016b8 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 80016b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af02      	add	r7, sp, #8
 80016be:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80016c0:	4b0f      	ldr	r3, [pc, #60]	; (8001700 <BSP_LCD_Clear+0x48>)
 80016c2:	681c      	ldr	r4, [r3, #0]
 80016c4:	4b0e      	ldr	r3, [pc, #56]	; (8001700 <BSP_LCD_Clear+0x48>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a0e      	ldr	r2, [pc, #56]	; (8001704 <BSP_LCD_Clear+0x4c>)
 80016ca:	2134      	movs	r1, #52	; 0x34
 80016cc:	fb01 f303 	mul.w	r3, r1, r3
 80016d0:	4413      	add	r3, r2
 80016d2:	335c      	adds	r3, #92	; 0x5c
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	461d      	mov	r5, r3
 80016d8:	f7ff ff16 	bl	8001508 <BSP_LCD_GetXSize>
 80016dc:	4606      	mov	r6, r0
 80016de:	f7ff ff1f 	bl	8001520 <BSP_LCD_GetYSize>
 80016e2:	4602      	mov	r2, r0
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	9301      	str	r3, [sp, #4]
 80016e8:	2300      	movs	r3, #0
 80016ea:	9300      	str	r3, [sp, #0]
 80016ec:	4613      	mov	r3, r2
 80016ee:	4632      	mov	r2, r6
 80016f0:	4629      	mov	r1, r5
 80016f2:	4620      	mov	r0, r4
 80016f4:	f000 fbd8 	bl	8001ea8 <FillBuffer>
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001700:	2000016c 	.word	0x2000016c
 8001704:	200002b4 	.word	0x200002b4

08001708 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001708:	b590      	push	{r4, r7, lr}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	80fb      	strh	r3, [r7, #6]
 8001712:	460b      	mov	r3, r1
 8001714:	80bb      	strh	r3, [r7, #4]
 8001716:	4613      	mov	r3, r2
 8001718:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800171a:	4b1b      	ldr	r3, [pc, #108]	; (8001788 <BSP_LCD_DisplayChar+0x80>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	491b      	ldr	r1, [pc, #108]	; (800178c <BSP_LCD_DisplayChar+0x84>)
 8001720:	4613      	mov	r3, r2
 8001722:	005b      	lsls	r3, r3, #1
 8001724:	4413      	add	r3, r2
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	440b      	add	r3, r1
 800172a:	3308      	adds	r3, #8
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	6819      	ldr	r1, [r3, #0]
 8001730:	78fb      	ldrb	r3, [r7, #3]
 8001732:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001736:	4b14      	ldr	r3, [pc, #80]	; (8001788 <BSP_LCD_DisplayChar+0x80>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	4c14      	ldr	r4, [pc, #80]	; (800178c <BSP_LCD_DisplayChar+0x84>)
 800173c:	4613      	mov	r3, r2
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	4413      	add	r3, r2
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	4423      	add	r3, r4
 8001746:	3308      	adds	r3, #8
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800174c:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001750:	4b0d      	ldr	r3, [pc, #52]	; (8001788 <BSP_LCD_DisplayChar+0x80>)
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	4c0d      	ldr	r4, [pc, #52]	; (800178c <BSP_LCD_DisplayChar+0x84>)
 8001756:	4613      	mov	r3, r2
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	4413      	add	r3, r2
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	4423      	add	r3, r4
 8001760:	3308      	adds	r3, #8
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	889b      	ldrh	r3, [r3, #4]
 8001766:	3307      	adds	r3, #7
 8001768:	2b00      	cmp	r3, #0
 800176a:	da00      	bge.n	800176e <BSP_LCD_DisplayChar+0x66>
 800176c:	3307      	adds	r3, #7
 800176e:	10db      	asrs	r3, r3, #3
 8001770:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001774:	18ca      	adds	r2, r1, r3
 8001776:	88b9      	ldrh	r1, [r7, #4]
 8001778:	88fb      	ldrh	r3, [r7, #6]
 800177a:	4618      	mov	r0, r3
 800177c:	f000 fada 	bl	8001d34 <DrawChar>
}
 8001780:	bf00      	nop
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	bd90      	pop	{r4, r7, pc}
 8001788:	2000016c 	.word	0x2000016c
 800178c:	20000170 	.word	0x20000170

08001790 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8001790:	b5b0      	push	{r4, r5, r7, lr}
 8001792:	b088      	sub	sp, #32
 8001794:	af00      	add	r7, sp, #0
 8001796:	60ba      	str	r2, [r7, #8]
 8001798:	461a      	mov	r2, r3
 800179a:	4603      	mov	r3, r0
 800179c:	81fb      	strh	r3, [r7, #14]
 800179e:	460b      	mov	r3, r1
 80017a0:	81bb      	strh	r3, [r7, #12]
 80017a2:	4613      	mov	r3, r2
 80017a4:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80017a6:	2301      	movs	r3, #1
 80017a8:	83fb      	strh	r3, [r7, #30]
 80017aa:	2300      	movs	r3, #0
 80017ac:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 80017ae:	2300      	movs	r3, #0
 80017b0:	61bb      	str	r3, [r7, #24]
 80017b2:	2300      	movs	r3, #0
 80017b4:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 80017ba:	e002      	b.n	80017c2 <BSP_LCD_DisplayStringAt+0x32>
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	3301      	adds	r3, #1
 80017c0:	61bb      	str	r3, [r7, #24]
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	1c5a      	adds	r2, r3, #1
 80017c6:	617a      	str	r2, [r7, #20]
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d1f6      	bne.n	80017bc <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 80017ce:	f7ff fe9b 	bl	8001508 <BSP_LCD_GetXSize>
 80017d2:	4b4a      	ldr	r3, [pc, #296]	; (80018fc <BSP_LCD_DisplayStringAt+0x16c>)
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	494a      	ldr	r1, [pc, #296]	; (8001900 <BSP_LCD_DisplayStringAt+0x170>)
 80017d8:	4613      	mov	r3, r2
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	4413      	add	r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	440b      	add	r3, r1
 80017e2:	3308      	adds	r3, #8
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	889b      	ldrh	r3, [r3, #4]
 80017e8:	fbb0 f3f3 	udiv	r3, r0, r3
 80017ec:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d01c      	beq.n	800182e <BSP_LCD_DisplayStringAt+0x9e>
 80017f4:	2b03      	cmp	r3, #3
 80017f6:	d017      	beq.n	8001828 <BSP_LCD_DisplayStringAt+0x98>
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d12e      	bne.n	800185a <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80017fc:	693a      	ldr	r2, [r7, #16]
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	1ad1      	subs	r1, r2, r3
 8001802:	4b3e      	ldr	r3, [pc, #248]	; (80018fc <BSP_LCD_DisplayStringAt+0x16c>)
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	483e      	ldr	r0, [pc, #248]	; (8001900 <BSP_LCD_DisplayStringAt+0x170>)
 8001808:	4613      	mov	r3, r2
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	4413      	add	r3, r2
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	4403      	add	r3, r0
 8001812:	3308      	adds	r3, #8
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	889b      	ldrh	r3, [r3, #4]
 8001818:	fb03 f301 	mul.w	r3, r3, r1
 800181c:	085b      	lsrs	r3, r3, #1
 800181e:	b29a      	uxth	r2, r3
 8001820:	89fb      	ldrh	r3, [r7, #14]
 8001822:	4413      	add	r3, r2
 8001824:	83fb      	strh	r3, [r7, #30]
      break;
 8001826:	e01b      	b.n	8001860 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 8001828:	89fb      	ldrh	r3, [r7, #14]
 800182a:	83fb      	strh	r3, [r7, #30]
      break;
 800182c:	e018      	b.n	8001860 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	b299      	uxth	r1, r3
 8001836:	4b31      	ldr	r3, [pc, #196]	; (80018fc <BSP_LCD_DisplayStringAt+0x16c>)
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	4831      	ldr	r0, [pc, #196]	; (8001900 <BSP_LCD_DisplayStringAt+0x170>)
 800183c:	4613      	mov	r3, r2
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	4413      	add	r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	4403      	add	r3, r0
 8001846:	3308      	adds	r3, #8
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	889b      	ldrh	r3, [r3, #4]
 800184c:	fb11 f303 	smulbb	r3, r1, r3
 8001850:	b29a      	uxth	r2, r3
 8001852:	89fb      	ldrh	r3, [r7, #14]
 8001854:	4413      	add	r3, r2
 8001856:	83fb      	strh	r3, [r7, #30]
      break;
 8001858:	e002      	b.n	8001860 <BSP_LCD_DisplayStringAt+0xd0>
    }
  default:
    {
      refcolumn = X;
 800185a:	89fb      	ldrh	r3, [r7, #14]
 800185c:	83fb      	strh	r3, [r7, #30]
      break;
 800185e:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001860:	e01a      	b.n	8001898 <BSP_LCD_DisplayStringAt+0x108>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	781a      	ldrb	r2, [r3, #0]
 8001866:	89b9      	ldrh	r1, [r7, #12]
 8001868:	8bfb      	ldrh	r3, [r7, #30]
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff ff4c 	bl	8001708 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8001870:	4b22      	ldr	r3, [pc, #136]	; (80018fc <BSP_LCD_DisplayStringAt+0x16c>)
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	4922      	ldr	r1, [pc, #136]	; (8001900 <BSP_LCD_DisplayStringAt+0x170>)
 8001876:	4613      	mov	r3, r2
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	4413      	add	r3, r2
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	440b      	add	r3, r1
 8001880:	3308      	adds	r3, #8
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	889a      	ldrh	r2, [r3, #4]
 8001886:	8bfb      	ldrh	r3, [r7, #30]
 8001888:	4413      	add	r3, r2
 800188a:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	3301      	adds	r3, #1
 8001890:	60bb      	str	r3, [r7, #8]
    i++;
 8001892:	8bbb      	ldrh	r3, [r7, #28]
 8001894:	3301      	adds	r3, #1
 8001896:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	bf14      	ite	ne
 80018a0:	2301      	movne	r3, #1
 80018a2:	2300      	moveq	r3, #0
 80018a4:	b2dc      	uxtb	r4, r3
 80018a6:	f7ff fe2f 	bl	8001508 <BSP_LCD_GetXSize>
 80018aa:	4605      	mov	r5, r0
 80018ac:	8bb9      	ldrh	r1, [r7, #28]
 80018ae:	4b13      	ldr	r3, [pc, #76]	; (80018fc <BSP_LCD_DisplayStringAt+0x16c>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	4813      	ldr	r0, [pc, #76]	; (8001900 <BSP_LCD_DisplayStringAt+0x170>)
 80018b4:	4613      	mov	r3, r2
 80018b6:	005b      	lsls	r3, r3, #1
 80018b8:	4413      	add	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4403      	add	r3, r0
 80018be:	3308      	adds	r3, #8
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	889b      	ldrh	r3, [r3, #4]
 80018c4:	fb03 f301 	mul.w	r3, r3, r1
 80018c8:	1aeb      	subs	r3, r5, r3
 80018ca:	b299      	uxth	r1, r3
 80018cc:	4b0b      	ldr	r3, [pc, #44]	; (80018fc <BSP_LCD_DisplayStringAt+0x16c>)
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	480b      	ldr	r0, [pc, #44]	; (8001900 <BSP_LCD_DisplayStringAt+0x170>)
 80018d2:	4613      	mov	r3, r2
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	4413      	add	r3, r2
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	4403      	add	r3, r0
 80018dc:	3308      	adds	r3, #8
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	889b      	ldrh	r3, [r3, #4]
 80018e2:	4299      	cmp	r1, r3
 80018e4:	bf2c      	ite	cs
 80018e6:	2301      	movcs	r3, #1
 80018e8:	2300      	movcc	r3, #0
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	4023      	ands	r3, r4
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d1b6      	bne.n	8001862 <BSP_LCD_DisplayStringAt+0xd2>
  }  
}
 80018f4:	bf00      	nop
 80018f6:	3720      	adds	r7, #32
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bdb0      	pop	{r4, r5, r7, pc}
 80018fc:	2000016c 	.word	0x2000016c
 8001900:	20000170 	.word	0x20000170

08001904 <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001904:	b5b0      	push	{r4, r5, r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af02      	add	r7, sp, #8
 800190a:	4603      	mov	r3, r0
 800190c:	80fb      	strh	r3, [r7, #6]
 800190e:	460b      	mov	r3, r1
 8001910:	80bb      	strh	r3, [r7, #4]
 8001912:	4613      	mov	r3, r2
 8001914:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8001916:	2300      	movs	r3, #0
 8001918:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800191a:	4b16      	ldr	r3, [pc, #88]	; (8001974 <BSP_LCD_DrawHLine+0x70>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a16      	ldr	r2, [pc, #88]	; (8001978 <BSP_LCD_DrawHLine+0x74>)
 8001920:	2134      	movs	r1, #52	; 0x34
 8001922:	fb01 f303 	mul.w	r3, r1, r3
 8001926:	4413      	add	r3, r2
 8001928:	335c      	adds	r3, #92	; 0x5c
 800192a:	681c      	ldr	r4, [r3, #0]
 800192c:	f7ff fdec 	bl	8001508 <BSP_LCD_GetXSize>
 8001930:	4602      	mov	r2, r0
 8001932:	88bb      	ldrh	r3, [r7, #4]
 8001934:	fb03 f202 	mul.w	r2, r3, r2
 8001938:	88fb      	ldrh	r3, [r7, #6]
 800193a:	4413      	add	r3, r2
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	4423      	add	r3, r4
 8001940:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8001942:	4b0c      	ldr	r3, [pc, #48]	; (8001974 <BSP_LCD_DrawHLine+0x70>)
 8001944:	6818      	ldr	r0, [r3, #0]
 8001946:	68fc      	ldr	r4, [r7, #12]
 8001948:	887d      	ldrh	r5, [r7, #2]
 800194a:	4b0a      	ldr	r3, [pc, #40]	; (8001974 <BSP_LCD_DrawHLine+0x70>)
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	490b      	ldr	r1, [pc, #44]	; (800197c <BSP_LCD_DrawHLine+0x78>)
 8001950:	4613      	mov	r3, r2
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	4413      	add	r3, r2
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	440b      	add	r3, r1
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	9301      	str	r3, [sp, #4]
 800195e:	2300      	movs	r3, #0
 8001960:	9300      	str	r3, [sp, #0]
 8001962:	2301      	movs	r3, #1
 8001964:	462a      	mov	r2, r5
 8001966:	4621      	mov	r1, r4
 8001968:	f000 fa9e 	bl	8001ea8 <FillBuffer>
}
 800196c:	bf00      	nop
 800196e:	3710      	adds	r7, #16
 8001970:	46bd      	mov	sp, r7
 8001972:	bdb0      	pop	{r4, r5, r7, pc}
 8001974:	2000016c 	.word	0x2000016c
 8001978:	200002b4 	.word	0x200002b4
 800197c:	20000170 	.word	0x20000170

08001980 <BSP_LCD_DrawVLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001982:	b087      	sub	sp, #28
 8001984:	af02      	add	r7, sp, #8
 8001986:	4603      	mov	r3, r0
 8001988:	80fb      	strh	r3, [r7, #6]
 800198a:	460b      	mov	r3, r1
 800198c:	80bb      	strh	r3, [r7, #4]
 800198e:	4613      	mov	r3, r2
 8001990:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8001992:	2300      	movs	r3, #0
 8001994:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001996:	4b18      	ldr	r3, [pc, #96]	; (80019f8 <BSP_LCD_DrawVLine+0x78>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a18      	ldr	r2, [pc, #96]	; (80019fc <BSP_LCD_DrawVLine+0x7c>)
 800199c:	2134      	movs	r1, #52	; 0x34
 800199e:	fb01 f303 	mul.w	r3, r1, r3
 80019a2:	4413      	add	r3, r2
 80019a4:	335c      	adds	r3, #92	; 0x5c
 80019a6:	681c      	ldr	r4, [r3, #0]
 80019a8:	f7ff fdae 	bl	8001508 <BSP_LCD_GetXSize>
 80019ac:	4602      	mov	r2, r0
 80019ae:	88bb      	ldrh	r3, [r7, #4]
 80019b0:	fb03 f202 	mul.w	r2, r3, r2
 80019b4:	88fb      	ldrh	r3, [r7, #6]
 80019b6:	4413      	add	r3, r2
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4423      	add	r3, r4
 80019bc:	60fb      	str	r3, [r7, #12]
  
  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 80019be:	4b0e      	ldr	r3, [pc, #56]	; (80019f8 <BSP_LCD_DrawVLine+0x78>)
 80019c0:	681c      	ldr	r4, [r3, #0]
 80019c2:	68fd      	ldr	r5, [r7, #12]
 80019c4:	887e      	ldrh	r6, [r7, #2]
 80019c6:	f7ff fd9f 	bl	8001508 <BSP_LCD_GetXSize>
 80019ca:	4603      	mov	r3, r0
 80019cc:	1e59      	subs	r1, r3, #1
 80019ce:	4b0a      	ldr	r3, [pc, #40]	; (80019f8 <BSP_LCD_DrawVLine+0x78>)
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	480b      	ldr	r0, [pc, #44]	; (8001a00 <BSP_LCD_DrawVLine+0x80>)
 80019d4:	4613      	mov	r3, r2
 80019d6:	005b      	lsls	r3, r3, #1
 80019d8:	4413      	add	r3, r2
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	4403      	add	r3, r0
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	9301      	str	r3, [sp, #4]
 80019e2:	9100      	str	r1, [sp, #0]
 80019e4:	4633      	mov	r3, r6
 80019e6:	2201      	movs	r2, #1
 80019e8:	4629      	mov	r1, r5
 80019ea:	4620      	mov	r0, r4
 80019ec:	f000 fa5c 	bl	8001ea8 <FillBuffer>
}
 80019f0:	bf00      	nop
 80019f2:	3714      	adds	r7, #20
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019f8:	2000016c 	.word	0x2000016c
 80019fc:	200002b4 	.word	0x200002b4
 8001a00:	20000170 	.word	0x20000170

08001a04 <BSP_LCD_DrawRect>:
  * @param  Ypos: the Y position
  * @param  Height: display rectangle height
  * @param  Width: display rectangle width
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001a04:	b590      	push	{r4, r7, lr}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4604      	mov	r4, r0
 8001a0c:	4608      	mov	r0, r1
 8001a0e:	4611      	mov	r1, r2
 8001a10:	461a      	mov	r2, r3
 8001a12:	4623      	mov	r3, r4
 8001a14:	80fb      	strh	r3, [r7, #6]
 8001a16:	4603      	mov	r3, r0
 8001a18:	80bb      	strh	r3, [r7, #4]
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	807b      	strh	r3, [r7, #2]
 8001a1e:	4613      	mov	r3, r2
 8001a20:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 8001a22:	887a      	ldrh	r2, [r7, #2]
 8001a24:	88b9      	ldrh	r1, [r7, #4]
 8001a26:	88fb      	ldrh	r3, [r7, #6]
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7ff ff6b 	bl	8001904 <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos+ Height), Width);
 8001a2e:	88ba      	ldrh	r2, [r7, #4]
 8001a30:	883b      	ldrh	r3, [r7, #0]
 8001a32:	4413      	add	r3, r2
 8001a34:	b299      	uxth	r1, r3
 8001a36:	887a      	ldrh	r2, [r7, #2]
 8001a38:	88fb      	ldrh	r3, [r7, #6]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7ff ff62 	bl	8001904 <BSP_LCD_DrawHLine>
  
  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 8001a40:	883a      	ldrh	r2, [r7, #0]
 8001a42:	88b9      	ldrh	r1, [r7, #4]
 8001a44:	88fb      	ldrh	r3, [r7, #6]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff ff9a 	bl	8001980 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 8001a4c:	88fa      	ldrh	r2, [r7, #6]
 8001a4e:	887b      	ldrh	r3, [r7, #2]
 8001a50:	4413      	add	r3, r2
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	883a      	ldrh	r2, [r7, #0]
 8001a56:	88b9      	ldrh	r1, [r7, #4]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff ff91 	bl	8001980 <BSP_LCD_DrawVLine>
}
 8001a5e:	bf00      	nop
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd90      	pop	{r4, r7, pc}
	...

08001a68 <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a6c:	b086      	sub	sp, #24
 8001a6e:	af02      	add	r7, sp, #8
 8001a70:	4604      	mov	r4, r0
 8001a72:	4608      	mov	r0, r1
 8001a74:	4611      	mov	r1, r2
 8001a76:	461a      	mov	r2, r3
 8001a78:	4623      	mov	r3, r4
 8001a7a:	80fb      	strh	r3, [r7, #6]
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	80bb      	strh	r3, [r7, #4]
 8001a80:	460b      	mov	r3, r1
 8001a82:	807b      	strh	r3, [r7, #2]
 8001a84:	4613      	mov	r3, r2
 8001a86:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001a8c:	4b20      	ldr	r3, [pc, #128]	; (8001b10 <BSP_LCD_FillRect+0xa8>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4920      	ldr	r1, [pc, #128]	; (8001b14 <BSP_LCD_FillRect+0xac>)
 8001a92:	4613      	mov	r3, r2
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	4413      	add	r3, r2
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	440b      	add	r3, r1
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff fdbe 	bl	8001620 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001aa4:	4b1a      	ldr	r3, [pc, #104]	; (8001b10 <BSP_LCD_FillRect+0xa8>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a1b      	ldr	r2, [pc, #108]	; (8001b18 <BSP_LCD_FillRect+0xb0>)
 8001aaa:	2134      	movs	r1, #52	; 0x34
 8001aac:	fb01 f303 	mul.w	r3, r1, r3
 8001ab0:	4413      	add	r3, r2
 8001ab2:	335c      	adds	r3, #92	; 0x5c
 8001ab4:	681c      	ldr	r4, [r3, #0]
 8001ab6:	f7ff fd27 	bl	8001508 <BSP_LCD_GetXSize>
 8001aba:	4602      	mov	r2, r0
 8001abc:	88bb      	ldrh	r3, [r7, #4]
 8001abe:	fb03 f202 	mul.w	r2, r3, r2
 8001ac2:	88fb      	ldrh	r3, [r7, #6]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	4423      	add	r3, r4
 8001aca:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8001acc:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <BSP_LCD_FillRect+0xa8>)
 8001ace:	681c      	ldr	r4, [r3, #0]
 8001ad0:	68fd      	ldr	r5, [r7, #12]
 8001ad2:	887e      	ldrh	r6, [r7, #2]
 8001ad4:	f8b7 8000 	ldrh.w	r8, [r7]
 8001ad8:	f7ff fd16 	bl	8001508 <BSP_LCD_GetXSize>
 8001adc:	4602      	mov	r2, r0
 8001ade:	887b      	ldrh	r3, [r7, #2]
 8001ae0:	1ad1      	subs	r1, r2, r3
 8001ae2:	4b0b      	ldr	r3, [pc, #44]	; (8001b10 <BSP_LCD_FillRect+0xa8>)
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	480b      	ldr	r0, [pc, #44]	; (8001b14 <BSP_LCD_FillRect+0xac>)
 8001ae8:	4613      	mov	r3, r2
 8001aea:	005b      	lsls	r3, r3, #1
 8001aec:	4413      	add	r3, r2
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	4403      	add	r3, r0
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	9301      	str	r3, [sp, #4]
 8001af6:	9100      	str	r1, [sp, #0]
 8001af8:	4643      	mov	r3, r8
 8001afa:	4632      	mov	r2, r6
 8001afc:	4629      	mov	r1, r5
 8001afe:	4620      	mov	r0, r4
 8001b00:	f000 f9d2 	bl	8001ea8 <FillBuffer>
}
 8001b04:	bf00      	nop
 8001b06:	3710      	adds	r7, #16
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001b0e:	bf00      	nop
 8001b10:	2000016c 	.word	0x2000016c
 8001b14:	20000170 	.word	0x20000170
 8001b18:	200002b4 	.word	0x200002b4

08001b1c <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8001b20:	4b05      	ldr	r3, [pc, #20]	; (8001b38 <BSP_LCD_DisplayOn+0x1c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d003      	beq.n	8001b32 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8001b2a:	4b03      	ldr	r3, [pc, #12]	; (8001b38 <BSP_LCD_DisplayOn+0x1c>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	4798      	blx	r3
  }
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	2000035c 	.word	0x2000035c

08001b3c <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b08e      	sub	sp, #56	; 0x38
 8001b40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	623b      	str	r3, [r7, #32]
 8001b46:	4a61      	ldr	r2, [pc, #388]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001b48:	4b60      	ldr	r3, [pc, #384]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b4c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001b50:	6453      	str	r3, [r2, #68]	; 0x44
 8001b52:	4b5e      	ldr	r3, [pc, #376]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b56:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001b5a:	623b      	str	r3, [r7, #32]
 8001b5c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61fb      	str	r3, [r7, #28]
 8001b62:	4a5a      	ldr	r2, [pc, #360]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001b64:	4b59      	ldr	r3, [pc, #356]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b68:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b6e:	4b57      	ldr	r3, [pc, #348]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b72:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001b76:	61fb      	str	r3, [r7, #28]
 8001b78:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61bb      	str	r3, [r7, #24]
 8001b7e:	4a53      	ldr	r2, [pc, #332]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001b80:	4b52      	ldr	r3, [pc, #328]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	6313      	str	r3, [r2, #48]	; 0x30
 8001b8a:	4b50      	ldr	r3, [pc, #320]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	61bb      	str	r3, [r7, #24]
 8001b94:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	617b      	str	r3, [r7, #20]
 8001b9a:	4a4c      	ldr	r2, [pc, #304]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001b9c:	4b4b      	ldr	r3, [pc, #300]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba0:	f043 0302 	orr.w	r3, r3, #2
 8001ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba6:	4b49      	ldr	r3, [pc, #292]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001baa:	f003 0302 	and.w	r3, r3, #2
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	613b      	str	r3, [r7, #16]
 8001bb6:	4a45      	ldr	r2, [pc, #276]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001bb8:	4b44      	ldr	r3, [pc, #272]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbc:	f043 0304 	orr.w	r3, r3, #4
 8001bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc2:	4b42      	ldr	r3, [pc, #264]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc6:	f003 0304 	and.w	r3, r3, #4
 8001bca:	613b      	str	r3, [r7, #16]
 8001bcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	4a3e      	ldr	r2, [pc, #248]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001bd4:	4b3d      	ldr	r3, [pc, #244]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd8:	f043 0308 	orr.w	r3, r3, #8
 8001bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bde:	4b3b      	ldr	r3, [pc, #236]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	f003 0308 	and.w	r3, r3, #8
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	60bb      	str	r3, [r7, #8]
 8001bee:	4a37      	ldr	r2, [pc, #220]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001bf0:	4b36      	ldr	r3, [pc, #216]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf4:	f043 0320 	orr.w	r3, r3, #32
 8001bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bfa:	4b34      	ldr	r3, [pc, #208]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfe:	f003 0320 	and.w	r3, r3, #32
 8001c02:	60bb      	str	r3, [r7, #8]
 8001c04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	607b      	str	r3, [r7, #4]
 8001c0a:	4a30      	ldr	r2, [pc, #192]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001c0c:	4b2f      	ldr	r3, [pc, #188]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c14:	6313      	str	r3, [r2, #48]	; 0x30
 8001c16:	4b2d      	ldr	r3, [pc, #180]	; (8001ccc <BSP_LCD_MspInit+0x190>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c1e:	607b      	str	r3, [r7, #4]
 8001c20:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8001c22:	f641 0358 	movw	r3, #6232	; 0x1858
 8001c26:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8001c30:	2302      	movs	r3, #2
 8001c32:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8001c34:	230e      	movs	r3, #14
 8001c36:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001c38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4824      	ldr	r0, [pc, #144]	; (8001cd0 <BSP_LCD_MspInit+0x194>)
 8001c40:	f001 fada 	bl	80031f8 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8001c44:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001c48:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001c4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4820      	ldr	r0, [pc, #128]	; (8001cd4 <BSP_LCD_MspInit+0x198>)
 8001c52:	f001 fad1 	bl	80031f8 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8001c56:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8001c5a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001c5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c60:	4619      	mov	r1, r3
 8001c62:	481d      	ldr	r0, [pc, #116]	; (8001cd8 <BSP_LCD_MspInit+0x19c>)
 8001c64:	f001 fac8 	bl	80031f8 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8001c68:	2348      	movs	r3, #72	; 0x48
 8001c6a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001c6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c70:	4619      	mov	r1, r3
 8001c72:	481a      	ldr	r0, [pc, #104]	; (8001cdc <BSP_LCD_MspInit+0x1a0>)
 8001c74:	f001 fac0 	bl	80031f8 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8001c78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c7c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8001c7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c82:	4619      	mov	r1, r3
 8001c84:	4816      	ldr	r0, [pc, #88]	; (8001ce0 <BSP_LCD_MspInit+0x1a4>)
 8001c86:	f001 fab7 	bl	80031f8 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8001c8a:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8001c8e:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001c90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c94:	4619      	mov	r1, r3
 8001c96:	4813      	ldr	r0, [pc, #76]	; (8001ce4 <BSP_LCD_MspInit+0x1a8>)
 8001c98:	f001 faae 	bl	80031f8 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8001ca0:	2309      	movs	r3, #9
 8001ca2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001ca4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ca8:	4619      	mov	r1, r3
 8001caa:	480a      	ldr	r0, [pc, #40]	; (8001cd4 <BSP_LCD_MspInit+0x198>)
 8001cac:	f001 faa4 	bl	80031f8 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8001cb0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001cb4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001cb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4809      	ldr	r0, [pc, #36]	; (8001ce4 <BSP_LCD_MspInit+0x1a8>)
 8001cbe:	f001 fa9b 	bl	80031f8 <HAL_GPIO_Init>
}
 8001cc2:	bf00      	nop
 8001cc4:	3738      	adds	r7, #56	; 0x38
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40023800 	.word	0x40023800
 8001cd0:	40020000 	.word	0x40020000
 8001cd4:	40020400 	.word	0x40020400
 8001cd8:	40020800 	.word	0x40020800
 8001cdc:	40020c00 	.word	0x40020c00
 8001ce0:	40021400 	.word	0x40021400
 8001ce4:	40021800 	.word	0x40021800

08001ce8 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8001ce8:	b5b0      	push	{r4, r5, r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	603a      	str	r2, [r7, #0]
 8001cf2:	80fb      	strh	r3, [r7, #6]
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001cf8:	4b0c      	ldr	r3, [pc, #48]	; (8001d2c <BSP_LCD_DrawPixel+0x44>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a0c      	ldr	r2, [pc, #48]	; (8001d30 <BSP_LCD_DrawPixel+0x48>)
 8001cfe:	2134      	movs	r1, #52	; 0x34
 8001d00:	fb01 f303 	mul.w	r3, r1, r3
 8001d04:	4413      	add	r3, r2
 8001d06:	335c      	adds	r3, #92	; 0x5c
 8001d08:	681c      	ldr	r4, [r3, #0]
 8001d0a:	88bd      	ldrh	r5, [r7, #4]
 8001d0c:	f7ff fbfc 	bl	8001508 <BSP_LCD_GetXSize>
 8001d10:	4603      	mov	r3, r0
 8001d12:	fb03 f205 	mul.w	r2, r3, r5
 8001d16:	88fb      	ldrh	r3, [r7, #6]
 8001d18:	4413      	add	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	4423      	add	r3, r4
 8001d1e:	461a      	mov	r2, r3
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	6013      	str	r3, [r2, #0]
}
 8001d24:	bf00      	nop
 8001d26:	3708      	adds	r7, #8
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bdb0      	pop	{r4, r5, r7, pc}
 8001d2c:	2000016c 	.word	0x2000016c
 8001d30:	200002b4 	.word	0x200002b4

08001d34 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b088      	sub	sp, #32
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	603a      	str	r2, [r7, #0]
 8001d3e:	80fb      	strh	r3, [r7, #6]
 8001d40:	460b      	mov	r3, r1
 8001d42:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8001d44:	2300      	movs	r3, #0
 8001d46:	61fb      	str	r3, [r7, #28]
 8001d48:	2300      	movs	r3, #0
 8001d4a:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8001d50:	4b53      	ldr	r3, [pc, #332]	; (8001ea0 <DrawChar+0x16c>)
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	4953      	ldr	r1, [pc, #332]	; (8001ea4 <DrawChar+0x170>)
 8001d56:	4613      	mov	r3, r2
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	4413      	add	r3, r2
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	440b      	add	r3, r1
 8001d60:	3308      	adds	r3, #8
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	88db      	ldrh	r3, [r3, #6]
 8001d66:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8001d68:	4b4d      	ldr	r3, [pc, #308]	; (8001ea0 <DrawChar+0x16c>)
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	494d      	ldr	r1, [pc, #308]	; (8001ea4 <DrawChar+0x170>)
 8001d6e:	4613      	mov	r3, r2
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	4413      	add	r3, r2
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	440b      	add	r3, r1
 8001d78:	3308      	adds	r3, #8
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	889b      	ldrh	r3, [r3, #4]
 8001d7e:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8001d80:	8a3b      	ldrh	r3, [r7, #16]
 8001d82:	3307      	adds	r3, #7
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	da00      	bge.n	8001d8a <DrawChar+0x56>
 8001d88:	3307      	adds	r3, #7
 8001d8a:	10db      	asrs	r3, r3, #3
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	00db      	lsls	r3, r3, #3
 8001d90:	b2da      	uxtb	r2, r3
 8001d92:	8a3b      	ldrh	r3, [r7, #16]
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	61fb      	str	r3, [r7, #28]
 8001d9e:	e076      	b.n	8001e8e <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8001da0:	8a3b      	ldrh	r3, [r7, #16]
 8001da2:	3307      	adds	r3, #7
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	da00      	bge.n	8001daa <DrawChar+0x76>
 8001da8:	3307      	adds	r3, #7
 8001daa:	10db      	asrs	r3, r3, #3
 8001dac:	461a      	mov	r2, r3
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	fb03 f302 	mul.w	r3, r3, r2
 8001db4:	683a      	ldr	r2, [r7, #0]
 8001db6:	4413      	add	r3, r2
 8001db8:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8001dba:	8a3b      	ldrh	r3, [r7, #16]
 8001dbc:	3307      	adds	r3, #7
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	da00      	bge.n	8001dc4 <DrawChar+0x90>
 8001dc2:	3307      	adds	r3, #7
 8001dc4:	10db      	asrs	r3, r3, #3
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d002      	beq.n	8001dd0 <DrawChar+0x9c>
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d004      	beq.n	8001dd8 <DrawChar+0xa4>
 8001dce:	e00c      	b.n	8001dea <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	617b      	str	r3, [r7, #20]
      break;
 8001dd6:	e016      	b.n	8001e06 <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	021b      	lsls	r3, r3, #8
 8001dde:	68ba      	ldr	r2, [r7, #8]
 8001de0:	3201      	adds	r2, #1
 8001de2:	7812      	ldrb	r2, [r2, #0]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	617b      	str	r3, [r7, #20]
      break;
 8001de8:	e00d      	b.n	8001e06 <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	041a      	lsls	r2, r3, #16
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	3301      	adds	r3, #1
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	021b      	lsls	r3, r3, #8
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	68ba      	ldr	r2, [r7, #8]
 8001dfc:	3202      	adds	r2, #2
 8001dfe:	7812      	ldrb	r2, [r2, #0]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	617b      	str	r3, [r7, #20]
      break;
 8001e04:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8001e06:	2300      	movs	r3, #0
 8001e08:	61bb      	str	r3, [r7, #24]
 8001e0a:	e036      	b.n	8001e7a <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8001e0c:	8a3a      	ldrh	r2, [r7, #16]
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	1ad2      	subs	r2, r2, r3
 8001e12:	7bfb      	ldrb	r3, [r7, #15]
 8001e14:	4413      	add	r3, r2
 8001e16:	3b01      	subs	r3, #1
 8001e18:	2201      	movs	r2, #1
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	461a      	mov	r2, r3
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	4013      	ands	r3, r2
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d012      	beq.n	8001e4e <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	b29a      	uxth	r2, r3
 8001e2c:	88fb      	ldrh	r3, [r7, #6]
 8001e2e:	4413      	add	r3, r2
 8001e30:	b298      	uxth	r0, r3
 8001e32:	4b1b      	ldr	r3, [pc, #108]	; (8001ea0 <DrawChar+0x16c>)
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	491b      	ldr	r1, [pc, #108]	; (8001ea4 <DrawChar+0x170>)
 8001e38:	4613      	mov	r3, r2
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	4413      	add	r3, r2
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	440b      	add	r3, r1
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	88bb      	ldrh	r3, [r7, #4]
 8001e46:	4619      	mov	r1, r3
 8001e48:	f7ff ff4e 	bl	8001ce8 <BSP_LCD_DrawPixel>
 8001e4c:	e012      	b.n	8001e74 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	88fb      	ldrh	r3, [r7, #6]
 8001e54:	4413      	add	r3, r2
 8001e56:	b298      	uxth	r0, r3
 8001e58:	4b11      	ldr	r3, [pc, #68]	; (8001ea0 <DrawChar+0x16c>)
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	4911      	ldr	r1, [pc, #68]	; (8001ea4 <DrawChar+0x170>)
 8001e5e:	4613      	mov	r3, r2
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	4413      	add	r3, r2
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	440b      	add	r3, r1
 8001e68:	3304      	adds	r3, #4
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	88bb      	ldrh	r3, [r7, #4]
 8001e6e:	4619      	mov	r1, r3
 8001e70:	f7ff ff3a 	bl	8001ce8 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	3301      	adds	r3, #1
 8001e78:	61bb      	str	r3, [r7, #24]
 8001e7a:	8a3a      	ldrh	r2, [r7, #16]
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d8c4      	bhi.n	8001e0c <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8001e82:	88bb      	ldrh	r3, [r7, #4]
 8001e84:	3301      	adds	r3, #1
 8001e86:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	61fb      	str	r3, [r7, #28]
 8001e8e:	8a7a      	ldrh	r2, [r7, #18]
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d884      	bhi.n	8001da0 <DrawChar+0x6c>
  }
}
 8001e96:	bf00      	nop
 8001e98:	3720      	adds	r7, #32
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	2000016c 	.word	0x2000016c
 8001ea4:	20000170 	.word	0x20000170

08001ea8 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af02      	add	r7, sp, #8
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	607a      	str	r2, [r7, #4]
 8001eb4:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8001eb6:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <FillBuffer+0x68>)
 8001eb8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001ebc:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8001ebe:	4b14      	ldr	r3, [pc, #80]	; (8001f10 <FillBuffer+0x68>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8001ec4:	4a12      	ldr	r2, [pc, #72]	; (8001f10 <FillBuffer+0x68>)
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8001eca:	4b11      	ldr	r3, [pc, #68]	; (8001f10 <FillBuffer+0x68>)
 8001ecc:	4a11      	ldr	r2, [pc, #68]	; (8001f14 <FillBuffer+0x6c>)
 8001ece:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8001ed0:	480f      	ldr	r0, [pc, #60]	; (8001f10 <FillBuffer+0x68>)
 8001ed2:	f000 fdf7 	bl	8002ac4 <HAL_DMA2D_Init>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d115      	bne.n	8001f08 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8001edc:	68f9      	ldr	r1, [r7, #12]
 8001ede:	480c      	ldr	r0, [pc, #48]	; (8001f10 <FillBuffer+0x68>)
 8001ee0:	f001 f85e 	bl	8002fa0 <HAL_DMA2D_ConfigLayer>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d10e      	bne.n	8001f08 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8001eea:	68ba      	ldr	r2, [r7, #8]
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	9300      	str	r3, [sp, #0]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	69f9      	ldr	r1, [r7, #28]
 8001ef4:	4806      	ldr	r0, [pc, #24]	; (8001f10 <FillBuffer+0x68>)
 8001ef6:	f000 fe2e 	bl	8002b56 <HAL_DMA2D_Start>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d103      	bne.n	8001f08 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8001f00:	210a      	movs	r1, #10
 8001f02:	4803      	ldr	r0, [pc, #12]	; (8001f10 <FillBuffer+0x68>)
 8001f04:	f000 fe52 	bl	8002bac <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8001f08:	bf00      	nop
 8001f0a:	3710      	adds	r7, #16
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	200000fc 	.word	0x200000fc
 8001f14:	4002b000 	.word	0x4002b000

08001f18 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8001f1c:	4b29      	ldr	r3, [pc, #164]	; (8001fc4 <BSP_SDRAM_Init+0xac>)
 8001f1e:	4a2a      	ldr	r2, [pc, #168]	; (8001fc8 <BSP_SDRAM_Init+0xb0>)
 8001f20:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8001f22:	4b2a      	ldr	r3, [pc, #168]	; (8001fcc <BSP_SDRAM_Init+0xb4>)
 8001f24:	2202      	movs	r2, #2
 8001f26:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8001f28:	4b28      	ldr	r3, [pc, #160]	; (8001fcc <BSP_SDRAM_Init+0xb4>)
 8001f2a:	2207      	movs	r2, #7
 8001f2c:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8001f2e:	4b27      	ldr	r3, [pc, #156]	; (8001fcc <BSP_SDRAM_Init+0xb4>)
 8001f30:	2204      	movs	r2, #4
 8001f32:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8001f34:	4b25      	ldr	r3, [pc, #148]	; (8001fcc <BSP_SDRAM_Init+0xb4>)
 8001f36:	2207      	movs	r2, #7
 8001f38:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8001f3a:	4b24      	ldr	r3, [pc, #144]	; (8001fcc <BSP_SDRAM_Init+0xb4>)
 8001f3c:	2202      	movs	r2, #2
 8001f3e:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8001f40:	4b22      	ldr	r3, [pc, #136]	; (8001fcc <BSP_SDRAM_Init+0xb4>)
 8001f42:	2202      	movs	r2, #2
 8001f44:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8001f46:	4b21      	ldr	r3, [pc, #132]	; (8001fcc <BSP_SDRAM_Init+0xb4>)
 8001f48:	2202      	movs	r2, #2
 8001f4a:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8001f4c:	4b1d      	ldr	r3, [pc, #116]	; (8001fc4 <BSP_SDRAM_Init+0xac>)
 8001f4e:	2201      	movs	r2, #1
 8001f50:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001f52:	4b1c      	ldr	r3, [pc, #112]	; (8001fc4 <BSP_SDRAM_Init+0xac>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8001f58:	4b1a      	ldr	r3, [pc, #104]	; (8001fc4 <BSP_SDRAM_Init+0xac>)
 8001f5a:	2204      	movs	r2, #4
 8001f5c:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8001f5e:	4b19      	ldr	r3, [pc, #100]	; (8001fc4 <BSP_SDRAM_Init+0xac>)
 8001f60:	2210      	movs	r2, #16
 8001f62:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001f64:	4b17      	ldr	r3, [pc, #92]	; (8001fc4 <BSP_SDRAM_Init+0xac>)
 8001f66:	2240      	movs	r2, #64	; 0x40
 8001f68:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8001f6a:	4b16      	ldr	r3, [pc, #88]	; (8001fc4 <BSP_SDRAM_Init+0xac>)
 8001f6c:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001f70:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001f72:	4b14      	ldr	r3, [pc, #80]	; (8001fc4 <BSP_SDRAM_Init+0xac>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8001f78:	4b12      	ldr	r3, [pc, #72]	; (8001fc4 <BSP_SDRAM_Init+0xac>)
 8001f7a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f7e:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8001f80:	4b10      	ldr	r3, [pc, #64]	; (8001fc4 <BSP_SDRAM_Init+0xac>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8001f86:	4b0f      	ldr	r3, [pc, #60]	; (8001fc4 <BSP_SDRAM_Init+0xac>)
 8001f88:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f8c:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8001f8e:	2100      	movs	r1, #0
 8001f90:	480c      	ldr	r0, [pc, #48]	; (8001fc4 <BSP_SDRAM_Init+0xac>)
 8001f92:	f000 f87f 	bl	8002094 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8001f96:	490d      	ldr	r1, [pc, #52]	; (8001fcc <BSP_SDRAM_Init+0xb4>)
 8001f98:	480a      	ldr	r0, [pc, #40]	; (8001fc4 <BSP_SDRAM_Init+0xac>)
 8001f9a:	f004 ff65 	bl	8006e68 <HAL_SDRAM_Init>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d003      	beq.n	8001fac <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8001fa4:	4b0a      	ldr	r3, [pc, #40]	; (8001fd0 <BSP_SDRAM_Init+0xb8>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	701a      	strb	r2, [r3, #0]
 8001faa:	e002      	b.n	8001fb2 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8001fac:	4b08      	ldr	r3, [pc, #32]	; (8001fd0 <BSP_SDRAM_Init+0xb8>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8001fb2:	f240 506a 	movw	r0, #1386	; 0x56a
 8001fb6:	f000 f80d 	bl	8001fd4 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8001fba:	4b05      	ldr	r3, [pc, #20]	; (8001fd0 <BSP_SDRAM_Init+0xb8>)
 8001fbc:	781b      	ldrb	r3, [r3, #0]
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20000188 	.word	0x20000188
 8001fc8:	a0000140 	.word	0xa0000140
 8001fcc:	200001bc 	.word	0x200001bc
 8001fd0:	20000078 	.word	0x20000078

08001fd4 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8001fe0:	4b2a      	ldr	r3, [pc, #168]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001fe6:	4b29      	ldr	r3, [pc, #164]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001fe8:	2208      	movs	r2, #8
 8001fea:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8001fec:	4b27      	ldr	r3, [pc, #156]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001fee:	2201      	movs	r2, #1
 8001ff0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8001ff2:	4b26      	ldr	r3, [pc, #152]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8001ff8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ffc:	4923      	ldr	r1, [pc, #140]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001ffe:	4824      	ldr	r0, [pc, #144]	; (8002090 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002000:	f004 ff66 	bl	8006ed0 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002004:	2001      	movs	r0, #1
 8002006:	f000 fa7f 	bl	8002508 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 800200a:	4b20      	ldr	r3, [pc, #128]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800200c:	2202      	movs	r2, #2
 800200e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002010:	4b1e      	ldr	r3, [pc, #120]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002012:	2208      	movs	r2, #8
 8002014:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002016:	4b1d      	ldr	r3, [pc, #116]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002018:	2201      	movs	r2, #1
 800201a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800201c:	4b1b      	ldr	r3, [pc, #108]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800201e:	2200      	movs	r2, #0
 8002020:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8002022:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002026:	4919      	ldr	r1, [pc, #100]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002028:	4819      	ldr	r0, [pc, #100]	; (8002090 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800202a:	f004 ff51 	bl	8006ed0 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800202e:	4b17      	ldr	r3, [pc, #92]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002030:	2203      	movs	r2, #3
 8002032:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002034:	4b15      	ldr	r3, [pc, #84]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002036:	2208      	movs	r2, #8
 8002038:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 800203a:	4b14      	ldr	r3, [pc, #80]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800203c:	2204      	movs	r2, #4
 800203e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002040:	4b12      	ldr	r3, [pc, #72]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002042:	2200      	movs	r2, #0
 8002044:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002046:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800204a:	4910      	ldr	r1, [pc, #64]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800204c:	4810      	ldr	r0, [pc, #64]	; (8002090 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800204e:	f004 ff3f 	bl	8006ed0 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8002052:	f44f 730c 	mov.w	r3, #560	; 0x230
 8002056:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8002058:	4b0c      	ldr	r3, [pc, #48]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800205a:	2204      	movs	r2, #4
 800205c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800205e:	4b0b      	ldr	r3, [pc, #44]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002060:	2208      	movs	r2, #8
 8002062:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002064:	4b09      	ldr	r3, [pc, #36]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002066:	2201      	movs	r2, #1
 8002068:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	4a07      	ldr	r2, [pc, #28]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800206e:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002070:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002074:	4905      	ldr	r1, [pc, #20]	; (800208c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002076:	4806      	ldr	r0, [pc, #24]	; (8002090 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002078:	f004 ff2a 	bl	8006ed0 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 800207c:	6879      	ldr	r1, [r7, #4]
 800207e:	4804      	ldr	r0, [pc, #16]	; (8002090 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002080:	f004 ff51 	bl	8006f26 <HAL_SDRAM_ProgramRefreshRate>
}
 8002084:	bf00      	nop
 8002086:	3710      	adds	r7, #16
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	200001d8 	.word	0x200001d8
 8002090:	20000188 	.word	0x20000188

08002094 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b090      	sub	sp, #64	; 0x40
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	f000 80ec 	beq.w	800227e <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80020a6:	2300      	movs	r3, #0
 80020a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80020aa:	4a77      	ldr	r2, [pc, #476]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 80020ac:	4b76      	ldr	r3, [pc, #472]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 80020ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020b0:	f043 0301 	orr.w	r3, r3, #1
 80020b4:	6393      	str	r3, [r2, #56]	; 0x38
 80020b6:	4b74      	ldr	r3, [pc, #464]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 80020b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	62bb      	str	r3, [r7, #40]	; 0x28
 80020c0:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80020c2:	2300      	movs	r3, #0
 80020c4:	627b      	str	r3, [r7, #36]	; 0x24
 80020c6:	4a70      	ldr	r2, [pc, #448]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 80020c8:	4b6f      	ldr	r3, [pc, #444]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 80020ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020d0:	6313      	str	r3, [r2, #48]	; 0x30
 80020d2:	4b6d      	ldr	r3, [pc, #436]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020da:	627b      	str	r3, [r7, #36]	; 0x24
 80020dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	623b      	str	r3, [r7, #32]
 80020e2:	4a69      	ldr	r2, [pc, #420]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 80020e4:	4b68      	ldr	r3, [pc, #416]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 80020e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e8:	f043 0302 	orr.w	r3, r3, #2
 80020ec:	6313      	str	r3, [r2, #48]	; 0x30
 80020ee:	4b66      	ldr	r3, [pc, #408]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	623b      	str	r3, [r7, #32]
 80020f8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	61fb      	str	r3, [r7, #28]
 80020fe:	4a62      	ldr	r2, [pc, #392]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 8002100:	4b61      	ldr	r3, [pc, #388]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 8002102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002104:	f043 0304 	orr.w	r3, r3, #4
 8002108:	6313      	str	r3, [r2, #48]	; 0x30
 800210a:	4b5f      	ldr	r3, [pc, #380]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	f003 0304 	and.w	r3, r3, #4
 8002112:	61fb      	str	r3, [r7, #28]
 8002114:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	61bb      	str	r3, [r7, #24]
 800211a:	4a5b      	ldr	r2, [pc, #364]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 800211c:	4b5a      	ldr	r3, [pc, #360]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 800211e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002120:	f043 0308 	orr.w	r3, r3, #8
 8002124:	6313      	str	r3, [r2, #48]	; 0x30
 8002126:	4b58      	ldr	r3, [pc, #352]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212a:	f003 0308 	and.w	r3, r3, #8
 800212e:	61bb      	str	r3, [r7, #24]
 8002130:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	617b      	str	r3, [r7, #20]
 8002136:	4a54      	ldr	r2, [pc, #336]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 8002138:	4b53      	ldr	r3, [pc, #332]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 800213a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213c:	f043 0310 	orr.w	r3, r3, #16
 8002140:	6313      	str	r3, [r2, #48]	; 0x30
 8002142:	4b51      	ldr	r3, [pc, #324]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f003 0310 	and.w	r3, r3, #16
 800214a:	617b      	str	r3, [r7, #20]
 800214c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	613b      	str	r3, [r7, #16]
 8002152:	4a4d      	ldr	r2, [pc, #308]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 8002154:	4b4c      	ldr	r3, [pc, #304]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 8002156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002158:	f043 0320 	orr.w	r3, r3, #32
 800215c:	6313      	str	r3, [r2, #48]	; 0x30
 800215e:	4b4a      	ldr	r3, [pc, #296]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	f003 0320 	and.w	r3, r3, #32
 8002166:	613b      	str	r3, [r7, #16]
 8002168:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	60fb      	str	r3, [r7, #12]
 800216e:	4a46      	ldr	r2, [pc, #280]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 8002170:	4b45      	ldr	r3, [pc, #276]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 8002172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002174:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002178:	6313      	str	r3, [r2, #48]	; 0x30
 800217a:	4b43      	ldr	r3, [pc, #268]	; (8002288 <BSP_SDRAM_MspInit+0x1f4>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002182:	60fb      	str	r3, [r7, #12]
 8002184:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8002186:	2302      	movs	r3, #2
 8002188:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800218a:	2302      	movs	r3, #2
 800218c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800218e:	2300      	movs	r3, #0
 8002190:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8002192:	230c      	movs	r3, #12
 8002194:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8002196:	2360      	movs	r3, #96	; 0x60
 8002198:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 800219a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800219e:	4619      	mov	r1, r3
 80021a0:	483a      	ldr	r0, [pc, #232]	; (800228c <BSP_SDRAM_MspInit+0x1f8>)
 80021a2:	f001 f829 	bl	80031f8 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 80021a6:	2301      	movs	r3, #1
 80021a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 80021aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021ae:	4619      	mov	r1, r3
 80021b0:	4837      	ldr	r0, [pc, #220]	; (8002290 <BSP_SDRAM_MspInit+0x1fc>)
 80021b2:	f001 f821 	bl	80031f8 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80021b6:	f24c 7303 	movw	r3, #50947	; 0xc703
 80021ba:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80021bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021c0:	4619      	mov	r1, r3
 80021c2:	4834      	ldr	r0, [pc, #208]	; (8002294 <BSP_SDRAM_MspInit+0x200>)
 80021c4:	f001 f818 	bl	80031f8 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80021c8:	f64f 7383 	movw	r3, #65411	; 0xff83
 80021cc:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80021ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021d2:	4619      	mov	r1, r3
 80021d4:	4830      	ldr	r0, [pc, #192]	; (8002298 <BSP_SDRAM_MspInit+0x204>)
 80021d6:	f001 f80f 	bl	80031f8 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 80021da:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80021de:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80021e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021e4:	4619      	mov	r1, r3
 80021e6:	482d      	ldr	r0, [pc, #180]	; (800229c <BSP_SDRAM_MspInit+0x208>)
 80021e8:	f001 f806 	bl	80031f8 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 80021ec:	f248 1333 	movw	r3, #33075	; 0x8133
 80021f0:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80021f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021f6:	4619      	mov	r1, r3
 80021f8:	4829      	ldr	r0, [pc, #164]	; (80022a0 <BSP_SDRAM_MspInit+0x20c>)
 80021fa:	f000 fffd 	bl	80031f8 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80021fe:	4b29      	ldr	r3, [pc, #164]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 8002200:	2200      	movs	r2, #0
 8002202:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002204:	4b27      	ldr	r3, [pc, #156]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 8002206:	2280      	movs	r2, #128	; 0x80
 8002208:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800220a:	4b26      	ldr	r3, [pc, #152]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 800220c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002210:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8002212:	4b24      	ldr	r3, [pc, #144]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 8002214:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002218:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800221a:	4b22      	ldr	r3, [pc, #136]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 800221c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002220:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002222:	4b20      	ldr	r3, [pc, #128]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 8002224:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002228:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 800222a:	4b1e      	ldr	r3, [pc, #120]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 800222c:	2200      	movs	r2, #0
 800222e:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002230:	4b1c      	ldr	r3, [pc, #112]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 8002232:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002236:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8002238:	4b1a      	ldr	r3, [pc, #104]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 800223a:	2200      	movs	r2, #0
 800223c:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800223e:	4b19      	ldr	r3, [pc, #100]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 8002240:	2203      	movs	r2, #3
 8002242:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002244:	4b17      	ldr	r3, [pc, #92]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 8002246:	2200      	movs	r2, #0
 8002248:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800224a:	4b16      	ldr	r3, [pc, #88]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 800224c:	2200      	movs	r2, #0
 800224e:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8002250:	4b14      	ldr	r3, [pc, #80]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 8002252:	4a15      	ldr	r2, [pc, #84]	; (80022a8 <BSP_SDRAM_MspInit+0x214>)
 8002254:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a12      	ldr	r2, [pc, #72]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 800225a:	631a      	str	r2, [r3, #48]	; 0x30
 800225c:	4a11      	ldr	r2, [pc, #68]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8002262:	4810      	ldr	r0, [pc, #64]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 8002264:	f000 fb20 	bl	80028a8 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8002268:	480e      	ldr	r0, [pc, #56]	; (80022a4 <BSP_SDRAM_MspInit+0x210>)
 800226a:	f000 fa6f 	bl	800274c <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800226e:	2200      	movs	r2, #0
 8002270:	210f      	movs	r1, #15
 8002272:	2038      	movs	r0, #56	; 0x38
 8002274:	f000 fa20 	bl	80026b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002278:	2038      	movs	r0, #56	; 0x38
 800227a:	f000 fa39 	bl	80026f0 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 800227e:	bf00      	nop
 8002280:	3740      	adds	r7, #64	; 0x40
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	40023800 	.word	0x40023800
 800228c:	40020400 	.word	0x40020400
 8002290:	40020800 	.word	0x40020800
 8002294:	40020c00 	.word	0x40020c00
 8002298:	40021000 	.word	0x40021000
 800229c:	40021400 	.word	0x40021400
 80022a0:	40021800 	.word	0x40021800
 80022a4:	200001e8 	.word	0x200001e8
 80022a8:	40026410 	.word	0x40026410

080022ac <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	460a      	mov	r2, r1
 80022b6:	80fb      	strh	r3, [r7, #6]
 80022b8:	4613      	mov	r3, r2
 80022ba:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 80022c0:	4a13      	ldr	r2, [pc, #76]	; (8002310 <BSP_TS_Init+0x64>)
 80022c2:	88fb      	ldrh	r3, [r7, #6]
 80022c4:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 80022c6:	4a13      	ldr	r2, [pc, #76]	; (8002314 <BSP_TS_Init+0x68>)
 80022c8:	88bb      	ldrh	r3, [r7, #4]
 80022ca:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 80022cc:	4b12      	ldr	r3, [pc, #72]	; (8002318 <BSP_TS_Init+0x6c>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	2082      	movs	r0, #130	; 0x82
 80022d2:	4798      	blx	r3
 80022d4:	4603      	mov	r3, r0
 80022d6:	461a      	mov	r2, r3
 80022d8:	f640 0311 	movw	r3, #2065	; 0x811
 80022dc:	429a      	cmp	r2, r3
 80022de:	d104      	bne.n	80022ea <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 80022e0:	4b0e      	ldr	r3, [pc, #56]	; (800231c <BSP_TS_Init+0x70>)
 80022e2:	4a0d      	ldr	r2, [pc, #52]	; (8002318 <BSP_TS_Init+0x6c>)
 80022e4:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 80022e6:	2300      	movs	r3, #0
 80022e8:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == TS_OK)
 80022ea:	7bfb      	ldrb	r3, [r7, #15]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d109      	bne.n	8002304 <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 80022f0:	4b0a      	ldr	r3, [pc, #40]	; (800231c <BSP_TS_Init+0x70>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	2082      	movs	r0, #130	; 0x82
 80022f8:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 80022fa:	4b08      	ldr	r3, [pc, #32]	; (800231c <BSP_TS_Init+0x70>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	2082      	movs	r0, #130	; 0x82
 8002302:	4798      	blx	r3
  }

  return ret;
 8002304:	7bfb      	ldrb	r3, [r7, #15]
}
 8002306:	4618      	mov	r0, r3
 8002308:	3710      	adds	r7, #16
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	2000024c 	.word	0x2000024c
 8002314:	2000024e 	.word	0x2000024e
 8002318:	20000038 	.word	0x20000038
 800231c:	20000248 	.word	0x20000248

08002320 <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b086      	sub	sp, #24
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 8002328:	4b4f      	ldr	r3, [pc, #316]	; (8002468 <BSP_TS_GetState+0x148>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	691b      	ldr	r3, [r3, #16]
 800232e:	2082      	movs	r0, #130	; 0x82
 8002330:	4798      	blx	r3
 8002332:	4603      	mov	r3, r0
 8002334:	b29a      	uxth	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	801a      	strh	r2, [r3, #0]
  
  if(TsState->TouchDetected)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	881b      	ldrh	r3, [r3, #0]
 800233e:	2b00      	cmp	r3, #0
 8002340:	f000 808d 	beq.w	800245e <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 8002344:	4b48      	ldr	r3, [pc, #288]	; (8002468 <BSP_TS_GetState+0x148>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	695b      	ldr	r3, [r3, #20]
 800234a:	f107 020c 	add.w	r2, r7, #12
 800234e:	f107 010e 	add.w	r1, r7, #14
 8002352:	2082      	movs	r0, #130	; 0x82
 8002354:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 8002356:	89bb      	ldrh	r3, [r7, #12]
 8002358:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800235c:	b29b      	uxth	r3, r3
 800235e:	81bb      	strh	r3, [r7, #12]
    
    /* Y value second correction */
    yr = y / 11;
 8002360:	89bb      	ldrh	r3, [r7, #12]
 8002362:	4a42      	ldr	r2, [pc, #264]	; (800246c <BSP_TS_GetState+0x14c>)
 8002364:	fba2 2303 	umull	r2, r3, r2, r3
 8002368:	08db      	lsrs	r3, r3, #3
 800236a:	82bb      	strh	r3, [r7, #20]
    
    /* Return y position value */
    if(yr <= 0)
 800236c:	8abb      	ldrh	r3, [r7, #20]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d102      	bne.n	8002378 <BSP_TS_GetState+0x58>
    {
      yr = 0;
 8002372:	2300      	movs	r3, #0
 8002374:	82bb      	strh	r3, [r7, #20]
 8002376:	e008      	b.n	800238a <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 8002378:	4b3d      	ldr	r3, [pc, #244]	; (8002470 <BSP_TS_GetState+0x150>)
 800237a:	881b      	ldrh	r3, [r3, #0]
 800237c:	8aba      	ldrh	r2, [r7, #20]
 800237e:	429a      	cmp	r2, r3
 8002380:	d903      	bls.n	800238a <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 8002382:	4b3b      	ldr	r3, [pc, #236]	; (8002470 <BSP_TS_GetState+0x150>)
 8002384:	881b      	ldrh	r3, [r3, #0]
 8002386:	3b01      	subs	r3, #1
 8002388:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 800238a:	8abb      	ldrh	r3, [r7, #20]
 800238c:	81bb      	strh	r3, [r7, #12]
    
    /* X value first correction */
    if(x <= 3000)
 800238e:	89fb      	ldrh	r3, [r7, #14]
 8002390:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002394:	4293      	cmp	r3, r2
 8002396:	d806      	bhi.n	80023a6 <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 8002398:	89fb      	ldrh	r3, [r7, #14]
 800239a:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 800239e:	330e      	adds	r3, #14
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	81fb      	strh	r3, [r7, #14]
 80023a4:	e005      	b.n	80023b2 <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 80023a6:	89fb      	ldrh	r3, [r7, #14]
 80023a8:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 80023ac:	3308      	adds	r3, #8
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	81fb      	strh	r3, [r7, #14]
    }
    
    /* X value second correction */  
    xr = x / 15;
 80023b2:	89fb      	ldrh	r3, [r7, #14]
 80023b4:	4a2f      	ldr	r2, [pc, #188]	; (8002474 <BSP_TS_GetState+0x154>)
 80023b6:	fba2 2303 	umull	r2, r3, r2, r3
 80023ba:	08db      	lsrs	r3, r3, #3
 80023bc:	82fb      	strh	r3, [r7, #22]
    
    /* Return X position value */
    if(xr <= 0)
 80023be:	8afb      	ldrh	r3, [r7, #22]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d102      	bne.n	80023ca <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 80023c4:	2300      	movs	r3, #0
 80023c6:	82fb      	strh	r3, [r7, #22]
 80023c8:	e008      	b.n	80023dc <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 80023ca:	4b2b      	ldr	r3, [pc, #172]	; (8002478 <BSP_TS_GetState+0x158>)
 80023cc:	881b      	ldrh	r3, [r3, #0]
 80023ce:	8afa      	ldrh	r2, [r7, #22]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d903      	bls.n	80023dc <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 80023d4:	4b28      	ldr	r3, [pc, #160]	; (8002478 <BSP_TS_GetState+0x158>)
 80023d6:	881b      	ldrh	r3, [r3, #0]
 80023d8:	3b01      	subs	r3, #1
 80023da:	82fb      	strh	r3, [r7, #22]
    }
    else 
    {}
    
    x = xr;
 80023dc:	8afb      	ldrh	r3, [r7, #22]
 80023de:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x? (x - _x): (_x - x);
 80023e0:	89fb      	ldrh	r3, [r7, #14]
 80023e2:	461a      	mov	r2, r3
 80023e4:	4b25      	ldr	r3, [pc, #148]	; (800247c <BSP_TS_GetState+0x15c>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d906      	bls.n	80023fa <BSP_TS_GetState+0xda>
 80023ec:	89fa      	ldrh	r2, [r7, #14]
 80023ee:	4b23      	ldr	r3, [pc, #140]	; (800247c <BSP_TS_GetState+0x15c>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	e005      	b.n	8002406 <BSP_TS_GetState+0xe6>
 80023fa:	4b20      	ldr	r3, [pc, #128]	; (800247c <BSP_TS_GetState+0x15c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	b29a      	uxth	r2, r3
 8002400:	89fb      	ldrh	r3, [r7, #14]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	b29b      	uxth	r3, r3
 8002406:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y? (y - _y): (_y - y); 
 8002408:	89bb      	ldrh	r3, [r7, #12]
 800240a:	461a      	mov	r2, r3
 800240c:	4b1c      	ldr	r3, [pc, #112]	; (8002480 <BSP_TS_GetState+0x160>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	429a      	cmp	r2, r3
 8002412:	d906      	bls.n	8002422 <BSP_TS_GetState+0x102>
 8002414:	89ba      	ldrh	r2, [r7, #12]
 8002416:	4b1a      	ldr	r3, [pc, #104]	; (8002480 <BSP_TS_GetState+0x160>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	b29b      	uxth	r3, r3
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	b29b      	uxth	r3, r3
 8002420:	e005      	b.n	800242e <BSP_TS_GetState+0x10e>
 8002422:	4b17      	ldr	r3, [pc, #92]	; (8002480 <BSP_TS_GetState+0x160>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	b29a      	uxth	r2, r3
 8002428:	89bb      	ldrh	r3, [r7, #12]
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	b29b      	uxth	r3, r3
 800242e:	823b      	strh	r3, [r7, #16]
    
    if (xDiff + yDiff > 5)
 8002430:	8a7a      	ldrh	r2, [r7, #18]
 8002432:	8a3b      	ldrh	r3, [r7, #16]
 8002434:	4413      	add	r3, r2
 8002436:	2b05      	cmp	r3, #5
 8002438:	dd07      	ble.n	800244a <BSP_TS_GetState+0x12a>
    {
      _x = x;
 800243a:	89fb      	ldrh	r3, [r7, #14]
 800243c:	461a      	mov	r2, r3
 800243e:	4b0f      	ldr	r3, [pc, #60]	; (800247c <BSP_TS_GetState+0x15c>)
 8002440:	601a      	str	r2, [r3, #0]
      _y = y; 
 8002442:	89bb      	ldrh	r3, [r7, #12]
 8002444:	461a      	mov	r2, r3
 8002446:	4b0e      	ldr	r3, [pc, #56]	; (8002480 <BSP_TS_GetState+0x160>)
 8002448:	601a      	str	r2, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 800244a:	4b0c      	ldr	r3, [pc, #48]	; (800247c <BSP_TS_GetState+0x15c>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	b29a      	uxth	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	805a      	strh	r2, [r3, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 8002454:	4b0a      	ldr	r3, [pc, #40]	; (8002480 <BSP_TS_GetState+0x160>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	b29a      	uxth	r2, r3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	809a      	strh	r2, [r3, #4]
  }
}
 800245e:	bf00      	nop
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	20000248 	.word	0x20000248
 800246c:	ba2e8ba3 	.word	0xba2e8ba3
 8002470:	2000024e 	.word	0x2000024e
 8002474:	88888889 	.word	0x88888889
 8002478:	2000024c 	.word	0x2000024c
 800247c:	20000250 	.word	0x20000250
 8002480:	20000254 	.word	0x20000254

08002484 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002488:	4a0e      	ldr	r2, [pc, #56]	; (80024c4 <HAL_Init+0x40>)
 800248a:	4b0e      	ldr	r3, [pc, #56]	; (80024c4 <HAL_Init+0x40>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002492:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002494:	4a0b      	ldr	r2, [pc, #44]	; (80024c4 <HAL_Init+0x40>)
 8002496:	4b0b      	ldr	r3, [pc, #44]	; (80024c4 <HAL_Init+0x40>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800249e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024a0:	4a08      	ldr	r2, [pc, #32]	; (80024c4 <HAL_Init+0x40>)
 80024a2:	4b08      	ldr	r3, [pc, #32]	; (80024c4 <HAL_Init+0x40>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024ac:	2003      	movs	r0, #3
 80024ae:	f000 f8f8 	bl	80026a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024b2:	2000      	movs	r0, #0
 80024b4:	f007 faa2 	bl	80099fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024b8:	f007 fa78 	bl	80099ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024bc:	2300      	movs	r3, #0
}
 80024be:	4618      	mov	r0, r3
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	40023c00 	.word	0x40023c00

080024c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024cc:	4b06      	ldr	r3, [pc, #24]	; (80024e8 <HAL_IncTick+0x20>)
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	461a      	mov	r2, r3
 80024d2:	4b06      	ldr	r3, [pc, #24]	; (80024ec <HAL_IncTick+0x24>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4413      	add	r3, r2
 80024d8:	4a04      	ldr	r2, [pc, #16]	; (80024ec <HAL_IncTick+0x24>)
 80024da:	6013      	str	r3, [r2, #0]
}
 80024dc:	bf00      	nop
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	20000079 	.word	0x20000079
 80024ec:	20000360 	.word	0x20000360

080024f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  return uwTick;
 80024f4:	4b03      	ldr	r3, [pc, #12]	; (8002504 <HAL_GetTick+0x14>)
 80024f6:	681b      	ldr	r3, [r3, #0]
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	20000360 	.word	0x20000360

08002508 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002510:	f7ff ffee 	bl	80024f0 <HAL_GetTick>
 8002514:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002520:	d005      	beq.n	800252e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002522:	4b09      	ldr	r3, [pc, #36]	; (8002548 <HAL_Delay+0x40>)
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	461a      	mov	r2, r3
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	4413      	add	r3, r2
 800252c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800252e:	bf00      	nop
 8002530:	f7ff ffde 	bl	80024f0 <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	1ad2      	subs	r2, r2, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	429a      	cmp	r2, r3
 800253e:	d3f7      	bcc.n	8002530 <HAL_Delay+0x28>
  {
  }
}
 8002540:	bf00      	nop
 8002542:	3710      	adds	r7, #16
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	20000079 	.word	0x20000079

0800254c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f003 0307 	and.w	r3, r3, #7
 800255a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800255c:	4b0c      	ldr	r3, [pc, #48]	; (8002590 <__NVIC_SetPriorityGrouping+0x44>)
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002568:	4013      	ands	r3, r2
 800256a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002574:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002578:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800257c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800257e:	4a04      	ldr	r2, [pc, #16]	; (8002590 <__NVIC_SetPriorityGrouping+0x44>)
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	60d3      	str	r3, [r2, #12]
}
 8002584:	bf00      	nop
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr
 8002590:	e000ed00 	.word	0xe000ed00

08002594 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002598:	4b04      	ldr	r3, [pc, #16]	; (80025ac <__NVIC_GetPriorityGrouping+0x18>)
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	0a1b      	lsrs	r3, r3, #8
 800259e:	f003 0307 	and.w	r3, r3, #7
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	db0b      	blt.n	80025da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025c2:	4909      	ldr	r1, [pc, #36]	; (80025e8 <__NVIC_EnableIRQ+0x38>)
 80025c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c8:	095b      	lsrs	r3, r3, #5
 80025ca:	79fa      	ldrb	r2, [r7, #7]
 80025cc:	f002 021f 	and.w	r2, r2, #31
 80025d0:	2001      	movs	r0, #1
 80025d2:	fa00 f202 	lsl.w	r2, r0, r2
 80025d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025da:	bf00      	nop
 80025dc:	370c      	adds	r7, #12
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	e000e100 	.word	0xe000e100

080025ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	6039      	str	r1, [r7, #0]
 80025f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	db0a      	blt.n	8002616 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002600:	490d      	ldr	r1, [pc, #52]	; (8002638 <__NVIC_SetPriority+0x4c>)
 8002602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	b2d2      	uxtb	r2, r2
 800260a:	0112      	lsls	r2, r2, #4
 800260c:	b2d2      	uxtb	r2, r2
 800260e:	440b      	add	r3, r1
 8002610:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002614:	e00a      	b.n	800262c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002616:	4909      	ldr	r1, [pc, #36]	; (800263c <__NVIC_SetPriority+0x50>)
 8002618:	79fb      	ldrb	r3, [r7, #7]
 800261a:	f003 030f 	and.w	r3, r3, #15
 800261e:	3b04      	subs	r3, #4
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	b2d2      	uxtb	r2, r2
 8002624:	0112      	lsls	r2, r2, #4
 8002626:	b2d2      	uxtb	r2, r2
 8002628:	440b      	add	r3, r1
 800262a:	761a      	strb	r2, [r3, #24]
}
 800262c:	bf00      	nop
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	e000e100 	.word	0xe000e100
 800263c:	e000ed00 	.word	0xe000ed00

08002640 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002640:	b480      	push	{r7}
 8002642:	b089      	sub	sp, #36	; 0x24
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f003 0307 	and.w	r3, r3, #7
 8002652:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	f1c3 0307 	rsb	r3, r3, #7
 800265a:	2b04      	cmp	r3, #4
 800265c:	bf28      	it	cs
 800265e:	2304      	movcs	r3, #4
 8002660:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	3304      	adds	r3, #4
 8002666:	2b06      	cmp	r3, #6
 8002668:	d902      	bls.n	8002670 <NVIC_EncodePriority+0x30>
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	3b03      	subs	r3, #3
 800266e:	e000      	b.n	8002672 <NVIC_EncodePriority+0x32>
 8002670:	2300      	movs	r3, #0
 8002672:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002674:	2201      	movs	r2, #1
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	fa02 f303 	lsl.w	r3, r2, r3
 800267c:	1e5a      	subs	r2, r3, #1
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	401a      	ands	r2, r3
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002686:	2101      	movs	r1, #1
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	fa01 f303 	lsl.w	r3, r1, r3
 800268e:	1e59      	subs	r1, r3, #1
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002694:	4313      	orrs	r3, r2
         );
}
 8002696:	4618      	mov	r0, r3
 8002698:	3724      	adds	r7, #36	; 0x24
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr

080026a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b082      	sub	sp, #8
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f7ff ff4e 	bl	800254c <__NVIC_SetPriorityGrouping>
}
 80026b0:	bf00      	nop
 80026b2:	3708      	adds	r7, #8
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b086      	sub	sp, #24
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
 80026c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026c6:	2300      	movs	r3, #0
 80026c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026ca:	f7ff ff63 	bl	8002594 <__NVIC_GetPriorityGrouping>
 80026ce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	68b9      	ldr	r1, [r7, #8]
 80026d4:	6978      	ldr	r0, [r7, #20]
 80026d6:	f7ff ffb3 	bl	8002640 <NVIC_EncodePriority>
 80026da:	4602      	mov	r2, r0
 80026dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026e0:	4611      	mov	r1, r2
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7ff ff82 	bl	80025ec <__NVIC_SetPriority>
}
 80026e8:	bf00      	nop
 80026ea:	3718      	adds	r7, #24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	4603      	mov	r3, r0
 80026f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fe:	4618      	mov	r0, r3
 8002700:	f7ff ff56 	bl	80025b0 <__NVIC_EnableIRQ>
}
 8002704:	bf00      	nop
 8002706:	3708      	adds	r7, #8
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e011      	b.n	8002742 <HAL_CRC_Init+0x36>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	795b      	ldrb	r3, [r3, #5]
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b00      	cmp	r3, #0
 8002726:	d105      	bne.n	8002734 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f006 fa3a 	bl	8008ba8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2202      	movs	r2, #2
 8002738:	715a      	strb	r2, [r3, #5]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2201      	movs	r2, #1
 800273e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
	...

0800274c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b086      	sub	sp, #24
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002754:	2300      	movs	r3, #0
 8002756:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002758:	f7ff feca 	bl	80024f0 <HAL_GetTick>
 800275c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d101      	bne.n	8002768 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e099      	b.n	800289c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2202      	movs	r2, #2
 8002774:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	6812      	ldr	r2, [r2, #0]
 8002780:	6812      	ldr	r2, [r2, #0]
 8002782:	f022 0201 	bic.w	r2, r2, #1
 8002786:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002788:	e00f      	b.n	80027aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800278a:	f7ff feb1 	bl	80024f0 <HAL_GetTick>
 800278e:	4602      	mov	r2, r0
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	2b05      	cmp	r3, #5
 8002796:	d908      	bls.n	80027aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2220      	movs	r2, #32
 800279c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2203      	movs	r2, #3
 80027a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e078      	b.n	800289c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d1e8      	bne.n	800278a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80027c0:	697a      	ldr	r2, [r7, #20]
 80027c2:	4b38      	ldr	r3, [pc, #224]	; (80028a4 <HAL_DMA_Init+0x158>)
 80027c4:	4013      	ands	r3, r2
 80027c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685a      	ldr	r2, [r3, #4]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	691b      	ldr	r3, [r3, #16]
 80027dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6a1b      	ldr	r3, [r3, #32]
 80027f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027f6:	697a      	ldr	r2, [r7, #20]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002800:	2b04      	cmp	r3, #4
 8002802:	d107      	bne.n	8002814 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280c:	4313      	orrs	r3, r2
 800280e:	697a      	ldr	r2, [r7, #20]
 8002810:	4313      	orrs	r3, r2
 8002812:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	697a      	ldr	r2, [r7, #20]
 800281a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	f023 0307 	bic.w	r3, r3, #7
 800282a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002830:	697a      	ldr	r2, [r7, #20]
 8002832:	4313      	orrs	r3, r2
 8002834:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283a:	2b04      	cmp	r3, #4
 800283c:	d117      	bne.n	800286e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002842:	697a      	ldr	r2, [r7, #20]
 8002844:	4313      	orrs	r3, r2
 8002846:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800284c:	2b00      	cmp	r3, #0
 800284e:	d00e      	beq.n	800286e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f000 f8bd 	bl	80029d0 <DMA_CheckFifoParam>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d008      	beq.n	800286e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2240      	movs	r2, #64	; 0x40
 8002860:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2201      	movs	r2, #1
 8002866:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800286a:	2301      	movs	r3, #1
 800286c:	e016      	b.n	800289c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	697a      	ldr	r2, [r7, #20]
 8002874:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 f874 	bl	8002964 <DMA_CalcBaseAndBitshift>
 800287c:	4603      	mov	r3, r0
 800287e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002884:	223f      	movs	r2, #63	; 0x3f
 8002886:	409a      	lsls	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2201      	movs	r2, #1
 8002896:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	3718      	adds	r7, #24
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	f010803f 	.word	0xf010803f

080028a8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d101      	bne.n	80028ba <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e050      	b.n	800295c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d101      	bne.n	80028ca <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80028c6:	2302      	movs	r3, #2
 80028c8:	e048      	b.n	800295c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	6812      	ldr	r2, [r2, #0]
 80028d2:	6812      	ldr	r2, [r2, #0]
 80028d4:	f022 0201 	bic.w	r2, r2, #1
 80028d8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2200      	movs	r2, #0
 80028e0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2200      	movs	r2, #0
 80028e8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2200      	movs	r2, #0
 80028f0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2200      	movs	r2, #0
 80028f8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2200      	movs	r2, #0
 8002900:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2221      	movs	r2, #33	; 0x21
 8002908:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f000 f82a 	bl	8002964 <DMA_CalcBaseAndBitshift>
 8002910:	4603      	mov	r3, r0
 8002912:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800293c:	223f      	movs	r2, #63	; 0x3f
 800293e:	409a      	lsls	r2, r3
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800295a:	2300      	movs	r3, #0
}
 800295c:	4618      	mov	r0, r3
 800295e:	3710      	adds	r7, #16
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002964:	b480      	push	{r7}
 8002966:	b085      	sub	sp, #20
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	b2db      	uxtb	r3, r3
 8002972:	3b10      	subs	r3, #16
 8002974:	4a14      	ldr	r2, [pc, #80]	; (80029c8 <DMA_CalcBaseAndBitshift+0x64>)
 8002976:	fba2 2303 	umull	r2, r3, r2, r3
 800297a:	091b      	lsrs	r3, r3, #4
 800297c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800297e:	4a13      	ldr	r2, [pc, #76]	; (80029cc <DMA_CalcBaseAndBitshift+0x68>)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	4413      	add	r3, r2
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	461a      	mov	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2b03      	cmp	r3, #3
 8002990:	d909      	bls.n	80029a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800299a:	f023 0303 	bic.w	r3, r3, #3
 800299e:	1d1a      	adds	r2, r3, #4
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	659a      	str	r2, [r3, #88]	; 0x58
 80029a4:	e007      	b.n	80029b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80029ae:	f023 0303 	bic.w	r3, r3, #3
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3714      	adds	r7, #20
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	aaaaaaab 	.word	0xaaaaaaab
 80029cc:	0800c5c4 	.word	0x0800c5c4

080029d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b085      	sub	sp, #20
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029d8:	2300      	movs	r3, #0
 80029da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d11f      	bne.n	8002a2a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2b03      	cmp	r3, #3
 80029ee:	d855      	bhi.n	8002a9c <DMA_CheckFifoParam+0xcc>
 80029f0:	a201      	add	r2, pc, #4	; (adr r2, 80029f8 <DMA_CheckFifoParam+0x28>)
 80029f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f6:	bf00      	nop
 80029f8:	08002a09 	.word	0x08002a09
 80029fc:	08002a1b 	.word	0x08002a1b
 8002a00:	08002a09 	.word	0x08002a09
 8002a04:	08002a9d 	.word	0x08002a9d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d045      	beq.n	8002aa0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a18:	e042      	b.n	8002aa0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a22:	d13f      	bne.n	8002aa4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a28:	e03c      	b.n	8002aa4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	699b      	ldr	r3, [r3, #24]
 8002a2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a32:	d121      	bne.n	8002a78 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	2b03      	cmp	r3, #3
 8002a38:	d836      	bhi.n	8002aa8 <DMA_CheckFifoParam+0xd8>
 8002a3a:	a201      	add	r2, pc, #4	; (adr r2, 8002a40 <DMA_CheckFifoParam+0x70>)
 8002a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a40:	08002a51 	.word	0x08002a51
 8002a44:	08002a57 	.word	0x08002a57
 8002a48:	08002a51 	.word	0x08002a51
 8002a4c:	08002a69 	.word	0x08002a69
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	73fb      	strb	r3, [r7, #15]
      break;
 8002a54:	e02f      	b.n	8002ab6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d024      	beq.n	8002aac <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a66:	e021      	b.n	8002aac <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a6c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a70:	d11e      	bne.n	8002ab0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002a76:	e01b      	b.n	8002ab0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d902      	bls.n	8002a84 <DMA_CheckFifoParam+0xb4>
 8002a7e:	2b03      	cmp	r3, #3
 8002a80:	d003      	beq.n	8002a8a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002a82:	e018      	b.n	8002ab6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	73fb      	strb	r3, [r7, #15]
      break;
 8002a88:	e015      	b.n	8002ab6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a8e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00e      	beq.n	8002ab4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	73fb      	strb	r3, [r7, #15]
      break;
 8002a9a:	e00b      	b.n	8002ab4 <DMA_CheckFifoParam+0xe4>
      break;
 8002a9c:	bf00      	nop
 8002a9e:	e00a      	b.n	8002ab6 <DMA_CheckFifoParam+0xe6>
      break;
 8002aa0:	bf00      	nop
 8002aa2:	e008      	b.n	8002ab6 <DMA_CheckFifoParam+0xe6>
      break;
 8002aa4:	bf00      	nop
 8002aa6:	e006      	b.n	8002ab6 <DMA_CheckFifoParam+0xe6>
      break;
 8002aa8:	bf00      	nop
 8002aaa:	e004      	b.n	8002ab6 <DMA_CheckFifoParam+0xe6>
      break;
 8002aac:	bf00      	nop
 8002aae:	e002      	b.n	8002ab6 <DMA_CheckFifoParam+0xe6>
      break;   
 8002ab0:	bf00      	nop
 8002ab2:	e000      	b.n	8002ab6 <DMA_CheckFifoParam+0xe6>
      break;
 8002ab4:	bf00      	nop
    }
  } 
  
  return status; 
 8002ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3714      	adds	r7, #20
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d101      	bne.n	8002ad6 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e03b      	b.n	8002b4e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d106      	bne.n	8002af0 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f006 f8b0 	bl	8008c50 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2202      	movs	r2, #2
 8002af4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	6812      	ldr	r2, [r2, #0]
 8002b00:	6812      	ldr	r2, [r2, #0]
 8002b02:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	6852      	ldr	r2, [r2, #4]
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	6812      	ldr	r2, [r2, #0]
 8002b16:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002b18:	f022 0107 	bic.w	r1, r2, #7
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	6892      	ldr	r2, [r2, #8]
 8002b20:	430a      	orrs	r2, r1
 8002b22:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002b32:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b36:	6879      	ldr	r1, [r7, #4]
 8002b38:	68c9      	ldr	r1, [r1, #12]
 8002b3a:	430b      	orrs	r3, r1
 8002b3c:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3708      	adds	r7, #8
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8002b56:	b580      	push	{r7, lr}
 8002b58:	b086      	sub	sp, #24
 8002b5a:	af02      	add	r7, sp, #8
 8002b5c:	60f8      	str	r0, [r7, #12]
 8002b5e:	60b9      	str	r1, [r7, #8]
 8002b60:	607a      	str	r2, [r7, #4]
 8002b62:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d101      	bne.n	8002b72 <HAL_DMA2D_Start+0x1c>
 8002b6e:	2302      	movs	r3, #2
 8002b70:	e018      	b.n	8002ba4 <HAL_DMA2D_Start+0x4e>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2201      	movs	r2, #1
 8002b76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2202      	movs	r2, #2
 8002b7e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	9300      	str	r3, [sp, #0]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	687a      	ldr	r2, [r7, #4]
 8002b8a:	68b9      	ldr	r1, [r7, #8]
 8002b8c:	68f8      	ldr	r0, [r7, #12]
 8002b8e:	f000 fa97 	bl	80030c0 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	68fa      	ldr	r2, [r7, #12]
 8002b98:	6812      	ldr	r2, [r2, #0]
 8002b9a:	6812      	ldr	r2, [r2, #0]
 8002b9c:	f042 0201 	orr.w	r2, r2, #1
 8002ba0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002ba2:	2300      	movs	r3, #0
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b086      	sub	sp, #24
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0301 	and.w	r3, r3, #1
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d056      	beq.n	8002c76 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8002bc8:	f7ff fc92 	bl	80024f0 <HAL_GetTick>
 8002bcc:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002bce:	e04b      	b.n	8002c68 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d023      	beq.n	8002c2a <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	f003 0320 	and.w	r3, r3, #32
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d005      	beq.n	8002bf8 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bf0:	f043 0202 	orr.w	r2, r3, #2
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d005      	beq.n	8002c0e <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c06:	f043 0201 	orr.w	r2, r3, #1
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2221      	movs	r2, #33	; 0x21
 8002c14:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2204      	movs	r2, #4
 8002c1a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e0a5      	b.n	8002d76 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c30:	d01a      	beq.n	8002c68 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8002c32:	f7ff fc5d 	bl	80024f0 <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	1ad2      	subs	r2, r2, r3
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d802      	bhi.n	8002c48 <HAL_DMA2D_PollForTransfer+0x9c>
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d10f      	bne.n	8002c68 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c4c:	f043 0220 	orr.w	r2, r3, #32
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2203      	movs	r2, #3
 8002c58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e086      	b.n	8002d76 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	f003 0302 	and.w	r3, r3, #2
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d0ac      	beq.n	8002bd0 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	69db      	ldr	r3, [r3, #28]
 8002c7c:	f003 0320 	and.w	r3, r3, #32
 8002c80:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c88:	f003 0320 	and.w	r3, r3, #32
 8002c8c:	693a      	ldr	r2, [r7, #16]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d061      	beq.n	8002d5c <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002c98:	f7ff fc2a 	bl	80024f0 <HAL_GetTick>
 8002c9c:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8002c9e:	e056      	b.n	8002d4e <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d02e      	beq.n	8002d10 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	f003 0308 	and.w	r3, r3, #8
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d005      	beq.n	8002cc8 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cc0:	f043 0204 	orr.w	r2, r3, #4
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f003 0320 	and.w	r3, r3, #32
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d005      	beq.n	8002cde <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cd6:	f043 0202 	orr.w	r2, r3, #2
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f003 0301 	and.w	r3, r3, #1
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d005      	beq.n	8002cf4 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cec:	f043 0201 	orr.w	r2, r3, #1
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2229      	movs	r2, #41	; 0x29
 8002cfa:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2204      	movs	r2, #4
 8002d00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e032      	b.n	8002d76 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d16:	d01a      	beq.n	8002d4e <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8002d18:	f7ff fbea 	bl	80024f0 <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	1ad2      	subs	r2, r2, r3
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d802      	bhi.n	8002d2e <HAL_DMA2D_PollForTransfer+0x182>
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d10f      	bne.n	8002d4e <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d32:	f043 0220 	orr.w	r2, r3, #32
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2203      	movs	r2, #3
 8002d3e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e013      	b.n	8002d76 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f003 0310 	and.w	r3, r3, #16
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d0a1      	beq.n	8002ca0 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2212      	movs	r2, #18
 8002d62:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002d74:	2300      	movs	r3, #0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3718      	adds	r7, #24
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}

08002d7e <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8002d7e:	b580      	push	{r7, lr}
 8002d80:	b084      	sub	sp, #16
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f003 0301 	and.w	r3, r3, #1
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d026      	beq.n	8002dee <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d021      	beq.n	8002dee <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	6812      	ldr	r2, [r2, #0]
 8002db2:	6812      	ldr	r2, [r2, #0]
 8002db4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002db8:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dbe:	f043 0201 	orr.w	r2, r3, #1
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2204      	movs	r2, #4
 8002dd2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d003      	beq.n	8002dee <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	695b      	ldr	r3, [r3, #20]
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f003 0320 	and.w	r3, r3, #32
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d026      	beq.n	8002e46 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d021      	beq.n	8002e46 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	6812      	ldr	r2, [r2, #0]
 8002e0a:	6812      	ldr	r2, [r2, #0]
 8002e0c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002e10:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	2220      	movs	r2, #32
 8002e18:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e1e:	f043 0202 	orr.w	r2, r3, #2
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2204      	movs	r2, #4
 8002e2a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d003      	beq.n	8002e46 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	695b      	ldr	r3, [r3, #20]
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f003 0308 	and.w	r3, r3, #8
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d026      	beq.n	8002e9e <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d021      	beq.n	8002e9e <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	6812      	ldr	r2, [r2, #0]
 8002e62:	6812      	ldr	r2, [r2, #0]
 8002e64:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e68:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2208      	movs	r2, #8
 8002e70:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e76:	f043 0204 	orr.w	r2, r3, #4
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2204      	movs	r2, #4
 8002e82:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d003      	beq.n	8002e9e <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	695b      	ldr	r3, [r3, #20]
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f003 0304 	and.w	r3, r3, #4
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d013      	beq.n	8002ed0 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d00e      	beq.n	8002ed0 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	6812      	ldr	r2, [r2, #0]
 8002eba:	6812      	ldr	r2, [r2, #0]
 8002ebc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ec0:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2204      	movs	r2, #4
 8002ec8:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 f853 	bl	8002f76 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d024      	beq.n	8002f24 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d01f      	beq.n	8002f24 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	6812      	ldr	r2, [r2, #0]
 8002eec:	6812      	ldr	r2, [r2, #0]
 8002eee:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ef2:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2202      	movs	r2, #2
 8002efa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferCpltCallback != NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	691b      	ldr	r3, [r3, #16]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d003      	beq.n	8002f24 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	691b      	ldr	r3, [r3, #16]
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f003 0310 	and.w	r3, r3, #16
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d01f      	beq.n	8002f6e <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d01a      	beq.n	8002f6e <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	6812      	ldr	r2, [r2, #0]
 8002f40:	6812      	ldr	r2, [r2, #0]
 8002f42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002f46:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2210      	movs	r2, #16
 8002f4e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f000 f80e 	bl	8002f8a <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8002f6e:	bf00      	nop
 8002f70:	3710      	adds	r7, #16
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002f76:	b480      	push	{r7}
 8002f78:	b083      	sub	sp, #12
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8002f7e:	bf00      	nop
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr

08002f8a <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b083      	sub	sp, #12
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8002f92:	bf00      	nop
 8002f94:	370c      	adds	r7, #12
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
	...

08002fa0 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b087      	sub	sp, #28
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d101      	bne.n	8002fc0 <HAL_DMA2D_ConfigLayer+0x20>
 8002fbc:	2302      	movs	r3, #2
 8002fbe:	e077      	b.n	80030b0 <HAL_DMA2D_ConfigLayer+0x110>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2202      	movs	r2, #2
 8002fcc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	011b      	lsls	r3, r3, #4
 8002fd4:	3318      	adds	r3, #24
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	4413      	add	r3, r2
 8002fda:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	685a      	ldr	r2, [r3, #4]
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	041b      	lsls	r3, r3, #16
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8002fea:	4b34      	ldr	r3, [pc, #208]	; (80030bc <HAL_DMA2D_ConfigLayer+0x11c>)
 8002fec:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	2b0a      	cmp	r3, #10
 8002ff4:	d003      	beq.n	8002ffe <HAL_DMA2D_ConfigLayer+0x5e>
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	2b09      	cmp	r3, #9
 8002ffc:	d107      	bne.n	800300e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	68db      	ldr	r3, [r3, #12]
 8003002:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003006:	697a      	ldr	r2, [r7, #20]
 8003008:	4313      	orrs	r3, r2
 800300a:	617b      	str	r3, [r7, #20]
 800300c:	e005      	b.n	800301a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	061b      	lsls	r3, r3, #24
 8003014:	697a      	ldr	r2, [r7, #20]
 8003016:	4313      	orrs	r3, r2
 8003018:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d11f      	bne.n	8003060 <HAL_DMA2D_ConfigLayer+0xc0>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	6812      	ldr	r2, [r2, #0]
 8003028:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	43d2      	mvns	r2, r2
 800302e:	4011      	ands	r1, r2
 8003030:	697a      	ldr	r2, [r7, #20]
 8003032:	430a      	orrs	r2, r1
 8003034:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	693a      	ldr	r2, [r7, #16]
 800303c:	6812      	ldr	r2, [r2, #0]
 800303e:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	2b0a      	cmp	r3, #10
 8003046:	d003      	beq.n	8003050 <HAL_DMA2D_ConfigLayer+0xb0>
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	2b09      	cmp	r3, #9
 800304e:	d126      	bne.n	800309e <HAL_DMA2D_ConfigLayer+0xfe>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	693a      	ldr	r2, [r7, #16]
 8003056:	68d2      	ldr	r2, [r2, #12]
 8003058:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800305c:	629a      	str	r2, [r3, #40]	; 0x28
 800305e:	e01e      	b.n	800309e <HAL_DMA2D_ConfigLayer+0xfe>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	6812      	ldr	r2, [r2, #0]
 8003068:	69d1      	ldr	r1, [r2, #28]
 800306a:	68fa      	ldr	r2, [r7, #12]
 800306c:	43d2      	mvns	r2, r2
 800306e:	4011      	ands	r1, r2
 8003070:	697a      	ldr	r2, [r7, #20]
 8003072:	430a      	orrs	r2, r1
 8003074:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	693a      	ldr	r2, [r7, #16]
 800307c:	6812      	ldr	r2, [r2, #0]
 800307e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	2b0a      	cmp	r3, #10
 8003086:	d003      	beq.n	8003090 <HAL_DMA2D_ConfigLayer+0xf0>
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	2b09      	cmp	r3, #9
 800308e:	d106      	bne.n	800309e <HAL_DMA2D_ConfigLayer+0xfe>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	693a      	ldr	r2, [r7, #16]
 8003096:	68d2      	ldr	r2, [r2, #12]
 8003098:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800309c:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2201      	movs	r2, #1
 80030a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	371c      	adds	r7, #28
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr
 80030bc:	ff03000f 	.word	0xff03000f

080030c0 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b08b      	sub	sp, #44	; 0x2c
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
 80030cc:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68fa      	ldr	r2, [r7, #12]
 80030d4:	6812      	ldr	r2, [r2, #0]
 80030d6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80030d8:	f002 4140 	and.w	r1, r2, #3221225472	; 0xc0000000
 80030dc:	683a      	ldr	r2, [r7, #0]
 80030de:	0410      	lsls	r0, r2, #16
 80030e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030e2:	4302      	orrs	r2, r0
 80030e4:	430a      	orrs	r2, r1
 80030e6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80030f8:	d174      	bne.n	80031e4 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003100:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003108:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003110:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	b2db      	uxtb	r3, r3
 8003116:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d108      	bne.n	8003132 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	431a      	orrs	r2, r3
 8003126:	6a3b      	ldr	r3, [r7, #32]
 8003128:	431a      	orrs	r2, r3
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	4313      	orrs	r3, r2
 800312e:	627b      	str	r3, [r7, #36]	; 0x24
 8003130:	e053      	b.n	80031da <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	2b01      	cmp	r3, #1
 8003138:	d106      	bne.n	8003148 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800313a:	69ba      	ldr	r2, [r7, #24]
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	431a      	orrs	r2, r3
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	4313      	orrs	r3, r2
 8003144:	627b      	str	r3, [r7, #36]	; 0x24
 8003146:	e048      	b.n	80031da <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	2b02      	cmp	r3, #2
 800314e:	d111      	bne.n	8003174 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	0cdb      	lsrs	r3, r3, #19
 8003154:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	0a9b      	lsrs	r3, r3, #10
 800315a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	08db      	lsrs	r3, r3, #3
 8003160:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	015a      	lsls	r2, r3, #5
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	02db      	lsls	r3, r3, #11
 800316a:	431a      	orrs	r2, r3
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	4313      	orrs	r3, r2
 8003170:	627b      	str	r3, [r7, #36]	; 0x24
 8003172:	e032      	b.n	80031da <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	2b03      	cmp	r3, #3
 800317a:	d117      	bne.n	80031ac <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 800317c:	6a3b      	ldr	r3, [r7, #32]
 800317e:	0fdb      	lsrs	r3, r3, #31
 8003180:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	0cdb      	lsrs	r3, r3, #19
 8003186:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	0adb      	lsrs	r3, r3, #11
 800318c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	08db      	lsrs	r3, r3, #3
 8003192:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	015a      	lsls	r2, r3, #5
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	029b      	lsls	r3, r3, #10
 800319c:	431a      	orrs	r2, r3
 800319e:	6a3b      	ldr	r3, [r7, #32]
 80031a0:	03db      	lsls	r3, r3, #15
 80031a2:	431a      	orrs	r2, r3
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	627b      	str	r3, [r7, #36]	; 0x24
 80031aa:	e016      	b.n	80031da <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80031ac:	6a3b      	ldr	r3, [r7, #32]
 80031ae:	0f1b      	lsrs	r3, r3, #28
 80031b0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	0d1b      	lsrs	r3, r3, #20
 80031b6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	0b1b      	lsrs	r3, r3, #12
 80031bc:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	091b      	lsrs	r3, r3, #4
 80031c2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	011a      	lsls	r2, r3, #4
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	021b      	lsls	r3, r3, #8
 80031cc:	431a      	orrs	r2, r3
 80031ce:	6a3b      	ldr	r3, [r7, #32]
 80031d0:	031b      	lsls	r3, r3, #12
 80031d2:	431a      	orrs	r2, r3
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031e0:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80031e2:	e003      	b.n	80031ec <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68ba      	ldr	r2, [r7, #8]
 80031ea:	60da      	str	r2, [r3, #12]
}
 80031ec:	bf00      	nop
 80031ee:	372c      	adds	r7, #44	; 0x2c
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b089      	sub	sp, #36	; 0x24
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003202:	2300      	movs	r3, #0
 8003204:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003206:	2300      	movs	r3, #0
 8003208:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800320a:	2300      	movs	r3, #0
 800320c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800320e:	2300      	movs	r3, #0
 8003210:	61fb      	str	r3, [r7, #28]
 8003212:	e177      	b.n	8003504 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003214:	2201      	movs	r2, #1
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	fa02 f303 	lsl.w	r3, r2, r3
 800321c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	4013      	ands	r3, r2
 8003226:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003228:	693a      	ldr	r2, [r7, #16]
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	429a      	cmp	r2, r3
 800322e:	f040 8166 	bne.w	80034fe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	2b02      	cmp	r3, #2
 8003238:	d003      	beq.n	8003242 <HAL_GPIO_Init+0x4a>
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	2b12      	cmp	r3, #18
 8003240:	d123      	bne.n	800328a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	08da      	lsrs	r2, r3, #3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	3208      	adds	r2, #8
 800324a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800324e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003250:	69fb      	ldr	r3, [r7, #28]
 8003252:	f003 0307 	and.w	r3, r3, #7
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	220f      	movs	r2, #15
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	43db      	mvns	r3, r3
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4013      	ands	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	691a      	ldr	r2, [r3, #16]
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	f003 0307 	and.w	r3, r3, #7
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	fa02 f303 	lsl.w	r3, r2, r3
 8003276:	69ba      	ldr	r2, [r7, #24]
 8003278:	4313      	orrs	r3, r2
 800327a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	08da      	lsrs	r2, r3, #3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	3208      	adds	r2, #8
 8003284:	69b9      	ldr	r1, [r7, #24]
 8003286:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	2203      	movs	r2, #3
 8003296:	fa02 f303 	lsl.w	r3, r2, r3
 800329a:	43db      	mvns	r3, r3
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	4013      	ands	r3, r2
 80032a0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f003 0203 	and.w	r2, r3, #3
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	005b      	lsls	r3, r3, #1
 80032ae:	fa02 f303 	lsl.w	r3, r2, r3
 80032b2:	69ba      	ldr	r2, [r7, #24]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d00b      	beq.n	80032de <HAL_GPIO_Init+0xe6>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d007      	beq.n	80032de <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80032d2:	2b11      	cmp	r3, #17
 80032d4:	d003      	beq.n	80032de <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	2b12      	cmp	r3, #18
 80032dc:	d130      	bne.n	8003340 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	2203      	movs	r2, #3
 80032ea:	fa02 f303 	lsl.w	r3, r2, r3
 80032ee:	43db      	mvns	r3, r3
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	4013      	ands	r3, r2
 80032f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	68da      	ldr	r2, [r3, #12]
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003302:	69ba      	ldr	r2, [r7, #24]
 8003304:	4313      	orrs	r3, r2
 8003306:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003314:	2201      	movs	r2, #1
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	43db      	mvns	r3, r3
 800331e:	69ba      	ldr	r2, [r7, #24]
 8003320:	4013      	ands	r3, r2
 8003322:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	091b      	lsrs	r3, r3, #4
 800332a:	f003 0201 	and.w	r2, r3, #1
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	fa02 f303 	lsl.w	r3, r2, r3
 8003334:	69ba      	ldr	r2, [r7, #24]
 8003336:	4313      	orrs	r3, r2
 8003338:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	2203      	movs	r2, #3
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	43db      	mvns	r3, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4013      	ands	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	689a      	ldr	r2, [r3, #8]
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	005b      	lsls	r3, r3, #1
 8003360:	fa02 f303 	lsl.w	r3, r2, r3
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	4313      	orrs	r3, r2
 8003368:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	69ba      	ldr	r2, [r7, #24]
 800336e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003378:	2b00      	cmp	r3, #0
 800337a:	f000 80c0 	beq.w	80034fe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800337e:	2300      	movs	r3, #0
 8003380:	60fb      	str	r3, [r7, #12]
 8003382:	4a65      	ldr	r2, [pc, #404]	; (8003518 <HAL_GPIO_Init+0x320>)
 8003384:	4b64      	ldr	r3, [pc, #400]	; (8003518 <HAL_GPIO_Init+0x320>)
 8003386:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003388:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800338c:	6453      	str	r3, [r2, #68]	; 0x44
 800338e:	4b62      	ldr	r3, [pc, #392]	; (8003518 <HAL_GPIO_Init+0x320>)
 8003390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003392:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003396:	60fb      	str	r3, [r7, #12]
 8003398:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800339a:	4a60      	ldr	r2, [pc, #384]	; (800351c <HAL_GPIO_Init+0x324>)
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	089b      	lsrs	r3, r3, #2
 80033a0:	3302      	adds	r3, #2
 80033a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	f003 0303 	and.w	r3, r3, #3
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	220f      	movs	r2, #15
 80033b2:	fa02 f303 	lsl.w	r3, r2, r3
 80033b6:	43db      	mvns	r3, r3
 80033b8:	69ba      	ldr	r2, [r7, #24]
 80033ba:	4013      	ands	r3, r2
 80033bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a57      	ldr	r2, [pc, #348]	; (8003520 <HAL_GPIO_Init+0x328>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d037      	beq.n	8003436 <HAL_GPIO_Init+0x23e>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a56      	ldr	r2, [pc, #344]	; (8003524 <HAL_GPIO_Init+0x32c>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d031      	beq.n	8003432 <HAL_GPIO_Init+0x23a>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a55      	ldr	r2, [pc, #340]	; (8003528 <HAL_GPIO_Init+0x330>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d02b      	beq.n	800342e <HAL_GPIO_Init+0x236>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a54      	ldr	r2, [pc, #336]	; (800352c <HAL_GPIO_Init+0x334>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d025      	beq.n	800342a <HAL_GPIO_Init+0x232>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a53      	ldr	r2, [pc, #332]	; (8003530 <HAL_GPIO_Init+0x338>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d01f      	beq.n	8003426 <HAL_GPIO_Init+0x22e>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a52      	ldr	r2, [pc, #328]	; (8003534 <HAL_GPIO_Init+0x33c>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d019      	beq.n	8003422 <HAL_GPIO_Init+0x22a>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a51      	ldr	r2, [pc, #324]	; (8003538 <HAL_GPIO_Init+0x340>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d013      	beq.n	800341e <HAL_GPIO_Init+0x226>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a50      	ldr	r2, [pc, #320]	; (800353c <HAL_GPIO_Init+0x344>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d00d      	beq.n	800341a <HAL_GPIO_Init+0x222>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a4f      	ldr	r2, [pc, #316]	; (8003540 <HAL_GPIO_Init+0x348>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d007      	beq.n	8003416 <HAL_GPIO_Init+0x21e>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a4e      	ldr	r2, [pc, #312]	; (8003544 <HAL_GPIO_Init+0x34c>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d101      	bne.n	8003412 <HAL_GPIO_Init+0x21a>
 800340e:	2309      	movs	r3, #9
 8003410:	e012      	b.n	8003438 <HAL_GPIO_Init+0x240>
 8003412:	230a      	movs	r3, #10
 8003414:	e010      	b.n	8003438 <HAL_GPIO_Init+0x240>
 8003416:	2308      	movs	r3, #8
 8003418:	e00e      	b.n	8003438 <HAL_GPIO_Init+0x240>
 800341a:	2307      	movs	r3, #7
 800341c:	e00c      	b.n	8003438 <HAL_GPIO_Init+0x240>
 800341e:	2306      	movs	r3, #6
 8003420:	e00a      	b.n	8003438 <HAL_GPIO_Init+0x240>
 8003422:	2305      	movs	r3, #5
 8003424:	e008      	b.n	8003438 <HAL_GPIO_Init+0x240>
 8003426:	2304      	movs	r3, #4
 8003428:	e006      	b.n	8003438 <HAL_GPIO_Init+0x240>
 800342a:	2303      	movs	r3, #3
 800342c:	e004      	b.n	8003438 <HAL_GPIO_Init+0x240>
 800342e:	2302      	movs	r3, #2
 8003430:	e002      	b.n	8003438 <HAL_GPIO_Init+0x240>
 8003432:	2301      	movs	r3, #1
 8003434:	e000      	b.n	8003438 <HAL_GPIO_Init+0x240>
 8003436:	2300      	movs	r3, #0
 8003438:	69fa      	ldr	r2, [r7, #28]
 800343a:	f002 0203 	and.w	r2, r2, #3
 800343e:	0092      	lsls	r2, r2, #2
 8003440:	4093      	lsls	r3, r2
 8003442:	69ba      	ldr	r2, [r7, #24]
 8003444:	4313      	orrs	r3, r2
 8003446:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003448:	4934      	ldr	r1, [pc, #208]	; (800351c <HAL_GPIO_Init+0x324>)
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	089b      	lsrs	r3, r3, #2
 800344e:	3302      	adds	r3, #2
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003456:	4b3c      	ldr	r3, [pc, #240]	; (8003548 <HAL_GPIO_Init+0x350>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	43db      	mvns	r3, r3
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	4013      	ands	r3, r2
 8003464:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d003      	beq.n	800347a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	4313      	orrs	r3, r2
 8003478:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800347a:	4a33      	ldr	r2, [pc, #204]	; (8003548 <HAL_GPIO_Init+0x350>)
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003480:	4b31      	ldr	r3, [pc, #196]	; (8003548 <HAL_GPIO_Init+0x350>)
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	43db      	mvns	r3, r3
 800348a:	69ba      	ldr	r2, [r7, #24]
 800348c:	4013      	ands	r3, r2
 800348e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d003      	beq.n	80034a4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034a4:	4a28      	ldr	r2, [pc, #160]	; (8003548 <HAL_GPIO_Init+0x350>)
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034aa:	4b27      	ldr	r3, [pc, #156]	; (8003548 <HAL_GPIO_Init+0x350>)
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	43db      	mvns	r3, r3
 80034b4:	69ba      	ldr	r2, [r7, #24]
 80034b6:	4013      	ands	r3, r2
 80034b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d003      	beq.n	80034ce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80034c6:	69ba      	ldr	r2, [r7, #24]
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034ce:	4a1e      	ldr	r2, [pc, #120]	; (8003548 <HAL_GPIO_Init+0x350>)
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034d4:	4b1c      	ldr	r3, [pc, #112]	; (8003548 <HAL_GPIO_Init+0x350>)
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	43db      	mvns	r3, r3
 80034de:	69ba      	ldr	r2, [r7, #24]
 80034e0:	4013      	ands	r3, r2
 80034e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d003      	beq.n	80034f8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034f8:	4a13      	ldr	r2, [pc, #76]	; (8003548 <HAL_GPIO_Init+0x350>)
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	3301      	adds	r3, #1
 8003502:	61fb      	str	r3, [r7, #28]
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	2b0f      	cmp	r3, #15
 8003508:	f67f ae84 	bls.w	8003214 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800350c:	bf00      	nop
 800350e:	3724      	adds	r7, #36	; 0x24
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	40023800 	.word	0x40023800
 800351c:	40013800 	.word	0x40013800
 8003520:	40020000 	.word	0x40020000
 8003524:	40020400 	.word	0x40020400
 8003528:	40020800 	.word	0x40020800
 800352c:	40020c00 	.word	0x40020c00
 8003530:	40021000 	.word	0x40021000
 8003534:	40021400 	.word	0x40021400
 8003538:	40021800 	.word	0x40021800
 800353c:	40021c00 	.word	0x40021c00
 8003540:	40022000 	.word	0x40022000
 8003544:	40022400 	.word	0x40022400
 8003548:	40013c00 	.word	0x40013c00

0800354c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800354c:	b480      	push	{r7}
 800354e:	b087      	sub	sp, #28
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003556:	2300      	movs	r3, #0
 8003558:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800355a:	2300      	movs	r3, #0
 800355c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800355e:	2300      	movs	r3, #0
 8003560:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003562:	2300      	movs	r3, #0
 8003564:	617b      	str	r3, [r7, #20]
 8003566:	e0da      	b.n	800371e <HAL_GPIO_DeInit+0x1d2>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003568:	2201      	movs	r2, #1
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	fa02 f303 	lsl.w	r3, r2, r3
 8003570:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003572:	683a      	ldr	r2, [r7, #0]
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	4013      	ands	r3, r2
 8003578:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	429a      	cmp	r2, r3
 8003580:	f040 80ca 	bne.w	8003718 <HAL_GPIO_DeInit+0x1cc>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003584:	4a6b      	ldr	r2, [pc, #428]	; (8003734 <HAL_GPIO_DeInit+0x1e8>)
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	089b      	lsrs	r3, r3, #2
 800358a:	3302      	adds	r3, #2
 800358c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003590:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	f003 0303 	and.w	r3, r3, #3
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	220f      	movs	r2, #15
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	68ba      	ldr	r2, [r7, #8]
 80035a2:	4013      	ands	r3, r2
 80035a4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a63      	ldr	r2, [pc, #396]	; (8003738 <HAL_GPIO_DeInit+0x1ec>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d037      	beq.n	800361e <HAL_GPIO_DeInit+0xd2>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a62      	ldr	r2, [pc, #392]	; (800373c <HAL_GPIO_DeInit+0x1f0>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d031      	beq.n	800361a <HAL_GPIO_DeInit+0xce>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a61      	ldr	r2, [pc, #388]	; (8003740 <HAL_GPIO_DeInit+0x1f4>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d02b      	beq.n	8003616 <HAL_GPIO_DeInit+0xca>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a60      	ldr	r2, [pc, #384]	; (8003744 <HAL_GPIO_DeInit+0x1f8>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d025      	beq.n	8003612 <HAL_GPIO_DeInit+0xc6>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a5f      	ldr	r2, [pc, #380]	; (8003748 <HAL_GPIO_DeInit+0x1fc>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d01f      	beq.n	800360e <HAL_GPIO_DeInit+0xc2>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a5e      	ldr	r2, [pc, #376]	; (800374c <HAL_GPIO_DeInit+0x200>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d019      	beq.n	800360a <HAL_GPIO_DeInit+0xbe>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a5d      	ldr	r2, [pc, #372]	; (8003750 <HAL_GPIO_DeInit+0x204>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d013      	beq.n	8003606 <HAL_GPIO_DeInit+0xba>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a5c      	ldr	r2, [pc, #368]	; (8003754 <HAL_GPIO_DeInit+0x208>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d00d      	beq.n	8003602 <HAL_GPIO_DeInit+0xb6>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a5b      	ldr	r2, [pc, #364]	; (8003758 <HAL_GPIO_DeInit+0x20c>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d007      	beq.n	80035fe <HAL_GPIO_DeInit+0xb2>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a5a      	ldr	r2, [pc, #360]	; (800375c <HAL_GPIO_DeInit+0x210>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d101      	bne.n	80035fa <HAL_GPIO_DeInit+0xae>
 80035f6:	2309      	movs	r3, #9
 80035f8:	e012      	b.n	8003620 <HAL_GPIO_DeInit+0xd4>
 80035fa:	230a      	movs	r3, #10
 80035fc:	e010      	b.n	8003620 <HAL_GPIO_DeInit+0xd4>
 80035fe:	2308      	movs	r3, #8
 8003600:	e00e      	b.n	8003620 <HAL_GPIO_DeInit+0xd4>
 8003602:	2307      	movs	r3, #7
 8003604:	e00c      	b.n	8003620 <HAL_GPIO_DeInit+0xd4>
 8003606:	2306      	movs	r3, #6
 8003608:	e00a      	b.n	8003620 <HAL_GPIO_DeInit+0xd4>
 800360a:	2305      	movs	r3, #5
 800360c:	e008      	b.n	8003620 <HAL_GPIO_DeInit+0xd4>
 800360e:	2304      	movs	r3, #4
 8003610:	e006      	b.n	8003620 <HAL_GPIO_DeInit+0xd4>
 8003612:	2303      	movs	r3, #3
 8003614:	e004      	b.n	8003620 <HAL_GPIO_DeInit+0xd4>
 8003616:	2302      	movs	r3, #2
 8003618:	e002      	b.n	8003620 <HAL_GPIO_DeInit+0xd4>
 800361a:	2301      	movs	r3, #1
 800361c:	e000      	b.n	8003620 <HAL_GPIO_DeInit+0xd4>
 800361e:	2300      	movs	r3, #0
 8003620:	697a      	ldr	r2, [r7, #20]
 8003622:	f002 0203 	and.w	r2, r2, #3
 8003626:	0092      	lsls	r2, r2, #2
 8003628:	fa03 f202 	lsl.w	r2, r3, r2
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	429a      	cmp	r2, r3
 8003630:	d132      	bne.n	8003698 <HAL_GPIO_DeInit+0x14c>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	f003 0303 	and.w	r3, r3, #3
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	220f      	movs	r2, #15
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003642:	483c      	ldr	r0, [pc, #240]	; (8003734 <HAL_GPIO_DeInit+0x1e8>)
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	089b      	lsrs	r3, r3, #2
 8003648:	493a      	ldr	r1, [pc, #232]	; (8003734 <HAL_GPIO_DeInit+0x1e8>)
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	0892      	lsrs	r2, r2, #2
 800364e:	3202      	adds	r2, #2
 8003650:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8003654:	68ba      	ldr	r2, [r7, #8]
 8003656:	43d2      	mvns	r2, r2
 8003658:	400a      	ands	r2, r1
 800365a:	3302      	adds	r3, #2
 800365c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003660:	493f      	ldr	r1, [pc, #252]	; (8003760 <HAL_GPIO_DeInit+0x214>)
 8003662:	4b3f      	ldr	r3, [pc, #252]	; (8003760 <HAL_GPIO_DeInit+0x214>)
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	43db      	mvns	r3, r3
 800366a:	4013      	ands	r3, r2
 800366c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800366e:	493c      	ldr	r1, [pc, #240]	; (8003760 <HAL_GPIO_DeInit+0x214>)
 8003670:	4b3b      	ldr	r3, [pc, #236]	; (8003760 <HAL_GPIO_DeInit+0x214>)
 8003672:	685a      	ldr	r2, [r3, #4]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	43db      	mvns	r3, r3
 8003678:	4013      	ands	r3, r2
 800367a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800367c:	4938      	ldr	r1, [pc, #224]	; (8003760 <HAL_GPIO_DeInit+0x214>)
 800367e:	4b38      	ldr	r3, [pc, #224]	; (8003760 <HAL_GPIO_DeInit+0x214>)
 8003680:	689a      	ldr	r2, [r3, #8]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	43db      	mvns	r3, r3
 8003686:	4013      	ands	r3, r2
 8003688:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800368a:	4935      	ldr	r1, [pc, #212]	; (8003760 <HAL_GPIO_DeInit+0x214>)
 800368c:	4b34      	ldr	r3, [pc, #208]	; (8003760 <HAL_GPIO_DeInit+0x214>)
 800368e:	68da      	ldr	r2, [r3, #12]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	43db      	mvns	r3, r3
 8003694:	4013      	ands	r3, r2
 8003696:	60cb      	str	r3, [r1, #12]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	2103      	movs	r1, #3
 80036a2:	fa01 f303 	lsl.w	r3, r1, r3
 80036a6:	43db      	mvns	r3, r3
 80036a8:	401a      	ands	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	08da      	lsrs	r2, r3, #3
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	08d9      	lsrs	r1, r3, #3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	3108      	adds	r1, #8
 80036ba:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	f003 0307 	and.w	r3, r3, #7
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	200f      	movs	r0, #15
 80036c8:	fa00 f303 	lsl.w	r3, r0, r3
 80036cc:	43db      	mvns	r3, r3
 80036ce:	4019      	ands	r1, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3208      	adds	r2, #8
 80036d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	2103      	movs	r1, #3
 80036e2:	fa01 f303 	lsl.w	r3, r1, r3
 80036e6:	43db      	mvns	r3, r3
 80036e8:	401a      	ands	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685a      	ldr	r2, [r3, #4]
 80036f2:	2101      	movs	r1, #1
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	fa01 f303 	lsl.w	r3, r1, r3
 80036fa:	43db      	mvns	r3, r3
 80036fc:	401a      	ands	r2, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	68da      	ldr	r2, [r3, #12]
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	2103      	movs	r1, #3
 800370c:	fa01 f303 	lsl.w	r3, r1, r3
 8003710:	43db      	mvns	r3, r3
 8003712:	401a      	ands	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	60da      	str	r2, [r3, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	3301      	adds	r3, #1
 800371c:	617b      	str	r3, [r7, #20]
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	2b0f      	cmp	r3, #15
 8003722:	f67f af21 	bls.w	8003568 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003726:	bf00      	nop
 8003728:	371c      	adds	r7, #28
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	40013800 	.word	0x40013800
 8003738:	40020000 	.word	0x40020000
 800373c:	40020400 	.word	0x40020400
 8003740:	40020800 	.word	0x40020800
 8003744:	40020c00 	.word	0x40020c00
 8003748:	40021000 	.word	0x40021000
 800374c:	40021400 	.word	0x40021400
 8003750:	40021800 	.word	0x40021800
 8003754:	40021c00 	.word	0x40021c00
 8003758:	40022000 	.word	0x40022000
 800375c:	40022400 	.word	0x40022400
 8003760:	40013c00 	.word	0x40013c00

08003764 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	460b      	mov	r3, r1
 800376e:	807b      	strh	r3, [r7, #2]
 8003770:	4613      	mov	r3, r2
 8003772:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003774:	787b      	ldrb	r3, [r7, #1]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d003      	beq.n	8003782 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800377a:	887a      	ldrh	r2, [r7, #2]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003780:	e003      	b.n	800378a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003782:	887b      	ldrh	r3, [r7, #2]
 8003784:	041a      	lsls	r2, r3, #16
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	619a      	str	r2, [r3, #24]
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr

08003796 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003796:	b580      	push	{r7, lr}
 8003798:	b086      	sub	sp, #24
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f004 ff0d 	bl	80085cc <USB_GetMode>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	f040 80f2 	bne.w	800399e <HAL_HCD_IRQHandler+0x208>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4618      	mov	r0, r3
 80037c0:	f004 fef1 	bl	80085a6 <USB_ReadInterrupts>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f000 80e8 	beq.w	800399c <HAL_HCD_IRQHandler+0x206>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4618      	mov	r0, r3
 80037d2:	f004 fee8 	bl	80085a6 <USB_ReadInterrupts>
 80037d6:	4603      	mov	r3, r0
 80037d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037dc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80037e0:	d104      	bne.n	80037ec <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80037ea:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f004 fed8 	bl	80085a6 <USB_ReadInterrupts>
 80037f6:	4603      	mov	r3, r0
 80037f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003800:	d104      	bne.n	800380c <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800380a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4618      	mov	r0, r3
 8003812:	f004 fec8 	bl	80085a6 <USB_ReadInterrupts>
 8003816:	4603      	mov	r3, r0
 8003818:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800381c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003820:	d104      	bne.n	800382c <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800382a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4618      	mov	r0, r3
 8003832:	f004 feb8 	bl	80085a6 <USB_ReadInterrupts>
 8003836:	4603      	mov	r3, r0
 8003838:	f003 0302 	and.w	r3, r3, #2
 800383c:	2b02      	cmp	r3, #2
 800383e:	d103      	bne.n	8003848 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2202      	movs	r2, #2
 8003846:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4618      	mov	r0, r3
 800384e:	f004 feaa 	bl	80085a6 <USB_ReadInterrupts>
 8003852:	4603      	mov	r3, r0
 8003854:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003858:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800385c:	d118      	bne.n	8003890 <HAL_HCD_IRQHandler+0xfa>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003864:	461a      	mov	r2, r3
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003872:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f006 fa41 	bl	8009cfc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2101      	movs	r1, #1
 8003880:	4618      	mov	r0, r3
 8003882:	f004 feb1 	bl	80085e8 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800388e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4618      	mov	r0, r3
 8003896:	f004 fe86 	bl	80085a6 <USB_ReadInterrupts>
 800389a:	4603      	mov	r3, r0
 800389c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038a4:	d102      	bne.n	80038ac <HAL_HCD_IRQHandler+0x116>
    {
      HCD_Port_IRQHandler(hhcd);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f001 f888 	bl	80049bc <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4618      	mov	r0, r3
 80038b2:	f004 fe78 	bl	80085a6 <USB_ReadInterrupts>
 80038b6:	4603      	mov	r3, r0
 80038b8:	f003 0308 	and.w	r3, r3, #8
 80038bc:	2b08      	cmp	r3, #8
 80038be:	d106      	bne.n	80038ce <HAL_HCD_IRQHandler+0x138>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f006 f9ff 	bl	8009cc4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2208      	movs	r2, #8
 80038cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4618      	mov	r0, r3
 80038d4:	f004 fe67 	bl	80085a6 <USB_ReadInterrupts>
 80038d8:	4603      	mov	r3, r0
 80038da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038de:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038e2:	d138      	bne.n	8003956 <HAL_HCD_IRQHandler+0x1c0>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4618      	mov	r0, r3
 80038ea:	f004 fef4 	bl	80086d6 <USB_HC_ReadInterrupt>
 80038ee:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80038f0:	2300      	movs	r3, #0
 80038f2:	617b      	str	r3, [r7, #20]
 80038f4:	e025      	b.n	8003942 <HAL_HCD_IRQHandler+0x1ac>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	f003 030f 	and.w	r3, r3, #15
 80038fc:	68ba      	ldr	r2, [r7, #8]
 80038fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b00      	cmp	r3, #0
 8003908:	d018      	beq.n	800393c <HAL_HCD_IRQHandler+0x1a6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	015a      	lsls	r2, r3, #5
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	4413      	add	r3, r2
 8003912:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800391c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003920:	d106      	bne.n	8003930 <HAL_HCD_IRQHandler+0x19a>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	b2db      	uxtb	r3, r3
 8003926:	4619      	mov	r1, r3
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 f87b 	bl	8003a24 <HCD_HC_IN_IRQHandler>
 800392e:	e005      	b.n	800393c <HAL_HCD_IRQHandler+0x1a6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	b2db      	uxtb	r3, r3
 8003934:	4619      	mov	r1, r3
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 fc15 	bl	8004166 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	3301      	adds	r3, #1
 8003940:	617b      	str	r3, [r7, #20]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	689a      	ldr	r2, [r3, #8]
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	429a      	cmp	r2, r3
 800394a:	d8d4      	bhi.n	80038f6 <HAL_HCD_IRQHandler+0x160>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003954:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4618      	mov	r0, r3
 800395c:	f004 fe23 	bl	80085a6 <USB_ReadInterrupts>
 8003960:	4603      	mov	r3, r0
 8003962:	f003 0310 	and.w	r3, r3, #16
 8003966:	2b10      	cmp	r3, #16
 8003968:	d101      	bne.n	800396e <HAL_HCD_IRQHandler+0x1d8>
 800396a:	2301      	movs	r3, #1
 800396c:	e000      	b.n	8003970 <HAL_HCD_IRQHandler+0x1da>
 800396e:	2300      	movs	r3, #0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d014      	beq.n	800399e <HAL_HCD_IRQHandler+0x208>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	6812      	ldr	r2, [r2, #0]
 800397c:	6992      	ldr	r2, [r2, #24]
 800397e:	f022 0210 	bic.w	r2, r2, #16
 8003982:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f000 ff6d 	bl	8004864 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	6812      	ldr	r2, [r2, #0]
 8003992:	6992      	ldr	r2, [r2, #24]
 8003994:	f042 0210 	orr.w	r2, r2, #16
 8003998:	619a      	str	r2, [r3, #24]
 800399a:	e000      	b.n	800399e <HAL_HCD_IRQHandler+0x208>
      return;
 800399c:	bf00      	nop
    }
  }
}
 800399e:	3718      	adds	r7, #24
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d101      	bne.n	80039ba <HAL_HCD_Start+0x16>
 80039b6:	2302      	movs	r3, #2
 80039b8:	e013      	b.n	80039e2 <HAL_HCD_Start+0x3e>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2201      	movs	r2, #1
 80039be:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4618      	mov	r0, r3
 80039c8:	f004 fd5a 	bl	8008480 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2101      	movs	r1, #1
 80039d2:	4618      	mov	r0, r3
 80039d4:	f004 fe44 	bl	8008660 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80039e0:	2300      	movs	r3, #0
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3708      	adds	r7, #8
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}

080039ea <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80039ea:	b580      	push	{r7, lr}
 80039ec:	b082      	sub	sp, #8
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d101      	bne.n	8003a00 <HAL_HCD_Stop+0x16>
 80039fc:	2302      	movs	r3, #2
 80039fe:	e00d      	b.n	8003a1c <HAL_HCD_Stop+0x32>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f004 ff7c 	bl	800890a <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3708      	adds	r7, #8
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003a3a:	78fb      	ldrb	r3, [r7, #3]
 8003a3c:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	015a      	lsls	r2, r3, #5
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	4413      	add	r3, r2
 8003a46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f003 0304 	and.w	r3, r3, #4
 8003a50:	2b04      	cmp	r3, #4
 8003a52:	d11a      	bne.n	8003a8a <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	015a      	lsls	r2, r3, #5
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	4413      	add	r3, r2
 8003a5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a60:	461a      	mov	r2, r3
 8003a62:	2304      	movs	r3, #4
 8003a64:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	015a      	lsls	r2, r3, #5
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	4413      	add	r3, r2
 8003a6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a72:	4619      	mov	r1, r3
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	015a      	lsls	r2, r3, #5
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	4413      	add	r3, r2
 8003a7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	f043 0302 	orr.w	r3, r3, #2
 8003a86:	60cb      	str	r3, [r1, #12]
 8003a88:	e097      	b.n	8003bba <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	015a      	lsls	r2, r3, #5
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	4413      	add	r3, r2
 8003a92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f003 0320 	and.w	r3, r3, #32
 8003a9c:	2b20      	cmp	r3, #32
 8003a9e:	d109      	bne.n	8003ab4 <HCD_HC_IN_IRQHandler+0x90>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	015a      	lsls	r2, r3, #5
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	4413      	add	r3, r2
 8003aa8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003aac:	461a      	mov	r2, r3
 8003aae:	2320      	movs	r3, #32
 8003ab0:	6093      	str	r3, [r2, #8]
 8003ab2:	e082      	b.n	8003bba <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	015a      	lsls	r2, r3, #5
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	4413      	add	r3, r2
 8003abc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f003 0308 	and.w	r3, r3, #8
 8003ac6:	2b08      	cmp	r3, #8
 8003ac8:	d135      	bne.n	8003b36 <HCD_HC_IN_IRQHandler+0x112>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	015a      	lsls	r2, r3, #5
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	4413      	add	r3, r2
 8003ad2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	015a      	lsls	r2, r3, #5
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	4413      	add	r3, r2
 8003ae0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ae4:	68db      	ldr	r3, [r3, #12]
 8003ae6:	f043 0302 	orr.w	r3, r3, #2
 8003aea:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8003aec:	6879      	ldr	r1, [r7, #4]
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	4613      	mov	r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4413      	add	r3, r2
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	440b      	add	r3, r1
 8003afa:	335d      	adds	r3, #93	; 0x5d
 8003afc:	2205      	movs	r2, #5
 8003afe:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	015a      	lsls	r2, r3, #5
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	4413      	add	r3, r2
 8003b08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	2310      	movs	r3, #16
 8003b10:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	015a      	lsls	r2, r3, #5
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	4413      	add	r3, r2
 8003b1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b1e:	461a      	mov	r2, r3
 8003b20:	2308      	movs	r3, #8
 8003b22:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	68fa      	ldr	r2, [r7, #12]
 8003b2a:	b2d2      	uxtb	r2, r2
 8003b2c:	4611      	mov	r1, r2
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f004 fde2 	bl	80086f8 <USB_HC_Halt>
 8003b34:	e041      	b.n	8003bba <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	015a      	lsls	r2, r3, #5
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	4413      	add	r3, r2
 8003b3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b4c:	d135      	bne.n	8003bba <HCD_HC_IN_IRQHandler+0x196>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	015a      	lsls	r2, r3, #5
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	4413      	add	r3, r2
 8003b56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b5a:	4619      	mov	r1, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	015a      	lsls	r2, r3, #5
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	4413      	add	r3, r2
 8003b64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	f043 0302 	orr.w	r3, r3, #2
 8003b6e:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	b2d2      	uxtb	r2, r2
 8003b78:	4611      	mov	r1, r2
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f004 fdbc 	bl	80086f8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	015a      	lsls	r2, r3, #5
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	4413      	add	r3, r2
 8003b88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	2310      	movs	r3, #16
 8003b90:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003b92:	6879      	ldr	r1, [r7, #4]
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	4613      	mov	r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	4413      	add	r3, r2
 8003b9c:	00db      	lsls	r3, r3, #3
 8003b9e:	440b      	add	r3, r1
 8003ba0:	335d      	adds	r3, #93	; 0x5d
 8003ba2:	2208      	movs	r2, #8
 8003ba4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	015a      	lsls	r2, r3, #5
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	4413      	add	r3, r2
 8003bae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bb8:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	015a      	lsls	r2, r3, #5
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	4413      	add	r3, r2
 8003bc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bd0:	d123      	bne.n	8003c1a <HCD_HC_IN_IRQHandler+0x1f6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	015a      	lsls	r2, r3, #5
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	4413      	add	r3, r2
 8003bda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bde:	4619      	mov	r1, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	015a      	lsls	r2, r3, #5
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	4413      	add	r3, r2
 8003be8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	f043 0302 	orr.w	r3, r3, #2
 8003bf2:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	68fa      	ldr	r2, [r7, #12]
 8003bfa:	b2d2      	uxtb	r2, r2
 8003bfc:	4611      	mov	r1, r2
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f004 fd7a 	bl	80086f8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	015a      	lsls	r2, r3, #5
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	4413      	add	r3, r2
 8003c0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c10:	461a      	mov	r2, r3
 8003c12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c16:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003c18:	e2a1      	b.n	800415e <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	015a      	lsls	r2, r3, #5
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	4413      	add	r3, r2
 8003c22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	f003 0301 	and.w	r3, r3, #1
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	f040 80c3 	bne.w	8003db8 <HCD_HC_IN_IRQHandler+0x394>
    if (hhcd->Init.dma_enable != 0U)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d01b      	beq.n	8003c72 <HCD_HC_IN_IRQHandler+0x24e>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8003c3a:	6879      	ldr	r1, [r7, #4]
 8003c3c:	68fa      	ldr	r2, [r7, #12]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	4413      	add	r3, r2
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	440b      	add	r3, r1
 8003c48:	3348      	adds	r3, #72	; 0x48
 8003c4a:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	0159      	lsls	r1, r3, #5
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	440b      	add	r3, r1
 8003c54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8003c5e:	1ad1      	subs	r1, r2, r3
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	4613      	mov	r3, r2
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	4413      	add	r3, r2
 8003c6a:	00db      	lsls	r3, r3, #3
 8003c6c:	4403      	add	r3, r0
 8003c6e:	334c      	adds	r3, #76	; 0x4c
 8003c70:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003c72:	6879      	ldr	r1, [r7, #4]
 8003c74:	68fa      	ldr	r2, [r7, #12]
 8003c76:	4613      	mov	r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	4413      	add	r3, r2
 8003c7c:	00db      	lsls	r3, r3, #3
 8003c7e:	440b      	add	r3, r1
 8003c80:	335d      	adds	r3, #93	; 0x5d
 8003c82:	2201      	movs	r2, #1
 8003c84:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003c86:	6879      	ldr	r1, [r7, #4]
 8003c88:	68fa      	ldr	r2, [r7, #12]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	4413      	add	r3, r2
 8003c90:	00db      	lsls	r3, r3, #3
 8003c92:	440b      	add	r3, r1
 8003c94:	3358      	adds	r3, #88	; 0x58
 8003c96:	2200      	movs	r2, #0
 8003c98:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	015a      	lsls	r2, r3, #5
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	4413      	add	r3, r2
 8003ca2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	2301      	movs	r3, #1
 8003caa:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003cac:	6879      	ldr	r1, [r7, #4]
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	4413      	add	r3, r2
 8003cb6:	00db      	lsls	r3, r3, #3
 8003cb8:	440b      	add	r3, r1
 8003cba:	333f      	adds	r3, #63	; 0x3f
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00a      	beq.n	8003cd8 <HCD_HC_IN_IRQHandler+0x2b4>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003cc2:	6879      	ldr	r1, [r7, #4]
 8003cc4:	68fa      	ldr	r2, [r7, #12]
 8003cc6:	4613      	mov	r3, r2
 8003cc8:	009b      	lsls	r3, r3, #2
 8003cca:	4413      	add	r3, r2
 8003ccc:	00db      	lsls	r3, r3, #3
 8003cce:	440b      	add	r3, r1
 8003cd0:	333f      	adds	r3, #63	; 0x3f
 8003cd2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d122      	bne.n	8003d1e <HCD_HC_IN_IRQHandler+0x2fa>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	015a      	lsls	r2, r3, #5
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	4413      	add	r3, r2
 8003ce0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	015a      	lsls	r2, r3, #5
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	4413      	add	r3, r2
 8003cee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	f043 0302 	orr.w	r3, r3, #2
 8003cf8:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	68fa      	ldr	r2, [r7, #12]
 8003d00:	b2d2      	uxtb	r2, r2
 8003d02:	4611      	mov	r1, r2
 8003d04:	4618      	mov	r0, r3
 8003d06:	f004 fcf7 	bl	80086f8 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	015a      	lsls	r2, r3, #5
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	4413      	add	r3, r2
 8003d12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d16:	461a      	mov	r2, r3
 8003d18:	2310      	movs	r3, #16
 8003d1a:	6093      	str	r3, [r2, #8]
 8003d1c:	e035      	b.n	8003d8a <HCD_HC_IN_IRQHandler+0x366>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003d1e:	6879      	ldr	r1, [r7, #4]
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	4613      	mov	r3, r2
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	4413      	add	r3, r2
 8003d28:	00db      	lsls	r3, r3, #3
 8003d2a:	440b      	add	r3, r1
 8003d2c:	333f      	adds	r3, #63	; 0x3f
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	2b03      	cmp	r3, #3
 8003d32:	d12a      	bne.n	8003d8a <HCD_HC_IN_IRQHandler+0x366>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	015a      	lsls	r2, r3, #5
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	4413      	add	r3, r2
 8003d3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d40:	4619      	mov	r1, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	015a      	lsls	r2, r3, #5
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	4413      	add	r3, r2
 8003d4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003d54:	600b      	str	r3, [r1, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003d56:	6879      	ldr	r1, [r7, #4]
 8003d58:	68fa      	ldr	r2, [r7, #12]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	4413      	add	r3, r2
 8003d60:	00db      	lsls	r3, r3, #3
 8003d62:	440b      	add	r3, r1
 8003d64:	335c      	adds	r3, #92	; 0x5c
 8003d66:	2201      	movs	r2, #1
 8003d68:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	b2d8      	uxtb	r0, r3
 8003d6e:	6879      	ldr	r1, [r7, #4]
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	4613      	mov	r3, r2
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	4413      	add	r3, r2
 8003d78:	00db      	lsls	r3, r3, #3
 8003d7a:	440b      	add	r3, r1
 8003d7c:	335c      	adds	r3, #92	; 0x5c
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	461a      	mov	r2, r3
 8003d82:	4601      	mov	r1, r0
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f005 ffc7 	bl	8009d18 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8003d8a:	6879      	ldr	r1, [r7, #4]
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	4613      	mov	r3, r2
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	4413      	add	r3, r2
 8003d94:	00db      	lsls	r3, r3, #3
 8003d96:	440b      	add	r3, r1
 8003d98:	3350      	adds	r3, #80	; 0x50
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	f083 0301 	eor.w	r3, r3, #1
 8003da0:	b2d8      	uxtb	r0, r3
 8003da2:	6879      	ldr	r1, [r7, #4]
 8003da4:	68fa      	ldr	r2, [r7, #12]
 8003da6:	4613      	mov	r3, r2
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	4413      	add	r3, r2
 8003dac:	00db      	lsls	r3, r3, #3
 8003dae:	440b      	add	r3, r1
 8003db0:	3350      	adds	r3, #80	; 0x50
 8003db2:	4602      	mov	r2, r0
 8003db4:	701a      	strb	r2, [r3, #0]
}
 8003db6:	e1d2      	b.n	800415e <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	015a      	lsls	r2, r3, #5
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	4413      	add	r3, r2
 8003dc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	f040 80f2 	bne.w	8003fb4 <HCD_HC_IN_IRQHandler+0x590>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	015a      	lsls	r2, r3, #5
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ddc:	4619      	mov	r1, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	015a      	lsls	r2, r3, #5
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	4413      	add	r3, r2
 8003de6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	f023 0302 	bic.w	r3, r3, #2
 8003df0:	60cb      	str	r3, [r1, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003df2:	6879      	ldr	r1, [r7, #4]
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	4613      	mov	r3, r2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	4413      	add	r3, r2
 8003dfc:	00db      	lsls	r3, r3, #3
 8003dfe:	440b      	add	r3, r1
 8003e00:	335d      	adds	r3, #93	; 0x5d
 8003e02:	781b      	ldrb	r3, [r3, #0]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d10a      	bne.n	8003e1e <HCD_HC_IN_IRQHandler+0x3fa>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003e08:	6879      	ldr	r1, [r7, #4]
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	4613      	mov	r3, r2
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	4413      	add	r3, r2
 8003e12:	00db      	lsls	r3, r3, #3
 8003e14:	440b      	add	r3, r1
 8003e16:	335c      	adds	r3, #92	; 0x5c
 8003e18:	2201      	movs	r2, #1
 8003e1a:	701a      	strb	r2, [r3, #0]
 8003e1c:	e0b0      	b.n	8003f80 <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003e1e:	6879      	ldr	r1, [r7, #4]
 8003e20:	68fa      	ldr	r2, [r7, #12]
 8003e22:	4613      	mov	r3, r2
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	4413      	add	r3, r2
 8003e28:	00db      	lsls	r3, r3, #3
 8003e2a:	440b      	add	r3, r1
 8003e2c:	335d      	adds	r3, #93	; 0x5d
 8003e2e:	781b      	ldrb	r3, [r3, #0]
 8003e30:	2b05      	cmp	r3, #5
 8003e32:	d10a      	bne.n	8003e4a <HCD_HC_IN_IRQHandler+0x426>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003e34:	6879      	ldr	r1, [r7, #4]
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	4413      	add	r3, r2
 8003e3e:	00db      	lsls	r3, r3, #3
 8003e40:	440b      	add	r3, r1
 8003e42:	335c      	adds	r3, #92	; 0x5c
 8003e44:	2205      	movs	r2, #5
 8003e46:	701a      	strb	r2, [r3, #0]
 8003e48:	e09a      	b.n	8003f80 <HCD_HC_IN_IRQHandler+0x55c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003e4a:	6879      	ldr	r1, [r7, #4]
 8003e4c:	68fa      	ldr	r2, [r7, #12]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	4413      	add	r3, r2
 8003e54:	00db      	lsls	r3, r3, #3
 8003e56:	440b      	add	r3, r1
 8003e58:	335d      	adds	r3, #93	; 0x5d
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	2b06      	cmp	r3, #6
 8003e5e:	d00a      	beq.n	8003e76 <HCD_HC_IN_IRQHandler+0x452>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003e60:	6879      	ldr	r1, [r7, #4]
 8003e62:	68fa      	ldr	r2, [r7, #12]
 8003e64:	4613      	mov	r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4413      	add	r3, r2
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	440b      	add	r3, r1
 8003e6e:	335d      	adds	r3, #93	; 0x5d
 8003e70:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003e72:	2b08      	cmp	r3, #8
 8003e74:	d156      	bne.n	8003f24 <HCD_HC_IN_IRQHandler+0x500>
      hhcd->hc[ch_num].ErrCnt++;
 8003e76:	6879      	ldr	r1, [r7, #4]
 8003e78:	68fa      	ldr	r2, [r7, #12]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	4413      	add	r3, r2
 8003e80:	00db      	lsls	r3, r3, #3
 8003e82:	440b      	add	r3, r1
 8003e84:	3358      	adds	r3, #88	; 0x58
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	1c59      	adds	r1, r3, #1
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	4613      	mov	r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	4413      	add	r3, r2
 8003e94:	00db      	lsls	r3, r3, #3
 8003e96:	4403      	add	r3, r0
 8003e98:	3358      	adds	r3, #88	; 0x58
 8003e9a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8003e9c:	6879      	ldr	r1, [r7, #4]
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	4413      	add	r3, r2
 8003ea6:	00db      	lsls	r3, r3, #3
 8003ea8:	440b      	add	r3, r1
 8003eaa:	3358      	adds	r3, #88	; 0x58
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2b03      	cmp	r3, #3
 8003eb0:	d914      	bls.n	8003edc <HCD_HC_IN_IRQHandler+0x4b8>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003eb2:	6879      	ldr	r1, [r7, #4]
 8003eb4:	68fa      	ldr	r2, [r7, #12]
 8003eb6:	4613      	mov	r3, r2
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	4413      	add	r3, r2
 8003ebc:	00db      	lsls	r3, r3, #3
 8003ebe:	440b      	add	r3, r1
 8003ec0:	3358      	adds	r3, #88	; 0x58
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003ec6:	6879      	ldr	r1, [r7, #4]
 8003ec8:	68fa      	ldr	r2, [r7, #12]
 8003eca:	4613      	mov	r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	4413      	add	r3, r2
 8003ed0:	00db      	lsls	r3, r3, #3
 8003ed2:	440b      	add	r3, r1
 8003ed4:	335c      	adds	r3, #92	; 0x5c
 8003ed6:	2204      	movs	r2, #4
 8003ed8:	701a      	strb	r2, [r3, #0]
 8003eda:	e009      	b.n	8003ef0 <HCD_HC_IN_IRQHandler+0x4cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003edc:	6879      	ldr	r1, [r7, #4]
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	4413      	add	r3, r2
 8003ee6:	00db      	lsls	r3, r3, #3
 8003ee8:	440b      	add	r3, r1
 8003eea:	335c      	adds	r3, #92	; 0x5c
 8003eec:	2202      	movs	r2, #2
 8003eee:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	015a      	lsls	r2, r3, #5
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003f06:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003f0e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	015a      	lsls	r2, r3, #5
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	4413      	add	r3, r2
 8003f18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	6013      	str	r3, [r2, #0]
 8003f22:	e02d      	b.n	8003f80 <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003f24:	6879      	ldr	r1, [r7, #4]
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	4413      	add	r3, r2
 8003f2e:	00db      	lsls	r3, r3, #3
 8003f30:	440b      	add	r3, r1
 8003f32:	335d      	adds	r3, #93	; 0x5d
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	2b03      	cmp	r3, #3
 8003f38:	d122      	bne.n	8003f80 <HCD_HC_IN_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003f3a:	6879      	ldr	r1, [r7, #4]
 8003f3c:	68fa      	ldr	r2, [r7, #12]
 8003f3e:	4613      	mov	r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	4413      	add	r3, r2
 8003f44:	00db      	lsls	r3, r3, #3
 8003f46:	440b      	add	r3, r1
 8003f48:	335c      	adds	r3, #92	; 0x5c
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	015a      	lsls	r2, r3, #5
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	4413      	add	r3, r2
 8003f56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003f64:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003f6c:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	015a      	lsls	r2, r3, #5
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	4413      	add	r3, r2
 8003f76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	015a      	lsls	r2, r3, #5
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	4413      	add	r3, r2
 8003f88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	2302      	movs	r3, #2
 8003f90:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	b2d8      	uxtb	r0, r3
 8003f96:	6879      	ldr	r1, [r7, #4]
 8003f98:	68fa      	ldr	r2, [r7, #12]
 8003f9a:	4613      	mov	r3, r2
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	4413      	add	r3, r2
 8003fa0:	00db      	lsls	r3, r3, #3
 8003fa2:	440b      	add	r3, r1
 8003fa4:	335c      	adds	r3, #92	; 0x5c
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	461a      	mov	r2, r3
 8003faa:	4601      	mov	r1, r0
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f005 feb3 	bl	8009d18 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003fb2:	e0d4      	b.n	800415e <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	015a      	lsls	r2, r3, #5
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	4413      	add	r3, r2
 8003fbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fc6:	2b80      	cmp	r3, #128	; 0x80
 8003fc8:	d13f      	bne.n	800404a <HCD_HC_IN_IRQHandler+0x626>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	015a      	lsls	r2, r3, #5
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	015a      	lsls	r2, r3, #5
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	4413      	add	r3, r2
 8003fe0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	f043 0302 	orr.w	r3, r3, #2
 8003fea:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8003fec:	6879      	ldr	r1, [r7, #4]
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	4413      	add	r3, r2
 8003ff6:	00db      	lsls	r3, r3, #3
 8003ff8:	440b      	add	r3, r1
 8003ffa:	3358      	adds	r3, #88	; 0x58
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	1c59      	adds	r1, r3, #1
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	68fa      	ldr	r2, [r7, #12]
 8004004:	4613      	mov	r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	4413      	add	r3, r2
 800400a:	00db      	lsls	r3, r3, #3
 800400c:	4403      	add	r3, r0
 800400e:	3358      	adds	r3, #88	; 0x58
 8004010:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004012:	6879      	ldr	r1, [r7, #4]
 8004014:	68fa      	ldr	r2, [r7, #12]
 8004016:	4613      	mov	r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	4413      	add	r3, r2
 800401c:	00db      	lsls	r3, r3, #3
 800401e:	440b      	add	r3, r1
 8004020:	335d      	adds	r3, #93	; 0x5d
 8004022:	2206      	movs	r2, #6
 8004024:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	b2d2      	uxtb	r2, r2
 800402e:	4611      	mov	r1, r2
 8004030:	4618      	mov	r0, r3
 8004032:	f004 fb61 	bl	80086f8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	015a      	lsls	r2, r3, #5
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	4413      	add	r3, r2
 800403e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004042:	461a      	mov	r2, r3
 8004044:	2380      	movs	r3, #128	; 0x80
 8004046:	6093      	str	r3, [r2, #8]
}
 8004048:	e089      	b.n	800415e <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	015a      	lsls	r2, r3, #5
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	4413      	add	r3, r2
 8004052:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	f003 0310 	and.w	r3, r3, #16
 800405c:	2b10      	cmp	r3, #16
 800405e:	d17e      	bne.n	800415e <HCD_HC_IN_IRQHandler+0x73a>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8004060:	6879      	ldr	r1, [r7, #4]
 8004062:	68fa      	ldr	r2, [r7, #12]
 8004064:	4613      	mov	r3, r2
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	4413      	add	r3, r2
 800406a:	00db      	lsls	r3, r3, #3
 800406c:	440b      	add	r3, r1
 800406e:	333f      	adds	r3, #63	; 0x3f
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	2b03      	cmp	r3, #3
 8004074:	d123      	bne.n	80040be <HCD_HC_IN_IRQHandler+0x69a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004076:	6879      	ldr	r1, [r7, #4]
 8004078:	68fa      	ldr	r2, [r7, #12]
 800407a:	4613      	mov	r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	4413      	add	r3, r2
 8004080:	00db      	lsls	r3, r3, #3
 8004082:	440b      	add	r3, r1
 8004084:	3358      	adds	r3, #88	; 0x58
 8004086:	2200      	movs	r2, #0
 8004088:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	015a      	lsls	r2, r3, #5
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	4413      	add	r3, r2
 8004092:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004096:	4619      	mov	r1, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	015a      	lsls	r2, r3, #5
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	4413      	add	r3, r2
 80040a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	f043 0302 	orr.w	r3, r3, #2
 80040aa:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	68fa      	ldr	r2, [r7, #12]
 80040b2:	b2d2      	uxtb	r2, r2
 80040b4:	4611      	mov	r1, r2
 80040b6:	4618      	mov	r0, r3
 80040b8:	f004 fb1e 	bl	80086f8 <USB_HC_Halt>
 80040bc:	e046      	b.n	800414c <HCD_HC_IN_IRQHandler+0x728>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80040be:	6879      	ldr	r1, [r7, #4]
 80040c0:	68fa      	ldr	r2, [r7, #12]
 80040c2:	4613      	mov	r3, r2
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	4413      	add	r3, r2
 80040c8:	00db      	lsls	r3, r3, #3
 80040ca:	440b      	add	r3, r1
 80040cc:	333f      	adds	r3, #63	; 0x3f
 80040ce:	781b      	ldrb	r3, [r3, #0]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d00a      	beq.n	80040ea <HCD_HC_IN_IRQHandler+0x6c6>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80040d4:	6879      	ldr	r1, [r7, #4]
 80040d6:	68fa      	ldr	r2, [r7, #12]
 80040d8:	4613      	mov	r3, r2
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	4413      	add	r3, r2
 80040de:	00db      	lsls	r3, r3, #3
 80040e0:	440b      	add	r3, r1
 80040e2:	333f      	adds	r3, #63	; 0x3f
 80040e4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d130      	bne.n	800414c <HCD_HC_IN_IRQHandler+0x728>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80040ea:	6879      	ldr	r1, [r7, #4]
 80040ec:	68fa      	ldr	r2, [r7, #12]
 80040ee:	4613      	mov	r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	4413      	add	r3, r2
 80040f4:	00db      	lsls	r3, r3, #3
 80040f6:	440b      	add	r3, r1
 80040f8:	3358      	adds	r3, #88	; 0x58
 80040fa:	2200      	movs	r2, #0
 80040fc:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d122      	bne.n	800414c <HCD_HC_IN_IRQHandler+0x728>
        hhcd->hc[ch_num].state = HC_NAK;
 8004106:	6879      	ldr	r1, [r7, #4]
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	4613      	mov	r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	4413      	add	r3, r2
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	440b      	add	r3, r1
 8004114:	335d      	adds	r3, #93	; 0x5d
 8004116:	2203      	movs	r2, #3
 8004118:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	015a      	lsls	r2, r3, #5
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	4413      	add	r3, r2
 8004122:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004126:	4619      	mov	r1, r3
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	015a      	lsls	r2, r3, #5
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	4413      	add	r3, r2
 8004130:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	f043 0302 	orr.w	r3, r3, #2
 800413a:	60cb      	str	r3, [r1, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	68fa      	ldr	r2, [r7, #12]
 8004142:	b2d2      	uxtb	r2, r2
 8004144:	4611      	mov	r1, r2
 8004146:	4618      	mov	r0, r3
 8004148:	f004 fad6 	bl	80086f8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	015a      	lsls	r2, r3, #5
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	4413      	add	r3, r2
 8004154:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004158:	461a      	mov	r2, r3
 800415a:	2310      	movs	r3, #16
 800415c:	6093      	str	r3, [r2, #8]
}
 800415e:	bf00      	nop
 8004160:	3718      	adds	r7, #24
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004166:	b580      	push	{r7, lr}
 8004168:	b086      	sub	sp, #24
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
 800416e:	460b      	mov	r3, r1
 8004170:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800417c:	78fb      	ldrb	r3, [r7, #3]
 800417e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	015a      	lsls	r2, r3, #5
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	4413      	add	r3, r2
 8004188:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 0304 	and.w	r3, r3, #4
 8004192:	2b04      	cmp	r3, #4
 8004194:	d11a      	bne.n	80041cc <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	015a      	lsls	r2, r3, #5
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	4413      	add	r3, r2
 800419e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041a2:	461a      	mov	r2, r3
 80041a4:	2304      	movs	r3, #4
 80041a6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	015a      	lsls	r2, r3, #5
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	4413      	add	r3, r2
 80041b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041b4:	4619      	mov	r1, r3
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	015a      	lsls	r2, r3, #5
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	4413      	add	r3, r2
 80041be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	f043 0302 	orr.w	r3, r3, #2
 80041c8:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    /* ... */
  }
}
 80041ca:	e347      	b.n	800485c <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	015a      	lsls	r2, r3, #5
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	4413      	add	r3, r2
 80041d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f003 0320 	and.w	r3, r3, #32
 80041de:	2b20      	cmp	r3, #32
 80041e0:	d142      	bne.n	8004268 <HCD_HC_OUT_IRQHandler+0x102>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	015a      	lsls	r2, r3, #5
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	4413      	add	r3, r2
 80041ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041ee:	461a      	mov	r2, r3
 80041f0:	2320      	movs	r3, #32
 80041f2:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80041f4:	6879      	ldr	r1, [r7, #4]
 80041f6:	68fa      	ldr	r2, [r7, #12]
 80041f8:	4613      	mov	r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	4413      	add	r3, r2
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	440b      	add	r3, r1
 8004202:	333d      	adds	r3, #61	; 0x3d
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	2b01      	cmp	r3, #1
 8004208:	f040 8328 	bne.w	800485c <HCD_HC_OUT_IRQHandler+0x6f6>
      hhcd->hc[ch_num].do_ping = 0U;
 800420c:	6879      	ldr	r1, [r7, #4]
 800420e:	68fa      	ldr	r2, [r7, #12]
 8004210:	4613      	mov	r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	4413      	add	r3, r2
 8004216:	00db      	lsls	r3, r3, #3
 8004218:	440b      	add	r3, r1
 800421a:	333d      	adds	r3, #61	; 0x3d
 800421c:	2200      	movs	r2, #0
 800421e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004220:	6879      	ldr	r1, [r7, #4]
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	4613      	mov	r3, r2
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	4413      	add	r3, r2
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	440b      	add	r3, r1
 800422e:	335c      	adds	r3, #92	; 0x5c
 8004230:	2202      	movs	r2, #2
 8004232:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	015a      	lsls	r2, r3, #5
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	4413      	add	r3, r2
 800423c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004240:	4619      	mov	r1, r3
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	015a      	lsls	r2, r3, #5
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	4413      	add	r3, r2
 800424a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	f043 0302 	orr.w	r3, r3, #2
 8004254:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68fa      	ldr	r2, [r7, #12]
 800425c:	b2d2      	uxtb	r2, r2
 800425e:	4611      	mov	r1, r2
 8004260:	4618      	mov	r0, r3
 8004262:	f004 fa49 	bl	80086f8 <USB_HC_Halt>
}
 8004266:	e2f9      	b.n	800485c <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	015a      	lsls	r2, r3, #5
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	4413      	add	r3, r2
 8004270:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800427a:	2b40      	cmp	r3, #64	; 0x40
 800427c:	d140      	bne.n	8004300 <HCD_HC_OUT_IRQHandler+0x19a>
    hhcd->hc[ch_num].state = HC_NYET;
 800427e:	6879      	ldr	r1, [r7, #4]
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	4613      	mov	r3, r2
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	4413      	add	r3, r2
 8004288:	00db      	lsls	r3, r3, #3
 800428a:	440b      	add	r3, r1
 800428c:	335d      	adds	r3, #93	; 0x5d
 800428e:	2204      	movs	r2, #4
 8004290:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8004292:	6879      	ldr	r1, [r7, #4]
 8004294:	68fa      	ldr	r2, [r7, #12]
 8004296:	4613      	mov	r3, r2
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	4413      	add	r3, r2
 800429c:	00db      	lsls	r3, r3, #3
 800429e:	440b      	add	r3, r1
 80042a0:	333d      	adds	r3, #61	; 0x3d
 80042a2:	2201      	movs	r2, #1
 80042a4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80042a6:	6879      	ldr	r1, [r7, #4]
 80042a8:	68fa      	ldr	r2, [r7, #12]
 80042aa:	4613      	mov	r3, r2
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4413      	add	r3, r2
 80042b0:	00db      	lsls	r3, r3, #3
 80042b2:	440b      	add	r3, r1
 80042b4:	3358      	adds	r3, #88	; 0x58
 80042b6:	2200      	movs	r2, #0
 80042b8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	015a      	lsls	r2, r3, #5
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	4413      	add	r3, r2
 80042c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042c6:	4619      	mov	r1, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	015a      	lsls	r2, r3, #5
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	4413      	add	r3, r2
 80042d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	f043 0302 	orr.w	r3, r3, #2
 80042da:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	b2d2      	uxtb	r2, r2
 80042e4:	4611      	mov	r1, r2
 80042e6:	4618      	mov	r0, r3
 80042e8:	f004 fa06 	bl	80086f8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	015a      	lsls	r2, r3, #5
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	4413      	add	r3, r2
 80042f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042f8:	461a      	mov	r2, r3
 80042fa:	2340      	movs	r3, #64	; 0x40
 80042fc:	6093      	str	r3, [r2, #8]
}
 80042fe:	e2ad      	b.n	800485c <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	015a      	lsls	r2, r3, #5
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	4413      	add	r3, r2
 8004308:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004312:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004316:	d123      	bne.n	8004360 <HCD_HC_OUT_IRQHandler+0x1fa>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	015a      	lsls	r2, r3, #5
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	4413      	add	r3, r2
 8004320:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004324:	4619      	mov	r1, r3
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	015a      	lsls	r2, r3, #5
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	4413      	add	r3, r2
 800432e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	f043 0302 	orr.w	r3, r3, #2
 8004338:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	68fa      	ldr	r2, [r7, #12]
 8004340:	b2d2      	uxtb	r2, r2
 8004342:	4611      	mov	r1, r2
 8004344:	4618      	mov	r0, r3
 8004346:	f004 f9d7 	bl	80086f8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	015a      	lsls	r2, r3, #5
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	4413      	add	r3, r2
 8004352:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004356:	461a      	mov	r2, r3
 8004358:	f44f 7300 	mov.w	r3, #512	; 0x200
 800435c:	6093      	str	r3, [r2, #8]
}
 800435e:	e27d      	b.n	800485c <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	015a      	lsls	r2, r3, #5
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	4413      	add	r3, r2
 8004368:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b01      	cmp	r3, #1
 8004374:	d136      	bne.n	80043e4 <HCD_HC_OUT_IRQHandler+0x27e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004376:	6879      	ldr	r1, [r7, #4]
 8004378:	68fa      	ldr	r2, [r7, #12]
 800437a:	4613      	mov	r3, r2
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	4413      	add	r3, r2
 8004380:	00db      	lsls	r3, r3, #3
 8004382:	440b      	add	r3, r1
 8004384:	3358      	adds	r3, #88	; 0x58
 8004386:	2200      	movs	r2, #0
 8004388:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	015a      	lsls	r2, r3, #5
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	4413      	add	r3, r2
 8004392:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004396:	4619      	mov	r1, r3
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	015a      	lsls	r2, r3, #5
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	4413      	add	r3, r2
 80043a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	f043 0302 	orr.w	r3, r3, #2
 80043aa:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	68fa      	ldr	r2, [r7, #12]
 80043b2:	b2d2      	uxtb	r2, r2
 80043b4:	4611      	mov	r1, r2
 80043b6:	4618      	mov	r0, r3
 80043b8:	f004 f99e 	bl	80086f8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	015a      	lsls	r2, r3, #5
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	4413      	add	r3, r2
 80043c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043c8:	461a      	mov	r2, r3
 80043ca:	2301      	movs	r3, #1
 80043cc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80043ce:	6879      	ldr	r1, [r7, #4]
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	4613      	mov	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	4413      	add	r3, r2
 80043d8:	00db      	lsls	r3, r3, #3
 80043da:	440b      	add	r3, r1
 80043dc:	335d      	adds	r3, #93	; 0x5d
 80043de:	2201      	movs	r2, #1
 80043e0:	701a      	strb	r2, [r3, #0]
}
 80043e2:	e23b      	b.n	800485c <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	015a      	lsls	r2, r3, #5
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	4413      	add	r3, r2
 80043ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f003 0308 	and.w	r3, r3, #8
 80043f6:	2b08      	cmp	r3, #8
 80043f8:	d12c      	bne.n	8004454 <HCD_HC_OUT_IRQHandler+0x2ee>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	015a      	lsls	r2, r3, #5
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	4413      	add	r3, r2
 8004402:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004406:	461a      	mov	r2, r3
 8004408:	2308      	movs	r3, #8
 800440a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	015a      	lsls	r2, r3, #5
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	4413      	add	r3, r2
 8004414:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004418:	4619      	mov	r1, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	015a      	lsls	r2, r3, #5
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	4413      	add	r3, r2
 8004422:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	f043 0302 	orr.w	r3, r3, #2
 800442c:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	68fa      	ldr	r2, [r7, #12]
 8004434:	b2d2      	uxtb	r2, r2
 8004436:	4611      	mov	r1, r2
 8004438:	4618      	mov	r0, r3
 800443a:	f004 f95d 	bl	80086f8 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800443e:	6879      	ldr	r1, [r7, #4]
 8004440:	68fa      	ldr	r2, [r7, #12]
 8004442:	4613      	mov	r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	4413      	add	r3, r2
 8004448:	00db      	lsls	r3, r3, #3
 800444a:	440b      	add	r3, r1
 800444c:	335d      	adds	r3, #93	; 0x5d
 800444e:	2205      	movs	r2, #5
 8004450:	701a      	strb	r2, [r3, #0]
}
 8004452:	e203      	b.n	800485c <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	015a      	lsls	r2, r3, #5
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	4413      	add	r3, r2
 800445c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	f003 0310 	and.w	r3, r3, #16
 8004466:	2b10      	cmp	r3, #16
 8004468:	d156      	bne.n	8004518 <HCD_HC_OUT_IRQHandler+0x3b2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800446a:	6879      	ldr	r1, [r7, #4]
 800446c:	68fa      	ldr	r2, [r7, #12]
 800446e:	4613      	mov	r3, r2
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	4413      	add	r3, r2
 8004474:	00db      	lsls	r3, r3, #3
 8004476:	440b      	add	r3, r1
 8004478:	3358      	adds	r3, #88	; 0x58
 800447a:	2200      	movs	r2, #0
 800447c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800447e:	6879      	ldr	r1, [r7, #4]
 8004480:	68fa      	ldr	r2, [r7, #12]
 8004482:	4613      	mov	r3, r2
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	4413      	add	r3, r2
 8004488:	00db      	lsls	r3, r3, #3
 800448a:	440b      	add	r3, r1
 800448c:	335d      	adds	r3, #93	; 0x5d
 800448e:	2203      	movs	r2, #3
 8004490:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004492:	6879      	ldr	r1, [r7, #4]
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	4613      	mov	r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	4413      	add	r3, r2
 800449c:	00db      	lsls	r3, r3, #3
 800449e:	440b      	add	r3, r1
 80044a0:	333d      	adds	r3, #61	; 0x3d
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d114      	bne.n	80044d2 <HCD_HC_OUT_IRQHandler+0x36c>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 80044a8:	6879      	ldr	r1, [r7, #4]
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	4613      	mov	r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	4413      	add	r3, r2
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	440b      	add	r3, r1
 80044b6:	333c      	adds	r3, #60	; 0x3c
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d109      	bne.n	80044d2 <HCD_HC_OUT_IRQHandler+0x36c>
        hhcd->hc[ch_num].do_ping = 1U;
 80044be:	6879      	ldr	r1, [r7, #4]
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	4613      	mov	r3, r2
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	4413      	add	r3, r2
 80044c8:	00db      	lsls	r3, r3, #3
 80044ca:	440b      	add	r3, r1
 80044cc:	333d      	adds	r3, #61	; 0x3d
 80044ce:	2201      	movs	r2, #1
 80044d0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	015a      	lsls	r2, r3, #5
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	4413      	add	r3, r2
 80044da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044de:	4619      	mov	r1, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	015a      	lsls	r2, r3, #5
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	4413      	add	r3, r2
 80044e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	f043 0302 	orr.w	r3, r3, #2
 80044f2:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	b2d2      	uxtb	r2, r2
 80044fc:	4611      	mov	r1, r2
 80044fe:	4618      	mov	r0, r3
 8004500:	f004 f8fa 	bl	80086f8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	015a      	lsls	r2, r3, #5
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	4413      	add	r3, r2
 800450c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004510:	461a      	mov	r2, r3
 8004512:	2310      	movs	r3, #16
 8004514:	6093      	str	r3, [r2, #8]
}
 8004516:	e1a1      	b.n	800485c <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	015a      	lsls	r2, r3, #5
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	4413      	add	r3, r2
 8004520:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800452a:	2b80      	cmp	r3, #128	; 0x80
 800452c:	d12c      	bne.n	8004588 <HCD_HC_OUT_IRQHandler+0x422>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	015a      	lsls	r2, r3, #5
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	4413      	add	r3, r2
 8004536:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800453a:	4619      	mov	r1, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	015a      	lsls	r2, r3, #5
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	4413      	add	r3, r2
 8004544:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	f043 0302 	orr.w	r3, r3, #2
 800454e:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68fa      	ldr	r2, [r7, #12]
 8004556:	b2d2      	uxtb	r2, r2
 8004558:	4611      	mov	r1, r2
 800455a:	4618      	mov	r0, r3
 800455c:	f004 f8cc 	bl	80086f8 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004560:	6879      	ldr	r1, [r7, #4]
 8004562:	68fa      	ldr	r2, [r7, #12]
 8004564:	4613      	mov	r3, r2
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	4413      	add	r3, r2
 800456a:	00db      	lsls	r3, r3, #3
 800456c:	440b      	add	r3, r1
 800456e:	335d      	adds	r3, #93	; 0x5d
 8004570:	2206      	movs	r2, #6
 8004572:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	015a      	lsls	r2, r3, #5
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	4413      	add	r3, r2
 800457c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004580:	461a      	mov	r2, r3
 8004582:	2380      	movs	r3, #128	; 0x80
 8004584:	6093      	str	r3, [r2, #8]
}
 8004586:	e169      	b.n	800485c <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	015a      	lsls	r2, r3, #5
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	4413      	add	r3, r2
 8004590:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800459a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800459e:	d136      	bne.n	800460e <HCD_HC_OUT_IRQHandler+0x4a8>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	015a      	lsls	r2, r3, #5
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	4413      	add	r3, r2
 80045a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045ac:	4619      	mov	r1, r3
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	015a      	lsls	r2, r3, #5
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	4413      	add	r3, r2
 80045b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	f043 0302 	orr.w	r3, r3, #2
 80045c0:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	b2d2      	uxtb	r2, r2
 80045ca:	4611      	mov	r1, r2
 80045cc:	4618      	mov	r0, r3
 80045ce:	f004 f893 	bl	80086f8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	015a      	lsls	r2, r3, #5
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	4413      	add	r3, r2
 80045da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045de:	461a      	mov	r2, r3
 80045e0:	2310      	movs	r3, #16
 80045e2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	015a      	lsls	r2, r3, #5
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	4413      	add	r3, r2
 80045ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045f0:	461a      	mov	r2, r3
 80045f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045f6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80045f8:	6879      	ldr	r1, [r7, #4]
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	4613      	mov	r3, r2
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	4413      	add	r3, r2
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	440b      	add	r3, r1
 8004606:	335d      	adds	r3, #93	; 0x5d
 8004608:	2208      	movs	r2, #8
 800460a:	701a      	strb	r2, [r3, #0]
}
 800460c:	e126      	b.n	800485c <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	015a      	lsls	r2, r3, #5
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	4413      	add	r3, r2
 8004616:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b02      	cmp	r3, #2
 8004622:	f040 811b 	bne.w	800485c <HCD_HC_OUT_IRQHandler+0x6f6>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	015a      	lsls	r2, r3, #5
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	4413      	add	r3, r2
 800462e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004632:	4619      	mov	r1, r3
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	015a      	lsls	r2, r3, #5
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	4413      	add	r3, r2
 800463c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f023 0302 	bic.w	r3, r3, #2
 8004646:	60cb      	str	r3, [r1, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004648:	6879      	ldr	r1, [r7, #4]
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	4613      	mov	r3, r2
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	4413      	add	r3, r2
 8004652:	00db      	lsls	r3, r3, #3
 8004654:	440b      	add	r3, r1
 8004656:	335d      	adds	r3, #93	; 0x5d
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	2b01      	cmp	r3, #1
 800465c:	d137      	bne.n	80046ce <HCD_HC_OUT_IRQHandler+0x568>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800465e:	6879      	ldr	r1, [r7, #4]
 8004660:	68fa      	ldr	r2, [r7, #12]
 8004662:	4613      	mov	r3, r2
 8004664:	009b      	lsls	r3, r3, #2
 8004666:	4413      	add	r3, r2
 8004668:	00db      	lsls	r3, r3, #3
 800466a:	440b      	add	r3, r1
 800466c:	335c      	adds	r3, #92	; 0x5c
 800466e:	2201      	movs	r2, #1
 8004670:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004672:	6879      	ldr	r1, [r7, #4]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	4613      	mov	r3, r2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	4413      	add	r3, r2
 800467c:	00db      	lsls	r3, r3, #3
 800467e:	440b      	add	r3, r1
 8004680:	333f      	adds	r3, #63	; 0x3f
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	2b02      	cmp	r3, #2
 8004686:	d00b      	beq.n	80046a0 <HCD_HC_OUT_IRQHandler+0x53a>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8004688:	6879      	ldr	r1, [r7, #4]
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	4613      	mov	r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	4413      	add	r3, r2
 8004692:	00db      	lsls	r3, r3, #3
 8004694:	440b      	add	r3, r1
 8004696:	333f      	adds	r3, #63	; 0x3f
 8004698:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800469a:	2b03      	cmp	r3, #3
 800469c:	f040 80c5 	bne.w	800482a <HCD_HC_OUT_IRQHandler+0x6c4>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 80046a0:	6879      	ldr	r1, [r7, #4]
 80046a2:	68fa      	ldr	r2, [r7, #12]
 80046a4:	4613      	mov	r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	4413      	add	r3, r2
 80046aa:	00db      	lsls	r3, r3, #3
 80046ac:	440b      	add	r3, r1
 80046ae:	3351      	adds	r3, #81	; 0x51
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	f083 0301 	eor.w	r3, r3, #1
 80046b6:	b2d8      	uxtb	r0, r3
 80046b8:	6879      	ldr	r1, [r7, #4]
 80046ba:	68fa      	ldr	r2, [r7, #12]
 80046bc:	4613      	mov	r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	4413      	add	r3, r2
 80046c2:	00db      	lsls	r3, r3, #3
 80046c4:	440b      	add	r3, r1
 80046c6:	3351      	adds	r3, #81	; 0x51
 80046c8:	4602      	mov	r2, r0
 80046ca:	701a      	strb	r2, [r3, #0]
 80046cc:	e0ad      	b.n	800482a <HCD_HC_OUT_IRQHandler+0x6c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80046ce:	6879      	ldr	r1, [r7, #4]
 80046d0:	68fa      	ldr	r2, [r7, #12]
 80046d2:	4613      	mov	r3, r2
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	4413      	add	r3, r2
 80046d8:	00db      	lsls	r3, r3, #3
 80046da:	440b      	add	r3, r1
 80046dc:	335d      	adds	r3, #93	; 0x5d
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	2b03      	cmp	r3, #3
 80046e2:	d10a      	bne.n	80046fa <HCD_HC_OUT_IRQHandler+0x594>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80046e4:	6879      	ldr	r1, [r7, #4]
 80046e6:	68fa      	ldr	r2, [r7, #12]
 80046e8:	4613      	mov	r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	4413      	add	r3, r2
 80046ee:	00db      	lsls	r3, r3, #3
 80046f0:	440b      	add	r3, r1
 80046f2:	335c      	adds	r3, #92	; 0x5c
 80046f4:	2202      	movs	r2, #2
 80046f6:	701a      	strb	r2, [r3, #0]
 80046f8:	e097      	b.n	800482a <HCD_HC_OUT_IRQHandler+0x6c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80046fa:	6879      	ldr	r1, [r7, #4]
 80046fc:	68fa      	ldr	r2, [r7, #12]
 80046fe:	4613      	mov	r3, r2
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	4413      	add	r3, r2
 8004704:	00db      	lsls	r3, r3, #3
 8004706:	440b      	add	r3, r1
 8004708:	335d      	adds	r3, #93	; 0x5d
 800470a:	781b      	ldrb	r3, [r3, #0]
 800470c:	2b04      	cmp	r3, #4
 800470e:	d10a      	bne.n	8004726 <HCD_HC_OUT_IRQHandler+0x5c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004710:	6879      	ldr	r1, [r7, #4]
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	4613      	mov	r3, r2
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	4413      	add	r3, r2
 800471a:	00db      	lsls	r3, r3, #3
 800471c:	440b      	add	r3, r1
 800471e:	335c      	adds	r3, #92	; 0x5c
 8004720:	2202      	movs	r2, #2
 8004722:	701a      	strb	r2, [r3, #0]
 8004724:	e081      	b.n	800482a <HCD_HC_OUT_IRQHandler+0x6c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004726:	6879      	ldr	r1, [r7, #4]
 8004728:	68fa      	ldr	r2, [r7, #12]
 800472a:	4613      	mov	r3, r2
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	4413      	add	r3, r2
 8004730:	00db      	lsls	r3, r3, #3
 8004732:	440b      	add	r3, r1
 8004734:	335d      	adds	r3, #93	; 0x5d
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	2b05      	cmp	r3, #5
 800473a:	d10a      	bne.n	8004752 <HCD_HC_OUT_IRQHandler+0x5ec>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800473c:	6879      	ldr	r1, [r7, #4]
 800473e:	68fa      	ldr	r2, [r7, #12]
 8004740:	4613      	mov	r3, r2
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	4413      	add	r3, r2
 8004746:	00db      	lsls	r3, r3, #3
 8004748:	440b      	add	r3, r1
 800474a:	335c      	adds	r3, #92	; 0x5c
 800474c:	2205      	movs	r2, #5
 800474e:	701a      	strb	r2, [r3, #0]
 8004750:	e06b      	b.n	800482a <HCD_HC_OUT_IRQHandler+0x6c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004752:	6879      	ldr	r1, [r7, #4]
 8004754:	68fa      	ldr	r2, [r7, #12]
 8004756:	4613      	mov	r3, r2
 8004758:	009b      	lsls	r3, r3, #2
 800475a:	4413      	add	r3, r2
 800475c:	00db      	lsls	r3, r3, #3
 800475e:	440b      	add	r3, r1
 8004760:	335d      	adds	r3, #93	; 0x5d
 8004762:	781b      	ldrb	r3, [r3, #0]
 8004764:	2b06      	cmp	r3, #6
 8004766:	d00a      	beq.n	800477e <HCD_HC_OUT_IRQHandler+0x618>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004768:	6879      	ldr	r1, [r7, #4]
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	4613      	mov	r3, r2
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	4413      	add	r3, r2
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	440b      	add	r3, r1
 8004776:	335d      	adds	r3, #93	; 0x5d
 8004778:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800477a:	2b08      	cmp	r3, #8
 800477c:	d155      	bne.n	800482a <HCD_HC_OUT_IRQHandler+0x6c4>
      hhcd->hc[ch_num].ErrCnt++;
 800477e:	6879      	ldr	r1, [r7, #4]
 8004780:	68fa      	ldr	r2, [r7, #12]
 8004782:	4613      	mov	r3, r2
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	4413      	add	r3, r2
 8004788:	00db      	lsls	r3, r3, #3
 800478a:	440b      	add	r3, r1
 800478c:	3358      	adds	r3, #88	; 0x58
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	1c59      	adds	r1, r3, #1
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	68fa      	ldr	r2, [r7, #12]
 8004796:	4613      	mov	r3, r2
 8004798:	009b      	lsls	r3, r3, #2
 800479a:	4413      	add	r3, r2
 800479c:	00db      	lsls	r3, r3, #3
 800479e:	4403      	add	r3, r0
 80047a0:	3358      	adds	r3, #88	; 0x58
 80047a2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80047a4:	6879      	ldr	r1, [r7, #4]
 80047a6:	68fa      	ldr	r2, [r7, #12]
 80047a8:	4613      	mov	r3, r2
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	4413      	add	r3, r2
 80047ae:	00db      	lsls	r3, r3, #3
 80047b0:	440b      	add	r3, r1
 80047b2:	3358      	adds	r3, #88	; 0x58
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2b03      	cmp	r3, #3
 80047b8:	d914      	bls.n	80047e4 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80047ba:	6879      	ldr	r1, [r7, #4]
 80047bc:	68fa      	ldr	r2, [r7, #12]
 80047be:	4613      	mov	r3, r2
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	4413      	add	r3, r2
 80047c4:	00db      	lsls	r3, r3, #3
 80047c6:	440b      	add	r3, r1
 80047c8:	3358      	adds	r3, #88	; 0x58
 80047ca:	2200      	movs	r2, #0
 80047cc:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80047ce:	6879      	ldr	r1, [r7, #4]
 80047d0:	68fa      	ldr	r2, [r7, #12]
 80047d2:	4613      	mov	r3, r2
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	4413      	add	r3, r2
 80047d8:	00db      	lsls	r3, r3, #3
 80047da:	440b      	add	r3, r1
 80047dc:	335c      	adds	r3, #92	; 0x5c
 80047de:	2204      	movs	r2, #4
 80047e0:	701a      	strb	r2, [r3, #0]
 80047e2:	e009      	b.n	80047f8 <HCD_HC_OUT_IRQHandler+0x692>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80047e4:	6879      	ldr	r1, [r7, #4]
 80047e6:	68fa      	ldr	r2, [r7, #12]
 80047e8:	4613      	mov	r3, r2
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	4413      	add	r3, r2
 80047ee:	00db      	lsls	r3, r3, #3
 80047f0:	440b      	add	r3, r1
 80047f2:	335c      	adds	r3, #92	; 0x5c
 80047f4:	2202      	movs	r2, #2
 80047f6:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	015a      	lsls	r2, r3, #5
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	4413      	add	r3, r2
 8004800:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800480e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004816:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	015a      	lsls	r2, r3, #5
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	4413      	add	r3, r2
 8004820:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004824:	461a      	mov	r2, r3
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	015a      	lsls	r2, r3, #5
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	4413      	add	r3, r2
 8004832:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004836:	461a      	mov	r2, r3
 8004838:	2302      	movs	r3, #2
 800483a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	b2d8      	uxtb	r0, r3
 8004840:	6879      	ldr	r1, [r7, #4]
 8004842:	68fa      	ldr	r2, [r7, #12]
 8004844:	4613      	mov	r3, r2
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	4413      	add	r3, r2
 800484a:	00db      	lsls	r3, r3, #3
 800484c:	440b      	add	r3, r1
 800484e:	335c      	adds	r3, #92	; 0x5c
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	461a      	mov	r2, r3
 8004854:	4601      	mov	r1, r0
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f005 fa5e 	bl	8009d18 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800485c:	bf00      	nop
 800485e:	3718      	adds	r7, #24
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}

08004864 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b08a      	sub	sp, #40	; 0x28
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004874:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	6a1b      	ldr	r3, [r3, #32]
 800487c:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	f003 030f 	and.w	r3, r3, #15
 8004884:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	0c5b      	lsrs	r3, r3, #17
 800488a:	f003 030f 	and.w	r3, r3, #15
 800488e:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	091b      	lsrs	r3, r3, #4
 8004894:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004898:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	2b02      	cmp	r3, #2
 800489e:	d003      	beq.n	80048a8 <HCD_RXQLVL_IRQHandler+0x44>
 80048a0:	2b05      	cmp	r3, #5
 80048a2:	f000 8082 	beq.w	80049aa <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80048a6:	e083      	b.n	80049b0 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d07f      	beq.n	80049ae <HCD_RXQLVL_IRQHandler+0x14a>
 80048ae:	6879      	ldr	r1, [r7, #4]
 80048b0:	69ba      	ldr	r2, [r7, #24]
 80048b2:	4613      	mov	r3, r2
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	4413      	add	r3, r2
 80048b8:	00db      	lsls	r3, r3, #3
 80048ba:	440b      	add	r3, r1
 80048bc:	3344      	adds	r3, #68	; 0x44
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d074      	beq.n	80049ae <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6818      	ldr	r0, [r3, #0]
 80048c8:	6879      	ldr	r1, [r7, #4]
 80048ca:	69ba      	ldr	r2, [r7, #24]
 80048cc:	4613      	mov	r3, r2
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	4413      	add	r3, r2
 80048d2:	00db      	lsls	r3, r3, #3
 80048d4:	440b      	add	r3, r1
 80048d6:	3344      	adds	r3, #68	; 0x44
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	693a      	ldr	r2, [r7, #16]
 80048dc:	b292      	uxth	r2, r2
 80048de:	4619      	mov	r1, r3
 80048e0:	f003 fe38 	bl	8008554 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 80048e4:	6879      	ldr	r1, [r7, #4]
 80048e6:	69ba      	ldr	r2, [r7, #24]
 80048e8:	4613      	mov	r3, r2
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	4413      	add	r3, r2
 80048ee:	00db      	lsls	r3, r3, #3
 80048f0:	440b      	add	r3, r1
 80048f2:	3344      	adds	r3, #68	; 0x44
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	18d1      	adds	r1, r2, r3
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	69ba      	ldr	r2, [r7, #24]
 80048fe:	4613      	mov	r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	4413      	add	r3, r2
 8004904:	00db      	lsls	r3, r3, #3
 8004906:	4403      	add	r3, r0
 8004908:	3344      	adds	r3, #68	; 0x44
 800490a:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 800490c:	6879      	ldr	r1, [r7, #4]
 800490e:	69ba      	ldr	r2, [r7, #24]
 8004910:	4613      	mov	r3, r2
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	4413      	add	r3, r2
 8004916:	00db      	lsls	r3, r3, #3
 8004918:	440b      	add	r3, r1
 800491a:	334c      	adds	r3, #76	; 0x4c
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	18d1      	adds	r1, r2, r3
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	69ba      	ldr	r2, [r7, #24]
 8004926:	4613      	mov	r3, r2
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	4413      	add	r3, r2
 800492c:	00db      	lsls	r3, r3, #3
 800492e:	4403      	add	r3, r0
 8004930:	334c      	adds	r3, #76	; 0x4c
 8004932:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	015a      	lsls	r2, r3, #5
 8004938:	6a3b      	ldr	r3, [r7, #32]
 800493a:	4413      	add	r3, r2
 800493c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004940:	691a      	ldr	r2, [r3, #16]
 8004942:	4b1d      	ldr	r3, [pc, #116]	; (80049b8 <HCD_RXQLVL_IRQHandler+0x154>)
 8004944:	4013      	ands	r3, r2
 8004946:	2b00      	cmp	r3, #0
 8004948:	d031      	beq.n	80049ae <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	015a      	lsls	r2, r3, #5
 800494e:	6a3b      	ldr	r3, [r7, #32]
 8004950:	4413      	add	r3, r2
 8004952:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004960:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004968:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	015a      	lsls	r2, r3, #5
 800496e:	6a3b      	ldr	r3, [r7, #32]
 8004970:	4413      	add	r3, r2
 8004972:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004976:	461a      	mov	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 800497c:	6879      	ldr	r1, [r7, #4]
 800497e:	69ba      	ldr	r2, [r7, #24]
 8004980:	4613      	mov	r3, r2
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	4413      	add	r3, r2
 8004986:	00db      	lsls	r3, r3, #3
 8004988:	440b      	add	r3, r1
 800498a:	3350      	adds	r3, #80	; 0x50
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	f083 0301 	eor.w	r3, r3, #1
 8004992:	b2d8      	uxtb	r0, r3
 8004994:	6879      	ldr	r1, [r7, #4]
 8004996:	69ba      	ldr	r2, [r7, #24]
 8004998:	4613      	mov	r3, r2
 800499a:	009b      	lsls	r3, r3, #2
 800499c:	4413      	add	r3, r2
 800499e:	00db      	lsls	r3, r3, #3
 80049a0:	440b      	add	r3, r1
 80049a2:	3350      	adds	r3, #80	; 0x50
 80049a4:	4602      	mov	r2, r0
 80049a6:	701a      	strb	r2, [r3, #0]
      break;
 80049a8:	e001      	b.n	80049ae <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 80049aa:	bf00      	nop
 80049ac:	e000      	b.n	80049b0 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 80049ae:	bf00      	nop
  }
}
 80049b0:	bf00      	nop
 80049b2:	3728      	adds	r7, #40	; 0x28
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	1ff80000 	.word	0x1ff80000

080049bc <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b086      	sub	sp, #24
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80049e8:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	f003 0302 	and.w	r3, r3, #2
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	d113      	bne.n	8004a1c <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f003 0301 	and.w	r3, r3, #1
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d10a      	bne.n	8004a14 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	687a      	ldr	r2, [r7, #4]
 8004a04:	6812      	ldr	r2, [r2, #0]
 8004a06:	6992      	ldr	r2, [r2, #24]
 8004a08:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8004a0c:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f005 f966 	bl	8009ce0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	f043 0302 	orr.w	r3, r3, #2
 8004a1a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f003 0308 	and.w	r3, r3, #8
 8004a22:	2b08      	cmp	r3, #8
 8004a24:	d148      	bne.n	8004ab8 <HCD_Port_IRQHandler+0xfc>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	f043 0308 	orr.w	r3, r3, #8
 8004a2c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f003 0304 	and.w	r3, r3, #4
 8004a34:	2b04      	cmp	r3, #4
 8004a36:	d129      	bne.n	8004a8c <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	699b      	ldr	r3, [r3, #24]
 8004a3c:	2b02      	cmp	r3, #2
 8004a3e:	d113      	bne.n	8004a68 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004a46:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004a4a:	d106      	bne.n	8004a5a <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2102      	movs	r1, #2
 8004a52:	4618      	mov	r0, r3
 8004a54:	f003 fdc8 	bl	80085e8 <USB_InitFSLSPClkSel>
 8004a58:	e011      	b.n	8004a7e <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2101      	movs	r1, #1
 8004a60:	4618      	mov	r0, r3
 8004a62:	f003 fdc1 	bl	80085e8 <USB_InitFSLSPClkSel>
 8004a66:	e00a      	b.n	8004a7e <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d106      	bne.n	8004a7e <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a76:	461a      	mov	r2, r3
 8004a78:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004a7c:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f005 f958 	bl	8009d34 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f005 f92b 	bl	8009ce0 <HAL_HCD_Connect_Callback>
 8004a8a:	e015      	b.n	8004ab8 <HCD_Port_IRQHandler+0xfc>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f005 f95f 	bl	8009d50 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004a98:	461a      	mov	r2, r3
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004aa6:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	687a      	ldr	r2, [r7, #4]
 8004aae:	6812      	ldr	r2, [r2, #0]
 8004ab0:	6992      	ldr	r2, [r2, #24]
 8004ab2:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004ab6:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f003 0320 	and.w	r3, r3, #32
 8004abe:	2b20      	cmp	r3, #32
 8004ac0:	d103      	bne.n	8004aca <HCD_Port_IRQHandler+0x10e>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	f043 0320 	orr.w	r3, r3, #32
 8004ac8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	6013      	str	r3, [r2, #0]
}
 8004ad6:	bf00      	nop
 8004ad8:	3718      	adds	r7, #24
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
	...

08004ae0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ae0:	b590      	push	{r4, r7, lr}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d101      	bne.n	8004af2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e10f      	b.n	8004d12 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d106      	bne.n	8004b0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f004 fb06 	bl	8009118 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2224      	movs	r2, #36	; 0x24
 8004b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	6812      	ldr	r2, [r2, #0]
 8004b1c:	6812      	ldr	r2, [r2, #0]
 8004b1e:	f022 0201 	bic.w	r2, r2, #1
 8004b22:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b24:	f001 ffb6 	bl	8006a94 <HAL_RCC_GetPCLK1Freq>
 8004b28:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	4a7b      	ldr	r2, [pc, #492]	; (8004d1c <HAL_I2C_Init+0x23c>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d807      	bhi.n	8004b44 <HAL_I2C_Init+0x64>
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	4a7a      	ldr	r2, [pc, #488]	; (8004d20 <HAL_I2C_Init+0x240>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	bf94      	ite	ls
 8004b3c:	2301      	movls	r3, #1
 8004b3e:	2300      	movhi	r3, #0
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	e006      	b.n	8004b52 <HAL_I2C_Init+0x72>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4a77      	ldr	r2, [pc, #476]	; (8004d24 <HAL_I2C_Init+0x244>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	bf94      	ite	ls
 8004b4c:	2301      	movls	r3, #1
 8004b4e:	2300      	movhi	r3, #0
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d001      	beq.n	8004b5a <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e0db      	b.n	8004d12 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	4a72      	ldr	r2, [pc, #456]	; (8004d28 <HAL_I2C_Init+0x248>)
 8004b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b62:	0c9b      	lsrs	r3, r3, #18
 8004b64:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	6812      	ldr	r2, [r2, #0]
 8004b6e:	6852      	ldr	r2, [r2, #4]
 8004b70:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8004b74:	68ba      	ldr	r2, [r7, #8]
 8004b76:	430a      	orrs	r2, r1
 8004b78:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	6a1b      	ldr	r3, [r3, #32]
 8004b84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	4863      	ldr	r0, [pc, #396]	; (8004d1c <HAL_I2C_Init+0x23c>)
 8004b8e:	4283      	cmp	r3, r0
 8004b90:	d802      	bhi.n	8004b98 <HAL_I2C_Init+0xb8>
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	3301      	adds	r3, #1
 8004b96:	e009      	b.n	8004bac <HAL_I2C_Init+0xcc>
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004b9e:	fb00 f303 	mul.w	r3, r0, r3
 8004ba2:	4862      	ldr	r0, [pc, #392]	; (8004d2c <HAL_I2C_Init+0x24c>)
 8004ba4:	fba0 0303 	umull	r0, r3, r0, r3
 8004ba8:	099b      	lsrs	r3, r3, #6
 8004baa:	3301      	adds	r3, #1
 8004bac:	430b      	orrs	r3, r1
 8004bae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6818      	ldr	r0, [r3, #0]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	69db      	ldr	r3, [r3, #28]
 8004bba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004bbe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	4955      	ldr	r1, [pc, #340]	; (8004d1c <HAL_I2C_Init+0x23c>)
 8004bc8:	428b      	cmp	r3, r1
 8004bca:	d80d      	bhi.n	8004be8 <HAL_I2C_Init+0x108>
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	1e59      	subs	r1, r3, #1
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	005b      	lsls	r3, r3, #1
 8004bd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bda:	3301      	adds	r3, #1
 8004bdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004be0:	2b04      	cmp	r3, #4
 8004be2:	bf38      	it	cc
 8004be4:	2304      	movcc	r3, #4
 8004be6:	e04f      	b.n	8004c88 <HAL_I2C_Init+0x1a8>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d111      	bne.n	8004c14 <HAL_I2C_Init+0x134>
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	1e5c      	subs	r4, r3, #1
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6859      	ldr	r1, [r3, #4]
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	005b      	lsls	r3, r3, #1
 8004bfc:	440b      	add	r3, r1
 8004bfe:	fbb4 f3f3 	udiv	r3, r4, r3
 8004c02:	3301      	adds	r3, #1
 8004c04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	bf0c      	ite	eq
 8004c0c:	2301      	moveq	r3, #1
 8004c0e:	2300      	movne	r3, #0
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	e012      	b.n	8004c3a <HAL_I2C_Init+0x15a>
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	1e5c      	subs	r4, r3, #1
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6859      	ldr	r1, [r3, #4]
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	440b      	add	r3, r1
 8004c22:	0099      	lsls	r1, r3, #2
 8004c24:	440b      	add	r3, r1
 8004c26:	fbb4 f3f3 	udiv	r3, r4, r3
 8004c2a:	3301      	adds	r3, #1
 8004c2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	bf0c      	ite	eq
 8004c34:	2301      	moveq	r3, #1
 8004c36:	2300      	movne	r3, #0
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d001      	beq.n	8004c42 <HAL_I2C_Init+0x162>
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e022      	b.n	8004c88 <HAL_I2C_Init+0x1a8>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d10e      	bne.n	8004c68 <HAL_I2C_Init+0x188>
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	1e5c      	subs	r4, r3, #1
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6859      	ldr	r1, [r3, #4]
 8004c52:	460b      	mov	r3, r1
 8004c54:	005b      	lsls	r3, r3, #1
 8004c56:	440b      	add	r3, r1
 8004c58:	fbb4 f3f3 	udiv	r3, r4, r3
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c66:	e00f      	b.n	8004c88 <HAL_I2C_Init+0x1a8>
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	1e5c      	subs	r4, r3, #1
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6859      	ldr	r1, [r3, #4]
 8004c70:	460b      	mov	r3, r1
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	440b      	add	r3, r1
 8004c76:	0099      	lsls	r1, r3, #2
 8004c78:	440b      	add	r3, r1
 8004c7a:	fbb4 f3f3 	udiv	r3, r4, r3
 8004c7e:	3301      	adds	r3, #1
 8004c80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c84:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	687a      	ldr	r2, [r7, #4]
 8004c92:	6812      	ldr	r2, [r2, #0]
 8004c94:	6812      	ldr	r2, [r2, #0]
 8004c96:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	69d0      	ldr	r0, [r2, #28]
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	6a12      	ldr	r2, [r2, #32]
 8004ca2:	4302      	orrs	r2, r0
 8004ca4:	430a      	orrs	r2, r1
 8004ca6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004cb6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004cba:	6879      	ldr	r1, [r7, #4]
 8004cbc:	6908      	ldr	r0, [r1, #16]
 8004cbe:	6879      	ldr	r1, [r7, #4]
 8004cc0:	68c9      	ldr	r1, [r1, #12]
 8004cc2:	4301      	orrs	r1, r0
 8004cc4:	430b      	orrs	r3, r1
 8004cc6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	6812      	ldr	r2, [r2, #0]
 8004cd0:	68d2      	ldr	r2, [r2, #12]
 8004cd2:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	6950      	ldr	r0, [r2, #20]
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	6992      	ldr	r2, [r2, #24]
 8004cde:	4302      	orrs	r2, r0
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	6812      	ldr	r2, [r2, #0]
 8004cec:	6812      	ldr	r2, [r2, #0]
 8004cee:	f042 0201 	orr.w	r2, r2, #1
 8004cf2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2220      	movs	r2, #32
 8004cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d10:	2300      	movs	r3, #0
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3714      	adds	r7, #20
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd90      	pop	{r4, r7, pc}
 8004d1a:	bf00      	nop
 8004d1c:	000186a0 	.word	0x000186a0
 8004d20:	001e847f 	.word	0x001e847f
 8004d24:	003d08ff 	.word	0x003d08ff
 8004d28:	431bde83 	.word	0x431bde83
 8004d2c:	10624dd3 	.word	0x10624dd3

08004d30 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b082      	sub	sp, #8
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d101      	bne.n	8004d42 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e021      	b.n	8004d86 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2224      	movs	r2, #36	; 0x24
 8004d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	6812      	ldr	r2, [r2, #0]
 8004d52:	6812      	ldr	r2, [r2, #0]
 8004d54:	f022 0201 	bic.w	r2, r2, #1
 8004d58:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f004 fa46 	bl	80091ec <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3708      	adds	r7, #8
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}
	...

08004d90 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b088      	sub	sp, #32
 8004d94:	af02      	add	r7, sp, #8
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	4608      	mov	r0, r1
 8004d9a:	4611      	mov	r1, r2
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	4603      	mov	r3, r0
 8004da0:	817b      	strh	r3, [r7, #10]
 8004da2:	460b      	mov	r3, r1
 8004da4:	813b      	strh	r3, [r7, #8]
 8004da6:	4613      	mov	r3, r2
 8004da8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004daa:	f7fd fba1 	bl	80024f0 <HAL_GetTick>
 8004dae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	2b20      	cmp	r3, #32
 8004dba:	f040 80d9 	bne.w	8004f70 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	9300      	str	r3, [sp, #0]
 8004dc2:	2319      	movs	r3, #25
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	496d      	ldr	r1, [pc, #436]	; (8004f7c <HAL_I2C_Mem_Write+0x1ec>)
 8004dc8:	68f8      	ldr	r0, [r7, #12]
 8004dca:	f000 fc67 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d001      	beq.n	8004dd8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004dd4:	2302      	movs	r3, #2
 8004dd6:	e0cc      	b.n	8004f72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d101      	bne.n	8004de6 <HAL_I2C_Mem_Write+0x56>
 8004de2:	2302      	movs	r3, #2
 8004de4:	e0c5      	b.n	8004f72 <HAL_I2C_Mem_Write+0x1e2>
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2201      	movs	r2, #1
 8004dea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0301 	and.w	r3, r3, #1
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d007      	beq.n	8004e0c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68fa      	ldr	r2, [r7, #12]
 8004e02:	6812      	ldr	r2, [r2, #0]
 8004e04:	6812      	ldr	r2, [r2, #0]
 8004e06:	f042 0201 	orr.w	r2, r2, #1
 8004e0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	6812      	ldr	r2, [r2, #0]
 8004e14:	6812      	ldr	r2, [r2, #0]
 8004e16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2221      	movs	r2, #33	; 0x21
 8004e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2240      	movs	r2, #64	; 0x40
 8004e28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6a3a      	ldr	r2, [r7, #32]
 8004e36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004e3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e42:	b29a      	uxth	r2, r3
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	4a4d      	ldr	r2, [pc, #308]	; (8004f80 <HAL_I2C_Mem_Write+0x1f0>)
 8004e4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e4e:	88f8      	ldrh	r0, [r7, #6]
 8004e50:	893a      	ldrh	r2, [r7, #8]
 8004e52:	8979      	ldrh	r1, [r7, #10]
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	9301      	str	r3, [sp, #4]
 8004e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e5a:	9300      	str	r3, [sp, #0]
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	68f8      	ldr	r0, [r7, #12]
 8004e60:	f000 fac4 	bl	80053ec <I2C_RequestMemoryWrite>
 8004e64:	4603      	mov	r3, r0
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d052      	beq.n	8004f10 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e081      	b.n	8004f72 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e6e:	697a      	ldr	r2, [r7, #20]
 8004e70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e72:	68f8      	ldr	r0, [r7, #12]
 8004e74:	f000 fce8 	bl	8005848 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d00d      	beq.n	8004e9a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e82:	2b04      	cmp	r3, #4
 8004e84:	d107      	bne.n	8004e96 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	6812      	ldr	r2, [r2, #0]
 8004e8e:	6812      	ldr	r2, [r2, #0]
 8004e90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e94:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e06b      	b.n	8004f72 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68fa      	ldr	r2, [r7, #12]
 8004ea0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ea2:	7812      	ldrb	r2, [r2, #0]
 8004ea4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eaa:	1c5a      	adds	r2, r3, #1
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eb4:	3b01      	subs	r3, #1
 8004eb6:	b29a      	uxth	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	3b01      	subs	r3, #1
 8004ec4:	b29a      	uxth	r2, r3
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	695b      	ldr	r3, [r3, #20]
 8004ed0:	f003 0304 	and.w	r3, r3, #4
 8004ed4:	2b04      	cmp	r3, #4
 8004ed6:	d11b      	bne.n	8004f10 <HAL_I2C_Mem_Write+0x180>
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d017      	beq.n	8004f10 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68fa      	ldr	r2, [r7, #12]
 8004ee6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ee8:	7812      	ldrb	r2, [r2, #0]
 8004eea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef0:	1c5a      	adds	r2, r3, #1
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004efa:	3b01      	subs	r3, #1
 8004efc:	b29a      	uxth	r2, r3
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	3b01      	subs	r3, #1
 8004f0a:	b29a      	uxth	r2, r3
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d1aa      	bne.n	8004e6e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f18:	697a      	ldr	r2, [r7, #20]
 8004f1a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f1c:	68f8      	ldr	r0, [r7, #12]
 8004f1e:	f000 fcd4 	bl	80058ca <I2C_WaitOnBTFFlagUntilTimeout>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d00d      	beq.n	8004f44 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2c:	2b04      	cmp	r3, #4
 8004f2e:	d107      	bne.n	8004f40 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68fa      	ldr	r2, [r7, #12]
 8004f36:	6812      	ldr	r2, [r2, #0]
 8004f38:	6812      	ldr	r2, [r2, #0]
 8004f3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f3e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e016      	b.n	8004f72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	6812      	ldr	r2, [r2, #0]
 8004f4c:	6812      	ldr	r2, [r2, #0]
 8004f4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2220      	movs	r2, #32
 8004f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	e000      	b.n	8004f72 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004f70:	2302      	movs	r3, #2
  }
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3718      	adds	r7, #24
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	00100002 	.word	0x00100002
 8004f80:	ffff0000 	.word	0xffff0000

08004f84 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b08c      	sub	sp, #48	; 0x30
 8004f88:	af02      	add	r7, sp, #8
 8004f8a:	60f8      	str	r0, [r7, #12]
 8004f8c:	4608      	mov	r0, r1
 8004f8e:	4611      	mov	r1, r2
 8004f90:	461a      	mov	r2, r3
 8004f92:	4603      	mov	r3, r0
 8004f94:	817b      	strh	r3, [r7, #10]
 8004f96:	460b      	mov	r3, r1
 8004f98:	813b      	strh	r3, [r7, #8]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f9e:	f7fd faa7 	bl	80024f0 <HAL_GetTick>
 8004fa2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	2b20      	cmp	r3, #32
 8004fae:	f040 8208 	bne.w	80053c2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fb4:	9300      	str	r3, [sp, #0]
 8004fb6:	2319      	movs	r3, #25
 8004fb8:	2201      	movs	r2, #1
 8004fba:	497b      	ldr	r1, [pc, #492]	; (80051a8 <HAL_I2C_Mem_Read+0x224>)
 8004fbc:	68f8      	ldr	r0, [r7, #12]
 8004fbe:	f000 fb6d 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d001      	beq.n	8004fcc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004fc8:	2302      	movs	r3, #2
 8004fca:	e1fb      	b.n	80053c4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d101      	bne.n	8004fda <HAL_I2C_Mem_Read+0x56>
 8004fd6:	2302      	movs	r3, #2
 8004fd8:	e1f4      	b.n	80053c4 <HAL_I2C_Mem_Read+0x440>
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 0301 	and.w	r3, r3, #1
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d007      	beq.n	8005000 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68fa      	ldr	r2, [r7, #12]
 8004ff6:	6812      	ldr	r2, [r2, #0]
 8004ff8:	6812      	ldr	r2, [r2, #0]
 8004ffa:	f042 0201 	orr.w	r2, r2, #1
 8004ffe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68fa      	ldr	r2, [r7, #12]
 8005006:	6812      	ldr	r2, [r2, #0]
 8005008:	6812      	ldr	r2, [r2, #0]
 800500a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800500e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2222      	movs	r2, #34	; 0x22
 8005014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2240      	movs	r2, #64	; 0x40
 800501c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2200      	movs	r2, #0
 8005024:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800502a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005030:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005036:	b29a      	uxth	r2, r3
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	4a5b      	ldr	r2, [pc, #364]	; (80051ac <HAL_I2C_Mem_Read+0x228>)
 8005040:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005042:	88f8      	ldrh	r0, [r7, #6]
 8005044:	893a      	ldrh	r2, [r7, #8]
 8005046:	8979      	ldrh	r1, [r7, #10]
 8005048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800504a:	9301      	str	r3, [sp, #4]
 800504c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	4603      	mov	r3, r0
 8005052:	68f8      	ldr	r0, [r7, #12]
 8005054:	f000 fa52 	bl	80054fc <I2C_RequestMemoryRead>
 8005058:	4603      	mov	r3, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	d001      	beq.n	8005062 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e1b0      	b.n	80053c4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005066:	2b00      	cmp	r3, #0
 8005068:	d113      	bne.n	8005092 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800506a:	2300      	movs	r3, #0
 800506c:	623b      	str	r3, [r7, #32]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	695b      	ldr	r3, [r3, #20]
 8005074:	623b      	str	r3, [r7, #32]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	699b      	ldr	r3, [r3, #24]
 800507c:	623b      	str	r3, [r7, #32]
 800507e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68fa      	ldr	r2, [r7, #12]
 8005086:	6812      	ldr	r2, [r2, #0]
 8005088:	6812      	ldr	r2, [r2, #0]
 800508a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800508e:	601a      	str	r2, [r3, #0]
 8005090:	e184      	b.n	800539c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005096:	2b01      	cmp	r3, #1
 8005098:	d11b      	bne.n	80050d2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	6812      	ldr	r2, [r2, #0]
 80050a2:	6812      	ldr	r2, [r2, #0]
 80050a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050aa:	2300      	movs	r3, #0
 80050ac:	61fb      	str	r3, [r7, #28]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	61fb      	str	r3, [r7, #28]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	699b      	ldr	r3, [r3, #24]
 80050bc:	61fb      	str	r3, [r7, #28]
 80050be:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	6812      	ldr	r2, [r2, #0]
 80050c8:	6812      	ldr	r2, [r2, #0]
 80050ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050ce:	601a      	str	r2, [r3, #0]
 80050d0:	e164      	b.n	800539c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050d6:	2b02      	cmp	r3, #2
 80050d8:	d11b      	bne.n	8005112 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	6812      	ldr	r2, [r2, #0]
 80050e2:	6812      	ldr	r2, [r2, #0]
 80050e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050e8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	68fa      	ldr	r2, [r7, #12]
 80050f0:	6812      	ldr	r2, [r2, #0]
 80050f2:	6812      	ldr	r2, [r2, #0]
 80050f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050fa:	2300      	movs	r3, #0
 80050fc:	61bb      	str	r3, [r7, #24]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	695b      	ldr	r3, [r3, #20]
 8005104:	61bb      	str	r3, [r7, #24]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	699b      	ldr	r3, [r3, #24]
 800510c:	61bb      	str	r3, [r7, #24]
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	e144      	b.n	800539c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005112:	2300      	movs	r3, #0
 8005114:	617b      	str	r3, [r7, #20]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	695b      	ldr	r3, [r3, #20]
 800511c:	617b      	str	r3, [r7, #20]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	699b      	ldr	r3, [r3, #24]
 8005124:	617b      	str	r3, [r7, #20]
 8005126:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005128:	e138      	b.n	800539c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800512e:	2b03      	cmp	r3, #3
 8005130:	f200 80f1 	bhi.w	8005316 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005138:	2b01      	cmp	r3, #1
 800513a:	d123      	bne.n	8005184 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800513c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800513e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 fc03 	bl	800594c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d001      	beq.n	8005150 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e139      	b.n	80053c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005154:	68fa      	ldr	r2, [r7, #12]
 8005156:	6812      	ldr	r2, [r2, #0]
 8005158:	6912      	ldr	r2, [r2, #16]
 800515a:	b2d2      	uxtb	r2, r2
 800515c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005162:	1c5a      	adds	r2, r3, #1
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800516c:	3b01      	subs	r3, #1
 800516e:	b29a      	uxth	r2, r3
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005178:	b29b      	uxth	r3, r3
 800517a:	3b01      	subs	r3, #1
 800517c:	b29a      	uxth	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005182:	e10b      	b.n	800539c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005188:	2b02      	cmp	r3, #2
 800518a:	d14e      	bne.n	800522a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800518c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518e:	9300      	str	r3, [sp, #0]
 8005190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005192:	2200      	movs	r2, #0
 8005194:	4906      	ldr	r1, [pc, #24]	; (80051b0 <HAL_I2C_Mem_Read+0x22c>)
 8005196:	68f8      	ldr	r0, [r7, #12]
 8005198:	f000 fa80 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d008      	beq.n	80051b4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e10e      	b.n	80053c4 <HAL_I2C_Mem_Read+0x440>
 80051a6:	bf00      	nop
 80051a8:	00100002 	.word	0x00100002
 80051ac:	ffff0000 	.word	0xffff0000
 80051b0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	68fa      	ldr	r2, [r7, #12]
 80051ba:	6812      	ldr	r2, [r2, #0]
 80051bc:	6812      	ldr	r2, [r2, #0]
 80051be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	6812      	ldr	r2, [r2, #0]
 80051cc:	6912      	ldr	r2, [r2, #16]
 80051ce:	b2d2      	uxtb	r2, r2
 80051d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d6:	1c5a      	adds	r2, r3, #1
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051e0:	3b01      	subs	r3, #1
 80051e2:	b29a      	uxth	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ec:	b29b      	uxth	r3, r3
 80051ee:	3b01      	subs	r3, #1
 80051f0:	b29a      	uxth	r2, r3
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fa:	68fa      	ldr	r2, [r7, #12]
 80051fc:	6812      	ldr	r2, [r2, #0]
 80051fe:	6912      	ldr	r2, [r2, #16]
 8005200:	b2d2      	uxtb	r2, r2
 8005202:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005208:	1c5a      	adds	r2, r3, #1
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005212:	3b01      	subs	r3, #1
 8005214:	b29a      	uxth	r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800521e:	b29b      	uxth	r3, r3
 8005220:	3b01      	subs	r3, #1
 8005222:	b29a      	uxth	r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005228:	e0b8      	b.n	800539c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800522a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522c:	9300      	str	r3, [sp, #0]
 800522e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005230:	2200      	movs	r2, #0
 8005232:	4966      	ldr	r1, [pc, #408]	; (80053cc <HAL_I2C_Mem_Read+0x448>)
 8005234:	68f8      	ldr	r0, [r7, #12]
 8005236:	f000 fa31 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d001      	beq.n	8005244 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e0bf      	b.n	80053c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	6812      	ldr	r2, [r2, #0]
 800524c:	6812      	ldr	r2, [r2, #0]
 800524e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005252:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	6812      	ldr	r2, [r2, #0]
 800525c:	6912      	ldr	r2, [r2, #16]
 800525e:	b2d2      	uxtb	r2, r2
 8005260:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005266:	1c5a      	adds	r2, r3, #1
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005270:	3b01      	subs	r3, #1
 8005272:	b29a      	uxth	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800527c:	b29b      	uxth	r3, r3
 800527e:	3b01      	subs	r3, #1
 8005280:	b29a      	uxth	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005288:	9300      	str	r3, [sp, #0]
 800528a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800528c:	2200      	movs	r2, #0
 800528e:	494f      	ldr	r1, [pc, #316]	; (80053cc <HAL_I2C_Mem_Read+0x448>)
 8005290:	68f8      	ldr	r0, [r7, #12]
 8005292:	f000 fa03 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d001      	beq.n	80052a0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e091      	b.n	80053c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	6812      	ldr	r2, [r2, #0]
 80052a8:	6812      	ldr	r2, [r2, #0]
 80052aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	6812      	ldr	r2, [r2, #0]
 80052b8:	6912      	ldr	r2, [r2, #16]
 80052ba:	b2d2      	uxtb	r2, r2
 80052bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c2:	1c5a      	adds	r2, r3, #1
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052cc:	3b01      	subs	r3, #1
 80052ce:	b29a      	uxth	r2, r3
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d8:	b29b      	uxth	r3, r3
 80052da:	3b01      	subs	r3, #1
 80052dc:	b29a      	uxth	r2, r3
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e6:	68fa      	ldr	r2, [r7, #12]
 80052e8:	6812      	ldr	r2, [r2, #0]
 80052ea:	6912      	ldr	r2, [r2, #16]
 80052ec:	b2d2      	uxtb	r2, r2
 80052ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f4:	1c5a      	adds	r2, r3, #1
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052fe:	3b01      	subs	r3, #1
 8005300:	b29a      	uxth	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800530a:	b29b      	uxth	r3, r3
 800530c:	3b01      	subs	r3, #1
 800530e:	b29a      	uxth	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005314:	e042      	b.n	800539c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005316:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005318:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800531a:	68f8      	ldr	r0, [r7, #12]
 800531c:	f000 fb16 	bl	800594c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d001      	beq.n	800532a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e04c      	b.n	80053c4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532e:	68fa      	ldr	r2, [r7, #12]
 8005330:	6812      	ldr	r2, [r2, #0]
 8005332:	6912      	ldr	r2, [r2, #16]
 8005334:	b2d2      	uxtb	r2, r2
 8005336:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800533c:	1c5a      	adds	r2, r3, #1
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005346:	3b01      	subs	r3, #1
 8005348:	b29a      	uxth	r2, r3
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005352:	b29b      	uxth	r3, r3
 8005354:	3b01      	subs	r3, #1
 8005356:	b29a      	uxth	r2, r3
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	f003 0304 	and.w	r3, r3, #4
 8005366:	2b04      	cmp	r3, #4
 8005368:	d118      	bne.n	800539c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	6812      	ldr	r2, [r2, #0]
 8005372:	6912      	ldr	r2, [r2, #16]
 8005374:	b2d2      	uxtb	r2, r2
 8005376:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537c:	1c5a      	adds	r2, r3, #1
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005386:	3b01      	subs	r3, #1
 8005388:	b29a      	uxth	r2, r3
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005392:	b29b      	uxth	r3, r3
 8005394:	3b01      	subs	r3, #1
 8005396:	b29a      	uxth	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	f47f aec2 	bne.w	800512a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2220      	movs	r2, #32
 80053aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80053be:	2300      	movs	r3, #0
 80053c0:	e000      	b.n	80053c4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80053c2:	2302      	movs	r3, #2
  }
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3728      	adds	r7, #40	; 0x28
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	00010004 	.word	0x00010004

080053d0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053de:	b2db      	uxtb	r3, r3
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b088      	sub	sp, #32
 80053f0:	af02      	add	r7, sp, #8
 80053f2:	60f8      	str	r0, [r7, #12]
 80053f4:	4608      	mov	r0, r1
 80053f6:	4611      	mov	r1, r2
 80053f8:	461a      	mov	r2, r3
 80053fa:	4603      	mov	r3, r0
 80053fc:	817b      	strh	r3, [r7, #10]
 80053fe:	460b      	mov	r3, r1
 8005400:	813b      	strh	r3, [r7, #8]
 8005402:	4613      	mov	r3, r2
 8005404:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	6812      	ldr	r2, [r2, #0]
 800540e:	6812      	ldr	r2, [r2, #0]
 8005410:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005414:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005418:	9300      	str	r3, [sp, #0]
 800541a:	6a3b      	ldr	r3, [r7, #32]
 800541c:	2200      	movs	r2, #0
 800541e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005422:	68f8      	ldr	r0, [r7, #12]
 8005424:	f000 f93a 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d001      	beq.n	8005432 <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	e05e      	b.n	80054f0 <I2C_RequestMemoryWrite+0x104>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	897a      	ldrh	r2, [r7, #10]
 8005438:	b2d2      	uxtb	r2, r2
 800543a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800543e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005442:	6a3a      	ldr	r2, [r7, #32]
 8005444:	492c      	ldr	r1, [pc, #176]	; (80054f8 <I2C_RequestMemoryWrite+0x10c>)
 8005446:	68f8      	ldr	r0, [r7, #12]
 8005448:	f000 f97f 	bl	800574a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d001      	beq.n	8005456 <I2C_RequestMemoryWrite+0x6a>
  {
    return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e04c      	b.n	80054f0 <I2C_RequestMemoryWrite+0x104>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005456:	2300      	movs	r3, #0
 8005458:	617b      	str	r3, [r7, #20]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	695b      	ldr	r3, [r3, #20]
 8005460:	617b      	str	r3, [r7, #20]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	617b      	str	r3, [r7, #20]
 800546a:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800546c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800546e:	6a39      	ldr	r1, [r7, #32]
 8005470:	68f8      	ldr	r0, [r7, #12]
 8005472:	f000 f9e9 	bl	8005848 <I2C_WaitOnTXEFlagUntilTimeout>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d00d      	beq.n	8005498 <I2C_RequestMemoryWrite+0xac>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005480:	2b04      	cmp	r3, #4
 8005482:	d107      	bne.n	8005494 <I2C_RequestMemoryWrite+0xa8>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	68fa      	ldr	r2, [r7, #12]
 800548a:	6812      	ldr	r2, [r2, #0]
 800548c:	6812      	ldr	r2, [r2, #0]
 800548e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005492:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e02b      	b.n	80054f0 <I2C_RequestMemoryWrite+0x104>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005498:	88fb      	ldrh	r3, [r7, #6]
 800549a:	2b01      	cmp	r3, #1
 800549c:	d105      	bne.n	80054aa <I2C_RequestMemoryWrite+0xbe>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	893a      	ldrh	r2, [r7, #8]
 80054a4:	b2d2      	uxtb	r2, r2
 80054a6:	611a      	str	r2, [r3, #16]
 80054a8:	e021      	b.n	80054ee <I2C_RequestMemoryWrite+0x102>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	893a      	ldrh	r2, [r7, #8]
 80054b0:	0a12      	lsrs	r2, r2, #8
 80054b2:	b292      	uxth	r2, r2
 80054b4:	b2d2      	uxtb	r2, r2
 80054b6:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054ba:	6a39      	ldr	r1, [r7, #32]
 80054bc:	68f8      	ldr	r0, [r7, #12]
 80054be:	f000 f9c3 	bl	8005848 <I2C_WaitOnTXEFlagUntilTimeout>
 80054c2:	4603      	mov	r3, r0
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d00d      	beq.n	80054e4 <I2C_RequestMemoryWrite+0xf8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054cc:	2b04      	cmp	r3, #4
 80054ce:	d107      	bne.n	80054e0 <I2C_RequestMemoryWrite+0xf4>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	68fa      	ldr	r2, [r7, #12]
 80054d6:	6812      	ldr	r2, [r2, #0]
 80054d8:	6812      	ldr	r2, [r2, #0]
 80054da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054de:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e005      	b.n	80054f0 <I2C_RequestMemoryWrite+0x104>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	893a      	ldrh	r2, [r7, #8]
 80054ea:	b2d2      	uxtb	r2, r2
 80054ec:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80054ee:	2300      	movs	r3, #0
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3718      	adds	r7, #24
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	00010002 	.word	0x00010002

080054fc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b088      	sub	sp, #32
 8005500:	af02      	add	r7, sp, #8
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	4608      	mov	r0, r1
 8005506:	4611      	mov	r1, r2
 8005508:	461a      	mov	r2, r3
 800550a:	4603      	mov	r3, r0
 800550c:	817b      	strh	r3, [r7, #10]
 800550e:	460b      	mov	r3, r1
 8005510:	813b      	strh	r3, [r7, #8]
 8005512:	4613      	mov	r3, r2
 8005514:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	6812      	ldr	r2, [r2, #0]
 800551e:	6812      	ldr	r2, [r2, #0]
 8005520:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005524:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68fa      	ldr	r2, [r7, #12]
 800552c:	6812      	ldr	r2, [r2, #0]
 800552e:	6812      	ldr	r2, [r2, #0]
 8005530:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005534:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005538:	9300      	str	r3, [sp, #0]
 800553a:	6a3b      	ldr	r3, [r7, #32]
 800553c:	2200      	movs	r2, #0
 800553e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005542:	68f8      	ldr	r0, [r7, #12]
 8005544:	f000 f8aa 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d001      	beq.n	8005552 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e09d      	b.n	800568e <I2C_RequestMemoryRead+0x192>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	897a      	ldrh	r2, [r7, #10]
 8005558:	b2d2      	uxtb	r2, r2
 800555a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800555e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005562:	6a3a      	ldr	r2, [r7, #32]
 8005564:	494c      	ldr	r1, [pc, #304]	; (8005698 <I2C_RequestMemoryRead+0x19c>)
 8005566:	68f8      	ldr	r0, [r7, #12]
 8005568:	f000 f8ef 	bl	800574a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800556c:	4603      	mov	r3, r0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d001      	beq.n	8005576 <I2C_RequestMemoryRead+0x7a>
  {
    return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e08b      	b.n	800568e <I2C_RequestMemoryRead+0x192>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005576:	2300      	movs	r3, #0
 8005578:	617b      	str	r3, [r7, #20]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	695b      	ldr	r3, [r3, #20]
 8005580:	617b      	str	r3, [r7, #20]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	617b      	str	r3, [r7, #20]
 800558a:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800558c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800558e:	6a39      	ldr	r1, [r7, #32]
 8005590:	68f8      	ldr	r0, [r7, #12]
 8005592:	f000 f959 	bl	8005848 <I2C_WaitOnTXEFlagUntilTimeout>
 8005596:	4603      	mov	r3, r0
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00d      	beq.n	80055b8 <I2C_RequestMemoryRead+0xbc>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a0:	2b04      	cmp	r3, #4
 80055a2:	d107      	bne.n	80055b4 <I2C_RequestMemoryRead+0xb8>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	6812      	ldr	r2, [r2, #0]
 80055ac:	6812      	ldr	r2, [r2, #0]
 80055ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055b2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e06a      	b.n	800568e <I2C_RequestMemoryRead+0x192>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80055b8:	88fb      	ldrh	r3, [r7, #6]
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d105      	bne.n	80055ca <I2C_RequestMemoryRead+0xce>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	893a      	ldrh	r2, [r7, #8]
 80055c4:	b2d2      	uxtb	r2, r2
 80055c6:	611a      	str	r2, [r3, #16]
 80055c8:	e021      	b.n	800560e <I2C_RequestMemoryRead+0x112>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	893a      	ldrh	r2, [r7, #8]
 80055d0:	0a12      	lsrs	r2, r2, #8
 80055d2:	b292      	uxth	r2, r2
 80055d4:	b2d2      	uxtb	r2, r2
 80055d6:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055da:	6a39      	ldr	r1, [r7, #32]
 80055dc:	68f8      	ldr	r0, [r7, #12]
 80055de:	f000 f933 	bl	8005848 <I2C_WaitOnTXEFlagUntilTimeout>
 80055e2:	4603      	mov	r3, r0
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00d      	beq.n	8005604 <I2C_RequestMemoryRead+0x108>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ec:	2b04      	cmp	r3, #4
 80055ee:	d107      	bne.n	8005600 <I2C_RequestMemoryRead+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	68fa      	ldr	r2, [r7, #12]
 80055f6:	6812      	ldr	r2, [r2, #0]
 80055f8:	6812      	ldr	r2, [r2, #0]
 80055fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055fe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e044      	b.n	800568e <I2C_RequestMemoryRead+0x192>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	893a      	ldrh	r2, [r7, #8]
 800560a:	b2d2      	uxtb	r2, r2
 800560c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800560e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005610:	6a39      	ldr	r1, [r7, #32]
 8005612:	68f8      	ldr	r0, [r7, #12]
 8005614:	f000 f918 	bl	8005848 <I2C_WaitOnTXEFlagUntilTimeout>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d00d      	beq.n	800563a <I2C_RequestMemoryRead+0x13e>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005622:	2b04      	cmp	r3, #4
 8005624:	d107      	bne.n	8005636 <I2C_RequestMemoryRead+0x13a>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	68fa      	ldr	r2, [r7, #12]
 800562c:	6812      	ldr	r2, [r2, #0]
 800562e:	6812      	ldr	r2, [r2, #0]
 8005630:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005634:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e029      	b.n	800568e <I2C_RequestMemoryRead+0x192>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	6812      	ldr	r2, [r2, #0]
 8005642:	6812      	ldr	r2, [r2, #0]
 8005644:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005648:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800564a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800564c:	9300      	str	r3, [sp, #0]
 800564e:	6a3b      	ldr	r3, [r7, #32]
 8005650:	2200      	movs	r2, #0
 8005652:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005656:	68f8      	ldr	r0, [r7, #12]
 8005658:	f000 f820 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 800565c:	4603      	mov	r3, r0
 800565e:	2b00      	cmp	r3, #0
 8005660:	d001      	beq.n	8005666 <I2C_RequestMemoryRead+0x16a>
  {
    return HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e013      	b.n	800568e <I2C_RequestMemoryRead+0x192>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	897a      	ldrh	r2, [r7, #10]
 800566c:	b2d2      	uxtb	r2, r2
 800566e:	f042 0201 	orr.w	r2, r2, #1
 8005672:	b2d2      	uxtb	r2, r2
 8005674:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005678:	6a3a      	ldr	r2, [r7, #32]
 800567a:	4907      	ldr	r1, [pc, #28]	; (8005698 <I2C_RequestMemoryRead+0x19c>)
 800567c:	68f8      	ldr	r0, [r7, #12]
 800567e:	f000 f864 	bl	800574a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005682:	4603      	mov	r3, r0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d001      	beq.n	800568c <I2C_RequestMemoryRead+0x190>
  {
    return HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	e000      	b.n	800568e <I2C_RequestMemoryRead+0x192>
  }

  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3718      	adds	r7, #24
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	00010002 	.word	0x00010002

0800569c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	603b      	str	r3, [r7, #0]
 80056a8:	4613      	mov	r3, r2
 80056aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056ac:	e025      	b.n	80056fa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056b4:	d021      	beq.n	80056fa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056b6:	f7fc ff1b 	bl	80024f0 <HAL_GetTick>
 80056ba:	4602      	mov	r2, r0
 80056bc:	69bb      	ldr	r3, [r7, #24]
 80056be:	1ad2      	subs	r2, r2, r3
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d802      	bhi.n	80056cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d116      	bne.n	80056fa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2200      	movs	r2, #0
 80056d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2220      	movs	r2, #32
 80056d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e6:	f043 0220 	orr.w	r2, r3, #32
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2200      	movs	r2, #0
 80056f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e023      	b.n	8005742 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	0c1b      	lsrs	r3, r3, #16
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	2b01      	cmp	r3, #1
 8005702:	d10d      	bne.n	8005720 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	695b      	ldr	r3, [r3, #20]
 800570a:	43da      	mvns	r2, r3
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	4013      	ands	r3, r2
 8005710:	b29b      	uxth	r3, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	bf0c      	ite	eq
 8005716:	2301      	moveq	r3, #1
 8005718:	2300      	movne	r3, #0
 800571a:	b2db      	uxtb	r3, r3
 800571c:	461a      	mov	r2, r3
 800571e:	e00c      	b.n	800573a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	699b      	ldr	r3, [r3, #24]
 8005726:	43da      	mvns	r2, r3
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	4013      	ands	r3, r2
 800572c:	b29b      	uxth	r3, r3
 800572e:	2b00      	cmp	r3, #0
 8005730:	bf0c      	ite	eq
 8005732:	2301      	moveq	r3, #1
 8005734:	2300      	movne	r3, #0
 8005736:	b2db      	uxtb	r3, r3
 8005738:	461a      	mov	r2, r3
 800573a:	79fb      	ldrb	r3, [r7, #7]
 800573c:	429a      	cmp	r2, r3
 800573e:	d0b6      	beq.n	80056ae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005740:	2300      	movs	r3, #0
}
 8005742:	4618      	mov	r0, r3
 8005744:	3710      	adds	r7, #16
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}

0800574a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800574a:	b580      	push	{r7, lr}
 800574c:	b084      	sub	sp, #16
 800574e:	af00      	add	r7, sp, #0
 8005750:	60f8      	str	r0, [r7, #12]
 8005752:	60b9      	str	r1, [r7, #8]
 8005754:	607a      	str	r2, [r7, #4]
 8005756:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005758:	e051      	b.n	80057fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	695b      	ldr	r3, [r3, #20]
 8005760:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005764:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005768:	d123      	bne.n	80057b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	68fa      	ldr	r2, [r7, #12]
 8005770:	6812      	ldr	r2, [r2, #0]
 8005772:	6812      	ldr	r2, [r2, #0]
 8005774:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005778:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005782:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2220      	movs	r2, #32
 800578e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2200      	movs	r2, #0
 8005796:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800579e:	f043 0204 	orr.w	r2, r3, #4
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e046      	b.n	8005840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80057b8:	d021      	beq.n	80057fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057ba:	f7fc fe99 	bl	80024f0 <HAL_GetTick>
 80057be:	4602      	mov	r2, r0
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	1ad2      	subs	r2, r2, r3
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d802      	bhi.n	80057d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d116      	bne.n	80057fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2220      	movs	r2, #32
 80057da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ea:	f043 0220 	orr.w	r2, r3, #32
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e020      	b.n	8005840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	0c1b      	lsrs	r3, r3, #16
 8005802:	b2db      	uxtb	r3, r3
 8005804:	2b01      	cmp	r3, #1
 8005806:	d10c      	bne.n	8005822 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	695b      	ldr	r3, [r3, #20]
 800580e:	43da      	mvns	r2, r3
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	4013      	ands	r3, r2
 8005814:	b29b      	uxth	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	bf14      	ite	ne
 800581a:	2301      	movne	r3, #1
 800581c:	2300      	moveq	r3, #0
 800581e:	b2db      	uxtb	r3, r3
 8005820:	e00b      	b.n	800583a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	43da      	mvns	r2, r3
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	4013      	ands	r3, r2
 800582e:	b29b      	uxth	r3, r3
 8005830:	2b00      	cmp	r3, #0
 8005832:	bf14      	ite	ne
 8005834:	2301      	movne	r3, #1
 8005836:	2300      	moveq	r3, #0
 8005838:	b2db      	uxtb	r3, r3
 800583a:	2b00      	cmp	r3, #0
 800583c:	d18d      	bne.n	800575a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800583e:	2300      	movs	r3, #0
}
 8005840:	4618      	mov	r0, r3
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005854:	e02d      	b.n	80058b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005856:	68f8      	ldr	r0, [r7, #12]
 8005858:	f000 f8ce 	bl	80059f8 <I2C_IsAcknowledgeFailed>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d001      	beq.n	8005866 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e02d      	b.n	80058c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800586c:	d021      	beq.n	80058b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800586e:	f7fc fe3f 	bl	80024f0 <HAL_GetTick>
 8005872:	4602      	mov	r2, r0
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	1ad2      	subs	r2, r2, r3
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	429a      	cmp	r2, r3
 800587c:	d802      	bhi.n	8005884 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d116      	bne.n	80058b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2200      	movs	r2, #0
 8005888:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2220      	movs	r2, #32
 800588e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2200      	movs	r2, #0
 8005896:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589e:	f043 0220 	orr.w	r2, r3, #32
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e007      	b.n	80058c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	695b      	ldr	r3, [r3, #20]
 80058b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058bc:	2b80      	cmp	r3, #128	; 0x80
 80058be:	d1ca      	bne.n	8005856 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3710      	adds	r7, #16
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}

080058ca <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058ca:	b580      	push	{r7, lr}
 80058cc:	b084      	sub	sp, #16
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	60f8      	str	r0, [r7, #12]
 80058d2:	60b9      	str	r1, [r7, #8]
 80058d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80058d6:	e02d      	b.n	8005934 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80058d8:	68f8      	ldr	r0, [r7, #12]
 80058da:	f000 f88d 	bl	80059f8 <I2C_IsAcknowledgeFailed>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d001      	beq.n	80058e8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e02d      	b.n	8005944 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058ee:	d021      	beq.n	8005934 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058f0:	f7fc fdfe 	bl	80024f0 <HAL_GetTick>
 80058f4:	4602      	mov	r2, r0
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	1ad2      	subs	r2, r2, r3
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d802      	bhi.n	8005906 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d116      	bne.n	8005934 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2200      	movs	r2, #0
 800590a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2220      	movs	r2, #32
 8005910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005920:	f043 0220 	orr.w	r2, r3, #32
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e007      	b.n	8005944 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	695b      	ldr	r3, [r3, #20]
 800593a:	f003 0304 	and.w	r3, r3, #4
 800593e:	2b04      	cmp	r3, #4
 8005940:	d1ca      	bne.n	80058d8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	3710      	adds	r7, #16
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b084      	sub	sp, #16
 8005950:	af00      	add	r7, sp, #0
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005958:	e042      	b.n	80059e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	695b      	ldr	r3, [r3, #20]
 8005960:	f003 0310 	and.w	r3, r3, #16
 8005964:	2b10      	cmp	r3, #16
 8005966:	d119      	bne.n	800599c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f06f 0210 	mvn.w	r2, #16
 8005970:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2200      	movs	r2, #0
 8005976:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2220      	movs	r2, #32
 800597c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	e029      	b.n	80059f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800599c:	f7fc fda8 	bl	80024f0 <HAL_GetTick>
 80059a0:	4602      	mov	r2, r0
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	1ad2      	subs	r2, r2, r3
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d802      	bhi.n	80059b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d116      	bne.n	80059e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2200      	movs	r2, #0
 80059b6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2220      	movs	r2, #32
 80059bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2200      	movs	r2, #0
 80059c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059cc:	f043 0220 	orr.w	r2, r3, #32
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2200      	movs	r2, #0
 80059d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	e007      	b.n	80059f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	695b      	ldr	r3, [r3, #20]
 80059e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ea:	2b40      	cmp	r3, #64	; 0x40
 80059ec:	d1b5      	bne.n	800595a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80059ee:	2300      	movs	r3, #0
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3710      	adds	r7, #16
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	695b      	ldr	r3, [r3, #20]
 8005a06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a0e:	d11b      	bne.n	8005a48 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005a18:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2220      	movs	r2, #32
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a34:	f043 0204 	orr.w	r2, r3, #4
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e000      	b.n	8005a4a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	370c      	adds	r7, #12
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005a56:	b480      	push	{r7}
 8005a58:	b083      	sub	sp, #12
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
 8005a5e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	2b20      	cmp	r3, #32
 8005a6a:	d129      	bne.n	8005ac0 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2224      	movs	r2, #36	; 0x24
 8005a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	6812      	ldr	r2, [r2, #0]
 8005a7c:	6812      	ldr	r2, [r2, #0]
 8005a7e:	f022 0201 	bic.w	r2, r2, #1
 8005a82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	687a      	ldr	r2, [r7, #4]
 8005a8a:	6812      	ldr	r2, [r2, #0]
 8005a8c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005a8e:	f022 0210 	bic.w	r2, r2, #16
 8005a92:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	6812      	ldr	r2, [r2, #0]
 8005a9c:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8005a9e:	683a      	ldr	r2, [r7, #0]
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	6812      	ldr	r2, [r2, #0]
 8005aac:	6812      	ldr	r2, [r2, #0]
 8005aae:	f042 0201 	orr.w	r2, r2, #1
 8005ab2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2220      	movs	r2, #32
 8005ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005abc:	2300      	movs	r3, #0
 8005abe:	e000      	b.n	8005ac2 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005ac0:	2302      	movs	r3, #2
  }
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	370c      	adds	r7, #12
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr

08005ace <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005ace:	b480      	push	{r7}
 8005ad0:	b085      	sub	sp, #20
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6078      	str	r0, [r7, #4]
 8005ad6:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b20      	cmp	r3, #32
 8005ae6:	d12a      	bne.n	8005b3e <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2224      	movs	r2, #36	; 0x24
 8005aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	6812      	ldr	r2, [r2, #0]
 8005af8:	6812      	ldr	r2, [r2, #0]
 8005afa:	f022 0201 	bic.w	r2, r2, #1
 8005afe:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b06:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005b08:	89fb      	ldrh	r3, [r7, #14]
 8005b0a:	f023 030f 	bic.w	r3, r3, #15
 8005b0e:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	b29a      	uxth	r2, r3
 8005b14:	89fb      	ldrh	r3, [r7, #14]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	89fa      	ldrh	r2, [r7, #14]
 8005b20:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	6812      	ldr	r2, [r2, #0]
 8005b2a:	6812      	ldr	r2, [r2, #0]
 8005b2c:	f042 0201 	orr.w	r2, r2, #1
 8005b30:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2220      	movs	r2, #32
 8005b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	e000      	b.n	8005b40 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005b3e:	2302      	movs	r3, #2
  }
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3714      	adds	r7, #20
 8005b44:	46bd      	mov	sp, r7
 8005b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4a:	4770      	bx	lr

08005b4c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b084      	sub	sp, #16
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d101      	bne.n	8005b5e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e0bf      	b.n	8005cde <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d106      	bne.n	8005b78 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f003 fbe0 	bl	8009338 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2202      	movs	r2, #2
 8005b7c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	687a      	ldr	r2, [r7, #4]
 8005b86:	6812      	ldr	r2, [r2, #0]
 8005b88:	6992      	ldr	r2, [r2, #24]
 8005b8a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005b8e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	6812      	ldr	r2, [r2, #0]
 8005b98:	6991      	ldr	r1, [r2, #24]
 8005b9a:	687a      	ldr	r2, [r7, #4]
 8005b9c:	6850      	ldr	r0, [r2, #4]
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	6892      	ldr	r2, [r2, #8]
 8005ba2:	4310      	orrs	r0, r2
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005ba4:	687a      	ldr	r2, [r7, #4]
 8005ba6:	68d2      	ldr	r2, [r2, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005ba8:	4310      	orrs	r0, r2
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005baa:	687a      	ldr	r2, [r7, #4]
 8005bac:	6912      	ldr	r2, [r2, #16]
 8005bae:	4302      	orrs	r2, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005bb0:	430a      	orrs	r2, r1
 8005bb2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	6899      	ldr	r1, [r3, #8]
 8005bbe:	4b4a      	ldr	r3, [pc, #296]	; (8005ce8 <HAL_LTDC_Init+0x19c>)
 8005bc0:	400b      	ands	r3, r1
 8005bc2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	695b      	ldr	r3, [r3, #20]
 8005bc8:	041b      	lsls	r3, r3, #16
 8005bca:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	687a      	ldr	r2, [r7, #4]
 8005bd2:	6812      	ldr	r2, [r2, #0]
 8005bd4:	6891      	ldr	r1, [r2, #8]
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	6990      	ldr	r0, [r2, #24]
 8005bda:	68fa      	ldr	r2, [r7, #12]
 8005bdc:	4302      	orrs	r2, r0
 8005bde:	430a      	orrs	r2, r1
 8005be0:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	68d9      	ldr	r1, [r3, #12]
 8005bec:	4b3e      	ldr	r3, [pc, #248]	; (8005ce8 <HAL_LTDC_Init+0x19c>)
 8005bee:	400b      	ands	r3, r1
 8005bf0:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	69db      	ldr	r3, [r3, #28]
 8005bf6:	041b      	lsls	r3, r3, #16
 8005bf8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	6812      	ldr	r2, [r2, #0]
 8005c02:	68d1      	ldr	r1, [r2, #12]
 8005c04:	687a      	ldr	r2, [r7, #4]
 8005c06:	6a10      	ldr	r0, [r2, #32]
 8005c08:	68fa      	ldr	r2, [r7, #12]
 8005c0a:	4302      	orrs	r2, r0
 8005c0c:	430a      	orrs	r2, r1
 8005c0e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	6919      	ldr	r1, [r3, #16]
 8005c1a:	4b33      	ldr	r3, [pc, #204]	; (8005ce8 <HAL_LTDC_Init+0x19c>)
 8005c1c:	400b      	ands	r3, r1
 8005c1e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c24:	041b      	lsls	r3, r3, #16
 8005c26:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	687a      	ldr	r2, [r7, #4]
 8005c2e:	6812      	ldr	r2, [r2, #0]
 8005c30:	6911      	ldr	r1, [r2, #16]
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	4302      	orrs	r2, r0
 8005c3a:	430a      	orrs	r2, r1
 8005c3c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	6959      	ldr	r1, [r3, #20]
 8005c48:	4b27      	ldr	r3, [pc, #156]	; (8005ce8 <HAL_LTDC_Init+0x19c>)
 8005c4a:	400b      	ands	r3, r1
 8005c4c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c52:	041b      	lsls	r3, r3, #16
 8005c54:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	6812      	ldr	r2, [r2, #0]
 8005c5e:	6951      	ldr	r1, [r2, #20]
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	6b10      	ldr	r0, [r2, #48]	; 0x30
 8005c64:	68fa      	ldr	r2, [r7, #12]
 8005c66:	4302      	orrs	r2, r0
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c72:	021b      	lsls	r3, r3, #8
 8005c74:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005c7c:	041b      	lsls	r3, r3, #16
 8005c7e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	6812      	ldr	r2, [r2, #0]
 8005c88:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005c8a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005c8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	687a      	ldr	r2, [r7, #4]
 8005c96:	6812      	ldr	r2, [r2, #0]
 8005c98:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005c9a:	68b8      	ldr	r0, [r7, #8]
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	4302      	orrs	r2, r0
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8005ca6:	4302      	orrs	r2, r0
 8005ca8:	430a      	orrs	r2, r1
 8005caa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	6812      	ldr	r2, [r2, #0]
 8005cb4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005cb6:	f042 0206 	orr.w	r2, r2, #6
 8005cba:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	6812      	ldr	r2, [r2, #0]
 8005cc4:	6992      	ldr	r2, [r2, #24]
 8005cc6:	f042 0201 	orr.w	r2, r2, #1
 8005cca:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005cdc:	2300      	movs	r3, #0
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop
 8005ce8:	f000f800 	.word	0xf000f800

08005cec <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b084      	sub	sp, #16
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cfa:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d02:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f003 0304 	and.w	r3, r3, #4
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d023      	beq.n	8005d56 <HAL_LTDC_IRQHandler+0x6a>
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	f003 0304 	and.w	r3, r3, #4
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d01e      	beq.n	8005d56 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	687a      	ldr	r2, [r7, #4]
 8005d1e:	6812      	ldr	r2, [r2, #0]
 8005d20:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005d22:	f022 0204 	bic.w	r2, r2, #4
 8005d26:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2204      	movs	r2, #4
 8005d2e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005d36:	f043 0201 	orr.w	r2, r3, #1
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2204      	movs	r2, #4
 8005d44:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f000 f86f 	bl	8005e34 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	f003 0302 	and.w	r3, r3, #2
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d023      	beq.n	8005da8 <HAL_LTDC_IRQHandler+0xbc>
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	f003 0302 	and.w	r3, r3, #2
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d01e      	beq.n	8005da8 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	687a      	ldr	r2, [r7, #4]
 8005d70:	6812      	ldr	r2, [r2, #0]
 8005d72:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005d74:	f022 0202 	bic.w	r2, r2, #2
 8005d78:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2202      	movs	r2, #2
 8005d80:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005d88:	f043 0202 	orr.w	r2, r3, #2
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2204      	movs	r2, #4
 8005d96:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f000 f846 	bl	8005e34 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f003 0301 	and.w	r3, r3, #1
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d01b      	beq.n	8005dea <HAL_LTDC_IRQHandler+0xfe>
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	f003 0301 	and.w	r3, r3, #1
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d016      	beq.n	8005dea <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	6812      	ldr	r2, [r2, #0]
 8005dc4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005dc6:	f022 0201 	bic.w	r2, r2, #1
 8005dca:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2200      	movs	r2, #0
 8005de0:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f000 f82f 	bl	8005e48 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f003 0308 	and.w	r3, r3, #8
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d01b      	beq.n	8005e2c <HAL_LTDC_IRQHandler+0x140>
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	f003 0308 	and.w	r3, r3, #8
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d016      	beq.n	8005e2c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	6812      	ldr	r2, [r2, #0]
 8005e06:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005e08:	f022 0208 	bic.w	r2, r2, #8
 8005e0c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	2208      	movs	r2, #8
 8005e14:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2201      	movs	r2, #1
 8005e1a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 f818 	bl	8005e5c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8005e2c:	bf00      	nop
 8005e2e:	3710      	adds	r7, #16
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}

08005e34 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b083      	sub	sp, #12
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8005e3c:	bf00      	nop
 8005e3e:	370c      	adds	r7, #12
 8005e40:	46bd      	mov	sp, r7
 8005e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e46:	4770      	bx	lr

08005e48 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8005e50:	bf00      	nop
 8005e52:	370c      	adds	r7, #12
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8005e64:	bf00      	nop
 8005e66:	370c      	adds	r7, #12
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr

08005e70 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005e70:	b5b0      	push	{r4, r5, r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	60b9      	str	r1, [r7, #8]
 8005e7a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d101      	bne.n	8005e8a <HAL_LTDC_ConfigLayer+0x1a>
 8005e86:	2302      	movs	r3, #2
 8005e88:	e02c      	b.n	8005ee4 <HAL_LTDC_ConfigLayer+0x74>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2202      	movs	r2, #2
 8005e96:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005e9a:	68fa      	ldr	r2, [r7, #12]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2134      	movs	r1, #52	; 0x34
 8005ea0:	fb01 f303 	mul.w	r3, r1, r3
 8005ea4:	4413      	add	r3, r2
 8005ea6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	4614      	mov	r4, r2
 8005eae:	461d      	mov	r5, r3
 8005eb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005eb2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005eb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005eb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005eb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005eba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005ebc:	682b      	ldr	r3, [r5, #0]
 8005ebe:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	68b9      	ldr	r1, [r7, #8]
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	f000 f83b 	bl	8005f40 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005ee2:	2300      	movs	r3, #0
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3710      	adds	r7, #16
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bdb0      	pop	{r4, r5, r7, pc}

08005eec <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d101      	bne.n	8005f02 <HAL_LTDC_EnableDither+0x16>
 8005efe:	2302      	movs	r3, #2
 8005f00:	e016      	b.n	8005f30 <HAL_LTDC_EnableDither+0x44>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2201      	movs	r2, #1
 8005f06:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2202      	movs	r2, #2
 8005f0e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8005f12:	4a0a      	ldr	r2, [pc, #40]	; (8005f3c <HAL_LTDC_EnableDither+0x50>)
 8005f14:	4b09      	ldr	r3, [pc, #36]	; (8005f3c <HAL_LTDC_EnableDither+0x50>)
 8005f16:	699b      	ldr	r3, [r3, #24]
 8005f18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f1c:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2201      	movs	r2, #1
 8005f22:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005f2e:	2300      	movs	r3, #0
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr
 8005f3c:	40016800 	.word	0x40016800

08005f40 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b089      	sub	sp, #36	; 0x24
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	60f8      	str	r0, [r7, #12]
 8005f48:	60b9      	str	r1, [r7, #8]
 8005f4a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	685a      	ldr	r2, [r3, #4]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	0c1b      	lsrs	r3, r3, #16
 8005f58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f5c:	4413      	add	r3, r2
 8005f5e:	041b      	lsls	r3, r3, #16
 8005f60:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	461a      	mov	r2, r3
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	01db      	lsls	r3, r3, #7
 8005f6c:	4413      	add	r3, r2
 8005f6e:	3384      	adds	r3, #132	; 0x84
 8005f70:	461a      	mov	r2, r3
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4619      	mov	r1, r3
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	01db      	lsls	r3, r3, #7
 8005f7c:	440b      	add	r3, r1
 8005f7e:	3384      	adds	r3, #132	; 0x84
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005f86:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	461a      	mov	r2, r3
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	01db      	lsls	r3, r3, #7
 8005f92:	4413      	add	r3, r2
 8005f94:	3384      	adds	r3, #132	; 0x84
 8005f96:	4619      	mov	r1, r3
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	0c1b      	lsrs	r3, r3, #16
 8005fa4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fa8:	4413      	add	r3, r2
 8005faa:	1c5a      	adds	r2, r3, #1
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	68da      	ldr	r2, [r3, #12]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005fc0:	4413      	add	r3, r2
 8005fc2:	041b      	lsls	r3, r3, #16
 8005fc4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	461a      	mov	r2, r3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	01db      	lsls	r3, r3, #7
 8005fd0:	4413      	add	r3, r2
 8005fd2:	3384      	adds	r3, #132	; 0x84
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4619      	mov	r1, r3
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	01db      	lsls	r3, r3, #7
 8005fe0:	440b      	add	r3, r1
 8005fe2:	3384      	adds	r3, #132	; 0x84
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005fea:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	01db      	lsls	r3, r3, #7
 8005ff6:	4413      	add	r3, r2
 8005ff8:	3384      	adds	r3, #132	; 0x84
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	689a      	ldr	r2, [r3, #8]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800600a:	4413      	add	r3, r2
 800600c:	1c5a      	adds	r2, r3, #1
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	4313      	orrs	r3, r2
 8006012:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	461a      	mov	r2, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	01db      	lsls	r3, r3, #7
 800601e:	4413      	add	r3, r2
 8006020:	3384      	adds	r3, #132	; 0x84
 8006022:	461a      	mov	r2, r3
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4619      	mov	r1, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	01db      	lsls	r3, r3, #7
 800602e:	440b      	add	r3, r1
 8006030:	3384      	adds	r3, #132	; 0x84
 8006032:	691b      	ldr	r3, [r3, #16]
 8006034:	f023 0307 	bic.w	r3, r3, #7
 8006038:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	461a      	mov	r2, r3
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	01db      	lsls	r3, r3, #7
 8006044:	4413      	add	r3, r2
 8006046:	3384      	adds	r3, #132	; 0x84
 8006048:	461a      	mov	r2, r3
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006056:	021b      	lsls	r3, r3, #8
 8006058:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006060:	041b      	lsls	r3, r3, #16
 8006062:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	061b      	lsls	r3, r3, #24
 800606a:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	461a      	mov	r2, r3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	01db      	lsls	r3, r3, #7
 8006076:	4413      	add	r3, r2
 8006078:	3384      	adds	r3, #132	; 0x84
 800607a:	699b      	ldr	r3, [r3, #24]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	461a      	mov	r2, r3
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	01db      	lsls	r3, r3, #7
 8006086:	4413      	add	r3, r2
 8006088:	3384      	adds	r3, #132	; 0x84
 800608a:	461a      	mov	r2, r3
 800608c:	2300      	movs	r3, #0
 800608e:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	461a      	mov	r2, r3
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	01db      	lsls	r3, r3, #7
 800609a:	4413      	add	r3, r2
 800609c:	3384      	adds	r3, #132	; 0x84
 800609e:	4619      	mov	r1, r3
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80060a6:	461a      	mov	r2, r3
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	431a      	orrs	r2, r3
 80060ac:	69bb      	ldr	r3, [r7, #24]
 80060ae:	431a      	orrs	r2, r3
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	461a      	mov	r2, r3
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	01db      	lsls	r3, r3, #7
 80060c0:	4413      	add	r3, r2
 80060c2:	3384      	adds	r3, #132	; 0x84
 80060c4:	461a      	mov	r2, r3
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4619      	mov	r1, r3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	01db      	lsls	r3, r3, #7
 80060d0:	440b      	add	r3, r1
 80060d2:	3384      	adds	r3, #132	; 0x84
 80060d4:	695b      	ldr	r3, [r3, #20]
 80060d6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80060da:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	461a      	mov	r2, r3
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	01db      	lsls	r3, r3, #7
 80060e6:	4413      	add	r3, r2
 80060e8:	3384      	adds	r3, #132	; 0x84
 80060ea:	461a      	mov	r2, r3
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	695b      	ldr	r3, [r3, #20]
 80060f0:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	461a      	mov	r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	01db      	lsls	r3, r3, #7
 80060fc:	4413      	add	r3, r2
 80060fe:	3384      	adds	r3, #132	; 0x84
 8006100:	461a      	mov	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4619      	mov	r1, r3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	01db      	lsls	r3, r3, #7
 800610c:	440b      	add	r3, r1
 800610e:	3384      	adds	r3, #132	; 0x84
 8006110:	69db      	ldr	r3, [r3, #28]
 8006112:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006116:	f023 0307 	bic.w	r3, r3, #7
 800611a:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	461a      	mov	r2, r3
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	01db      	lsls	r3, r3, #7
 8006126:	4413      	add	r3, r2
 8006128:	3384      	adds	r3, #132	; 0x84
 800612a:	4619      	mov	r1, r3
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	69da      	ldr	r2, [r3, #28]
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	6a1b      	ldr	r3, [r3, #32]
 8006134:	4313      	orrs	r3, r2
 8006136:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	461a      	mov	r2, r3
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	01db      	lsls	r3, r3, #7
 8006142:	4413      	add	r3, r2
 8006144:	3384      	adds	r3, #132	; 0x84
 8006146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	461a      	mov	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	01db      	lsls	r3, r3, #7
 8006152:	4413      	add	r3, r2
 8006154:	3384      	adds	r3, #132	; 0x84
 8006156:	461a      	mov	r2, r3
 8006158:	2300      	movs	r3, #0
 800615a:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	461a      	mov	r2, r3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	01db      	lsls	r3, r3, #7
 8006166:	4413      	add	r3, r2
 8006168:	3384      	adds	r3, #132	; 0x84
 800616a:	461a      	mov	r2, r3
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006170:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	691b      	ldr	r3, [r3, #16]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d102      	bne.n	8006180 <LTDC_SetConfig+0x240>
  {
    tmp = 4U;
 800617a:	2304      	movs	r3, #4
 800617c:	61fb      	str	r3, [r7, #28]
 800617e:	e01b      	b.n	80061b8 <LTDC_SetConfig+0x278>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	691b      	ldr	r3, [r3, #16]
 8006184:	2b01      	cmp	r3, #1
 8006186:	d102      	bne.n	800618e <LTDC_SetConfig+0x24e>
  {
    tmp = 3U;
 8006188:	2303      	movs	r3, #3
 800618a:	61fb      	str	r3, [r7, #28]
 800618c:	e014      	b.n	80061b8 <LTDC_SetConfig+0x278>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	2b04      	cmp	r3, #4
 8006194:	d00b      	beq.n	80061ae <LTDC_SetConfig+0x26e>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800619a:	2b02      	cmp	r3, #2
 800619c:	d007      	beq.n	80061ae <LTDC_SetConfig+0x26e>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80061a2:	2b03      	cmp	r3, #3
 80061a4:	d003      	beq.n	80061ae <LTDC_SetConfig+0x26e>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80061aa:	2b07      	cmp	r3, #7
 80061ac:	d102      	bne.n	80061b4 <LTDC_SetConfig+0x274>
  {
    tmp = 2U;
 80061ae:	2302      	movs	r3, #2
 80061b0:	61fb      	str	r3, [r7, #28]
 80061b2:	e001      	b.n	80061b8 <LTDC_SetConfig+0x278>
  }
  else
  {
    tmp = 1U;
 80061b4:	2301      	movs	r3, #1
 80061b6:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	461a      	mov	r2, r3
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	01db      	lsls	r3, r3, #7
 80061c2:	4413      	add	r3, r2
 80061c4:	3384      	adds	r3, #132	; 0x84
 80061c6:	461a      	mov	r2, r3
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4619      	mov	r1, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	01db      	lsls	r3, r3, #7
 80061d2:	440b      	add	r3, r1
 80061d4:	3384      	adds	r3, #132	; 0x84
 80061d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d8:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80061dc:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	461a      	mov	r2, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	01db      	lsls	r3, r3, #7
 80061e8:	4413      	add	r3, r2
 80061ea:	3384      	adds	r3, #132	; 0x84
 80061ec:	4618      	mov	r0, r3
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061f2:	69fa      	ldr	r2, [r7, #28]
 80061f4:	fb02 f303 	mul.w	r3, r2, r3
 80061f8:	041a      	lsls	r2, r3, #16
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	6859      	ldr	r1, [r3, #4]
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	1acb      	subs	r3, r1, r3
 8006204:	69f9      	ldr	r1, [r7, #28]
 8006206:	fb01 f303 	mul.w	r3, r1, r3
 800620a:	3303      	adds	r3, #3
 800620c:	4313      	orrs	r3, r2
 800620e:	62c3      	str	r3, [r0, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	461a      	mov	r2, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	01db      	lsls	r3, r3, #7
 800621a:	4413      	add	r3, r2
 800621c:	3384      	adds	r3, #132	; 0x84
 800621e:	461a      	mov	r2, r3
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4619      	mov	r1, r3
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	01db      	lsls	r3, r3, #7
 800622a:	440b      	add	r3, r1
 800622c:	3384      	adds	r3, #132	; 0x84
 800622e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006230:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006234:	f023 0307 	bic.w	r3, r3, #7
 8006238:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	461a      	mov	r2, r3
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	01db      	lsls	r3, r3, #7
 8006244:	4413      	add	r3, r2
 8006246:	3384      	adds	r3, #132	; 0x84
 8006248:	461a      	mov	r2, r3
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800624e:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	461a      	mov	r2, r3
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	01db      	lsls	r3, r3, #7
 800625a:	4413      	add	r3, r2
 800625c:	3384      	adds	r3, #132	; 0x84
 800625e:	461a      	mov	r2, r3
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4619      	mov	r1, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	01db      	lsls	r3, r3, #7
 800626a:	440b      	add	r3, r1
 800626c:	3384      	adds	r3, #132	; 0x84
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f043 0301 	orr.w	r3, r3, #1
 8006274:	6013      	str	r3, [r2, #0]
}
 8006276:	bf00      	nop
 8006278:	3724      	adds	r7, #36	; 0x24
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr
	...

08006284 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b086      	sub	sp, #24
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d101      	bne.n	8006296 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	e22d      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f003 0301 	and.w	r3, r3, #1
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d075      	beq.n	800638e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80062a2:	4ba3      	ldr	r3, [pc, #652]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	f003 030c 	and.w	r3, r3, #12
 80062aa:	2b04      	cmp	r3, #4
 80062ac:	d00c      	beq.n	80062c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062ae:	4ba0      	ldr	r3, [pc, #640]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80062b6:	2b08      	cmp	r3, #8
 80062b8:	d112      	bne.n	80062e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062ba:	4b9d      	ldr	r3, [pc, #628]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80062c6:	d10b      	bne.n	80062e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062c8:	4b99      	ldr	r3, [pc, #612]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d05b      	beq.n	800638c <HAL_RCC_OscConfig+0x108>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d157      	bne.n	800638c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	e208      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062e8:	d106      	bne.n	80062f8 <HAL_RCC_OscConfig+0x74>
 80062ea:	4a91      	ldr	r2, [pc, #580]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 80062ec:	4b90      	ldr	r3, [pc, #576]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062f4:	6013      	str	r3, [r2, #0]
 80062f6:	e01d      	b.n	8006334 <HAL_RCC_OscConfig+0xb0>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006300:	d10c      	bne.n	800631c <HAL_RCC_OscConfig+0x98>
 8006302:	4a8b      	ldr	r2, [pc, #556]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 8006304:	4b8a      	ldr	r3, [pc, #552]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800630c:	6013      	str	r3, [r2, #0]
 800630e:	4a88      	ldr	r2, [pc, #544]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 8006310:	4b87      	ldr	r3, [pc, #540]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006318:	6013      	str	r3, [r2, #0]
 800631a:	e00b      	b.n	8006334 <HAL_RCC_OscConfig+0xb0>
 800631c:	4a84      	ldr	r2, [pc, #528]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 800631e:	4b84      	ldr	r3, [pc, #528]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006326:	6013      	str	r3, [r2, #0]
 8006328:	4a81      	ldr	r2, [pc, #516]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 800632a:	4b81      	ldr	r3, [pc, #516]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006332:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d013      	beq.n	8006364 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800633c:	f7fc f8d8 	bl	80024f0 <HAL_GetTick>
 8006340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006342:	e008      	b.n	8006356 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006344:	f7fc f8d4 	bl	80024f0 <HAL_GetTick>
 8006348:	4602      	mov	r2, r0
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	1ad3      	subs	r3, r2, r3
 800634e:	2b64      	cmp	r3, #100	; 0x64
 8006350:	d901      	bls.n	8006356 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006352:	2303      	movs	r3, #3
 8006354:	e1cd      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006356:	4b76      	ldr	r3, [pc, #472]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800635e:	2b00      	cmp	r3, #0
 8006360:	d0f0      	beq.n	8006344 <HAL_RCC_OscConfig+0xc0>
 8006362:	e014      	b.n	800638e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006364:	f7fc f8c4 	bl	80024f0 <HAL_GetTick>
 8006368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800636a:	e008      	b.n	800637e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800636c:	f7fc f8c0 	bl	80024f0 <HAL_GetTick>
 8006370:	4602      	mov	r2, r0
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	1ad3      	subs	r3, r2, r3
 8006376:	2b64      	cmp	r3, #100	; 0x64
 8006378:	d901      	bls.n	800637e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800637a:	2303      	movs	r3, #3
 800637c:	e1b9      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800637e:	4b6c      	ldr	r3, [pc, #432]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006386:	2b00      	cmp	r3, #0
 8006388:	d1f0      	bne.n	800636c <HAL_RCC_OscConfig+0xe8>
 800638a:	e000      	b.n	800638e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800638c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 0302 	and.w	r3, r3, #2
 8006396:	2b00      	cmp	r3, #0
 8006398:	d063      	beq.n	8006462 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800639a:	4b65      	ldr	r3, [pc, #404]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 800639c:	689b      	ldr	r3, [r3, #8]
 800639e:	f003 030c 	and.w	r3, r3, #12
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d00b      	beq.n	80063be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063a6:	4b62      	ldr	r3, [pc, #392]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80063ae:	2b08      	cmp	r3, #8
 80063b0:	d11c      	bne.n	80063ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063b2:	4b5f      	ldr	r3, [pc, #380]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d116      	bne.n	80063ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063be:	4b5c      	ldr	r3, [pc, #368]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 0302 	and.w	r3, r3, #2
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d005      	beq.n	80063d6 <HAL_RCC_OscConfig+0x152>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	68db      	ldr	r3, [r3, #12]
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d001      	beq.n	80063d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e18d      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063d6:	4956      	ldr	r1, [pc, #344]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 80063d8:	4b55      	ldr	r3, [pc, #340]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	691b      	ldr	r3, [r3, #16]
 80063e4:	00db      	lsls	r3, r3, #3
 80063e6:	4313      	orrs	r3, r2
 80063e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063ea:	e03a      	b.n	8006462 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d020      	beq.n	8006436 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063f4:	4b4f      	ldr	r3, [pc, #316]	; (8006534 <HAL_RCC_OscConfig+0x2b0>)
 80063f6:	2201      	movs	r2, #1
 80063f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063fa:	f7fc f879 	bl	80024f0 <HAL_GetTick>
 80063fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006400:	e008      	b.n	8006414 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006402:	f7fc f875 	bl	80024f0 <HAL_GetTick>
 8006406:	4602      	mov	r2, r0
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	1ad3      	subs	r3, r2, r3
 800640c:	2b02      	cmp	r3, #2
 800640e:	d901      	bls.n	8006414 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006410:	2303      	movs	r3, #3
 8006412:	e16e      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006414:	4b46      	ldr	r3, [pc, #280]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0302 	and.w	r3, r3, #2
 800641c:	2b00      	cmp	r3, #0
 800641e:	d0f0      	beq.n	8006402 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006420:	4943      	ldr	r1, [pc, #268]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 8006422:	4b43      	ldr	r3, [pc, #268]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	691b      	ldr	r3, [r3, #16]
 800642e:	00db      	lsls	r3, r3, #3
 8006430:	4313      	orrs	r3, r2
 8006432:	600b      	str	r3, [r1, #0]
 8006434:	e015      	b.n	8006462 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006436:	4b3f      	ldr	r3, [pc, #252]	; (8006534 <HAL_RCC_OscConfig+0x2b0>)
 8006438:	2200      	movs	r2, #0
 800643a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800643c:	f7fc f858 	bl	80024f0 <HAL_GetTick>
 8006440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006442:	e008      	b.n	8006456 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006444:	f7fc f854 	bl	80024f0 <HAL_GetTick>
 8006448:	4602      	mov	r2, r0
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	2b02      	cmp	r3, #2
 8006450:	d901      	bls.n	8006456 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	e14d      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006456:	4b36      	ldr	r3, [pc, #216]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 0302 	and.w	r3, r3, #2
 800645e:	2b00      	cmp	r3, #0
 8006460:	d1f0      	bne.n	8006444 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f003 0308 	and.w	r3, r3, #8
 800646a:	2b00      	cmp	r3, #0
 800646c:	d030      	beq.n	80064d0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	695b      	ldr	r3, [r3, #20]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d016      	beq.n	80064a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006476:	4b30      	ldr	r3, [pc, #192]	; (8006538 <HAL_RCC_OscConfig+0x2b4>)
 8006478:	2201      	movs	r2, #1
 800647a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800647c:	f7fc f838 	bl	80024f0 <HAL_GetTick>
 8006480:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006482:	e008      	b.n	8006496 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006484:	f7fc f834 	bl	80024f0 <HAL_GetTick>
 8006488:	4602      	mov	r2, r0
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	2b02      	cmp	r3, #2
 8006490:	d901      	bls.n	8006496 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006492:	2303      	movs	r3, #3
 8006494:	e12d      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006496:	4b26      	ldr	r3, [pc, #152]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 8006498:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800649a:	f003 0302 	and.w	r3, r3, #2
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d0f0      	beq.n	8006484 <HAL_RCC_OscConfig+0x200>
 80064a2:	e015      	b.n	80064d0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80064a4:	4b24      	ldr	r3, [pc, #144]	; (8006538 <HAL_RCC_OscConfig+0x2b4>)
 80064a6:	2200      	movs	r2, #0
 80064a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064aa:	f7fc f821 	bl	80024f0 <HAL_GetTick>
 80064ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064b0:	e008      	b.n	80064c4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80064b2:	f7fc f81d 	bl	80024f0 <HAL_GetTick>
 80064b6:	4602      	mov	r2, r0
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	1ad3      	subs	r3, r2, r3
 80064bc:	2b02      	cmp	r3, #2
 80064be:	d901      	bls.n	80064c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80064c0:	2303      	movs	r3, #3
 80064c2:	e116      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064c4:	4b1a      	ldr	r3, [pc, #104]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 80064c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064c8:	f003 0302 	and.w	r3, r3, #2
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d1f0      	bne.n	80064b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f003 0304 	and.w	r3, r3, #4
 80064d8:	2b00      	cmp	r3, #0
 80064da:	f000 80a0 	beq.w	800661e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064de:	2300      	movs	r3, #0
 80064e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064e2:	4b13      	ldr	r3, [pc, #76]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 80064e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d10f      	bne.n	800650e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064ee:	2300      	movs	r3, #0
 80064f0:	60fb      	str	r3, [r7, #12]
 80064f2:	4a0f      	ldr	r2, [pc, #60]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 80064f4:	4b0e      	ldr	r3, [pc, #56]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 80064f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064fc:	6413      	str	r3, [r2, #64]	; 0x40
 80064fe:	4b0c      	ldr	r3, [pc, #48]	; (8006530 <HAL_RCC_OscConfig+0x2ac>)
 8006500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006506:	60fb      	str	r3, [r7, #12]
 8006508:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800650a:	2301      	movs	r3, #1
 800650c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800650e:	4b0b      	ldr	r3, [pc, #44]	; (800653c <HAL_RCC_OscConfig+0x2b8>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006516:	2b00      	cmp	r3, #0
 8006518:	d121      	bne.n	800655e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800651a:	4a08      	ldr	r2, [pc, #32]	; (800653c <HAL_RCC_OscConfig+0x2b8>)
 800651c:	4b07      	ldr	r3, [pc, #28]	; (800653c <HAL_RCC_OscConfig+0x2b8>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006524:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006526:	f7fb ffe3 	bl	80024f0 <HAL_GetTick>
 800652a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800652c:	e011      	b.n	8006552 <HAL_RCC_OscConfig+0x2ce>
 800652e:	bf00      	nop
 8006530:	40023800 	.word	0x40023800
 8006534:	42470000 	.word	0x42470000
 8006538:	42470e80 	.word	0x42470e80
 800653c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006540:	f7fb ffd6 	bl	80024f0 <HAL_GetTick>
 8006544:	4602      	mov	r2, r0
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	1ad3      	subs	r3, r2, r3
 800654a:	2b02      	cmp	r3, #2
 800654c:	d901      	bls.n	8006552 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800654e:	2303      	movs	r3, #3
 8006550:	e0cf      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006552:	4b6a      	ldr	r3, [pc, #424]	; (80066fc <HAL_RCC_OscConfig+0x478>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800655a:	2b00      	cmp	r3, #0
 800655c:	d0f0      	beq.n	8006540 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	2b01      	cmp	r3, #1
 8006564:	d106      	bne.n	8006574 <HAL_RCC_OscConfig+0x2f0>
 8006566:	4a66      	ldr	r2, [pc, #408]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 8006568:	4b65      	ldr	r3, [pc, #404]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 800656a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800656c:	f043 0301 	orr.w	r3, r3, #1
 8006570:	6713      	str	r3, [r2, #112]	; 0x70
 8006572:	e01c      	b.n	80065ae <HAL_RCC_OscConfig+0x32a>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	2b05      	cmp	r3, #5
 800657a:	d10c      	bne.n	8006596 <HAL_RCC_OscConfig+0x312>
 800657c:	4a60      	ldr	r2, [pc, #384]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 800657e:	4b60      	ldr	r3, [pc, #384]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 8006580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006582:	f043 0304 	orr.w	r3, r3, #4
 8006586:	6713      	str	r3, [r2, #112]	; 0x70
 8006588:	4a5d      	ldr	r2, [pc, #372]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 800658a:	4b5d      	ldr	r3, [pc, #372]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 800658c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800658e:	f043 0301 	orr.w	r3, r3, #1
 8006592:	6713      	str	r3, [r2, #112]	; 0x70
 8006594:	e00b      	b.n	80065ae <HAL_RCC_OscConfig+0x32a>
 8006596:	4a5a      	ldr	r2, [pc, #360]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 8006598:	4b59      	ldr	r3, [pc, #356]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 800659a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800659c:	f023 0301 	bic.w	r3, r3, #1
 80065a0:	6713      	str	r3, [r2, #112]	; 0x70
 80065a2:	4a57      	ldr	r2, [pc, #348]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 80065a4:	4b56      	ldr	r3, [pc, #344]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 80065a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065a8:	f023 0304 	bic.w	r3, r3, #4
 80065ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d015      	beq.n	80065e2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065b6:	f7fb ff9b 	bl	80024f0 <HAL_GetTick>
 80065ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065bc:	e00a      	b.n	80065d4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80065be:	f7fb ff97 	bl	80024f0 <HAL_GetTick>
 80065c2:	4602      	mov	r2, r0
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	1ad3      	subs	r3, r2, r3
 80065c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d901      	bls.n	80065d4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80065d0:	2303      	movs	r3, #3
 80065d2:	e08e      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065d4:	4b4a      	ldr	r3, [pc, #296]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 80065d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065d8:	f003 0302 	and.w	r3, r3, #2
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d0ee      	beq.n	80065be <HAL_RCC_OscConfig+0x33a>
 80065e0:	e014      	b.n	800660c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065e2:	f7fb ff85 	bl	80024f0 <HAL_GetTick>
 80065e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065e8:	e00a      	b.n	8006600 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80065ea:	f7fb ff81 	bl	80024f0 <HAL_GetTick>
 80065ee:	4602      	mov	r2, r0
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	1ad3      	subs	r3, r2, r3
 80065f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d901      	bls.n	8006600 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80065fc:	2303      	movs	r3, #3
 80065fe:	e078      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006600:	4b3f      	ldr	r3, [pc, #252]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 8006602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006604:	f003 0302 	and.w	r3, r3, #2
 8006608:	2b00      	cmp	r3, #0
 800660a:	d1ee      	bne.n	80065ea <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800660c:	7dfb      	ldrb	r3, [r7, #23]
 800660e:	2b01      	cmp	r3, #1
 8006610:	d105      	bne.n	800661e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006612:	4a3b      	ldr	r2, [pc, #236]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 8006614:	4b3a      	ldr	r3, [pc, #232]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 8006616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006618:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800661c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	699b      	ldr	r3, [r3, #24]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d064      	beq.n	80066f0 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006626:	4b36      	ldr	r3, [pc, #216]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	f003 030c 	and.w	r3, r3, #12
 800662e:	2b08      	cmp	r3, #8
 8006630:	d05c      	beq.n	80066ec <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	699b      	ldr	r3, [r3, #24]
 8006636:	2b02      	cmp	r3, #2
 8006638:	d141      	bne.n	80066be <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800663a:	4b32      	ldr	r3, [pc, #200]	; (8006704 <HAL_RCC_OscConfig+0x480>)
 800663c:	2200      	movs	r2, #0
 800663e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006640:	f7fb ff56 	bl	80024f0 <HAL_GetTick>
 8006644:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006646:	e008      	b.n	800665a <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006648:	f7fb ff52 	bl	80024f0 <HAL_GetTick>
 800664c:	4602      	mov	r2, r0
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	1ad3      	subs	r3, r2, r3
 8006652:	2b02      	cmp	r3, #2
 8006654:	d901      	bls.n	800665a <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8006656:	2303      	movs	r3, #3
 8006658:	e04b      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800665a:	4b29      	ldr	r3, [pc, #164]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d1f0      	bne.n	8006648 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006666:	4926      	ldr	r1, [pc, #152]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	69da      	ldr	r2, [r3, #28]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a1b      	ldr	r3, [r3, #32]
 8006670:	431a      	orrs	r2, r3
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006676:	019b      	lsls	r3, r3, #6
 8006678:	431a      	orrs	r2, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800667e:	085b      	lsrs	r3, r3, #1
 8006680:	3b01      	subs	r3, #1
 8006682:	041b      	lsls	r3, r3, #16
 8006684:	431a      	orrs	r2, r3
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800668a:	061b      	lsls	r3, r3, #24
 800668c:	4313      	orrs	r3, r2
 800668e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006690:	4b1c      	ldr	r3, [pc, #112]	; (8006704 <HAL_RCC_OscConfig+0x480>)
 8006692:	2201      	movs	r2, #1
 8006694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006696:	f7fb ff2b 	bl	80024f0 <HAL_GetTick>
 800669a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800669c:	e008      	b.n	80066b0 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800669e:	f7fb ff27 	bl	80024f0 <HAL_GetTick>
 80066a2:	4602      	mov	r2, r0
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	1ad3      	subs	r3, r2, r3
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d901      	bls.n	80066b0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80066ac:	2303      	movs	r3, #3
 80066ae:	e020      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066b0:	4b13      	ldr	r3, [pc, #76]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d0f0      	beq.n	800669e <HAL_RCC_OscConfig+0x41a>
 80066bc:	e018      	b.n	80066f0 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066be:	4b11      	ldr	r3, [pc, #68]	; (8006704 <HAL_RCC_OscConfig+0x480>)
 80066c0:	2200      	movs	r2, #0
 80066c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066c4:	f7fb ff14 	bl	80024f0 <HAL_GetTick>
 80066c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066ca:	e008      	b.n	80066de <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066cc:	f7fb ff10 	bl	80024f0 <HAL_GetTick>
 80066d0:	4602      	mov	r2, r0
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	1ad3      	subs	r3, r2, r3
 80066d6:	2b02      	cmp	r3, #2
 80066d8:	d901      	bls.n	80066de <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80066da:	2303      	movs	r3, #3
 80066dc:	e009      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066de:	4b08      	ldr	r3, [pc, #32]	; (8006700 <HAL_RCC_OscConfig+0x47c>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1f0      	bne.n	80066cc <HAL_RCC_OscConfig+0x448>
 80066ea:	e001      	b.n	80066f0 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e000      	b.n	80066f2 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3718      	adds	r7, #24
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	bf00      	nop
 80066fc:	40007000 	.word	0x40007000
 8006700:	40023800 	.word	0x40023800
 8006704:	42470060 	.word	0x42470060

08006708 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b084      	sub	sp, #16
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d101      	bne.n	800671c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	e0ca      	b.n	80068b2 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800671c:	4b67      	ldr	r3, [pc, #412]	; (80068bc <HAL_RCC_ClockConfig+0x1b4>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f003 020f 	and.w	r2, r3, #15
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	429a      	cmp	r2, r3
 8006728:	d20c      	bcs.n	8006744 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800672a:	4b64      	ldr	r3, [pc, #400]	; (80068bc <HAL_RCC_ClockConfig+0x1b4>)
 800672c:	683a      	ldr	r2, [r7, #0]
 800672e:	b2d2      	uxtb	r2, r2
 8006730:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006732:	4b62      	ldr	r3, [pc, #392]	; (80068bc <HAL_RCC_ClockConfig+0x1b4>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f003 020f 	and.w	r2, r3, #15
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	429a      	cmp	r2, r3
 800673e:	d001      	beq.n	8006744 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	e0b6      	b.n	80068b2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f003 0302 	and.w	r3, r3, #2
 800674c:	2b00      	cmp	r3, #0
 800674e:	d020      	beq.n	8006792 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f003 0304 	and.w	r3, r3, #4
 8006758:	2b00      	cmp	r3, #0
 800675a:	d005      	beq.n	8006768 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800675c:	4a58      	ldr	r2, [pc, #352]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 800675e:	4b58      	ldr	r3, [pc, #352]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006766:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0308 	and.w	r3, r3, #8
 8006770:	2b00      	cmp	r3, #0
 8006772:	d005      	beq.n	8006780 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006774:	4a52      	ldr	r2, [pc, #328]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006776:	4b52      	ldr	r3, [pc, #328]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800677e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006780:	494f      	ldr	r1, [pc, #316]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006782:	4b4f      	ldr	r3, [pc, #316]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	4313      	orrs	r3, r2
 8006790:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 0301 	and.w	r3, r3, #1
 800679a:	2b00      	cmp	r3, #0
 800679c:	d044      	beq.n	8006828 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d107      	bne.n	80067b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067a6:	4b46      	ldr	r3, [pc, #280]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d119      	bne.n	80067e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067b2:	2301      	movs	r3, #1
 80067b4:	e07d      	b.n	80068b2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	2b02      	cmp	r3, #2
 80067bc:	d003      	beq.n	80067c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80067c2:	2b03      	cmp	r3, #3
 80067c4:	d107      	bne.n	80067d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067c6:	4b3e      	ldr	r3, [pc, #248]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d109      	bne.n	80067e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	e06d      	b.n	80068b2 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067d6:	4b3a      	ldr	r3, [pc, #232]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f003 0302 	and.w	r3, r3, #2
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d101      	bne.n	80067e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	e065      	b.n	80068b2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80067e6:	4936      	ldr	r1, [pc, #216]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 80067e8:	4b35      	ldr	r3, [pc, #212]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	f023 0203 	bic.w	r2, r3, #3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80067f8:	f7fb fe7a 	bl	80024f0 <HAL_GetTick>
 80067fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067fe:	e00a      	b.n	8006816 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006800:	f7fb fe76 	bl	80024f0 <HAL_GetTick>
 8006804:	4602      	mov	r2, r0
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	1ad3      	subs	r3, r2, r3
 800680a:	f241 3288 	movw	r2, #5000	; 0x1388
 800680e:	4293      	cmp	r3, r2
 8006810:	d901      	bls.n	8006816 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006812:	2303      	movs	r3, #3
 8006814:	e04d      	b.n	80068b2 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006816:	4b2a      	ldr	r3, [pc, #168]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	f003 020c 	and.w	r2, r3, #12
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	429a      	cmp	r2, r3
 8006826:	d1eb      	bne.n	8006800 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006828:	4b24      	ldr	r3, [pc, #144]	; (80068bc <HAL_RCC_ClockConfig+0x1b4>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f003 020f 	and.w	r2, r3, #15
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	429a      	cmp	r2, r3
 8006834:	d90c      	bls.n	8006850 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006836:	4b21      	ldr	r3, [pc, #132]	; (80068bc <HAL_RCC_ClockConfig+0x1b4>)
 8006838:	683a      	ldr	r2, [r7, #0]
 800683a:	b2d2      	uxtb	r2, r2
 800683c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800683e:	4b1f      	ldr	r3, [pc, #124]	; (80068bc <HAL_RCC_ClockConfig+0x1b4>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f003 020f 	and.w	r2, r3, #15
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	429a      	cmp	r2, r3
 800684a:	d001      	beq.n	8006850 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800684c:	2301      	movs	r3, #1
 800684e:	e030      	b.n	80068b2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f003 0304 	and.w	r3, r3, #4
 8006858:	2b00      	cmp	r3, #0
 800685a:	d008      	beq.n	800686e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800685c:	4918      	ldr	r1, [pc, #96]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 800685e:	4b18      	ldr	r3, [pc, #96]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	4313      	orrs	r3, r2
 800686c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f003 0308 	and.w	r3, r3, #8
 8006876:	2b00      	cmp	r3, #0
 8006878:	d009      	beq.n	800688e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800687a:	4911      	ldr	r1, [pc, #68]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 800687c:	4b10      	ldr	r3, [pc, #64]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	691b      	ldr	r3, [r3, #16]
 8006888:	00db      	lsls	r3, r3, #3
 800688a:	4313      	orrs	r3, r2
 800688c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800688e:	f000 f81d 	bl	80068cc <HAL_RCC_GetSysClockFreq>
 8006892:	4601      	mov	r1, r0
 8006894:	4b0a      	ldr	r3, [pc, #40]	; (80068c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	091b      	lsrs	r3, r3, #4
 800689a:	f003 030f 	and.w	r3, r3, #15
 800689e:	4a09      	ldr	r2, [pc, #36]	; (80068c4 <HAL_RCC_ClockConfig+0x1bc>)
 80068a0:	5cd3      	ldrb	r3, [r2, r3]
 80068a2:	fa21 f303 	lsr.w	r3, r1, r3
 80068a6:	4a08      	ldr	r2, [pc, #32]	; (80068c8 <HAL_RCC_ClockConfig+0x1c0>)
 80068a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80068aa:	2000      	movs	r0, #0
 80068ac:	f003 f8a6 	bl	80099fc <HAL_InitTick>

  return HAL_OK;
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3710      	adds	r7, #16
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}
 80068ba:	bf00      	nop
 80068bc:	40023c00 	.word	0x40023c00
 80068c0:	40023800 	.word	0x40023800
 80068c4:	0800c5cc 	.word	0x0800c5cc
 80068c8:	2000007c 	.word	0x2000007c

080068cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068d0:	b08f      	sub	sp, #60	; 0x3c
 80068d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80068d4:	2300      	movs	r3, #0
 80068d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068d8:	2300      	movs	r3, #0
 80068da:	637b      	str	r3, [r7, #52]	; 0x34
 80068dc:	2300      	movs	r3, #0
 80068de:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 80068e0:	2300      	movs	r3, #0
 80068e2:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068e4:	4b62      	ldr	r3, [pc, #392]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	f003 030c 	and.w	r3, r3, #12
 80068ec:	2b04      	cmp	r3, #4
 80068ee:	d007      	beq.n	8006900 <HAL_RCC_GetSysClockFreq+0x34>
 80068f0:	2b08      	cmp	r3, #8
 80068f2:	d008      	beq.n	8006906 <HAL_RCC_GetSysClockFreq+0x3a>
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	f040 80b2 	bne.w	8006a5e <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80068fa:	4b5e      	ldr	r3, [pc, #376]	; (8006a74 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80068fc:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 80068fe:	e0b1      	b.n	8006a64 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006900:	4b5d      	ldr	r3, [pc, #372]	; (8006a78 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8006902:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006904:	e0ae      	b.n	8006a64 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006906:	4b5a      	ldr	r3, [pc, #360]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800690e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006910:	4b57      	ldr	r3, [pc, #348]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006918:	2b00      	cmp	r3, #0
 800691a:	d04e      	beq.n	80069ba <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800691c:	4b54      	ldr	r3, [pc, #336]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	099b      	lsrs	r3, r3, #6
 8006922:	f04f 0400 	mov.w	r4, #0
 8006926:	f240 11ff 	movw	r1, #511	; 0x1ff
 800692a:	f04f 0200 	mov.w	r2, #0
 800692e:	ea01 0103 	and.w	r1, r1, r3
 8006932:	ea02 0204 	and.w	r2, r2, r4
 8006936:	460b      	mov	r3, r1
 8006938:	4614      	mov	r4, r2
 800693a:	0160      	lsls	r0, r4, #5
 800693c:	6278      	str	r0, [r7, #36]	; 0x24
 800693e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006940:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8006944:	6278      	str	r0, [r7, #36]	; 0x24
 8006946:	015b      	lsls	r3, r3, #5
 8006948:	623b      	str	r3, [r7, #32]
 800694a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800694e:	1a5b      	subs	r3, r3, r1
 8006950:	eb64 0402 	sbc.w	r4, r4, r2
 8006954:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8006958:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 800695c:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8006960:	ebb8 0803 	subs.w	r8, r8, r3
 8006964:	eb69 0904 	sbc.w	r9, r9, r4
 8006968:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800696c:	61fb      	str	r3, [r7, #28]
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006974:	61fb      	str	r3, [r7, #28]
 8006976:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800697a:	61bb      	str	r3, [r7, #24]
 800697c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8006980:	eb18 0801 	adds.w	r8, r8, r1
 8006984:	eb49 0902 	adc.w	r9, r9, r2
 8006988:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800698c:	617b      	str	r3, [r7, #20]
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8006994:	617b      	str	r3, [r7, #20]
 8006996:	ea4f 2348 	mov.w	r3, r8, lsl #9
 800699a:	613b      	str	r3, [r7, #16]
 800699c:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80069a0:	4640      	mov	r0, r8
 80069a2:	4649      	mov	r1, r9
 80069a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069a6:	f04f 0400 	mov.w	r4, #0
 80069aa:	461a      	mov	r2, r3
 80069ac:	4623      	mov	r3, r4
 80069ae:	f7f9 fc1d 	bl	80001ec <__aeabi_uldivmod>
 80069b2:	4603      	mov	r3, r0
 80069b4:	460c      	mov	r4, r1
 80069b6:	637b      	str	r3, [r7, #52]	; 0x34
 80069b8:	e043      	b.n	8006a42 <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80069ba:	4b2d      	ldr	r3, [pc, #180]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	099b      	lsrs	r3, r3, #6
 80069c0:	f04f 0400 	mov.w	r4, #0
 80069c4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80069c8:	f04f 0200 	mov.w	r2, #0
 80069cc:	ea01 0103 	and.w	r1, r1, r3
 80069d0:	ea02 0204 	and.w	r2, r2, r4
 80069d4:	460b      	mov	r3, r1
 80069d6:	4614      	mov	r4, r2
 80069d8:	0160      	lsls	r0, r4, #5
 80069da:	60f8      	str	r0, [r7, #12]
 80069dc:	68f8      	ldr	r0, [r7, #12]
 80069de:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80069e2:	60f8      	str	r0, [r7, #12]
 80069e4:	015b      	lsls	r3, r3, #5
 80069e6:	60bb      	str	r3, [r7, #8]
 80069e8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80069ec:	1a5b      	subs	r3, r3, r1
 80069ee:	eb64 0402 	sbc.w	r4, r4, r2
 80069f2:	01a6      	lsls	r6, r4, #6
 80069f4:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 80069f8:	019d      	lsls	r5, r3, #6
 80069fa:	1aed      	subs	r5, r5, r3
 80069fc:	eb66 0604 	sbc.w	r6, r6, r4
 8006a00:	00f3      	lsls	r3, r6, #3
 8006a02:	607b      	str	r3, [r7, #4]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8006a0a:	607b      	str	r3, [r7, #4]
 8006a0c:	00eb      	lsls	r3, r5, #3
 8006a0e:	603b      	str	r3, [r7, #0]
 8006a10:	e897 0060 	ldmia.w	r7, {r5, r6}
 8006a14:	186d      	adds	r5, r5, r1
 8006a16:	eb46 0602 	adc.w	r6, r6, r2
 8006a1a:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8006a1e:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8006a22:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8006a26:	4655      	mov	r5, sl
 8006a28:	465e      	mov	r6, fp
 8006a2a:	4628      	mov	r0, r5
 8006a2c:	4631      	mov	r1, r6
 8006a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a30:	f04f 0400 	mov.w	r4, #0
 8006a34:	461a      	mov	r2, r3
 8006a36:	4623      	mov	r3, r4
 8006a38:	f7f9 fbd8 	bl	80001ec <__aeabi_uldivmod>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	460c      	mov	r4, r1
 8006a40:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006a42:	4b0b      	ldr	r3, [pc, #44]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	0c1b      	lsrs	r3, r3, #16
 8006a48:	f003 0303 	and.w	r3, r3, #3
 8006a4c:	3301      	adds	r3, #1
 8006a4e:	005b      	lsls	r3, r3, #1
 8006a50:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8006a52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a5a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006a5c:	e002      	b.n	8006a64 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006a5e:	4b05      	ldr	r3, [pc, #20]	; (8006a74 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006a60:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006a62:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	373c      	adds	r7, #60	; 0x3c
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a70:	40023800 	.word	0x40023800
 8006a74:	00f42400 	.word	0x00f42400
 8006a78:	007a1200 	.word	0x007a1200

08006a7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a80:	4b03      	ldr	r3, [pc, #12]	; (8006a90 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a82:	681b      	ldr	r3, [r3, #0]
}
 8006a84:	4618      	mov	r0, r3
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop
 8006a90:	2000007c 	.word	0x2000007c

08006a94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006a98:	f7ff fff0 	bl	8006a7c <HAL_RCC_GetHCLKFreq>
 8006a9c:	4601      	mov	r1, r0
 8006a9e:	4b05      	ldr	r3, [pc, #20]	; (8006ab4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	0a9b      	lsrs	r3, r3, #10
 8006aa4:	f003 0307 	and.w	r3, r3, #7
 8006aa8:	4a03      	ldr	r2, [pc, #12]	; (8006ab8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006aaa:	5cd3      	ldrb	r3, [r2, r3]
 8006aac:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	bd80      	pop	{r7, pc}
 8006ab4:	40023800 	.word	0x40023800
 8006ab8:	0800c5dc 	.word	0x0800c5dc

08006abc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b083      	sub	sp, #12
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	220f      	movs	r2, #15
 8006aca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006acc:	4b12      	ldr	r3, [pc, #72]	; (8006b18 <HAL_RCC_GetClockConfig+0x5c>)
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	f003 0203 	and.w	r2, r3, #3
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006ad8:	4b0f      	ldr	r3, [pc, #60]	; (8006b18 <HAL_RCC_GetClockConfig+0x5c>)
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006ae4:	4b0c      	ldr	r3, [pc, #48]	; (8006b18 <HAL_RCC_GetClockConfig+0x5c>)
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006af0:	4b09      	ldr	r3, [pc, #36]	; (8006b18 <HAL_RCC_GetClockConfig+0x5c>)
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	08db      	lsrs	r3, r3, #3
 8006af6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006afe:	4b07      	ldr	r3, [pc, #28]	; (8006b1c <HAL_RCC_GetClockConfig+0x60>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f003 020f 	and.w	r2, r3, #15
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	601a      	str	r2, [r3, #0]
}
 8006b0a:	bf00      	nop
 8006b0c:	370c      	adds	r7, #12
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b14:	4770      	bx	lr
 8006b16:	bf00      	nop
 8006b18:	40023800 	.word	0x40023800
 8006b1c:	40023c00 	.word	0x40023c00

08006b20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b086      	sub	sp, #24
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f003 0301 	and.w	r3, r3, #1
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d105      	bne.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S))
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d061      	beq.n	8006c0c <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006b48:	4ba3      	ldr	r3, [pc, #652]	; (8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b4e:	f7fb fccf 	bl	80024f0 <HAL_GetTick>
 8006b52:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b54:	e008      	b.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006b56:	f7fb fccb 	bl	80024f0 <HAL_GetTick>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d901      	bls.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b64:	2303      	movs	r3, #3
 8006b66:	e177      	b.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b68:	4b9c      	ldr	r3, [pc, #624]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d1f0      	bne.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0x36>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 0301 	and.w	r3, r3, #1
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d009      	beq.n	8006b94 <HAL_RCCEx_PeriphCLKConfig+0x74>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006b80:	4996      	ldr	r1, [pc, #600]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	019a      	lsls	r2, r3, #6
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	071b      	lsls	r3, r3, #28
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0302 	and.w	r3, r3, #2
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d01f      	beq.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006ba0:	4b8e      	ldr	r3, [pc, #568]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006ba2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ba6:	0f1b      	lsrs	r3, r3, #28
 8006ba8:	f003 0307 	and.w	r3, r3, #7
 8006bac:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006bae:	498b      	ldr	r1, [pc, #556]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	019a      	lsls	r2, r3, #6
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	68db      	ldr	r3, [r3, #12]
 8006bba:	061b      	lsls	r3, r3, #24
 8006bbc:	431a      	orrs	r2, r3
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	071b      	lsls	r3, r3, #28
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006bc8:	4984      	ldr	r1, [pc, #528]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006bca:	4b84      	ldr	r3, [pc, #528]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006bcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006bd0:	f023 021f 	bic.w	r2, r3, #31
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	69db      	ldr	r3, [r3, #28]
 8006bd8:	3b01      	subs	r3, #1
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006be0:	4b7d      	ldr	r3, [pc, #500]	; (8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8006be2:	2201      	movs	r2, #1
 8006be4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006be6:	f7fb fc83 	bl	80024f0 <HAL_GetTick>
 8006bea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006bec:	e008      	b.n	8006c00 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006bee:	f7fb fc7f 	bl	80024f0 <HAL_GetTick>
 8006bf2:	4602      	mov	r2, r0
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	1ad3      	subs	r3, r2, r3
 8006bf8:	2b02      	cmp	r3, #2
 8006bfa:	d901      	bls.n	8006c00 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006bfc:	2303      	movs	r3, #3
 8006bfe:	e12b      	b.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006c00:	4b76      	ldr	r3, [pc, #472]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d0f0      	beq.n	8006bee <HAL_RCCEx_PeriphCLKConfig+0xce>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f003 0304 	and.w	r3, r3, #4
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d105      	bne.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x104>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d079      	beq.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006c24:	4b6e      	ldr	r3, [pc, #440]	; (8006de0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8006c26:	2200      	movs	r2, #0
 8006c28:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c2a:	f7fb fc61 	bl	80024f0 <HAL_GetTick>
 8006c2e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006c30:	e008      	b.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006c32:	f7fb fc5d 	bl	80024f0 <HAL_GetTick>
 8006c36:	4602      	mov	r2, r0
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d901      	bls.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x124>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c40:	2303      	movs	r3, #3
 8006c42:	e109      	b.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006c44:	4b65      	ldr	r3, [pc, #404]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006c4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c50:	d0ef      	beq.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x112>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f003 0304 	and.w	r3, r3, #4
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d020      	beq.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006c5e:	4b5f      	ldr	r3, [pc, #380]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c64:	0f1b      	lsrs	r3, r3, #28
 8006c66:	f003 0307 	and.w	r3, r3, #7
 8006c6a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006c6c:	495b      	ldr	r1, [pc, #364]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	691b      	ldr	r3, [r3, #16]
 8006c72:	019a      	lsls	r2, r3, #6
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	695b      	ldr	r3, [r3, #20]
 8006c78:	061b      	lsls	r3, r3, #24
 8006c7a:	431a      	orrs	r2, r3
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	071b      	lsls	r3, r3, #28
 8006c80:	4313      	orrs	r3, r2
 8006c82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006c86:	4955      	ldr	r1, [pc, #340]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006c88:	4b54      	ldr	r3, [pc, #336]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006c8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c8e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a1b      	ldr	r3, [r3, #32]
 8006c96:	3b01      	subs	r3, #1
 8006c98:	021b      	lsls	r3, r3, #8
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f003 0308 	and.w	r3, r3, #8
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d01e      	beq.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006cac:	4b4b      	ldr	r3, [pc, #300]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cb2:	0e1b      	lsrs	r3, r3, #24
 8006cb4:	f003 030f 	and.w	r3, r3, #15
 8006cb8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006cba:	4948      	ldr	r1, [pc, #288]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	691b      	ldr	r3, [r3, #16]
 8006cc0:	019a      	lsls	r2, r3, #6
 8006cc2:	693b      	ldr	r3, [r7, #16]
 8006cc4:	061b      	lsls	r3, r3, #24
 8006cc6:	431a      	orrs	r2, r3
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	699b      	ldr	r3, [r3, #24]
 8006ccc:	071b      	lsls	r3, r3, #28
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006cd4:	4941      	ldr	r1, [pc, #260]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006cd6:	4b41      	ldr	r3, [pc, #260]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006cd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006cdc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006cea:	4b3d      	ldr	r3, [pc, #244]	; (8006de0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8006cec:	2201      	movs	r2, #1
 8006cee:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006cf0:	f7fb fbfe 	bl	80024f0 <HAL_GetTick>
 8006cf4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006cf6:	e008      	b.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006cf8:	f7fb fbfa 	bl	80024f0 <HAL_GetTick>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	2b02      	cmp	r3, #2
 8006d04:	d901      	bls.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d06:	2303      	movs	r3, #3
 8006d08:	e0a6      	b.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006d0a:	4b34      	ldr	r3, [pc, #208]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d16:	d1ef      	bne.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 0320 	and.w	r3, r3, #32
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f000 808d 	beq.w	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006d26:	2300      	movs	r3, #0
 8006d28:	60fb      	str	r3, [r7, #12]
 8006d2a:	4a2c      	ldr	r2, [pc, #176]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006d2c:	4b2b      	ldr	r3, [pc, #172]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d34:	6413      	str	r3, [r2, #64]	; 0x40
 8006d36:	4b29      	ldr	r3, [pc, #164]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d3e:	60fb      	str	r3, [r7, #12]
 8006d40:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006d42:	4a28      	ldr	r2, [pc, #160]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006d44:	4b27      	ldr	r3, [pc, #156]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d4c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006d4e:	f7fb fbcf 	bl	80024f0 <HAL_GetTick>
 8006d52:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006d54:	e008      	b.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006d56:	f7fb fbcb 	bl	80024f0 <HAL_GetTick>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	1ad3      	subs	r3, r2, r3
 8006d60:	2b02      	cmp	r3, #2
 8006d62:	d901      	bls.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x248>
      {
        return HAL_TIMEOUT;
 8006d64:	2303      	movs	r3, #3
 8006d66:	e077      	b.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006d68:	4b1e      	ldr	r3, [pc, #120]	; (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d0f0      	beq.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x236>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006d74:	4b19      	ldr	r3, [pc, #100]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d7c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d039      	beq.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d88:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d032      	beq.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006d92:	4b12      	ldr	r3, [pc, #72]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006d94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d9a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006d9c:	4b12      	ldr	r3, [pc, #72]	; (8006de8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006d9e:	2201      	movs	r2, #1
 8006da0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006da2:	4b11      	ldr	r3, [pc, #68]	; (8006de8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006da4:	2200      	movs	r2, #0
 8006da6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006da8:	4a0c      	ldr	r2, [pc, #48]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006dae:	4b0b      	ldr	r3, [pc, #44]	; (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006db0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006db2:	f003 0301 	and.w	r3, r3, #1
 8006db6:	2b01      	cmp	r3, #1
 8006db8:	d11e      	bne.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006dba:	f7fb fb99 	bl	80024f0 <HAL_GetTick>
 8006dbe:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006dc0:	e014      	b.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x2cc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006dc2:	f7fb fb95 	bl	80024f0 <HAL_GetTick>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	1ad3      	subs	r3, r2, r3
 8006dcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d90b      	bls.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x2cc>
          {
            return HAL_TIMEOUT;
 8006dd4:	2303      	movs	r3, #3
 8006dd6:	e03f      	b.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x338>
 8006dd8:	42470068 	.word	0x42470068
 8006ddc:	40023800 	.word	0x40023800
 8006de0:	42470070 	.word	0x42470070
 8006de4:	40007000 	.word	0x40007000
 8006de8:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006dec:	4b1c      	ldr	r3, [pc, #112]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006df0:	f003 0302 	and.w	r3, r3, #2
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d0e4      	beq.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dfc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e00:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e04:	d10d      	bne.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x302>
 8006e06:	4916      	ldr	r1, [pc, #88]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006e08:	4b15      	ldr	r3, [pc, #84]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006e0a:	689b      	ldr	r3, [r3, #8]
 8006e0c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e14:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006e18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	608b      	str	r3, [r1, #8]
 8006e20:	e005      	b.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8006e22:	4a0f      	ldr	r2, [pc, #60]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006e24:	4b0e      	ldr	r3, [pc, #56]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006e26:	689b      	ldr	r3, [r3, #8]
 8006e28:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006e2c:	6093      	str	r3, [r2, #8]
 8006e2e:	490c      	ldr	r1, [pc, #48]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006e30:	4b0b      	ldr	r3, [pc, #44]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006e32:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f003 0310 	and.w	r3, r3, #16
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d004      	beq.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0x336>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006e4c:	4a05      	ldr	r2, [pc, #20]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006e54:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006e56:	2300      	movs	r3, #0
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3718      	adds	r7, #24
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}
 8006e60:	40023800 	.word	0x40023800
 8006e64:	424711e0 	.word	0x424711e0

08006e68 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d101      	bne.n	8006e7c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	e025      	b.n	8006ec8 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d106      	bne.n	8006e96 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f001 ffe7 	bl	8008e64 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2202      	movs	r2, #2
 8006e9a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	3304      	adds	r3, #4
 8006ea6:	4619      	mov	r1, r3
 8006ea8:	4610      	mov	r0, r2
 8006eaa:	f001 f9a8 	bl	80081fe <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6818      	ldr	r0, [r3, #0]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	6839      	ldr	r1, [r7, #0]
 8006eba:	f001 fa13 	bl	80082e4 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8006ec6:	2300      	movs	r3, #0
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	3708      	adds	r7, #8
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}

08006ed0 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b084      	sub	sp, #16
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	60f8      	str	r0, [r7, #12]
 8006ed8:	60b9      	str	r1, [r7, #8]
 8006eda:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	2b02      	cmp	r3, #2
 8006ee6:	d101      	bne.n	8006eec <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8006ee8:	2302      	movs	r3, #2
 8006eea:	e018      	b.n	8006f1e <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2202      	movs	r2, #2
 8006ef0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	687a      	ldr	r2, [r7, #4]
 8006efa:	68b9      	ldr	r1, [r7, #8]
 8006efc:	4618      	mov	r0, r3
 8006efe:	f001 fa70 	bl	80083e2 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	2b02      	cmp	r3, #2
 8006f08:	d104      	bne.n	8006f14 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	2205      	movs	r2, #5
 8006f0e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8006f12:	e003      	b.n	8006f1c <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8006f1c:	2300      	movs	r3, #0
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	3710      	adds	r7, #16
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}

08006f26 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8006f26:	b580      	push	{r7, lr}
 8006f28:	b082      	sub	sp, #8
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	6078      	str	r0, [r7, #4]
 8006f2e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	2b02      	cmp	r3, #2
 8006f3a:	d101      	bne.n	8006f40 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8006f3c:	2302      	movs	r3, #2
 8006f3e:	e00e      	b.n	8006f5e <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2202      	movs	r2, #2
 8006f44:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	6839      	ldr	r1, [r7, #0]
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f001 fa83 	bl	800845a <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3708      	adds	r7, #8
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}

08006f66 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006f66:	b580      	push	{r7, lr}
 8006f68:	b082      	sub	sp, #8
 8006f6a:	af00      	add	r7, sp, #0
 8006f6c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d101      	bne.n	8006f78 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006f74:	2301      	movs	r3, #1
 8006f76:	e055      	b.n	8007024 <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d106      	bne.n	8006f98 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f002 fca4 	bl	80098e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2202      	movs	r2, #2
 8006f9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	687a      	ldr	r2, [r7, #4]
 8006fa6:	6812      	ldr	r2, [r2, #0]
 8006fa8:	6812      	ldr	r2, [r2, #0]
 8006faa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	6851      	ldr	r1, [r2, #4]
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	6892      	ldr	r2, [r2, #8]
 8006fbc:	4311      	orrs	r1, r2
 8006fbe:	687a      	ldr	r2, [r7, #4]
 8006fc0:	68d2      	ldr	r2, [r2, #12]
 8006fc2:	4311      	orrs	r1, r2
 8006fc4:	687a      	ldr	r2, [r7, #4]
 8006fc6:	6912      	ldr	r2, [r2, #16]
 8006fc8:	4311      	orrs	r1, r2
 8006fca:	687a      	ldr	r2, [r7, #4]
 8006fcc:	6952      	ldr	r2, [r2, #20]
 8006fce:	4311      	orrs	r1, r2
 8006fd0:	687a      	ldr	r2, [r7, #4]
 8006fd2:	6992      	ldr	r2, [r2, #24]
 8006fd4:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8006fd8:	4311      	orrs	r1, r2
 8006fda:	687a      	ldr	r2, [r7, #4]
 8006fdc:	69d2      	ldr	r2, [r2, #28]
 8006fde:	4311      	orrs	r1, r2
 8006fe0:	687a      	ldr	r2, [r7, #4]
 8006fe2:	6a12      	ldr	r2, [r2, #32]
 8006fe4:	4311      	orrs	r1, r2
 8006fe6:	687a      	ldr	r2, [r7, #4]
 8006fe8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006fea:	430a      	orrs	r2, r1
 8006fec:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	687a      	ldr	r2, [r7, #4]
 8006ff4:	6992      	ldr	r2, [r2, #24]
 8006ff6:	0c12      	lsrs	r2, r2, #16
 8006ff8:	f002 0104 	and.w	r1, r2, #4
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007000:	430a      	orrs	r2, r1
 8007002:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	6812      	ldr	r2, [r2, #0]
 800700c:	69d2      	ldr	r2, [r2, #28]
 800700e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007012:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2201      	movs	r2, #1
 800701e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007022:	2300      	movs	r3, #0
}
 8007024:	4618      	mov	r0, r3
 8007026:	3708      	adds	r7, #8
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}

0800702c <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b082      	sub	sp, #8
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d101      	bne.n	800703e <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	e01a      	b.n	8007074 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2202      	movs	r2, #2
 8007042:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	687a      	ldr	r2, [r7, #4]
 800704c:	6812      	ldr	r2, [r2, #0]
 800704e:	6812      	ldr	r2, [r2, #0]
 8007050:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007054:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f002 fc8a 	bl	8009970 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2200      	movs	r2, #0
 8007066:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2200      	movs	r2, #0
 800706e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007072:	2300      	movs	r3, #0
}
 8007074:	4618      	mov	r0, r3
 8007076:	3708      	adds	r7, #8
 8007078:	46bd      	mov	sp, r7
 800707a:	bd80      	pop	{r7, pc}

0800707c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b088      	sub	sp, #32
 8007080:	af00      	add	r7, sp, #0
 8007082:	60f8      	str	r0, [r7, #12]
 8007084:	60b9      	str	r1, [r7, #8]
 8007086:	603b      	str	r3, [r7, #0]
 8007088:	4613      	mov	r3, r2
 800708a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800708c:	2300      	movs	r3, #0
 800708e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007096:	2b01      	cmp	r3, #1
 8007098:	d101      	bne.n	800709e <HAL_SPI_Transmit+0x22>
 800709a:	2302      	movs	r3, #2
 800709c:	e11c      	b.n	80072d8 <HAL_SPI_Transmit+0x25c>
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2201      	movs	r2, #1
 80070a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80070a6:	f7fb fa23 	bl	80024f0 <HAL_GetTick>
 80070aa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80070ac:	88fb      	ldrh	r3, [r7, #6]
 80070ae:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d002      	beq.n	80070c2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80070bc:	2302      	movs	r3, #2
 80070be:	77fb      	strb	r3, [r7, #31]
    goto error;
 80070c0:	e101      	b.n	80072c6 <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d002      	beq.n	80070ce <HAL_SPI_Transmit+0x52>
 80070c8:	88fb      	ldrh	r3, [r7, #6]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d102      	bne.n	80070d4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80070ce:	2301      	movs	r3, #1
 80070d0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80070d2:	e0f8      	b.n	80072c6 <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2203      	movs	r2, #3
 80070d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2200      	movs	r2, #0
 80070e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	68ba      	ldr	r2, [r7, #8]
 80070e6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	88fa      	ldrh	r2, [r7, #6]
 80070ec:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	88fa      	ldrh	r2, [r7, #6]
 80070f2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2200      	movs	r2, #0
 80070f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2200      	movs	r2, #0
 80070fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	2200      	movs	r2, #0
 8007104:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2200      	movs	r2, #0
 800710a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2200      	movs	r2, #0
 8007110:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800711a:	d107      	bne.n	800712c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	68fa      	ldr	r2, [r7, #12]
 8007122:	6812      	ldr	r2, [r2, #0]
 8007124:	6812      	ldr	r2, [r2, #0]
 8007126:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800712a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007136:	2b40      	cmp	r3, #64	; 0x40
 8007138:	d007      	beq.n	800714a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	68fa      	ldr	r2, [r7, #12]
 8007140:	6812      	ldr	r2, [r2, #0]
 8007142:	6812      	ldr	r2, [r2, #0]
 8007144:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007148:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	68db      	ldr	r3, [r3, #12]
 800714e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007152:	d14b      	bne.n	80071ec <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d002      	beq.n	8007162 <HAL_SPI_Transmit+0xe6>
 800715c:	8afb      	ldrh	r3, [r7, #22]
 800715e:	2b01      	cmp	r3, #1
 8007160:	d13e      	bne.n	80071e0 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	68fa      	ldr	r2, [r7, #12]
 8007168:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800716a:	8812      	ldrh	r2, [r2, #0]
 800716c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007172:	1c9a      	adds	r2, r3, #2
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800717c:	b29b      	uxth	r3, r3
 800717e:	3b01      	subs	r3, #1
 8007180:	b29a      	uxth	r2, r3
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007186:	e02b      	b.n	80071e0 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	f003 0302 	and.w	r3, r3, #2
 8007192:	2b02      	cmp	r3, #2
 8007194:	d112      	bne.n	80071bc <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	68fa      	ldr	r2, [r7, #12]
 800719c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800719e:	8812      	ldrh	r2, [r2, #0]
 80071a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071a6:	1c9a      	adds	r2, r3, #2
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	3b01      	subs	r3, #1
 80071b4:	b29a      	uxth	r2, r3
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	86da      	strh	r2, [r3, #54]	; 0x36
 80071ba:	e011      	b.n	80071e0 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80071bc:	f7fb f998 	bl	80024f0 <HAL_GetTick>
 80071c0:	4602      	mov	r2, r0
 80071c2:	69bb      	ldr	r3, [r7, #24]
 80071c4:	1ad2      	subs	r2, r2, r3
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	429a      	cmp	r2, r3
 80071ca:	d303      	bcc.n	80071d4 <HAL_SPI_Transmit+0x158>
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80071d2:	d102      	bne.n	80071da <HAL_SPI_Transmit+0x15e>
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d102      	bne.n	80071e0 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80071da:	2303      	movs	r3, #3
 80071dc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80071de:	e072      	b.n	80072c6 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d1ce      	bne.n	8007188 <HAL_SPI_Transmit+0x10c>
 80071ea:	e04c      	b.n	8007286 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d002      	beq.n	80071fa <HAL_SPI_Transmit+0x17e>
 80071f4:	8afb      	ldrh	r3, [r7, #22]
 80071f6:	2b01      	cmp	r3, #1
 80071f8:	d140      	bne.n	800727c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	330c      	adds	r3, #12
 8007200:	68fa      	ldr	r2, [r7, #12]
 8007202:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007204:	7812      	ldrb	r2, [r2, #0]
 8007206:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800720c:	1c5a      	adds	r2, r3, #1
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007216:	b29b      	uxth	r3, r3
 8007218:	3b01      	subs	r3, #1
 800721a:	b29a      	uxth	r2, r3
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007220:	e02c      	b.n	800727c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	f003 0302 	and.w	r3, r3, #2
 800722c:	2b02      	cmp	r3, #2
 800722e:	d113      	bne.n	8007258 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	330c      	adds	r3, #12
 8007236:	68fa      	ldr	r2, [r7, #12]
 8007238:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800723a:	7812      	ldrb	r2, [r2, #0]
 800723c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007242:	1c5a      	adds	r2, r3, #1
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800724c:	b29b      	uxth	r3, r3
 800724e:	3b01      	subs	r3, #1
 8007250:	b29a      	uxth	r2, r3
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	86da      	strh	r2, [r3, #54]	; 0x36
 8007256:	e011      	b.n	800727c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007258:	f7fb f94a 	bl	80024f0 <HAL_GetTick>
 800725c:	4602      	mov	r2, r0
 800725e:	69bb      	ldr	r3, [r7, #24]
 8007260:	1ad2      	subs	r2, r2, r3
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	429a      	cmp	r2, r3
 8007266:	d303      	bcc.n	8007270 <HAL_SPI_Transmit+0x1f4>
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800726e:	d102      	bne.n	8007276 <HAL_SPI_Transmit+0x1fa>
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d102      	bne.n	800727c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8007276:	2303      	movs	r3, #3
 8007278:	77fb      	strb	r3, [r7, #31]
          goto error;
 800727a:	e024      	b.n	80072c6 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007280:	b29b      	uxth	r3, r3
 8007282:	2b00      	cmp	r3, #0
 8007284:	d1cd      	bne.n	8007222 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007286:	69ba      	ldr	r2, [r7, #24]
 8007288:	6839      	ldr	r1, [r7, #0]
 800728a:	68f8      	ldr	r0, [r7, #12]
 800728c:	f000 fbac 	bl	80079e8 <SPI_EndRxTxTransaction>
 8007290:	4603      	mov	r3, r0
 8007292:	2b00      	cmp	r3, #0
 8007294:	d002      	beq.n	800729c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2220      	movs	r2, #32
 800729a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d10a      	bne.n	80072ba <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80072a4:	2300      	movs	r3, #0
 80072a6:	613b      	str	r3, [r7, #16]
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68db      	ldr	r3, [r3, #12]
 80072ae:	613b      	str	r3, [r7, #16]
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	613b      	str	r3, [r7, #16]
 80072b8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d001      	beq.n	80072c6 <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2201      	movs	r2, #1
 80072ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80072d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3720      	adds	r7, #32
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}

080072e0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b088      	sub	sp, #32
 80072e4:	af02      	add	r7, sp, #8
 80072e6:	60f8      	str	r0, [r7, #12]
 80072e8:	60b9      	str	r1, [r7, #8]
 80072ea:	603b      	str	r3, [r7, #0]
 80072ec:	4613      	mov	r3, r2
 80072ee:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80072f0:	2300      	movs	r3, #0
 80072f2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80072fc:	d112      	bne.n	8007324 <HAL_SPI_Receive+0x44>
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d10e      	bne.n	8007324 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2204      	movs	r2, #4
 800730a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800730e:	88fa      	ldrh	r2, [r7, #6]
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	9300      	str	r3, [sp, #0]
 8007314:	4613      	mov	r3, r2
 8007316:	68ba      	ldr	r2, [r7, #8]
 8007318:	68b9      	ldr	r1, [r7, #8]
 800731a:	68f8      	ldr	r0, [r7, #12]
 800731c:	f000 f8e6 	bl	80074ec <HAL_SPI_TransmitReceive>
 8007320:	4603      	mov	r3, r0
 8007322:	e0df      	b.n	80074e4 <HAL_SPI_Receive+0x204>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800732a:	2b01      	cmp	r3, #1
 800732c:	d101      	bne.n	8007332 <HAL_SPI_Receive+0x52>
 800732e:	2302      	movs	r3, #2
 8007330:	e0d8      	b.n	80074e4 <HAL_SPI_Receive+0x204>
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2201      	movs	r2, #1
 8007336:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800733a:	f7fb f8d9 	bl	80024f0 <HAL_GetTick>
 800733e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007346:	b2db      	uxtb	r3, r3
 8007348:	2b01      	cmp	r3, #1
 800734a:	d002      	beq.n	8007352 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800734c:	2302      	movs	r3, #2
 800734e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007350:	e0bf      	b.n	80074d2 <HAL_SPI_Receive+0x1f2>
  }

  if ((pData == NULL) || (Size == 0U))
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d002      	beq.n	800735e <HAL_SPI_Receive+0x7e>
 8007358:	88fb      	ldrh	r3, [r7, #6]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d102      	bne.n	8007364 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007362:	e0b6      	b.n	80074d2 <HAL_SPI_Receive+0x1f2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2204      	movs	r2, #4
 8007368:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2200      	movs	r2, #0
 8007370:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	68ba      	ldr	r2, [r7, #8]
 8007376:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	88fa      	ldrh	r2, [r7, #6]
 800737c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	88fa      	ldrh	r2, [r7, #6]
 8007382:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2200      	movs	r2, #0
 8007388:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2200      	movs	r2, #0
 800738e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	2200      	movs	r2, #0
 8007394:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	2200      	movs	r2, #0
 800739a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2200      	movs	r2, #0
 80073a0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073aa:	d107      	bne.n	80073bc <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	68fa      	ldr	r2, [r7, #12]
 80073b2:	6812      	ldr	r2, [r2, #0]
 80073b4:	6812      	ldr	r2, [r2, #0]
 80073b6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80073ba:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073c6:	2b40      	cmp	r3, #64	; 0x40
 80073c8:	d007      	beq.n	80073da <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	68fa      	ldr	r2, [r7, #12]
 80073d0:	6812      	ldr	r2, [r2, #0]
 80073d2:	6812      	ldr	r2, [r2, #0]
 80073d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80073d8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	68db      	ldr	r3, [r3, #12]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d161      	bne.n	80074a6 <HAL_SPI_Receive+0x1c6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80073e2:	e02d      	b.n	8007440 <HAL_SPI_Receive+0x160>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	689b      	ldr	r3, [r3, #8]
 80073ea:	f003 0301 	and.w	r3, r3, #1
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d114      	bne.n	800741c <HAL_SPI_Receive+0x13c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073f6:	68fa      	ldr	r2, [r7, #12]
 80073f8:	6812      	ldr	r2, [r2, #0]
 80073fa:	320c      	adds	r2, #12
 80073fc:	7812      	ldrb	r2, [r2, #0]
 80073fe:	b2d2      	uxtb	r2, r2
 8007400:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007406:	1c5a      	adds	r2, r3, #1
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007410:	b29b      	uxth	r3, r3
 8007412:	3b01      	subs	r3, #1
 8007414:	b29a      	uxth	r2, r3
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	87da      	strh	r2, [r3, #62]	; 0x3e
 800741a:	e011      	b.n	8007440 <HAL_SPI_Receive+0x160>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800741c:	f7fb f868 	bl	80024f0 <HAL_GetTick>
 8007420:	4602      	mov	r2, r0
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	1ad2      	subs	r2, r2, r3
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	429a      	cmp	r2, r3
 800742a:	d303      	bcc.n	8007434 <HAL_SPI_Receive+0x154>
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007432:	d102      	bne.n	800743a <HAL_SPI_Receive+0x15a>
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d102      	bne.n	8007440 <HAL_SPI_Receive+0x160>
        {
          errorcode = HAL_TIMEOUT;
 800743a:	2303      	movs	r3, #3
 800743c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800743e:	e048      	b.n	80074d2 <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007444:	b29b      	uxth	r3, r3
 8007446:	2b00      	cmp	r3, #0
 8007448:	d1cc      	bne.n	80073e4 <HAL_SPI_Receive+0x104>
 800744a:	e031      	b.n	80074b0 <HAL_SPI_Receive+0x1d0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	f003 0301 	and.w	r3, r3, #1
 8007456:	2b01      	cmp	r3, #1
 8007458:	d113      	bne.n	8007482 <HAL_SPI_Receive+0x1a2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800745e:	68fa      	ldr	r2, [r7, #12]
 8007460:	6812      	ldr	r2, [r2, #0]
 8007462:	68d2      	ldr	r2, [r2, #12]
 8007464:	b292      	uxth	r2, r2
 8007466:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800746c:	1c9a      	adds	r2, r3, #2
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007476:	b29b      	uxth	r3, r3
 8007478:	3b01      	subs	r3, #1
 800747a:	b29a      	uxth	r2, r3
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007480:	e011      	b.n	80074a6 <HAL_SPI_Receive+0x1c6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007482:	f7fb f835 	bl	80024f0 <HAL_GetTick>
 8007486:	4602      	mov	r2, r0
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	1ad2      	subs	r2, r2, r3
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	429a      	cmp	r2, r3
 8007490:	d303      	bcc.n	800749a <HAL_SPI_Receive+0x1ba>
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007498:	d102      	bne.n	80074a0 <HAL_SPI_Receive+0x1c0>
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d102      	bne.n	80074a6 <HAL_SPI_Receive+0x1c6>
        {
          errorcode = HAL_TIMEOUT;
 80074a0:	2303      	movs	r3, #3
 80074a2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80074a4:	e015      	b.n	80074d2 <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d1cd      	bne.n	800744c <HAL_SPI_Receive+0x16c>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80074b0:	693a      	ldr	r2, [r7, #16]
 80074b2:	6839      	ldr	r1, [r7, #0]
 80074b4:	68f8      	ldr	r0, [r7, #12]
 80074b6:	f000 fa31 	bl	800791c <SPI_EndRxTransaction>
 80074ba:	4603      	mov	r3, r0
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d002      	beq.n	80074c6 <HAL_SPI_Receive+0x1e6>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2220      	movs	r2, #32
 80074c4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d001      	beq.n	80074d2 <HAL_SPI_Receive+0x1f2>
  {
    errorcode = HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2201      	movs	r2, #1
 80074d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2200      	movs	r2, #0
 80074de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80074e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	3718      	adds	r7, #24
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}

080074ec <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b08c      	sub	sp, #48	; 0x30
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	60f8      	str	r0, [r7, #12]
 80074f4:	60b9      	str	r1, [r7, #8]
 80074f6:	607a      	str	r2, [r7, #4]
 80074f8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80074fa:	2301      	movs	r3, #1
 80074fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80074fe:	2300      	movs	r3, #0
 8007500:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800750a:	2b01      	cmp	r3, #1
 800750c:	d101      	bne.n	8007512 <HAL_SPI_TransmitReceive+0x26>
 800750e:	2302      	movs	r3, #2
 8007510:	e188      	b.n	8007824 <HAL_SPI_TransmitReceive+0x338>
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2201      	movs	r2, #1
 8007516:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800751a:	f7fa ffe9 	bl	80024f0 <HAL_GetTick>
 800751e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007526:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007530:	887b      	ldrh	r3, [r7, #2]
 8007532:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007534:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007538:	2b01      	cmp	r3, #1
 800753a:	d00f      	beq.n	800755c <HAL_SPI_TransmitReceive+0x70>
 800753c:	69fb      	ldr	r3, [r7, #28]
 800753e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007542:	d107      	bne.n	8007554 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d103      	bne.n	8007554 <HAL_SPI_TransmitReceive+0x68>
 800754c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007550:	2b04      	cmp	r3, #4
 8007552:	d003      	beq.n	800755c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007554:	2302      	movs	r3, #2
 8007556:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800755a:	e159      	b.n	8007810 <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d005      	beq.n	800756e <HAL_SPI_TransmitReceive+0x82>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d002      	beq.n	800756e <HAL_SPI_TransmitReceive+0x82>
 8007568:	887b      	ldrh	r3, [r7, #2]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d103      	bne.n	8007576 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007574:	e14c      	b.n	8007810 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800757c:	b2db      	uxtb	r3, r3
 800757e:	2b04      	cmp	r3, #4
 8007580:	d003      	beq.n	800758a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2205      	movs	r2, #5
 8007586:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2200      	movs	r2, #0
 800758e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	687a      	ldr	r2, [r7, #4]
 8007594:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	887a      	ldrh	r2, [r7, #2]
 800759a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	887a      	ldrh	r2, [r7, #2]
 80075a0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	68ba      	ldr	r2, [r7, #8]
 80075a6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	887a      	ldrh	r2, [r7, #2]
 80075ac:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	887a      	ldrh	r2, [r7, #2]
 80075b2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2200      	movs	r2, #0
 80075b8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2200      	movs	r2, #0
 80075be:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075ca:	2b40      	cmp	r3, #64	; 0x40
 80075cc:	d007      	beq.n	80075de <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	68fa      	ldr	r2, [r7, #12]
 80075d4:	6812      	ldr	r2, [r2, #0]
 80075d6:	6812      	ldr	r2, [r2, #0]
 80075d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075dc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075e6:	d178      	bne.n	80076da <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d002      	beq.n	80075f6 <HAL_SPI_TransmitReceive+0x10a>
 80075f0:	8b7b      	ldrh	r3, [r7, #26]
 80075f2:	2b01      	cmp	r3, #1
 80075f4:	d166      	bne.n	80076c4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	68fa      	ldr	r2, [r7, #12]
 80075fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80075fe:	8812      	ldrh	r2, [r2, #0]
 8007600:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007606:	1c9a      	adds	r2, r3, #2
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007610:	b29b      	uxth	r3, r3
 8007612:	3b01      	subs	r3, #1
 8007614:	b29a      	uxth	r2, r3
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800761a:	e053      	b.n	80076c4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	f003 0302 	and.w	r3, r3, #2
 8007626:	2b02      	cmp	r3, #2
 8007628:	d11b      	bne.n	8007662 <HAL_SPI_TransmitReceive+0x176>
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800762e:	b29b      	uxth	r3, r3
 8007630:	2b00      	cmp	r3, #0
 8007632:	d016      	beq.n	8007662 <HAL_SPI_TransmitReceive+0x176>
 8007634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007636:	2b01      	cmp	r3, #1
 8007638:	d113      	bne.n	8007662 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	68fa      	ldr	r2, [r7, #12]
 8007640:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007642:	8812      	ldrh	r2, [r2, #0]
 8007644:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800764a:	1c9a      	adds	r2, r3, #2
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007654:	b29b      	uxth	r3, r3
 8007656:	3b01      	subs	r3, #1
 8007658:	b29a      	uxth	r2, r3
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800765e:	2300      	movs	r3, #0
 8007660:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	689b      	ldr	r3, [r3, #8]
 8007668:	f003 0301 	and.w	r3, r3, #1
 800766c:	2b01      	cmp	r3, #1
 800766e:	d119      	bne.n	80076a4 <HAL_SPI_TransmitReceive+0x1b8>
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007674:	b29b      	uxth	r3, r3
 8007676:	2b00      	cmp	r3, #0
 8007678:	d014      	beq.n	80076a4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800767e:	68fa      	ldr	r2, [r7, #12]
 8007680:	6812      	ldr	r2, [r2, #0]
 8007682:	68d2      	ldr	r2, [r2, #12]
 8007684:	b292      	uxth	r2, r2
 8007686:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800768c:	1c9a      	adds	r2, r3, #2
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007696:	b29b      	uxth	r3, r3
 8007698:	3b01      	subs	r3, #1
 800769a:	b29a      	uxth	r2, r3
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80076a0:	2301      	movs	r3, #1
 80076a2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80076a4:	f7fa ff24 	bl	80024f0 <HAL_GetTick>
 80076a8:	4602      	mov	r2, r0
 80076aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ac:	1ad2      	subs	r2, r2, r3
 80076ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b0:	429a      	cmp	r2, r3
 80076b2:	d307      	bcc.n	80076c4 <HAL_SPI_TransmitReceive+0x1d8>
 80076b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80076ba:	d003      	beq.n	80076c4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80076bc:	2303      	movs	r3, #3
 80076be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80076c2:	e0a5      	b.n	8007810 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076c8:	b29b      	uxth	r3, r3
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d1a6      	bne.n	800761c <HAL_SPI_TransmitReceive+0x130>
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d1a1      	bne.n	800761c <HAL_SPI_TransmitReceive+0x130>
 80076d8:	e07c      	b.n	80077d4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d002      	beq.n	80076e8 <HAL_SPI_TransmitReceive+0x1fc>
 80076e2:	8b7b      	ldrh	r3, [r7, #26]
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	d16b      	bne.n	80077c0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	330c      	adds	r3, #12
 80076ee:	68fa      	ldr	r2, [r7, #12]
 80076f0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80076f2:	7812      	ldrb	r2, [r2, #0]
 80076f4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076fa:	1c5a      	adds	r2, r3, #1
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007704:	b29b      	uxth	r3, r3
 8007706:	3b01      	subs	r3, #1
 8007708:	b29a      	uxth	r2, r3
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800770e:	e057      	b.n	80077c0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	f003 0302 	and.w	r3, r3, #2
 800771a:	2b02      	cmp	r3, #2
 800771c:	d11c      	bne.n	8007758 <HAL_SPI_TransmitReceive+0x26c>
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007722:	b29b      	uxth	r3, r3
 8007724:	2b00      	cmp	r3, #0
 8007726:	d017      	beq.n	8007758 <HAL_SPI_TransmitReceive+0x26c>
 8007728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800772a:	2b01      	cmp	r3, #1
 800772c:	d114      	bne.n	8007758 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	330c      	adds	r3, #12
 8007734:	68fa      	ldr	r2, [r7, #12]
 8007736:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007738:	7812      	ldrb	r2, [r2, #0]
 800773a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007740:	1c5a      	adds	r2, r3, #1
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800774a:	b29b      	uxth	r3, r3
 800774c:	3b01      	subs	r3, #1
 800774e:	b29a      	uxth	r2, r3
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007754:	2300      	movs	r3, #0
 8007756:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	f003 0301 	and.w	r3, r3, #1
 8007762:	2b01      	cmp	r3, #1
 8007764:	d119      	bne.n	800779a <HAL_SPI_TransmitReceive+0x2ae>
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800776a:	b29b      	uxth	r3, r3
 800776c:	2b00      	cmp	r3, #0
 800776e:	d014      	beq.n	800779a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007774:	68fa      	ldr	r2, [r7, #12]
 8007776:	6812      	ldr	r2, [r2, #0]
 8007778:	68d2      	ldr	r2, [r2, #12]
 800777a:	b2d2      	uxtb	r2, r2
 800777c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007782:	1c5a      	adds	r2, r3, #1
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800778c:	b29b      	uxth	r3, r3
 800778e:	3b01      	subs	r3, #1
 8007790:	b29a      	uxth	r2, r3
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007796:	2301      	movs	r3, #1
 8007798:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800779a:	f7fa fea9 	bl	80024f0 <HAL_GetTick>
 800779e:	4602      	mov	r2, r0
 80077a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a2:	1ad2      	subs	r2, r2, r3
 80077a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d303      	bcc.n	80077b2 <HAL_SPI_TransmitReceive+0x2c6>
 80077aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80077b0:	d102      	bne.n	80077b8 <HAL_SPI_TransmitReceive+0x2cc>
 80077b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d103      	bne.n	80077c0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80077b8:	2303      	movs	r3, #3
 80077ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80077be:	e027      	b.n	8007810 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d1a2      	bne.n	8007710 <HAL_SPI_TransmitReceive+0x224>
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077ce:	b29b      	uxth	r3, r3
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d19d      	bne.n	8007710 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80077d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077d6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80077d8:	68f8      	ldr	r0, [r7, #12]
 80077da:	f000 f905 	bl	80079e8 <SPI_EndRxTxTransaction>
 80077de:	4603      	mov	r3, r0
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d006      	beq.n	80077f2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80077e4:	2301      	movs	r3, #1
 80077e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2220      	movs	r2, #32
 80077ee:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80077f0:	e00e      	b.n	8007810 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	689b      	ldr	r3, [r3, #8]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d10a      	bne.n	8007810 <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80077fa:	2300      	movs	r3, #0
 80077fc:	617b      	str	r3, [r7, #20]
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	68db      	ldr	r3, [r3, #12]
 8007804:	617b      	str	r3, [r7, #20]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	617b      	str	r3, [r7, #20]
 800780e:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2201      	movs	r2, #1
 8007814:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2200      	movs	r2, #0
 800781c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007820:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007824:	4618      	mov	r0, r3
 8007826:	3730      	adds	r7, #48	; 0x30
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}

0800782c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800782c:	b480      	push	{r7}
 800782e:	b083      	sub	sp, #12
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800783a:	b2db      	uxtb	r3, r3
}
 800783c:	4618      	mov	r0, r3
 800783e:	370c      	adds	r7, #12
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr

08007848 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b084      	sub	sp, #16
 800784c:	af00      	add	r7, sp, #0
 800784e:	60f8      	str	r0, [r7, #12]
 8007850:	60b9      	str	r1, [r7, #8]
 8007852:	603b      	str	r3, [r7, #0]
 8007854:	4613      	mov	r3, r2
 8007856:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007858:	e04c      	b.n	80078f4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007860:	d048      	beq.n	80078f4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007862:	f7fa fe45 	bl	80024f0 <HAL_GetTick>
 8007866:	4602      	mov	r2, r0
 8007868:	69bb      	ldr	r3, [r7, #24]
 800786a:	1ad2      	subs	r2, r2, r3
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	429a      	cmp	r2, r3
 8007870:	d202      	bcs.n	8007878 <SPI_WaitFlagStateUntilTimeout+0x30>
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d13d      	bne.n	80078f4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	68fa      	ldr	r2, [r7, #12]
 800787e:	6812      	ldr	r2, [r2, #0]
 8007880:	6852      	ldr	r2, [r2, #4]
 8007882:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007886:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	685b      	ldr	r3, [r3, #4]
 800788c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007890:	d111      	bne.n	80078b6 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800789a:	d004      	beq.n	80078a6 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	689b      	ldr	r3, [r3, #8]
 80078a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078a4:	d107      	bne.n	80078b6 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	68fa      	ldr	r2, [r7, #12]
 80078ac:	6812      	ldr	r2, [r2, #0]
 80078ae:	6812      	ldr	r2, [r2, #0]
 80078b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078b4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078be:	d10f      	bne.n	80078e0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	68fa      	ldr	r2, [r7, #12]
 80078c6:	6812      	ldr	r2, [r2, #0]
 80078c8:	6812      	ldr	r2, [r2, #0]
 80078ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80078ce:	601a      	str	r2, [r3, #0]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	68fa      	ldr	r2, [r7, #12]
 80078d6:	6812      	ldr	r2, [r2, #0]
 80078d8:	6812      	ldr	r2, [r2, #0]
 80078da:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80078de:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2201      	movs	r2, #1
 80078e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2200      	movs	r2, #0
 80078ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80078f0:	2303      	movs	r3, #3
 80078f2:	e00f      	b.n	8007914 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	689a      	ldr	r2, [r3, #8]
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	401a      	ands	r2, r3
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	429a      	cmp	r2, r3
 8007902:	bf0c      	ite	eq
 8007904:	2301      	moveq	r3, #1
 8007906:	2300      	movne	r3, #0
 8007908:	b2db      	uxtb	r3, r3
 800790a:	461a      	mov	r2, r3
 800790c:	79fb      	ldrb	r3, [r7, #7]
 800790e:	429a      	cmp	r2, r3
 8007910:	d1a3      	bne.n	800785a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007912:	2300      	movs	r3, #0
}
 8007914:	4618      	mov	r0, r3
 8007916:	3710      	adds	r7, #16
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b086      	sub	sp, #24
 8007920:	af02      	add	r7, sp, #8
 8007922:	60f8      	str	r0, [r7, #12]
 8007924:	60b9      	str	r1, [r7, #8]
 8007926:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007930:	d111      	bne.n	8007956 <SPI_EndRxTransaction+0x3a>
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800793a:	d004      	beq.n	8007946 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	689b      	ldr	r3, [r3, #8]
 8007940:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007944:	d107      	bne.n	8007956 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	68fa      	ldr	r2, [r7, #12]
 800794c:	6812      	ldr	r2, [r2, #0]
 800794e:	6812      	ldr	r2, [r2, #0]
 8007950:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007954:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800795e:	d12a      	bne.n	80079b6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007968:	d012      	beq.n	8007990 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	9300      	str	r3, [sp, #0]
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	2200      	movs	r2, #0
 8007972:	2180      	movs	r1, #128	; 0x80
 8007974:	68f8      	ldr	r0, [r7, #12]
 8007976:	f7ff ff67 	bl	8007848 <SPI_WaitFlagStateUntilTimeout>
 800797a:	4603      	mov	r3, r0
 800797c:	2b00      	cmp	r3, #0
 800797e:	d02d      	beq.n	80079dc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007984:	f043 0220 	orr.w	r2, r3, #32
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800798c:	2303      	movs	r3, #3
 800798e:	e026      	b.n	80079de <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	9300      	str	r3, [sp, #0]
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	2200      	movs	r2, #0
 8007998:	2101      	movs	r1, #1
 800799a:	68f8      	ldr	r0, [r7, #12]
 800799c:	f7ff ff54 	bl	8007848 <SPI_WaitFlagStateUntilTimeout>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d01a      	beq.n	80079dc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079aa:	f043 0220 	orr.w	r2, r3, #32
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e013      	b.n	80079de <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	9300      	str	r3, [sp, #0]
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	2200      	movs	r2, #0
 80079be:	2101      	movs	r1, #1
 80079c0:	68f8      	ldr	r0, [r7, #12]
 80079c2:	f7ff ff41 	bl	8007848 <SPI_WaitFlagStateUntilTimeout>
 80079c6:	4603      	mov	r3, r0
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d007      	beq.n	80079dc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079d0:	f043 0220 	orr.w	r2, r3, #32
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80079d8:	2303      	movs	r3, #3
 80079da:	e000      	b.n	80079de <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80079dc:	2300      	movs	r3, #0
}
 80079de:	4618      	mov	r0, r3
 80079e0:	3710      	adds	r7, #16
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}
	...

080079e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b088      	sub	sp, #32
 80079ec:	af02      	add	r7, sp, #8
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80079f4:	4b1b      	ldr	r3, [pc, #108]	; (8007a64 <SPI_EndRxTxTransaction+0x7c>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a1b      	ldr	r2, [pc, #108]	; (8007a68 <SPI_EndRxTxTransaction+0x80>)
 80079fa:	fba2 2303 	umull	r2, r3, r2, r3
 80079fe:	0d5b      	lsrs	r3, r3, #21
 8007a00:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007a04:	fb02 f303 	mul.w	r3, r2, r3
 8007a08:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a12:	d112      	bne.n	8007a3a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	9300      	str	r3, [sp, #0]
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	2180      	movs	r1, #128	; 0x80
 8007a1e:	68f8      	ldr	r0, [r7, #12]
 8007a20:	f7ff ff12 	bl	8007848 <SPI_WaitFlagStateUntilTimeout>
 8007a24:	4603      	mov	r3, r0
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d016      	beq.n	8007a58 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a2e:	f043 0220 	orr.w	r2, r3, #32
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007a36:	2303      	movs	r3, #3
 8007a38:	e00f      	b.n	8007a5a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d00a      	beq.n	8007a56 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007a40:	697b      	ldr	r3, [r7, #20]
 8007a42:	3b01      	subs	r3, #1
 8007a44:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a50:	2b80      	cmp	r3, #128	; 0x80
 8007a52:	d0f2      	beq.n	8007a3a <SPI_EndRxTxTransaction+0x52>
 8007a54:	e000      	b.n	8007a58 <SPI_EndRxTxTransaction+0x70>
        break;
 8007a56:	bf00      	nop
  }

  return HAL_OK;
 8007a58:	2300      	movs	r3, #0
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3718      	adds	r7, #24
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop
 8007a64:	2000007c 	.word	0x2000007c
 8007a68:	165e9f81 	.word	0x165e9f81

08007a6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b082      	sub	sp, #8
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d101      	bne.n	8007a7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	e01d      	b.n	8007aba <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a84:	b2db      	uxtb	r3, r3
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d106      	bne.n	8007a98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f002 f8ee 	bl	8009c74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2202      	movs	r2, #2
 8007a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	3304      	adds	r3, #4
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	4610      	mov	r0, r2
 8007aac:	f000 fa14 	bl	8007ed8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3708      	adds	r7, #8
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}

08007ac2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007ac2:	b480      	push	{r7}
 8007ac4:	b085      	sub	sp, #20
 8007ac6:	af00      	add	r7, sp, #0
 8007ac8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	687a      	ldr	r2, [r7, #4]
 8007ad0:	6812      	ldr	r2, [r2, #0]
 8007ad2:	68d2      	ldr	r2, [r2, #12]
 8007ad4:	f042 0201 	orr.w	r2, r2, #1
 8007ad8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	f003 0307 	and.w	r3, r3, #7
 8007ae4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	2b06      	cmp	r3, #6
 8007aea:	d007      	beq.n	8007afc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	687a      	ldr	r2, [r7, #4]
 8007af2:	6812      	ldr	r2, [r2, #0]
 8007af4:	6812      	ldr	r2, [r2, #0]
 8007af6:	f042 0201 	orr.w	r2, r2, #1
 8007afa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007afc:	2300      	movs	r3, #0
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3714      	adds	r7, #20
 8007b02:	46bd      	mov	sp, r7
 8007b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b08:	4770      	bx	lr

08007b0a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007b0a:	b580      	push	{r7, lr}
 8007b0c:	b082      	sub	sp, #8
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	691b      	ldr	r3, [r3, #16]
 8007b18:	f003 0302 	and.w	r3, r3, #2
 8007b1c:	2b02      	cmp	r3, #2
 8007b1e:	d122      	bne.n	8007b66 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	68db      	ldr	r3, [r3, #12]
 8007b26:	f003 0302 	and.w	r3, r3, #2
 8007b2a:	2b02      	cmp	r3, #2
 8007b2c:	d11b      	bne.n	8007b66 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f06f 0202 	mvn.w	r2, #2
 8007b36:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2201      	movs	r2, #1
 8007b3c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	699b      	ldr	r3, [r3, #24]
 8007b44:	f003 0303 	and.w	r3, r3, #3
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d003      	beq.n	8007b54 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f000 f9a5 	bl	8007e9c <HAL_TIM_IC_CaptureCallback>
 8007b52:	e005      	b.n	8007b60 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f000 f997 	bl	8007e88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b5a:	6878      	ldr	r0, [r7, #4]
 8007b5c:	f000 f9a8 	bl	8007eb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2200      	movs	r2, #0
 8007b64:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	691b      	ldr	r3, [r3, #16]
 8007b6c:	f003 0304 	and.w	r3, r3, #4
 8007b70:	2b04      	cmp	r3, #4
 8007b72:	d122      	bne.n	8007bba <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	f003 0304 	and.w	r3, r3, #4
 8007b7e:	2b04      	cmp	r3, #4
 8007b80:	d11b      	bne.n	8007bba <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f06f 0204 	mvn.w	r2, #4
 8007b8a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2202      	movs	r2, #2
 8007b90:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	699b      	ldr	r3, [r3, #24]
 8007b98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d003      	beq.n	8007ba8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f000 f97b 	bl	8007e9c <HAL_TIM_IC_CaptureCallback>
 8007ba6:	e005      	b.n	8007bb4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f000 f96d 	bl	8007e88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f000 f97e 	bl	8007eb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	691b      	ldr	r3, [r3, #16]
 8007bc0:	f003 0308 	and.w	r3, r3, #8
 8007bc4:	2b08      	cmp	r3, #8
 8007bc6:	d122      	bne.n	8007c0e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	68db      	ldr	r3, [r3, #12]
 8007bce:	f003 0308 	and.w	r3, r3, #8
 8007bd2:	2b08      	cmp	r3, #8
 8007bd4:	d11b      	bne.n	8007c0e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f06f 0208 	mvn.w	r2, #8
 8007bde:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2204      	movs	r2, #4
 8007be4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	69db      	ldr	r3, [r3, #28]
 8007bec:	f003 0303 	and.w	r3, r3, #3
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d003      	beq.n	8007bfc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f000 f951 	bl	8007e9c <HAL_TIM_IC_CaptureCallback>
 8007bfa:	e005      	b.n	8007c08 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	f000 f943 	bl	8007e88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 f954 	bl	8007eb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	691b      	ldr	r3, [r3, #16]
 8007c14:	f003 0310 	and.w	r3, r3, #16
 8007c18:	2b10      	cmp	r3, #16
 8007c1a:	d122      	bne.n	8007c62 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	68db      	ldr	r3, [r3, #12]
 8007c22:	f003 0310 	and.w	r3, r3, #16
 8007c26:	2b10      	cmp	r3, #16
 8007c28:	d11b      	bne.n	8007c62 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f06f 0210 	mvn.w	r2, #16
 8007c32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2208      	movs	r2, #8
 8007c38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	69db      	ldr	r3, [r3, #28]
 8007c40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d003      	beq.n	8007c50 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	f000 f927 	bl	8007e9c <HAL_TIM_IC_CaptureCallback>
 8007c4e:	e005      	b.n	8007c5c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c50:	6878      	ldr	r0, [r7, #4]
 8007c52:	f000 f919 	bl	8007e88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f000 f92a 	bl	8007eb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	691b      	ldr	r3, [r3, #16]
 8007c68:	f003 0301 	and.w	r3, r3, #1
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d10e      	bne.n	8007c8e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	f003 0301 	and.w	r3, r3, #1
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d107      	bne.n	8007c8e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f06f 0201 	mvn.w	r2, #1
 8007c86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f001 fdb1 	bl	80097f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	691b      	ldr	r3, [r3, #16]
 8007c94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c98:	2b80      	cmp	r3, #128	; 0x80
 8007c9a:	d10e      	bne.n	8007cba <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	68db      	ldr	r3, [r3, #12]
 8007ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ca6:	2b80      	cmp	r3, #128	; 0x80
 8007ca8:	d107      	bne.n	8007cba <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007cb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f000 fa98 	bl	80081ea <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	691b      	ldr	r3, [r3, #16]
 8007cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cc4:	2b40      	cmp	r3, #64	; 0x40
 8007cc6:	d10e      	bne.n	8007ce6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	68db      	ldr	r3, [r3, #12]
 8007cce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cd2:	2b40      	cmp	r3, #64	; 0x40
 8007cd4:	d107      	bne.n	8007ce6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007cde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f000 f8ef 	bl	8007ec4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	691b      	ldr	r3, [r3, #16]
 8007cec:	f003 0320 	and.w	r3, r3, #32
 8007cf0:	2b20      	cmp	r3, #32
 8007cf2:	d10e      	bne.n	8007d12 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	68db      	ldr	r3, [r3, #12]
 8007cfa:	f003 0320 	and.w	r3, r3, #32
 8007cfe:	2b20      	cmp	r3, #32
 8007d00:	d107      	bne.n	8007d12 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f06f 0220 	mvn.w	r2, #32
 8007d0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f000 fa62 	bl	80081d6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007d12:	bf00      	nop
 8007d14:	3708      	adds	r7, #8
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}

08007d1a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d1a:	b580      	push	{r7, lr}
 8007d1c:	b084      	sub	sp, #16
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	6078      	str	r0, [r7, #4]
 8007d22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d2a:	2b01      	cmp	r3, #1
 8007d2c:	d101      	bne.n	8007d32 <HAL_TIM_ConfigClockSource+0x18>
 8007d2e:	2302      	movs	r3, #2
 8007d30:	e0a6      	b.n	8007e80 <HAL_TIM_ConfigClockSource+0x166>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2201      	movs	r2, #1
 8007d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2202      	movs	r2, #2
 8007d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007d50:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d58:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	68fa      	ldr	r2, [r7, #12]
 8007d60:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	2b40      	cmp	r3, #64	; 0x40
 8007d68:	d067      	beq.n	8007e3a <HAL_TIM_ConfigClockSource+0x120>
 8007d6a:	2b40      	cmp	r3, #64	; 0x40
 8007d6c:	d80b      	bhi.n	8007d86 <HAL_TIM_ConfigClockSource+0x6c>
 8007d6e:	2b10      	cmp	r3, #16
 8007d70:	d073      	beq.n	8007e5a <HAL_TIM_ConfigClockSource+0x140>
 8007d72:	2b10      	cmp	r3, #16
 8007d74:	d802      	bhi.n	8007d7c <HAL_TIM_ConfigClockSource+0x62>
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d06f      	beq.n	8007e5a <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007d7a:	e078      	b.n	8007e6e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007d7c:	2b20      	cmp	r3, #32
 8007d7e:	d06c      	beq.n	8007e5a <HAL_TIM_ConfigClockSource+0x140>
 8007d80:	2b30      	cmp	r3, #48	; 0x30
 8007d82:	d06a      	beq.n	8007e5a <HAL_TIM_ConfigClockSource+0x140>
      break;
 8007d84:	e073      	b.n	8007e6e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007d86:	2b70      	cmp	r3, #112	; 0x70
 8007d88:	d00d      	beq.n	8007da6 <HAL_TIM_ConfigClockSource+0x8c>
 8007d8a:	2b70      	cmp	r3, #112	; 0x70
 8007d8c:	d804      	bhi.n	8007d98 <HAL_TIM_ConfigClockSource+0x7e>
 8007d8e:	2b50      	cmp	r3, #80	; 0x50
 8007d90:	d033      	beq.n	8007dfa <HAL_TIM_ConfigClockSource+0xe0>
 8007d92:	2b60      	cmp	r3, #96	; 0x60
 8007d94:	d041      	beq.n	8007e1a <HAL_TIM_ConfigClockSource+0x100>
      break;
 8007d96:	e06a      	b.n	8007e6e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007d98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d9c:	d066      	beq.n	8007e6c <HAL_TIM_ConfigClockSource+0x152>
 8007d9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007da2:	d017      	beq.n	8007dd4 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8007da4:	e063      	b.n	8007e6e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6818      	ldr	r0, [r3, #0]
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	6899      	ldr	r1, [r3, #8]
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	685a      	ldr	r2, [r3, #4]
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	68db      	ldr	r3, [r3, #12]
 8007db6:	f000 f9a9 	bl	800810c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007dc8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	68fa      	ldr	r2, [r7, #12]
 8007dd0:	609a      	str	r2, [r3, #8]
      break;
 8007dd2:	e04c      	b.n	8007e6e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6818      	ldr	r0, [r3, #0]
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	6899      	ldr	r1, [r3, #8]
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	685a      	ldr	r2, [r3, #4]
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	68db      	ldr	r3, [r3, #12]
 8007de4:	f000 f992 	bl	800810c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	687a      	ldr	r2, [r7, #4]
 8007dee:	6812      	ldr	r2, [r2, #0]
 8007df0:	6892      	ldr	r2, [r2, #8]
 8007df2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007df6:	609a      	str	r2, [r3, #8]
      break;
 8007df8:	e039      	b.n	8007e6e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6818      	ldr	r0, [r3, #0]
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	6859      	ldr	r1, [r3, #4]
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	461a      	mov	r2, r3
 8007e08:	f000 f906 	bl	8008018 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	2150      	movs	r1, #80	; 0x50
 8007e12:	4618      	mov	r0, r3
 8007e14:	f000 f95f 	bl	80080d6 <TIM_ITRx_SetConfig>
      break;
 8007e18:	e029      	b.n	8007e6e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6818      	ldr	r0, [r3, #0]
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	6859      	ldr	r1, [r3, #4]
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	68db      	ldr	r3, [r3, #12]
 8007e26:	461a      	mov	r2, r3
 8007e28:	f000 f925 	bl	8008076 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	2160      	movs	r1, #96	; 0x60
 8007e32:	4618      	mov	r0, r3
 8007e34:	f000 f94f 	bl	80080d6 <TIM_ITRx_SetConfig>
      break;
 8007e38:	e019      	b.n	8007e6e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6818      	ldr	r0, [r3, #0]
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	6859      	ldr	r1, [r3, #4]
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	68db      	ldr	r3, [r3, #12]
 8007e46:	461a      	mov	r2, r3
 8007e48:	f000 f8e6 	bl	8008018 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	2140      	movs	r1, #64	; 0x40
 8007e52:	4618      	mov	r0, r3
 8007e54:	f000 f93f 	bl	80080d6 <TIM_ITRx_SetConfig>
      break;
 8007e58:	e009      	b.n	8007e6e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4619      	mov	r1, r3
 8007e64:	4610      	mov	r0, r2
 8007e66:	f000 f936 	bl	80080d6 <TIM_ITRx_SetConfig>
      break;
 8007e6a:	e000      	b.n	8007e6e <HAL_TIM_ConfigClockSource+0x154>
      break;
 8007e6c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2201      	movs	r2, #1
 8007e72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e7e:	2300      	movs	r3, #0
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	3710      	adds	r7, #16
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}

08007e88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b083      	sub	sp, #12
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007e90:	bf00      	nop
 8007e92:	370c      	adds	r7, #12
 8007e94:	46bd      	mov	sp, r7
 8007e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9a:	4770      	bx	lr

08007e9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b083      	sub	sp, #12
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007ea4:	bf00      	nop
 8007ea6:	370c      	adds	r7, #12
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eae:	4770      	bx	lr

08007eb0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b083      	sub	sp, #12
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007eb8:	bf00      	nop
 8007eba:	370c      	adds	r7, #12
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec2:	4770      	bx	lr

08007ec4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b083      	sub	sp, #12
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ecc:	bf00      	nop
 8007ece:	370c      	adds	r7, #12
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed6:	4770      	bx	lr

08007ed8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b085      	sub	sp, #20
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
 8007ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	4a40      	ldr	r2, [pc, #256]	; (8007fec <TIM_Base_SetConfig+0x114>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d013      	beq.n	8007f18 <TIM_Base_SetConfig+0x40>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ef6:	d00f      	beq.n	8007f18 <TIM_Base_SetConfig+0x40>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	4a3d      	ldr	r2, [pc, #244]	; (8007ff0 <TIM_Base_SetConfig+0x118>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d00b      	beq.n	8007f18 <TIM_Base_SetConfig+0x40>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	4a3c      	ldr	r2, [pc, #240]	; (8007ff4 <TIM_Base_SetConfig+0x11c>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d007      	beq.n	8007f18 <TIM_Base_SetConfig+0x40>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	4a3b      	ldr	r2, [pc, #236]	; (8007ff8 <TIM_Base_SetConfig+0x120>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d003      	beq.n	8007f18 <TIM_Base_SetConfig+0x40>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	4a3a      	ldr	r2, [pc, #232]	; (8007ffc <TIM_Base_SetConfig+0x124>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d108      	bne.n	8007f2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	685b      	ldr	r3, [r3, #4]
 8007f24:	68fa      	ldr	r2, [r7, #12]
 8007f26:	4313      	orrs	r3, r2
 8007f28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	4a2f      	ldr	r2, [pc, #188]	; (8007fec <TIM_Base_SetConfig+0x114>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d02b      	beq.n	8007f8a <TIM_Base_SetConfig+0xb2>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f38:	d027      	beq.n	8007f8a <TIM_Base_SetConfig+0xb2>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	4a2c      	ldr	r2, [pc, #176]	; (8007ff0 <TIM_Base_SetConfig+0x118>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d023      	beq.n	8007f8a <TIM_Base_SetConfig+0xb2>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	4a2b      	ldr	r2, [pc, #172]	; (8007ff4 <TIM_Base_SetConfig+0x11c>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d01f      	beq.n	8007f8a <TIM_Base_SetConfig+0xb2>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	4a2a      	ldr	r2, [pc, #168]	; (8007ff8 <TIM_Base_SetConfig+0x120>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d01b      	beq.n	8007f8a <TIM_Base_SetConfig+0xb2>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	4a29      	ldr	r2, [pc, #164]	; (8007ffc <TIM_Base_SetConfig+0x124>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d017      	beq.n	8007f8a <TIM_Base_SetConfig+0xb2>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	4a28      	ldr	r2, [pc, #160]	; (8008000 <TIM_Base_SetConfig+0x128>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d013      	beq.n	8007f8a <TIM_Base_SetConfig+0xb2>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	4a27      	ldr	r2, [pc, #156]	; (8008004 <TIM_Base_SetConfig+0x12c>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d00f      	beq.n	8007f8a <TIM_Base_SetConfig+0xb2>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	4a26      	ldr	r2, [pc, #152]	; (8008008 <TIM_Base_SetConfig+0x130>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d00b      	beq.n	8007f8a <TIM_Base_SetConfig+0xb2>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	4a25      	ldr	r2, [pc, #148]	; (800800c <TIM_Base_SetConfig+0x134>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d007      	beq.n	8007f8a <TIM_Base_SetConfig+0xb2>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	4a24      	ldr	r2, [pc, #144]	; (8008010 <TIM_Base_SetConfig+0x138>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d003      	beq.n	8007f8a <TIM_Base_SetConfig+0xb2>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	4a23      	ldr	r2, [pc, #140]	; (8008014 <TIM_Base_SetConfig+0x13c>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d108      	bne.n	8007f9c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	68db      	ldr	r3, [r3, #12]
 8007f96:	68fa      	ldr	r2, [r7, #12]
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	695b      	ldr	r3, [r3, #20]
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	68fa      	ldr	r2, [r7, #12]
 8007fae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	689a      	ldr	r2, [r3, #8]
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	681a      	ldr	r2, [r3, #0]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	4a0a      	ldr	r2, [pc, #40]	; (8007fec <TIM_Base_SetConfig+0x114>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d003      	beq.n	8007fd0 <TIM_Base_SetConfig+0xf8>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	4a0c      	ldr	r2, [pc, #48]	; (8007ffc <TIM_Base_SetConfig+0x124>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d103      	bne.n	8007fd8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	691a      	ldr	r2, [r3, #16]
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2201      	movs	r2, #1
 8007fdc:	615a      	str	r2, [r3, #20]
}
 8007fde:	bf00      	nop
 8007fe0:	3714      	adds	r7, #20
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr
 8007fea:	bf00      	nop
 8007fec:	40010000 	.word	0x40010000
 8007ff0:	40000400 	.word	0x40000400
 8007ff4:	40000800 	.word	0x40000800
 8007ff8:	40000c00 	.word	0x40000c00
 8007ffc:	40010400 	.word	0x40010400
 8008000:	40014000 	.word	0x40014000
 8008004:	40014400 	.word	0x40014400
 8008008:	40014800 	.word	0x40014800
 800800c:	40001800 	.word	0x40001800
 8008010:	40001c00 	.word	0x40001c00
 8008014:	40002000 	.word	0x40002000

08008018 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008018:	b480      	push	{r7}
 800801a:	b087      	sub	sp, #28
 800801c:	af00      	add	r7, sp, #0
 800801e:	60f8      	str	r0, [r7, #12]
 8008020:	60b9      	str	r1, [r7, #8]
 8008022:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	6a1b      	ldr	r3, [r3, #32]
 8008028:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	6a1b      	ldr	r3, [r3, #32]
 800802e:	f023 0201 	bic.w	r2, r3, #1
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	699b      	ldr	r3, [r3, #24]
 800803a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008042:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	011b      	lsls	r3, r3, #4
 8008048:	693a      	ldr	r2, [r7, #16]
 800804a:	4313      	orrs	r3, r2
 800804c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	f023 030a 	bic.w	r3, r3, #10
 8008054:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008056:	697a      	ldr	r2, [r7, #20]
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	4313      	orrs	r3, r2
 800805c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	693a      	ldr	r2, [r7, #16]
 8008062:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	697a      	ldr	r2, [r7, #20]
 8008068:	621a      	str	r2, [r3, #32]
}
 800806a:	bf00      	nop
 800806c:	371c      	adds	r7, #28
 800806e:	46bd      	mov	sp, r7
 8008070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008074:	4770      	bx	lr

08008076 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008076:	b480      	push	{r7}
 8008078:	b087      	sub	sp, #28
 800807a:	af00      	add	r7, sp, #0
 800807c:	60f8      	str	r0, [r7, #12]
 800807e:	60b9      	str	r1, [r7, #8]
 8008080:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	6a1b      	ldr	r3, [r3, #32]
 8008086:	f023 0210 	bic.w	r2, r3, #16
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	699b      	ldr	r3, [r3, #24]
 8008092:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	6a1b      	ldr	r3, [r3, #32]
 8008098:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80080a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	031b      	lsls	r3, r3, #12
 80080a6:	697a      	ldr	r2, [r7, #20]
 80080a8:	4313      	orrs	r3, r2
 80080aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80080b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	011b      	lsls	r3, r3, #4
 80080b8:	693a      	ldr	r2, [r7, #16]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	697a      	ldr	r2, [r7, #20]
 80080c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	693a      	ldr	r2, [r7, #16]
 80080c8:	621a      	str	r2, [r3, #32]
}
 80080ca:	bf00      	nop
 80080cc:	371c      	adds	r7, #28
 80080ce:	46bd      	mov	sp, r7
 80080d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d4:	4770      	bx	lr

080080d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80080d6:	b480      	push	{r7}
 80080d8:	b085      	sub	sp, #20
 80080da:	af00      	add	r7, sp, #0
 80080dc:	6078      	str	r0, [r7, #4]
 80080de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	689b      	ldr	r3, [r3, #8]
 80080e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80080ee:	683a      	ldr	r2, [r7, #0]
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	4313      	orrs	r3, r2
 80080f4:	f043 0307 	orr.w	r3, r3, #7
 80080f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	68fa      	ldr	r2, [r7, #12]
 80080fe:	609a      	str	r2, [r3, #8]
}
 8008100:	bf00      	nop
 8008102:	3714      	adds	r7, #20
 8008104:	46bd      	mov	sp, r7
 8008106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810a:	4770      	bx	lr

0800810c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800810c:	b480      	push	{r7}
 800810e:	b087      	sub	sp, #28
 8008110:	af00      	add	r7, sp, #0
 8008112:	60f8      	str	r0, [r7, #12]
 8008114:	60b9      	str	r1, [r7, #8]
 8008116:	607a      	str	r2, [r7, #4]
 8008118:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	689b      	ldr	r3, [r3, #8]
 800811e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008120:	697b      	ldr	r3, [r7, #20]
 8008122:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008126:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	021a      	lsls	r2, r3, #8
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	431a      	orrs	r2, r3
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	4313      	orrs	r3, r2
 8008134:	697a      	ldr	r2, [r7, #20]
 8008136:	4313      	orrs	r3, r2
 8008138:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	697a      	ldr	r2, [r7, #20]
 800813e:	609a      	str	r2, [r3, #8]
}
 8008140:	bf00      	nop
 8008142:	371c      	adds	r7, #28
 8008144:	46bd      	mov	sp, r7
 8008146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814a:	4770      	bx	lr

0800814c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800814c:	b480      	push	{r7}
 800814e:	b085      	sub	sp, #20
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
 8008154:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800815c:	2b01      	cmp	r3, #1
 800815e:	d101      	bne.n	8008164 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008160:	2302      	movs	r3, #2
 8008162:	e032      	b.n	80081ca <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2201      	movs	r2, #1
 8008168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2202      	movs	r2, #2
 8008170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	685b      	ldr	r3, [r3, #4]
 800817a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	689b      	ldr	r3, [r3, #8]
 8008182:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800818a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	68fa      	ldr	r2, [r7, #12]
 8008192:	4313      	orrs	r3, r2
 8008194:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800819c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	68ba      	ldr	r2, [r7, #8]
 80081a4:	4313      	orrs	r3, r2
 80081a6:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	68fa      	ldr	r2, [r7, #12]
 80081ae:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	68ba      	ldr	r2, [r7, #8]
 80081b6:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2200      	movs	r2, #0
 80081c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80081c8:	2300      	movs	r3, #0
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	3714      	adds	r7, #20
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr

080081d6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80081d6:	b480      	push	{r7}
 80081d8:	b083      	sub	sp, #12
 80081da:	af00      	add	r7, sp, #0
 80081dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80081de:	bf00      	nop
 80081e0:	370c      	adds	r7, #12
 80081e2:	46bd      	mov	sp, r7
 80081e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e8:	4770      	bx	lr

080081ea <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80081ea:	b480      	push	{r7}
 80081ec:	b083      	sub	sp, #12
 80081ee:	af00      	add	r7, sp, #0
 80081f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80081f2:	bf00      	nop
 80081f4:	370c      	adds	r7, #12
 80081f6:	46bd      	mov	sp, r7
 80081f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fc:	4770      	bx	lr

080081fe <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80081fe:	b480      	push	{r7}
 8008200:	b085      	sub	sp, #20
 8008202:	af00      	add	r7, sp, #0
 8008204:	6078      	str	r0, [r7, #4]
 8008206:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8008208:	2300      	movs	r3, #0
 800820a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 800820c:	2300      	movs	r3, #0
 800820e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	2b01      	cmp	r3, #1
 8008216:	d029      	beq.n	800826c <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8008224:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008228:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008232:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8008238:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 800823e:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 8008244:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 800824a:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 8008250:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 8008256:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 800825c:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800825e:	68fa      	ldr	r2, [r7, #12]
 8008260:	4313      	orrs	r3, r2
 8008262:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	68fa      	ldr	r2, [r7, #12]
 8008268:	601a      	str	r2, [r3, #0]
 800826a:	e034      	b.n	80082d6 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008278:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008282:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8008288:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800828a:	68fa      	ldr	r2, [r7, #12]
 800828c:	4313      	orrs	r3, r2
 800828e:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800829c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80082a0:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082aa:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 80082b0:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 80082b6:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 80082bc:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 80082c2:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082c4:	68ba      	ldr	r2, [r7, #8]
 80082c6:	4313      	orrs	r3, r2
 80082c8:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	68fa      	ldr	r2, [r7, #12]
 80082ce:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	68ba      	ldr	r2, [r7, #8]
 80082d4:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 80082d6:	2300      	movs	r3, #0
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3714      	adds	r7, #20
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr

080082e4 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b087      	sub	sp, #28
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	60f8      	str	r0, [r7, #12]
 80082ec:	60b9      	str	r1, [r7, #8]
 80082ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 80082f0:	2300      	movs	r3, #0
 80082f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 80082f4:	2300      	movs	r3, #0
 80082f6:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2b01      	cmp	r3, #1
 80082fc:	d02e      	beq.n	800835c <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	689b      	ldr	r3, [r3, #8]
 8008302:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800830a:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	3b01      	subs	r3, #1
 8008318:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800831a:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	3b01      	subs	r3, #1
 8008322:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8008324:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	68db      	ldr	r3, [r3, #12]
 800832a:	3b01      	subs	r3, #1
 800832c:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 800832e:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	691b      	ldr	r3, [r3, #16]
 8008334:	3b01      	subs	r3, #1
 8008336:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008338:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 800833a:	68bb      	ldr	r3, [r7, #8]
 800833c:	695b      	ldr	r3, [r3, #20]
 800833e:	3b01      	subs	r3, #1
 8008340:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8008342:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	699b      	ldr	r3, [r3, #24]
 8008348:	3b01      	subs	r3, #1
 800834a:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800834c:	4313      	orrs	r3, r2
 800834e:	697a      	ldr	r2, [r7, #20]
 8008350:	4313      	orrs	r3, r2
 8008352:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	697a      	ldr	r2, [r7, #20]
 8008358:	609a      	str	r2, [r3, #8]
 800835a:	e03b      	b.n	80083d4 <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008368:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800836c:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	68db      	ldr	r3, [r3, #12]
 8008372:	3b01      	subs	r3, #1
 8008374:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	695b      	ldr	r3, [r3, #20]
 800837a:	3b01      	subs	r3, #1
 800837c:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 800837e:	4313      	orrs	r3, r2
 8008380:	697a      	ldr	r2, [r7, #20]
 8008382:	4313      	orrs	r3, r2
 8008384:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	68db      	ldr	r3, [r3, #12]
 800838a:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008392:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	3b01      	subs	r3, #1
 80083a0:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80083a2:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	689b      	ldr	r3, [r3, #8]
 80083a8:	3b01      	subs	r3, #1
 80083aa:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80083ac:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	691b      	ldr	r3, [r3, #16]
 80083b2:	3b01      	subs	r3, #1
 80083b4:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80083b6:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	699b      	ldr	r3, [r3, #24]
 80083bc:	3b01      	subs	r3, #1
 80083be:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80083c0:	4313      	orrs	r3, r2
 80083c2:	693a      	ldr	r2, [r7, #16]
 80083c4:	4313      	orrs	r3, r2
 80083c6:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	697a      	ldr	r2, [r7, #20]
 80083cc:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	693a      	ldr	r2, [r7, #16]
 80083d2:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 80083d4:	2300      	movs	r3, #0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	371c      	adds	r7, #28
 80083da:	46bd      	mov	sp, r7
 80083dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e0:	4770      	bx	lr

080083e2 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80083e2:	b580      	push	{r7, lr}
 80083e4:	b086      	sub	sp, #24
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	60f8      	str	r0, [r7, #12]
 80083ea:	60b9      	str	r1, [r7, #8]
 80083ec:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 80083ee:	2300      	movs	r3, #0
 80083f0:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 80083f2:	2300      	movs	r3, #0
 80083f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80083fe:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	3b01      	subs	r3, #1
 8008406:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8008408:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	68db      	ldr	r3, [r3, #12]
 800840e:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008410:	4313      	orrs	r3, r2
 8008412:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 8008414:	693a      	ldr	r2, [r7, #16]
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800841a:	f7fa f869 	bl	80024f0 <HAL_GetTick>
 800841e:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8008420:	e010      	b.n	8008444 <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008428:	d00c      	beq.n	8008444 <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d007      	beq.n	8008440 <FMC_SDRAM_SendCommand+0x5e>
 8008430:	f7fa f85e 	bl	80024f0 <HAL_GetTick>
 8008434:	4602      	mov	r2, r0
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	1ad2      	subs	r2, r2, r3
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	429a      	cmp	r2, r3
 800843e:	d901      	bls.n	8008444 <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 8008440:	2303      	movs	r3, #3
 8008442:	e006      	b.n	8008452 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	699b      	ldr	r3, [r3, #24]
 8008448:	f003 0320 	and.w	r3, r3, #32
 800844c:	2b20      	cmp	r3, #32
 800844e:	d0e8      	beq.n	8008422 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 8008450:	2300      	movs	r3, #0
}
 8008452:	4618      	mov	r0, r3
 8008454:	3718      	adds	r7, #24
 8008456:	46bd      	mov	sp, r7
 8008458:	bd80      	pop	{r7, pc}

0800845a <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800845a:	b480      	push	{r7}
 800845c:	b083      	sub	sp, #12
 800845e:	af00      	add	r7, sp, #0
 8008460:	6078      	str	r0, [r7, #4]
 8008462:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	695a      	ldr	r2, [r3, #20]
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	005b      	lsls	r3, r3, #1
 800846c:	431a      	orrs	r2, r3
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8008472:	2300      	movs	r3, #0
}
 8008474:	4618      	mov	r0, r3
 8008476:	370c      	adds	r7, #12
 8008478:	46bd      	mov	sp, r7
 800847a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847e:	4770      	bx	lr

08008480 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008480:	b480      	push	{r7}
 8008482:	b083      	sub	sp, #12
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	689b      	ldr	r3, [r3, #8]
 800848c:	f043 0201 	orr.w	r2, r3, #1
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008494:	2300      	movs	r3, #0
}
 8008496:	4618      	mov	r0, r3
 8008498:	370c      	adds	r7, #12
 800849a:	46bd      	mov	sp, r7
 800849c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a0:	4770      	bx	lr

080084a2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80084a2:	b480      	push	{r7}
 80084a4:	b083      	sub	sp, #12
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	689b      	ldr	r3, [r3, #8]
 80084ae:	f023 0201 	bic.w	r2, r3, #1
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80084b6:	2300      	movs	r3, #0
}
 80084b8:	4618      	mov	r0, r3
 80084ba:	370c      	adds	r7, #12
 80084bc:	46bd      	mov	sp, r7
 80084be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c2:	4770      	bx	lr

080084c4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80084c4:	b480      	push	{r7}
 80084c6:	b085      	sub	sp, #20
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80084ce:	2300      	movs	r3, #0
 80084d0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	019b      	lsls	r3, r3, #6
 80084d6:	f043 0220 	orr.w	r2, r3, #32
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	3301      	adds	r3, #1
 80084e2:	60fb      	str	r3, [r7, #12]
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	4a09      	ldr	r2, [pc, #36]	; (800850c <USB_FlushTxFifo+0x48>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d901      	bls.n	80084f0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80084ec:	2303      	movs	r3, #3
 80084ee:	e006      	b.n	80084fe <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	691b      	ldr	r3, [r3, #16]
 80084f4:	f003 0320 	and.w	r3, r3, #32
 80084f8:	2b20      	cmp	r3, #32
 80084fa:	d0f0      	beq.n	80084de <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80084fc:	2300      	movs	r3, #0
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3714      	adds	r7, #20
 8008502:	46bd      	mov	sp, r7
 8008504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008508:	4770      	bx	lr
 800850a:	bf00      	nop
 800850c:	00030d40 	.word	0x00030d40

08008510 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008510:	b480      	push	{r7}
 8008512:	b085      	sub	sp, #20
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008518:	2300      	movs	r3, #0
 800851a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2210      	movs	r2, #16
 8008520:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	3301      	adds	r3, #1
 8008526:	60fb      	str	r3, [r7, #12]
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	4a09      	ldr	r2, [pc, #36]	; (8008550 <USB_FlushRxFifo+0x40>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d901      	bls.n	8008534 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008530:	2303      	movs	r3, #3
 8008532:	e006      	b.n	8008542 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	691b      	ldr	r3, [r3, #16]
 8008538:	f003 0310 	and.w	r3, r3, #16
 800853c:	2b10      	cmp	r3, #16
 800853e:	d0f0      	beq.n	8008522 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008540:	2300      	movs	r3, #0
}
 8008542:	4618      	mov	r0, r3
 8008544:	3714      	adds	r7, #20
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr
 800854e:	bf00      	nop
 8008550:	00030d40 	.word	0x00030d40

08008554 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008554:	b480      	push	{r7}
 8008556:	b089      	sub	sp, #36	; 0x24
 8008558:	af00      	add	r7, sp, #0
 800855a:	60f8      	str	r0, [r7, #12]
 800855c:	60b9      	str	r1, [r7, #8]
 800855e:	4613      	mov	r3, r2
 8008560:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800856a:	88fb      	ldrh	r3, [r7, #6]
 800856c:	3303      	adds	r3, #3
 800856e:	089b      	lsrs	r3, r3, #2
 8008570:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8008572:	2300      	movs	r3, #0
 8008574:	61bb      	str	r3, [r7, #24]
 8008576:	e00b      	b.n	8008590 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800857e:	681a      	ldr	r2, [r3, #0]
 8008580:	69fb      	ldr	r3, [r7, #28]
 8008582:	601a      	str	r2, [r3, #0]
    pDest++;
 8008584:	69fb      	ldr	r3, [r7, #28]
 8008586:	3304      	adds	r3, #4
 8008588:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800858a:	69bb      	ldr	r3, [r7, #24]
 800858c:	3301      	adds	r3, #1
 800858e:	61bb      	str	r3, [r7, #24]
 8008590:	69ba      	ldr	r2, [r7, #24]
 8008592:	693b      	ldr	r3, [r7, #16]
 8008594:	429a      	cmp	r2, r3
 8008596:	d3ef      	bcc.n	8008578 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8008598:	69fb      	ldr	r3, [r7, #28]
}
 800859a:	4618      	mov	r0, r3
 800859c:	3724      	adds	r7, #36	; 0x24
 800859e:	46bd      	mov	sp, r7
 80085a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a4:	4770      	bx	lr

080085a6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80085a6:	b480      	push	{r7}
 80085a8:	b085      	sub	sp, #20
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	695b      	ldr	r3, [r3, #20]
 80085b2:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	699b      	ldr	r3, [r3, #24]
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	4013      	ands	r3, r2
 80085bc:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80085be:	68fb      	ldr	r3, [r7, #12]
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	3714      	adds	r7, #20
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr

080085cc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b083      	sub	sp, #12
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	695b      	ldr	r3, [r3, #20]
 80085d8:	f003 0301 	and.w	r3, r3, #1
}
 80085dc:	4618      	mov	r0, r3
 80085de:	370c      	adds	r7, #12
 80085e0:	46bd      	mov	sp, r7
 80085e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e6:	4770      	bx	lr

080085e8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b085      	sub	sp, #20
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	460b      	mov	r3, r1
 80085f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085fe:	461a      	mov	r2, r3
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f023 0303 	bic.w	r3, r3, #3
 800860c:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008614:	4619      	mov	r1, r3
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800861c:	681a      	ldr	r2, [r3, #0]
 800861e:	78fb      	ldrb	r3, [r7, #3]
 8008620:	f003 0303 	and.w	r3, r3, #3
 8008624:	4313      	orrs	r3, r2
 8008626:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008628:	78fb      	ldrb	r3, [r7, #3]
 800862a:	2b01      	cmp	r3, #1
 800862c:	d107      	bne.n	800863e <USB_InitFSLSPClkSel+0x56>
  {
    USBx_HOST->HFIR = 48000U;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008634:	461a      	mov	r2, r3
 8008636:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800863a:	6053      	str	r3, [r2, #4]
 800863c:	e009      	b.n	8008652 <USB_InitFSLSPClkSel+0x6a>
  }
  else if (freq == HCFG_6_MHZ)
 800863e:	78fb      	ldrb	r3, [r7, #3]
 8008640:	2b02      	cmp	r3, #2
 8008642:	d106      	bne.n	8008652 <USB_InitFSLSPClkSel+0x6a>
  {
    USBx_HOST->HFIR = 6000U;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800864a:	461a      	mov	r2, r3
 800864c:	f241 7370 	movw	r3, #6000	; 0x1770
 8008650:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8008652:	2300      	movs	r3, #0
}
 8008654:	4618      	mov	r0, r3
 8008656:	3714      	adds	r7, #20
 8008658:	46bd      	mov	sp, r7
 800865a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865e:	4770      	bx	lr

08008660 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008660:	b480      	push	{r7}
 8008662:	b085      	sub	sp, #20
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	460b      	mov	r3, r1
 800866a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008670:	2300      	movs	r3, #0
 8008672:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008684:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800868c:	2b00      	cmp	r3, #0
 800868e:	d10a      	bne.n	80086a6 <USB_DriveVbus+0x46>
 8008690:	78fb      	ldrb	r3, [r7, #3]
 8008692:	2b01      	cmp	r3, #1
 8008694:	d107      	bne.n	80086a6 <USB_DriveVbus+0x46>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800869c:	461a      	mov	r2, r3
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80086a4:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80086ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086b0:	d10a      	bne.n	80086c8 <USB_DriveVbus+0x68>
 80086b2:	78fb      	ldrb	r3, [r7, #3]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d107      	bne.n	80086c8 <USB_DriveVbus+0x68>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80086be:	461a      	mov	r2, r3
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80086c6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80086c8:	2300      	movs	r3, #0
}
 80086ca:	4618      	mov	r0, r3
 80086cc:	3714      	adds	r7, #20
 80086ce:	46bd      	mov	sp, r7
 80086d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d4:	4770      	bx	lr

080086d6 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80086d6:	b480      	push	{r7}
 80086d8:	b085      	sub	sp, #20
 80086da:	af00      	add	r7, sp, #0
 80086dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086e8:	695b      	ldr	r3, [r3, #20]
 80086ea:	b29b      	uxth	r3, r3
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3714      	adds	r7, #20
 80086f0:	46bd      	mov	sp, r7
 80086f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f6:	4770      	bx	lr

080086f8 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80086f8:	b480      	push	{r7}
 80086fa:	b087      	sub	sp, #28
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
 8008700:	460b      	mov	r3, r1
 8008702:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8008708:	78fb      	ldrb	r3, [r7, #3]
 800870a:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800870c:	2300      	movs	r3, #0
 800870e:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	015a      	lsls	r2, r3, #5
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	4413      	add	r3, r2
 8008718:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	0c9b      	lsrs	r3, r3, #18
 8008720:	f003 0303 	and.w	r3, r3, #3
 8008724:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d002      	beq.n	8008732 <USB_HC_Halt+0x3a>
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	2b02      	cmp	r3, #2
 8008730:	d171      	bne.n	8008816 <USB_HC_Halt+0x11e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	015a      	lsls	r2, r3, #5
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	4413      	add	r3, r2
 800873a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800873e:	4619      	mov	r1, r3
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	015a      	lsls	r2, r3, #5
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	4413      	add	r3, r2
 8008748:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008752:	600b      	str	r3, [r1, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008758:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800875c:	2b00      	cmp	r3, #0
 800875e:	d146      	bne.n	80087ee <USB_HC_Halt+0xf6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	015a      	lsls	r2, r3, #5
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	4413      	add	r3, r2
 8008768:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800876c:	4619      	mov	r1, r3
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	015a      	lsls	r2, r3, #5
 8008772:	693b      	ldr	r3, [r7, #16]
 8008774:	4413      	add	r3, r2
 8008776:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008780:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	015a      	lsls	r2, r3, #5
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	4413      	add	r3, r2
 800878a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800878e:	4619      	mov	r1, r3
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	015a      	lsls	r2, r3, #5
 8008794:	693b      	ldr	r3, [r7, #16]
 8008796:	4413      	add	r3, r2
 8008798:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80087a2:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	015a      	lsls	r2, r3, #5
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	4413      	add	r3, r2
 80087ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087b0:	4619      	mov	r1, r3
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	015a      	lsls	r2, r3, #5
 80087b6:	693b      	ldr	r3, [r7, #16]
 80087b8:	4413      	add	r3, r2
 80087ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80087c4:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	3301      	adds	r3, #1
 80087ca:	617b      	str	r3, [r7, #20]
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80087d2:	d81e      	bhi.n	8008812 <USB_HC_Halt+0x11a>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	015a      	lsls	r2, r3, #5
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	4413      	add	r3, r2
 80087dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80087e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80087ea:	d0ec      	beq.n	80087c6 <USB_HC_Halt+0xce>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80087ec:	e086      	b.n	80088fc <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	015a      	lsls	r2, r3, #5
 80087f2:	693b      	ldr	r3, [r7, #16]
 80087f4:	4413      	add	r3, r2
 80087f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087fa:	4619      	mov	r1, r3
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	015a      	lsls	r2, r3, #5
 8008800:	693b      	ldr	r3, [r7, #16]
 8008802:	4413      	add	r3, r2
 8008804:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800880e:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008810:	e074      	b.n	80088fc <USB_HC_Halt+0x204>
          break;
 8008812:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008814:	e072      	b.n	80088fc <USB_HC_Halt+0x204>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	015a      	lsls	r2, r3, #5
 800881a:	693b      	ldr	r3, [r7, #16]
 800881c:	4413      	add	r3, r2
 800881e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008822:	4619      	mov	r1, r3
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	015a      	lsls	r2, r3, #5
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	4413      	add	r3, r2
 800882c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008836:	600b      	str	r3, [r1, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800883e:	691b      	ldr	r3, [r3, #16]
 8008840:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008844:	2b00      	cmp	r3, #0
 8008846:	d146      	bne.n	80088d6 <USB_HC_Halt+0x1de>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	015a      	lsls	r2, r3, #5
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	4413      	add	r3, r2
 8008850:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008854:	4619      	mov	r1, r3
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	015a      	lsls	r2, r3, #5
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	4413      	add	r3, r2
 800885e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008868:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	015a      	lsls	r2, r3, #5
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	4413      	add	r3, r2
 8008872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008876:	4619      	mov	r1, r3
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	015a      	lsls	r2, r3, #5
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	4413      	add	r3, r2
 8008880:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800888a:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	015a      	lsls	r2, r3, #5
 8008890:	693b      	ldr	r3, [r7, #16]
 8008892:	4413      	add	r3, r2
 8008894:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008898:	4619      	mov	r1, r3
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	015a      	lsls	r2, r3, #5
 800889e:	693b      	ldr	r3, [r7, #16]
 80088a0:	4413      	add	r3, r2
 80088a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80088ac:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	3301      	adds	r3, #1
 80088b2:	617b      	str	r3, [r7, #20]
 80088b4:	697b      	ldr	r3, [r7, #20]
 80088b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80088ba:	d81e      	bhi.n	80088fa <USB_HC_Halt+0x202>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	015a      	lsls	r2, r3, #5
 80088c0:	693b      	ldr	r3, [r7, #16]
 80088c2:	4413      	add	r3, r2
 80088c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80088ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80088d2:	d0ec      	beq.n	80088ae <USB_HC_Halt+0x1b6>
 80088d4:	e012      	b.n	80088fc <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	015a      	lsls	r2, r3, #5
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	4413      	add	r3, r2
 80088de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088e2:	4619      	mov	r1, r3
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	015a      	lsls	r2, r3, #5
 80088e8:	693b      	ldr	r3, [r7, #16]
 80088ea:	4413      	add	r3, r2
 80088ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80088f6:	600b      	str	r3, [r1, #0]
 80088f8:	e000      	b.n	80088fc <USB_HC_Halt+0x204>
          break;
 80088fa:	bf00      	nop
    }
  }

  return HAL_OK;
 80088fc:	2300      	movs	r3, #0
}
 80088fe:	4618      	mov	r0, r3
 8008900:	371c      	adds	r7, #28
 8008902:	46bd      	mov	sp, r7
 8008904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008908:	4770      	bx	lr

0800890a <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800890a:	b580      	push	{r7, lr}
 800890c:	b086      	sub	sp, #24
 800890e:	af00      	add	r7, sp, #0
 8008910:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8008916:	2300      	movs	r3, #0
 8008918:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f7ff fdc1 	bl	80084a2 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8008920:	2110      	movs	r1, #16
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f7ff fdce 	bl	80084c4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f7ff fdf1 	bl	8008510 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800892e:	2300      	movs	r3, #0
 8008930:	613b      	str	r3, [r7, #16]
 8008932:	e01f      	b.n	8008974 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8008934:	693b      	ldr	r3, [r7, #16]
 8008936:	015a      	lsls	r2, r3, #5
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	4413      	add	r3, r2
 800893c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800894a:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008952:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800895a:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800895c:	693b      	ldr	r3, [r7, #16]
 800895e:	015a      	lsls	r2, r3, #5
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	4413      	add	r3, r2
 8008964:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008968:	461a      	mov	r2, r3
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	3301      	adds	r3, #1
 8008972:	613b      	str	r3, [r7, #16]
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	2b0f      	cmp	r3, #15
 8008978:	d9dc      	bls.n	8008934 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800897a:	2300      	movs	r3, #0
 800897c:	613b      	str	r3, [r7, #16]
 800897e:	e034      	b.n	80089ea <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	015a      	lsls	r2, r3, #5
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	4413      	add	r3, r2
 8008988:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008990:	68bb      	ldr	r3, [r7, #8]
 8008992:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008996:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800899e:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80089a6:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	015a      	lsls	r2, r3, #5
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	4413      	add	r3, r2
 80089b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089b4:	461a      	mov	r2, r3
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 80089ba:	697b      	ldr	r3, [r7, #20]
 80089bc:	3301      	adds	r3, #1
 80089be:	617b      	str	r3, [r7, #20]
 80089c0:	697b      	ldr	r3, [r7, #20]
 80089c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80089c6:	d80c      	bhi.n	80089e2 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	015a      	lsls	r2, r3, #5
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	4413      	add	r3, r2
 80089d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80089da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80089de:	d0ec      	beq.n	80089ba <USB_StopHost+0xb0>
 80089e0:	e000      	b.n	80089e4 <USB_StopHost+0xda>
        break;
 80089e2:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80089e4:	693b      	ldr	r3, [r7, #16]
 80089e6:	3301      	adds	r3, #1
 80089e8:	613b      	str	r3, [r7, #16]
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	2b0f      	cmp	r3, #15
 80089ee:	d9c7      	bls.n	8008980 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80089f6:	461a      	mov	r2, r3
 80089f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80089fc:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008a04:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f7ff fd3a 	bl	8008480 <USB_EnableGlobalInt>

  return HAL_OK;
 8008a0c:	2300      	movs	r3, #0
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3718      	adds	r7, #24
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}

08008a16 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 8008a16:	b580      	push	{r7, lr}
 8008a18:	b082      	sub	sp, #8
 8008a1a:	af00      	add	r7, sp, #0
 8008a1c:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8008a24:	1c5a      	adds	r2, r3, #1
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f000 f804 	bl	8008a3a <USBH_HandleSof>
}
 8008a32:	bf00      	nop
 8008a34:	3708      	adds	r7, #8
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}

08008a3a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 8008a3a:	b580      	push	{r7, lr}
 8008a3c:	b082      	sub	sp, #8
 8008a3e:	af00      	add	r7, sp, #0
 8008a40:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	781b      	ldrb	r3, [r3, #0]
 8008a46:	b2db      	uxtb	r3, r3
 8008a48:	2b0b      	cmp	r3, #11
 8008a4a:	d10a      	bne.n	8008a62 <USBH_HandleSof+0x28>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d005      	beq.n	8008a62 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008a5c:	699b      	ldr	r3, [r3, #24]
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	4798      	blx	r3
  }
}
 8008a62:	bf00      	nop
 8008a64:	3708      	adds	r7, #8
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}

08008a6a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 8008a6a:	b480      	push	{r7}
 8008a6c:	b083      	sub	sp, #12
 8008a6e:	af00      	add	r7, sp, #0
 8008a70:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2201      	movs	r2, #1
 8008a76:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8008a7a:	bf00      	nop
}
 8008a7c:	370c      	adds	r7, #12
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a84:	4770      	bx	lr

08008a86 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 8008a86:	b480      	push	{r7}
 8008a88:	b083      	sub	sp, #12
 8008a8a:	af00      	add	r7, sp, #0
 8008a8c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2200      	movs	r2, #0
 8008a92:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8008a96:	bf00      	nop
}
 8008a98:	370c      	adds	r7, #12
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa0:	4770      	bx	lr

08008aa2 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 8008aa2:	b580      	push	{r7, lr}
 8008aa4:	b082      	sub	sp, #8
 8008aa6:	af00      	add	r7, sp, #0
 8008aa8:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	781b      	ldrb	r3, [r3, #0]
 8008aae:	b2db      	uxtb	r3, r3
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d10f      	bne.n	8008ad4 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d00e      	beq.n	8008ae4 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008acc:	2104      	movs	r1, #4
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	4798      	blx	r3
 8008ad2:	e007      	b.n	8008ae4 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8008ada:	2b01      	cmp	r3, #1
 8008adc:	d102      	bne.n	8008ae4 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2202      	movs	r2, #2
 8008ae2:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8008ae4:	2300      	movs	r3, #0
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3708      	adds	r7, #8
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}

08008aee <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8008aee:	b580      	push	{r7, lr}
 8008af0:	b082      	sub	sp, #8
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f001 f953 	bl	8009da2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	791b      	ldrb	r3, [r3, #4]
 8008b00:	4619      	mov	r1, r3
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f000 f820 	bl	8008b48 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	795b      	ldrb	r3, [r3, #5]
 8008b0c:	4619      	mov	r1, r3
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 f81a 	bl	8008b48 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2200      	movs	r2, #0
 8008b18:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d005      	beq.n	8008b32 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008b2c:	2105      	movs	r1, #5
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f001 f91a 	bl	8009d6c <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2203      	movs	r2, #3
 8008b3c:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8008b3e:	2300      	movs	r3, #0
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	3708      	adds	r7, #8
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}

08008b48 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b083      	sub	sp, #12
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
 8008b50:	460b      	mov	r3, r1
 8008b52:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 8008b54:	78fb      	ldrb	r3, [r7, #3]
 8008b56:	2b0a      	cmp	r3, #10
 8008b58:	d80b      	bhi.n	8008b72 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 8008b5a:	78fa      	ldrb	r2, [r7, #3]
 8008b5c:	78f9      	ldrb	r1, [r7, #3]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	31e0      	adds	r1, #224	; 0xe0
 8008b62:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008b66:	f3c3 010e 	ubfx	r1, r3, #0, #15
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	32e0      	adds	r2, #224	; 0xe0
 8008b6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 8008b72:	2300      	movs	r3, #0
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	370c      	adds	r7, #12
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7e:	4770      	bx	lr

08008b80 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 8008b84:	4b06      	ldr	r3, [pc, #24]	; (8008ba0 <MX_CRC_Init+0x20>)
 8008b86:	4a07      	ldr	r2, [pc, #28]	; (8008ba4 <MX_CRC_Init+0x24>)
 8008b88:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8008b8a:	4805      	ldr	r0, [pc, #20]	; (8008ba0 <MX_CRC_Init+0x20>)
 8008b8c:	f7f9 fdbe 	bl	800270c <HAL_CRC_Init>
 8008b90:	4603      	mov	r3, r0
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d001      	beq.n	8008b9a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8008b96:	f000 fe65 	bl	8009864 <Error_Handler>
  }

}
 8008b9a:	bf00      	nop
 8008b9c:	bd80      	pop	{r7, pc}
 8008b9e:	bf00      	nop
 8008ba0:	20000364 	.word	0x20000364
 8008ba4:	40023000 	.word	0x40023000

08008ba8 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b085      	sub	sp, #20
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4a0b      	ldr	r2, [pc, #44]	; (8008be4 <HAL_CRC_MspInit+0x3c>)
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	d10d      	bne.n	8008bd6 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8008bba:	2300      	movs	r3, #0
 8008bbc:	60fb      	str	r3, [r7, #12]
 8008bbe:	4a0a      	ldr	r2, [pc, #40]	; (8008be8 <HAL_CRC_MspInit+0x40>)
 8008bc0:	4b09      	ldr	r3, [pc, #36]	; (8008be8 <HAL_CRC_MspInit+0x40>)
 8008bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bc4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8008bca:	4b07      	ldr	r3, [pc, #28]	; (8008be8 <HAL_CRC_MspInit+0x40>)
 8008bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008bd2:	60fb      	str	r3, [r7, #12]
 8008bd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8008bd6:	bf00      	nop
 8008bd8:	3714      	adds	r7, #20
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be0:	4770      	bx	lr
 8008be2:	bf00      	nop
 8008be4:	40023000 	.word	0x40023000
 8008be8:	40023800 	.word	0x40023800

08008bec <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	af00      	add	r7, sp, #0

  hdma2d.Instance = DMA2D;
 8008bf0:	4b15      	ldr	r3, [pc, #84]	; (8008c48 <MX_DMA2D_Init+0x5c>)
 8008bf2:	4a16      	ldr	r2, [pc, #88]	; (8008c4c <MX_DMA2D_Init+0x60>)
 8008bf4:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8008bf6:	4b14      	ldr	r3, [pc, #80]	; (8008c48 <MX_DMA2D_Init+0x5c>)
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8008bfc:	4b12      	ldr	r3, [pc, #72]	; (8008c48 <MX_DMA2D_Init+0x5c>)
 8008bfe:	2200      	movs	r2, #0
 8008c00:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8008c02:	4b11      	ldr	r3, [pc, #68]	; (8008c48 <MX_DMA2D_Init+0x5c>)
 8008c04:	2200      	movs	r2, #0
 8008c06:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8008c08:	4b0f      	ldr	r3, [pc, #60]	; (8008c48 <MX_DMA2D_Init+0x5c>)
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8008c0e:	4b0e      	ldr	r3, [pc, #56]	; (8008c48 <MX_DMA2D_Init+0x5c>)
 8008c10:	2200      	movs	r2, #0
 8008c12:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8008c14:	4b0c      	ldr	r3, [pc, #48]	; (8008c48 <MX_DMA2D_Init+0x5c>)
 8008c16:	2200      	movs	r2, #0
 8008c18:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8008c1a:	4b0b      	ldr	r3, [pc, #44]	; (8008c48 <MX_DMA2D_Init+0x5c>)
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8008c20:	4809      	ldr	r0, [pc, #36]	; (8008c48 <MX_DMA2D_Init+0x5c>)
 8008c22:	f7f9 ff4f 	bl	8002ac4 <HAL_DMA2D_Init>
 8008c26:	4603      	mov	r3, r0
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d001      	beq.n	8008c30 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8008c2c:	f000 fe1a 	bl	8009864 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8008c30:	2101      	movs	r1, #1
 8008c32:	4805      	ldr	r0, [pc, #20]	; (8008c48 <MX_DMA2D_Init+0x5c>)
 8008c34:	f7fa f9b4 	bl	8002fa0 <HAL_DMA2D_ConfigLayer>
 8008c38:	4603      	mov	r3, r0
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d001      	beq.n	8008c42 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8008c3e:	f000 fe11 	bl	8009864 <Error_Handler>
  }

}
 8008c42:	bf00      	nop
 8008c44:	bd80      	pop	{r7, pc}
 8008c46:	bf00      	nop
 8008c48:	2000036c 	.word	0x2000036c
 8008c4c:	4002b000 	.word	0x4002b000

08008c50 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b084      	sub	sp, #16
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4a0e      	ldr	r2, [pc, #56]	; (8008c98 <HAL_DMA2D_MspInit+0x48>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d115      	bne.n	8008c8e <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8008c62:	2300      	movs	r3, #0
 8008c64:	60fb      	str	r3, [r7, #12]
 8008c66:	4a0d      	ldr	r2, [pc, #52]	; (8008c9c <HAL_DMA2D_MspInit+0x4c>)
 8008c68:	4b0c      	ldr	r3, [pc, #48]	; (8008c9c <HAL_DMA2D_MspInit+0x4c>)
 8008c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c6c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008c70:	6313      	str	r3, [r2, #48]	; 0x30
 8008c72:	4b0a      	ldr	r3, [pc, #40]	; (8008c9c <HAL_DMA2D_MspInit+0x4c>)
 8008c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c76:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008c7a:	60fb      	str	r3, [r7, #12]
 8008c7c:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8008c7e:	2200      	movs	r2, #0
 8008c80:	2105      	movs	r1, #5
 8008c82:	205a      	movs	r0, #90	; 0x5a
 8008c84:	f7f9 fd18 	bl	80026b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8008c88:	205a      	movs	r0, #90	; 0x5a
 8008c8a:	f7f9 fd31 	bl	80026f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8008c8e:	bf00      	nop
 8008c90:	3710      	adds	r7, #16
 8008c92:	46bd      	mov	sp, r7
 8008c94:	bd80      	pop	{r7, pc}
 8008c96:	bf00      	nop
 8008c98:	4002b000 	.word	0x4002b000
 8008c9c:	40023800 	.word	0x40023800

08008ca0 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b088      	sub	sp, #32
 8008ca4:	af00      	add	r7, sp, #0
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8008ca6:	1d3b      	adds	r3, r7, #4
 8008ca8:	2200      	movs	r2, #0
 8008caa:	601a      	str	r2, [r3, #0]
 8008cac:	605a      	str	r2, [r3, #4]
 8008cae:	609a      	str	r2, [r3, #8]
 8008cb0:	60da      	str	r2, [r3, #12]
 8008cb2:	611a      	str	r2, [r3, #16]
 8008cb4:	615a      	str	r2, [r3, #20]
 8008cb6:	619a      	str	r2, [r3, #24]

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8008cb8:	4b1f      	ldr	r3, [pc, #124]	; (8008d38 <MX_FMC_Init+0x98>)
 8008cba:	4a20      	ldr	r2, [pc, #128]	; (8008d3c <MX_FMC_Init+0x9c>)
 8008cbc:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8008cbe:	4b1e      	ldr	r3, [pc, #120]	; (8008d38 <MX_FMC_Init+0x98>)
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8008cc4:	4b1c      	ldr	r3, [pc, #112]	; (8008d38 <MX_FMC_Init+0x98>)
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8008cca:	4b1b      	ldr	r3, [pc, #108]	; (8008d38 <MX_FMC_Init+0x98>)
 8008ccc:	2204      	movs	r2, #4
 8008cce:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8008cd0:	4b19      	ldr	r3, [pc, #100]	; (8008d38 <MX_FMC_Init+0x98>)
 8008cd2:	2210      	movs	r2, #16
 8008cd4:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8008cd6:	4b18      	ldr	r3, [pc, #96]	; (8008d38 <MX_FMC_Init+0x98>)
 8008cd8:	2240      	movs	r2, #64	; 0x40
 8008cda:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8008cdc:	4b16      	ldr	r3, [pc, #88]	; (8008d38 <MX_FMC_Init+0x98>)
 8008cde:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8008ce2:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8008ce4:	4b14      	ldr	r3, [pc, #80]	; (8008d38 <MX_FMC_Init+0x98>)
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8008cea:	4b13      	ldr	r3, [pc, #76]	; (8008d38 <MX_FMC_Init+0x98>)
 8008cec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008cf0:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8008cf2:	4b11      	ldr	r3, [pc, #68]	; (8008d38 <MX_FMC_Init+0x98>)
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8008cf8:	4b0f      	ldr	r3, [pc, #60]	; (8008d38 <MX_FMC_Init+0x98>)
 8008cfa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008cfe:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8008d00:	2302      	movs	r3, #2
 8008d02:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8008d04:	2307      	movs	r3, #7
 8008d06:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8008d08:	2304      	movs	r3, #4
 8008d0a:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8008d0c:	2307      	movs	r3, #7
 8008d0e:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8008d10:	2303      	movs	r3, #3
 8008d12:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8008d14:	2302      	movs	r3, #2
 8008d16:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8008d18:	2302      	movs	r3, #2
 8008d1a:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8008d1c:	1d3b      	adds	r3, r7, #4
 8008d1e:	4619      	mov	r1, r3
 8008d20:	4805      	ldr	r0, [pc, #20]	; (8008d38 <MX_FMC_Init+0x98>)
 8008d22:	f7fe f8a1 	bl	8006e68 <HAL_SDRAM_Init>
 8008d26:	4603      	mov	r3, r0
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d001      	beq.n	8008d30 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8008d2c:	f000 fd9a 	bl	8009864 <Error_Handler>
  }

}
 8008d30:	bf00      	nop
 8008d32:	3720      	adds	r7, #32
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}
 8008d38:	200003ac 	.word	0x200003ac
 8008d3c:	a0000140 	.word	0xa0000140

08008d40 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b086      	sub	sp, #24
 8008d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008d46:	1d3b      	adds	r3, r7, #4
 8008d48:	2200      	movs	r2, #0
 8008d4a:	601a      	str	r2, [r3, #0]
 8008d4c:	605a      	str	r2, [r3, #4]
 8008d4e:	609a      	str	r2, [r3, #8]
 8008d50:	60da      	str	r2, [r3, #12]
 8008d52:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8008d54:	4b3b      	ldr	r3, [pc, #236]	; (8008e44 <HAL_FMC_MspInit+0x104>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d16f      	bne.n	8008e3c <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8008d5c:	4b39      	ldr	r3, [pc, #228]	; (8008e44 <HAL_FMC_MspInit+0x104>)
 8008d5e:	2201      	movs	r2, #1
 8008d60:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8008d62:	2300      	movs	r3, #0
 8008d64:	603b      	str	r3, [r7, #0]
 8008d66:	4a38      	ldr	r2, [pc, #224]	; (8008e48 <HAL_FMC_MspInit+0x108>)
 8008d68:	4b37      	ldr	r3, [pc, #220]	; (8008e48 <HAL_FMC_MspInit+0x108>)
 8008d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d6c:	f043 0301 	orr.w	r3, r3, #1
 8008d70:	6393      	str	r3, [r2, #56]	; 0x38
 8008d72:	4b35      	ldr	r3, [pc, #212]	; (8008e48 <HAL_FMC_MspInit+0x108>)
 8008d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d76:	f003 0301 	and.w	r3, r3, #1
 8008d7a:	603b      	str	r3, [r7, #0]
 8008d7c:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin 
 8008d7e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8008d82:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin 
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d84:	2302      	movs	r3, #2
 8008d86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008d8c:	2303      	movs	r3, #3
 8008d8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008d90:	230c      	movs	r3, #12
 8008d92:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008d94:	1d3b      	adds	r3, r7, #4
 8008d96:	4619      	mov	r1, r3
 8008d98:	482c      	ldr	r0, [pc, #176]	; (8008e4c <HAL_FMC_MspInit+0x10c>)
 8008d9a:	f7fa fa2d 	bl	80031f8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8008d9e:	2301      	movs	r3, #1
 8008da0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008da2:	2302      	movs	r3, #2
 8008da4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008da6:	2300      	movs	r3, #0
 8008da8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008daa:	2303      	movs	r3, #3
 8008dac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008dae:	230c      	movs	r3, #12
 8008db0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8008db2:	1d3b      	adds	r3, r7, #4
 8008db4:	4619      	mov	r1, r3
 8008db6:	4826      	ldr	r0, [pc, #152]	; (8008e50 <HAL_FMC_MspInit+0x110>)
 8008db8:	f7fa fa1e 	bl	80031f8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin 
 8008dbc:	f248 1333 	movw	r3, #33075	; 0x8133
 8008dc0:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008dc2:	2302      	movs	r3, #2
 8008dc4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008dca:	2303      	movs	r3, #3
 8008dcc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008dce:	230c      	movs	r3, #12
 8008dd0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008dd2:	1d3b      	adds	r3, r7, #4
 8008dd4:	4619      	mov	r1, r3
 8008dd6:	481f      	ldr	r0, [pc, #124]	; (8008e54 <HAL_FMC_MspInit+0x114>)
 8008dd8:	f7fa fa0e 	bl	80031f8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin 
 8008ddc:	f64f 7383 	movw	r3, #65411	; 0xff83
 8008de0:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin 
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008de2:	2302      	movs	r3, #2
 8008de4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008de6:	2300      	movs	r3, #0
 8008de8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008dea:	2303      	movs	r3, #3
 8008dec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008dee:	230c      	movs	r3, #12
 8008df0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008df2:	1d3b      	adds	r3, r7, #4
 8008df4:	4619      	mov	r1, r3
 8008df6:	4818      	ldr	r0, [pc, #96]	; (8008e58 <HAL_FMC_MspInit+0x118>)
 8008df8:	f7fa f9fe 	bl	80031f8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin 
 8008dfc:	f24c 7303 	movw	r3, #50947	; 0xc703
 8008e00:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008e02:	2302      	movs	r3, #2
 8008e04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e06:	2300      	movs	r3, #0
 8008e08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008e0a:	2303      	movs	r3, #3
 8008e0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008e0e:	230c      	movs	r3, #12
 8008e10:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008e12:	1d3b      	adds	r3, r7, #4
 8008e14:	4619      	mov	r1, r3
 8008e16:	4811      	ldr	r0, [pc, #68]	; (8008e5c <HAL_FMC_MspInit+0x11c>)
 8008e18:	f7fa f9ee 	bl	80031f8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8008e1c:	2360      	movs	r3, #96	; 0x60
 8008e1e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008e20:	2302      	movs	r3, #2
 8008e22:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e24:	2300      	movs	r3, #0
 8008e26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008e28:	2303      	movs	r3, #3
 8008e2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008e2c:	230c      	movs	r3, #12
 8008e2e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008e30:	1d3b      	adds	r3, r7, #4
 8008e32:	4619      	mov	r1, r3
 8008e34:	480a      	ldr	r0, [pc, #40]	; (8008e60 <HAL_FMC_MspInit+0x120>)
 8008e36:	f7fa f9df 	bl	80031f8 <HAL_GPIO_Init>
 8008e3a:	e000      	b.n	8008e3e <HAL_FMC_MspInit+0xfe>
    return;
 8008e3c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8008e3e:	3718      	adds	r7, #24
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}
 8008e44:	20000258 	.word	0x20000258
 8008e48:	40023800 	.word	0x40023800
 8008e4c:	40021400 	.word	0x40021400
 8008e50:	40020800 	.word	0x40020800
 8008e54:	40021800 	.word	0x40021800
 8008e58:	40021000 	.word	0x40021000
 8008e5c:	40020c00 	.word	0x40020c00
 8008e60:	40020400 	.word	0x40020400

08008e64 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b082      	sub	sp, #8
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8008e6c:	f7ff ff68 	bl	8008d40 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8008e70:	bf00      	nop
 8008e72:	3708      	adds	r7, #8
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b08e      	sub	sp, #56	; 0x38
 8008e7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008e82:	2200      	movs	r2, #0
 8008e84:	601a      	str	r2, [r3, #0]
 8008e86:	605a      	str	r2, [r3, #4]
 8008e88:	609a      	str	r2, [r3, #8]
 8008e8a:	60da      	str	r2, [r3, #12]
 8008e8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008e8e:	2300      	movs	r3, #0
 8008e90:	623b      	str	r3, [r7, #32]
 8008e92:	4a7a      	ldr	r2, [pc, #488]	; (800907c <MX_GPIO_Init+0x204>)
 8008e94:	4b79      	ldr	r3, [pc, #484]	; (800907c <MX_GPIO_Init+0x204>)
 8008e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e98:	f043 0304 	orr.w	r3, r3, #4
 8008e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8008e9e:	4b77      	ldr	r3, [pc, #476]	; (800907c <MX_GPIO_Init+0x204>)
 8008ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ea2:	f003 0304 	and.w	r3, r3, #4
 8008ea6:	623b      	str	r3, [r7, #32]
 8008ea8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8008eaa:	2300      	movs	r3, #0
 8008eac:	61fb      	str	r3, [r7, #28]
 8008eae:	4a73      	ldr	r2, [pc, #460]	; (800907c <MX_GPIO_Init+0x204>)
 8008eb0:	4b72      	ldr	r3, [pc, #456]	; (800907c <MX_GPIO_Init+0x204>)
 8008eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eb4:	f043 0320 	orr.w	r3, r3, #32
 8008eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8008eba:	4b70      	ldr	r3, [pc, #448]	; (800907c <MX_GPIO_Init+0x204>)
 8008ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ebe:	f003 0320 	and.w	r3, r3, #32
 8008ec2:	61fb      	str	r3, [r7, #28]
 8008ec4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	61bb      	str	r3, [r7, #24]
 8008eca:	4a6c      	ldr	r2, [pc, #432]	; (800907c <MX_GPIO_Init+0x204>)
 8008ecc:	4b6b      	ldr	r3, [pc, #428]	; (800907c <MX_GPIO_Init+0x204>)
 8008ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ed0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ed4:	6313      	str	r3, [r2, #48]	; 0x30
 8008ed6:	4b69      	ldr	r3, [pc, #420]	; (800907c <MX_GPIO_Init+0x204>)
 8008ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ede:	61bb      	str	r3, [r7, #24]
 8008ee0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	617b      	str	r3, [r7, #20]
 8008ee6:	4a65      	ldr	r2, [pc, #404]	; (800907c <MX_GPIO_Init+0x204>)
 8008ee8:	4b64      	ldr	r3, [pc, #400]	; (800907c <MX_GPIO_Init+0x204>)
 8008eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eec:	f043 0301 	orr.w	r3, r3, #1
 8008ef0:	6313      	str	r3, [r2, #48]	; 0x30
 8008ef2:	4b62      	ldr	r3, [pc, #392]	; (800907c <MX_GPIO_Init+0x204>)
 8008ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ef6:	f003 0301 	and.w	r3, r3, #1
 8008efa:	617b      	str	r3, [r7, #20]
 8008efc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008efe:	2300      	movs	r3, #0
 8008f00:	613b      	str	r3, [r7, #16]
 8008f02:	4a5e      	ldr	r2, [pc, #376]	; (800907c <MX_GPIO_Init+0x204>)
 8008f04:	4b5d      	ldr	r3, [pc, #372]	; (800907c <MX_GPIO_Init+0x204>)
 8008f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f08:	f043 0302 	orr.w	r3, r3, #2
 8008f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8008f0e:	4b5b      	ldr	r3, [pc, #364]	; (800907c <MX_GPIO_Init+0x204>)
 8008f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f12:	f003 0302 	and.w	r3, r3, #2
 8008f16:	613b      	str	r3, [r7, #16]
 8008f18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	60fb      	str	r3, [r7, #12]
 8008f1e:	4a57      	ldr	r2, [pc, #348]	; (800907c <MX_GPIO_Init+0x204>)
 8008f20:	4b56      	ldr	r3, [pc, #344]	; (800907c <MX_GPIO_Init+0x204>)
 8008f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f28:	6313      	str	r3, [r2, #48]	; 0x30
 8008f2a:	4b54      	ldr	r3, [pc, #336]	; (800907c <MX_GPIO_Init+0x204>)
 8008f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f32:	60fb      	str	r3, [r7, #12]
 8008f34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8008f36:	2300      	movs	r3, #0
 8008f38:	60bb      	str	r3, [r7, #8]
 8008f3a:	4a50      	ldr	r2, [pc, #320]	; (800907c <MX_GPIO_Init+0x204>)
 8008f3c:	4b4f      	ldr	r3, [pc, #316]	; (800907c <MX_GPIO_Init+0x204>)
 8008f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f40:	f043 0310 	orr.w	r3, r3, #16
 8008f44:	6313      	str	r3, [r2, #48]	; 0x30
 8008f46:	4b4d      	ldr	r3, [pc, #308]	; (800907c <MX_GPIO_Init+0x204>)
 8008f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f4a:	f003 0310 	and.w	r3, r3, #16
 8008f4e:	60bb      	str	r3, [r7, #8]
 8008f50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8008f52:	2300      	movs	r3, #0
 8008f54:	607b      	str	r3, [r7, #4]
 8008f56:	4a49      	ldr	r2, [pc, #292]	; (800907c <MX_GPIO_Init+0x204>)
 8008f58:	4b48      	ldr	r3, [pc, #288]	; (800907c <MX_GPIO_Init+0x204>)
 8008f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f5c:	f043 0308 	orr.w	r3, r3, #8
 8008f60:	6313      	str	r3, [r2, #48]	; 0x30
 8008f62:	4b46      	ldr	r3, [pc, #280]	; (800907c <MX_GPIO_Init+0x204>)
 8008f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f66:	f003 0308 	and.w	r3, r3, #8
 8008f6a:	607b      	str	r3, [r7, #4]
 8008f6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8008f6e:	2200      	movs	r2, #0
 8008f70:	2116      	movs	r1, #22
 8008f72:	4843      	ldr	r0, [pc, #268]	; (8009080 <MX_GPIO_Init+0x208>)
 8008f74:	f7fa fbf6 	bl	8003764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8008f78:	2200      	movs	r2, #0
 8008f7a:	2180      	movs	r1, #128	; 0x80
 8008f7c:	4841      	ldr	r0, [pc, #260]	; (8009084 <MX_GPIO_Init+0x20c>)
 8008f7e:	f7fa fbf1 	bl	8003764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8008f82:	2200      	movs	r2, #0
 8008f84:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8008f88:	483f      	ldr	r0, [pc, #252]	; (8009088 <MX_GPIO_Init+0x210>)
 8008f8a:	f7fa fbeb 	bl	8003764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8008f8e:	2200      	movs	r2, #0
 8008f90:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8008f94:	483d      	ldr	r0, [pc, #244]	; (800908c <MX_GPIO_Init+0x214>)
 8008f96:	f7fa fbe5 	bl	8003764 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8008f9a:	2316      	movs	r3, #22
 8008f9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008faa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008fae:	4619      	mov	r1, r3
 8008fb0:	4833      	ldr	r0, [pc, #204]	; (8009080 <MX_GPIO_Init+0x208>)
 8008fb2:	f7fa f921 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8008fb6:	f248 0307 	movw	r3, #32775	; 0x8007
 8008fba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8008fbc:	4b34      	ldr	r3, [pc, #208]	; (8009090 <MX_GPIO_Init+0x218>)
 8008fbe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008fc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008fc8:	4619      	mov	r1, r3
 8008fca:	482e      	ldr	r0, [pc, #184]	; (8009084 <MX_GPIO_Init+0x20c>)
 8008fcc:	f7fa f914 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8008fd0:	2380      	movs	r3, #128	; 0x80
 8008fd2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8008fe0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	4827      	ldr	r0, [pc, #156]	; (8009084 <MX_GPIO_Init+0x20c>)
 8008fe8:	f7fa f906 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8008fec:	2320      	movs	r3, #32
 8008fee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8008ff0:	4b27      	ldr	r3, [pc, #156]	; (8009090 <MX_GPIO_Init+0x218>)
 8008ff2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8008ff8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	4820      	ldr	r0, [pc, #128]	; (8009080 <MX_GPIO_Init+0x208>)
 8009000:	f7fa f8fa 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8009004:	2304      	movs	r3, #4
 8009006:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009008:	2300      	movs	r3, #0
 800900a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800900c:	2300      	movs	r3, #0
 800900e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8009010:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009014:	4619      	mov	r1, r3
 8009016:	481f      	ldr	r0, [pc, #124]	; (8009094 <MX_GPIO_Init+0x21c>)
 8009018:	f7fa f8ee 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TE_Pin;
 800901c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009020:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009022:	2300      	movs	r3, #0
 8009024:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009026:	2300      	movs	r3, #0
 8009028:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 800902a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800902e:	4619      	mov	r1, r3
 8009030:	4815      	ldr	r0, [pc, #84]	; (8009088 <MX_GPIO_Init+0x210>)
 8009032:	f7fa f8e1 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8009036:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800903a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800903c:	2301      	movs	r3, #1
 800903e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009040:	2300      	movs	r3, #0
 8009042:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009044:	2300      	movs	r3, #0
 8009046:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009048:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800904c:	4619      	mov	r1, r3
 800904e:	480e      	ldr	r0, [pc, #56]	; (8009088 <MX_GPIO_Init+0x210>)
 8009050:	f7fa f8d2 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8009054:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8009058:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800905a:	2301      	movs	r3, #1
 800905c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800905e:	2300      	movs	r3, #0
 8009060:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009062:	2300      	movs	r3, #0
 8009064:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009066:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800906a:	4619      	mov	r1, r3
 800906c:	4807      	ldr	r0, [pc, #28]	; (800908c <MX_GPIO_Init+0x214>)
 800906e:	f7fa f8c3 	bl	80031f8 <HAL_GPIO_Init>

}
 8009072:	bf00      	nop
 8009074:	3738      	adds	r7, #56	; 0x38
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}
 800907a:	bf00      	nop
 800907c:	40023800 	.word	0x40023800
 8009080:	40020800 	.word	0x40020800
 8009084:	40020000 	.word	0x40020000
 8009088:	40020c00 	.word	0x40020c00
 800908c:	40021800 	.word	0x40021800
 8009090:	10120000 	.word	0x10120000
 8009094:	40020400 	.word	0x40020400

08009098 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 800909c:	4b1b      	ldr	r3, [pc, #108]	; (800910c <MX_I2C3_Init+0x74>)
 800909e:	4a1c      	ldr	r2, [pc, #112]	; (8009110 <MX_I2C3_Init+0x78>)
 80090a0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 80090a2:	4b1a      	ldr	r3, [pc, #104]	; (800910c <MX_I2C3_Init+0x74>)
 80090a4:	4a1b      	ldr	r2, [pc, #108]	; (8009114 <MX_I2C3_Init+0x7c>)
 80090a6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80090a8:	4b18      	ldr	r3, [pc, #96]	; (800910c <MX_I2C3_Init+0x74>)
 80090aa:	2200      	movs	r2, #0
 80090ac:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80090ae:	4b17      	ldr	r3, [pc, #92]	; (800910c <MX_I2C3_Init+0x74>)
 80090b0:	2200      	movs	r2, #0
 80090b2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80090b4:	4b15      	ldr	r3, [pc, #84]	; (800910c <MX_I2C3_Init+0x74>)
 80090b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80090ba:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80090bc:	4b13      	ldr	r3, [pc, #76]	; (800910c <MX_I2C3_Init+0x74>)
 80090be:	2200      	movs	r2, #0
 80090c0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80090c2:	4b12      	ldr	r3, [pc, #72]	; (800910c <MX_I2C3_Init+0x74>)
 80090c4:	2200      	movs	r2, #0
 80090c6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80090c8:	4b10      	ldr	r3, [pc, #64]	; (800910c <MX_I2C3_Init+0x74>)
 80090ca:	2200      	movs	r2, #0
 80090cc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80090ce:	4b0f      	ldr	r3, [pc, #60]	; (800910c <MX_I2C3_Init+0x74>)
 80090d0:	2200      	movs	r2, #0
 80090d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80090d4:	480d      	ldr	r0, [pc, #52]	; (800910c <MX_I2C3_Init+0x74>)
 80090d6:	f7fb fd03 	bl	8004ae0 <HAL_I2C_Init>
 80090da:	4603      	mov	r3, r0
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d001      	beq.n	80090e4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80090e0:	f000 fbc0 	bl	8009864 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80090e4:	2100      	movs	r1, #0
 80090e6:	4809      	ldr	r0, [pc, #36]	; (800910c <MX_I2C3_Init+0x74>)
 80090e8:	f7fc fcb5 	bl	8005a56 <HAL_I2CEx_ConfigAnalogFilter>
 80090ec:	4603      	mov	r3, r0
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d001      	beq.n	80090f6 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80090f2:	f000 fbb7 	bl	8009864 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80090f6:	2100      	movs	r1, #0
 80090f8:	4804      	ldr	r0, [pc, #16]	; (800910c <MX_I2C3_Init+0x74>)
 80090fa:	f7fc fce8 	bl	8005ace <HAL_I2CEx_ConfigDigitalFilter>
 80090fe:	4603      	mov	r3, r0
 8009100:	2b00      	cmp	r3, #0
 8009102:	d001      	beq.n	8009108 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8009104:	f000 fbae 	bl	8009864 <Error_Handler>
  }

}
 8009108:	bf00      	nop
 800910a:	bd80      	pop	{r7, pc}
 800910c:	200003e0 	.word	0x200003e0
 8009110:	40005c00 	.word	0x40005c00
 8009114:	00061a80 	.word	0x00061a80

08009118 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b08a      	sub	sp, #40	; 0x28
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009120:	f107 0314 	add.w	r3, r7, #20
 8009124:	2200      	movs	r2, #0
 8009126:	601a      	str	r2, [r3, #0]
 8009128:	605a      	str	r2, [r3, #4]
 800912a:	609a      	str	r2, [r3, #8]
 800912c:	60da      	str	r2, [r3, #12]
 800912e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	4a29      	ldr	r2, [pc, #164]	; (80091dc <HAL_I2C_MspInit+0xc4>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d14b      	bne.n	80091d2 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800913a:	2300      	movs	r3, #0
 800913c:	613b      	str	r3, [r7, #16]
 800913e:	4a28      	ldr	r2, [pc, #160]	; (80091e0 <HAL_I2C_MspInit+0xc8>)
 8009140:	4b27      	ldr	r3, [pc, #156]	; (80091e0 <HAL_I2C_MspInit+0xc8>)
 8009142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009144:	f043 0304 	orr.w	r3, r3, #4
 8009148:	6313      	str	r3, [r2, #48]	; 0x30
 800914a:	4b25      	ldr	r3, [pc, #148]	; (80091e0 <HAL_I2C_MspInit+0xc8>)
 800914c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800914e:	f003 0304 	and.w	r3, r3, #4
 8009152:	613b      	str	r3, [r7, #16]
 8009154:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009156:	2300      	movs	r3, #0
 8009158:	60fb      	str	r3, [r7, #12]
 800915a:	4a21      	ldr	r2, [pc, #132]	; (80091e0 <HAL_I2C_MspInit+0xc8>)
 800915c:	4b20      	ldr	r3, [pc, #128]	; (80091e0 <HAL_I2C_MspInit+0xc8>)
 800915e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009160:	f043 0301 	orr.w	r3, r3, #1
 8009164:	6313      	str	r3, [r2, #48]	; 0x30
 8009166:	4b1e      	ldr	r3, [pc, #120]	; (80091e0 <HAL_I2C_MspInit+0xc8>)
 8009168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800916a:	f003 0301 	and.w	r3, r3, #1
 800916e:	60fb      	str	r3, [r7, #12]
 8009170:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8009172:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009176:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009178:	2312      	movs	r3, #18
 800917a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800917c:	2301      	movs	r3, #1
 800917e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009180:	2300      	movs	r3, #0
 8009182:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8009184:	2304      	movs	r3, #4
 8009186:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8009188:	f107 0314 	add.w	r3, r7, #20
 800918c:	4619      	mov	r1, r3
 800918e:	4815      	ldr	r0, [pc, #84]	; (80091e4 <HAL_I2C_MspInit+0xcc>)
 8009190:	f7fa f832 	bl	80031f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8009194:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009198:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800919a:	2312      	movs	r3, #18
 800919c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800919e:	2301      	movs	r3, #1
 80091a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80091a2:	2300      	movs	r3, #0
 80091a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80091a6:	2304      	movs	r3, #4
 80091a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80091aa:	f107 0314 	add.w	r3, r7, #20
 80091ae:	4619      	mov	r1, r3
 80091b0:	480d      	ldr	r0, [pc, #52]	; (80091e8 <HAL_I2C_MspInit+0xd0>)
 80091b2:	f7fa f821 	bl	80031f8 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80091b6:	2300      	movs	r3, #0
 80091b8:	60bb      	str	r3, [r7, #8]
 80091ba:	4a09      	ldr	r2, [pc, #36]	; (80091e0 <HAL_I2C_MspInit+0xc8>)
 80091bc:	4b08      	ldr	r3, [pc, #32]	; (80091e0 <HAL_I2C_MspInit+0xc8>)
 80091be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80091c4:	6413      	str	r3, [r2, #64]	; 0x40
 80091c6:	4b06      	ldr	r3, [pc, #24]	; (80091e0 <HAL_I2C_MspInit+0xc8>)
 80091c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80091ce:	60bb      	str	r3, [r7, #8]
 80091d0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80091d2:	bf00      	nop
 80091d4:	3728      	adds	r7, #40	; 0x28
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}
 80091da:	bf00      	nop
 80091dc:	40005c00 	.word	0x40005c00
 80091e0:	40023800 	.word	0x40023800
 80091e4:	40020800 	.word	0x40020800
 80091e8:	40020000 	.word	0x40020000

080091ec <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b082      	sub	sp, #8
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C3)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4a0b      	ldr	r2, [pc, #44]	; (8009228 <HAL_I2C_MspDeInit+0x3c>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d10f      	bne.n	800921e <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C3_MspDeInit 0 */

  /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 80091fe:	4a0b      	ldr	r2, [pc, #44]	; (800922c <HAL_I2C_MspDeInit+0x40>)
 8009200:	4b0a      	ldr	r3, [pc, #40]	; (800922c <HAL_I2C_MspDeInit+0x40>)
 8009202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009204:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8009208:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    HAL_GPIO_DeInit(I2C3_SDA_GPIO_Port, I2C3_SDA_Pin);
 800920a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800920e:	4808      	ldr	r0, [pc, #32]	; (8009230 <HAL_I2C_MspDeInit+0x44>)
 8009210:	f7fa f99c 	bl	800354c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C3_SCL_GPIO_Port, I2C3_SCL_Pin);
 8009214:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009218:	4806      	ldr	r0, [pc, #24]	; (8009234 <HAL_I2C_MspDeInit+0x48>)
 800921a:	f7fa f997 	bl	800354c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
} 
 800921e:	bf00      	nop
 8009220:	3708      	adds	r7, #8
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}
 8009226:	bf00      	nop
 8009228:	40005c00 	.word	0x40005c00
 800922c:	40023800 	.word	0x40023800
 8009230:	40020800 	.word	0x40020800
 8009234:	40020000 	.word	0x40020000

08009238 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b08e      	sub	sp, #56	; 0x38
 800923c:	af00      	add	r7, sp, #0
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800923e:	1d3b      	adds	r3, r7, #4
 8009240:	2234      	movs	r2, #52	; 0x34
 8009242:	2100      	movs	r1, #0
 8009244:	4618      	mov	r0, r3
 8009246:	f000 fe41 	bl	8009ecc <memset>

  hltdc.Instance = LTDC;
 800924a:	4b39      	ldr	r3, [pc, #228]	; (8009330 <MX_LTDC_Init+0xf8>)
 800924c:	4a39      	ldr	r2, [pc, #228]	; (8009334 <MX_LTDC_Init+0xfc>)
 800924e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8009250:	4b37      	ldr	r3, [pc, #220]	; (8009330 <MX_LTDC_Init+0xf8>)
 8009252:	2200      	movs	r2, #0
 8009254:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8009256:	4b36      	ldr	r3, [pc, #216]	; (8009330 <MX_LTDC_Init+0xf8>)
 8009258:	2200      	movs	r2, #0
 800925a:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800925c:	4b34      	ldr	r3, [pc, #208]	; (8009330 <MX_LTDC_Init+0xf8>)
 800925e:	2200      	movs	r2, #0
 8009260:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8009262:	4b33      	ldr	r3, [pc, #204]	; (8009330 <MX_LTDC_Init+0xf8>)
 8009264:	2200      	movs	r2, #0
 8009266:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8009268:	4b31      	ldr	r3, [pc, #196]	; (8009330 <MX_LTDC_Init+0xf8>)
 800926a:	2209      	movs	r2, #9
 800926c:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 800926e:	4b30      	ldr	r3, [pc, #192]	; (8009330 <MX_LTDC_Init+0xf8>)
 8009270:	2201      	movs	r2, #1
 8009272:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8009274:	4b2e      	ldr	r3, [pc, #184]	; (8009330 <MX_LTDC_Init+0xf8>)
 8009276:	221d      	movs	r2, #29
 8009278:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 800927a:	4b2d      	ldr	r3, [pc, #180]	; (8009330 <MX_LTDC_Init+0xf8>)
 800927c:	2203      	movs	r2, #3
 800927e:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8009280:	4b2b      	ldr	r3, [pc, #172]	; (8009330 <MX_LTDC_Init+0xf8>)
 8009282:	f240 120d 	movw	r2, #269	; 0x10d
 8009286:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 8009288:	4b29      	ldr	r3, [pc, #164]	; (8009330 <MX_LTDC_Init+0xf8>)
 800928a:	f240 1243 	movw	r2, #323	; 0x143
 800928e:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 8009290:	4b27      	ldr	r3, [pc, #156]	; (8009330 <MX_LTDC_Init+0xf8>)
 8009292:	f240 1217 	movw	r2, #279	; 0x117
 8009296:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 8009298:	4b25      	ldr	r3, [pc, #148]	; (8009330 <MX_LTDC_Init+0xf8>)
 800929a:	f240 1247 	movw	r2, #327	; 0x147
 800929e:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80092a0:	4b23      	ldr	r3, [pc, #140]	; (8009330 <MX_LTDC_Init+0xf8>)
 80092a2:	2200      	movs	r2, #0
 80092a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 80092a8:	4b21      	ldr	r3, [pc, #132]	; (8009330 <MX_LTDC_Init+0xf8>)
 80092aa:	2200      	movs	r2, #0
 80092ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 80092b0:	4b1f      	ldr	r3, [pc, #124]	; (8009330 <MX_LTDC_Init+0xf8>)
 80092b2:	2200      	movs	r2, #0
 80092b4:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80092b8:	481d      	ldr	r0, [pc, #116]	; (8009330 <MX_LTDC_Init+0xf8>)
 80092ba:	f7fc fc47 	bl	8005b4c <HAL_LTDC_Init>
 80092be:	4603      	mov	r3, r0
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d001      	beq.n	80092c8 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 80092c4:	f000 face 	bl	8009864 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80092c8:	2300      	movs	r3, #0
 80092ca:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 80092cc:	23f0      	movs	r3, #240	; 0xf0
 80092ce:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80092d0:	2300      	movs	r3, #0
 80092d2:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 80092d4:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80092d8:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80092da:	2302      	movs	r3, #2
 80092dc:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80092de:	23ff      	movs	r3, #255	; 0xff
 80092e0:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80092e2:	2300      	movs	r3, #0
 80092e4:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80092e6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80092ea:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80092ec:	2307      	movs	r3, #7
 80092ee:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 80092f0:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 80092f4:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 80092f6:	23f0      	movs	r3, #240	; 0xf0
 80092f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 80092fa:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80092fe:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8009300:	2300      	movs	r3, #0
 8009302:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8009306:	2300      	movs	r3, #0
 8009308:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 800930c:	2300      	movs	r3, #0
 800930e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8009312:	1d3b      	adds	r3, r7, #4
 8009314:	2200      	movs	r2, #0
 8009316:	4619      	mov	r1, r3
 8009318:	4805      	ldr	r0, [pc, #20]	; (8009330 <MX_LTDC_Init+0xf8>)
 800931a:	f7fc fda9 	bl	8005e70 <HAL_LTDC_ConfigLayer>
 800931e:	4603      	mov	r3, r0
 8009320:	2b00      	cmp	r3, #0
 8009322:	d001      	beq.n	8009328 <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 8009324:	f000 fa9e 	bl	8009864 <Error_Handler>
  }

}
 8009328:	bf00      	nop
 800932a:	3738      	adds	r7, #56	; 0x38
 800932c:	46bd      	mov	sp, r7
 800932e:	bd80      	pop	{r7, pc}
 8009330:	20000434 	.word	0x20000434
 8009334:	40016800 	.word	0x40016800

08009338 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b08e      	sub	sp, #56	; 0x38
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009340:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009344:	2200      	movs	r2, #0
 8009346:	601a      	str	r2, [r3, #0]
 8009348:	605a      	str	r2, [r3, #4]
 800934a:	609a      	str	r2, [r3, #8]
 800934c:	60da      	str	r2, [r3, #12]
 800934e:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	4a7b      	ldr	r2, [pc, #492]	; (8009544 <HAL_LTDC_MspInit+0x20c>)
 8009356:	4293      	cmp	r3, r2
 8009358:	f040 80f0 	bne.w	800953c <HAL_LTDC_MspInit+0x204>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800935c:	2300      	movs	r3, #0
 800935e:	623b      	str	r3, [r7, #32]
 8009360:	4a79      	ldr	r2, [pc, #484]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 8009362:	4b79      	ldr	r3, [pc, #484]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 8009364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009366:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800936a:	6453      	str	r3, [r2, #68]	; 0x44
 800936c:	4b76      	ldr	r3, [pc, #472]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 800936e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009370:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009374:	623b      	str	r3, [r7, #32]
 8009376:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8009378:	2300      	movs	r3, #0
 800937a:	61fb      	str	r3, [r7, #28]
 800937c:	4a72      	ldr	r2, [pc, #456]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 800937e:	4b72      	ldr	r3, [pc, #456]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 8009380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009382:	f043 0320 	orr.w	r3, r3, #32
 8009386:	6313      	str	r3, [r2, #48]	; 0x30
 8009388:	4b6f      	ldr	r3, [pc, #444]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 800938a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800938c:	f003 0320 	and.w	r3, r3, #32
 8009390:	61fb      	str	r3, [r7, #28]
 8009392:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009394:	2300      	movs	r3, #0
 8009396:	61bb      	str	r3, [r7, #24]
 8009398:	4a6b      	ldr	r2, [pc, #428]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 800939a:	4b6b      	ldr	r3, [pc, #428]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 800939c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800939e:	f043 0301 	orr.w	r3, r3, #1
 80093a2:	6313      	str	r3, [r2, #48]	; 0x30
 80093a4:	4b68      	ldr	r3, [pc, #416]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 80093a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093a8:	f003 0301 	and.w	r3, r3, #1
 80093ac:	61bb      	str	r3, [r7, #24]
 80093ae:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80093b0:	2300      	movs	r3, #0
 80093b2:	617b      	str	r3, [r7, #20]
 80093b4:	4a64      	ldr	r2, [pc, #400]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 80093b6:	4b64      	ldr	r3, [pc, #400]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 80093b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093ba:	f043 0302 	orr.w	r3, r3, #2
 80093be:	6313      	str	r3, [r2, #48]	; 0x30
 80093c0:	4b61      	ldr	r3, [pc, #388]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 80093c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093c4:	f003 0302 	and.w	r3, r3, #2
 80093c8:	617b      	str	r3, [r7, #20]
 80093ca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80093cc:	2300      	movs	r3, #0
 80093ce:	613b      	str	r3, [r7, #16]
 80093d0:	4a5d      	ldr	r2, [pc, #372]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 80093d2:	4b5d      	ldr	r3, [pc, #372]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 80093d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093da:	6313      	str	r3, [r2, #48]	; 0x30
 80093dc:	4b5a      	ldr	r3, [pc, #360]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 80093de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093e4:	613b      	str	r3, [r7, #16]
 80093e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80093e8:	2300      	movs	r3, #0
 80093ea:	60fb      	str	r3, [r7, #12]
 80093ec:	4a56      	ldr	r2, [pc, #344]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 80093ee:	4b56      	ldr	r3, [pc, #344]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 80093f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093f2:	f043 0304 	orr.w	r3, r3, #4
 80093f6:	6313      	str	r3, [r2, #48]	; 0x30
 80093f8:	4b53      	ldr	r3, [pc, #332]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 80093fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093fc:	f003 0304 	and.w	r3, r3, #4
 8009400:	60fb      	str	r3, [r7, #12]
 8009402:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009404:	2300      	movs	r3, #0
 8009406:	60bb      	str	r3, [r7, #8]
 8009408:	4a4f      	ldr	r2, [pc, #316]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 800940a:	4b4f      	ldr	r3, [pc, #316]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 800940c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800940e:	f043 0308 	orr.w	r3, r3, #8
 8009412:	6313      	str	r3, [r2, #48]	; 0x30
 8009414:	4b4c      	ldr	r3, [pc, #304]	; (8009548 <HAL_LTDC_MspInit+0x210>)
 8009416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009418:	f003 0308 	and.w	r3, r3, #8
 800941c:	60bb      	str	r3, [r7, #8]
 800941e:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7 
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8009420:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009424:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009426:	2302      	movs	r3, #2
 8009428:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800942a:	2300      	movs	r3, #0
 800942c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800942e:	2300      	movs	r3, #0
 8009430:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8009432:	230e      	movs	r3, #14
 8009434:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8009436:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800943a:	4619      	mov	r1, r3
 800943c:	4843      	ldr	r0, [pc, #268]	; (800954c <HAL_LTDC_MspInit+0x214>)
 800943e:	f7f9 fedb 	bl	80031f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin 
 8009442:	f641 0358 	movw	r3, #6232	; 0x1858
 8009446:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009448:	2302      	movs	r3, #2
 800944a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800944c:	2300      	movs	r3, #0
 800944e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009450:	2300      	movs	r3, #0
 8009452:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8009454:	230e      	movs	r3, #14
 8009456:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009458:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800945c:	4619      	mov	r1, r3
 800945e:	483c      	ldr	r0, [pc, #240]	; (8009550 <HAL_LTDC_MspInit+0x218>)
 8009460:	f7f9 feca 	bl	80031f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8009464:	2303      	movs	r3, #3
 8009466:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009468:	2302      	movs	r3, #2
 800946a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800946c:	2300      	movs	r3, #0
 800946e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009470:	2300      	movs	r3, #0
 8009472:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8009474:	2309      	movs	r3, #9
 8009476:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009478:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800947c:	4619      	mov	r1, r3
 800947e:	4835      	ldr	r0, [pc, #212]	; (8009554 <HAL_LTDC_MspInit+0x21c>)
 8009480:	f7f9 feba 	bl	80031f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8009484:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8009488:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800948a:	2302      	movs	r3, #2
 800948c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800948e:	2300      	movs	r3, #0
 8009490:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009492:	2300      	movs	r3, #0
 8009494:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8009496:	230e      	movs	r3, #14
 8009498:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800949a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800949e:	4619      	mov	r1, r3
 80094a0:	482c      	ldr	r0, [pc, #176]	; (8009554 <HAL_LTDC_MspInit+0x21c>)
 80094a2:	f7f9 fea9 	bl	80031f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80094a6:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80094aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094ac:	2302      	movs	r3, #2
 80094ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094b0:	2300      	movs	r3, #0
 80094b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80094b4:	2300      	movs	r3, #0
 80094b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80094b8:	230e      	movs	r3, #14
 80094ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80094bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80094c0:	4619      	mov	r1, r3
 80094c2:	4825      	ldr	r0, [pc, #148]	; (8009558 <HAL_LTDC_MspInit+0x220>)
 80094c4:	f7f9 fe98 	bl	80031f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80094c8:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 80094cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094ce:	2302      	movs	r3, #2
 80094d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094d2:	2300      	movs	r3, #0
 80094d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80094d6:	2300      	movs	r3, #0
 80094d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80094da:	230e      	movs	r3, #14
 80094dc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80094de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80094e2:	4619      	mov	r1, r3
 80094e4:	481d      	ldr	r0, [pc, #116]	; (800955c <HAL_LTDC_MspInit+0x224>)
 80094e6:	f7f9 fe87 	bl	80031f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80094ea:	2348      	movs	r3, #72	; 0x48
 80094ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094ee:	2302      	movs	r3, #2
 80094f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094f2:	2300      	movs	r3, #0
 80094f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80094f6:	2300      	movs	r3, #0
 80094f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80094fa:	230e      	movs	r3, #14
 80094fc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80094fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009502:	4619      	mov	r1, r3
 8009504:	4816      	ldr	r0, [pc, #88]	; (8009560 <HAL_LTDC_MspInit+0x228>)
 8009506:	f7f9 fe77 	bl	80031f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 800950a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800950e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009510:	2302      	movs	r3, #2
 8009512:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009514:	2300      	movs	r3, #0
 8009516:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009518:	2300      	movs	r3, #0
 800951a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800951c:	2309      	movs	r3, #9
 800951e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009520:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009524:	4619      	mov	r1, r3
 8009526:	480c      	ldr	r0, [pc, #48]	; (8009558 <HAL_LTDC_MspInit+0x220>)
 8009528:	f7f9 fe66 	bl	80031f8 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800952c:	2200      	movs	r2, #0
 800952e:	2105      	movs	r1, #5
 8009530:	2058      	movs	r0, #88	; 0x58
 8009532:	f7f9 f8c1 	bl	80026b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8009536:	2058      	movs	r0, #88	; 0x58
 8009538:	f7f9 f8da 	bl	80026f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 800953c:	bf00      	nop
 800953e:	3738      	adds	r7, #56	; 0x38
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}
 8009544:	40016800 	.word	0x40016800
 8009548:	40023800 	.word	0x40023800
 800954c:	40021400 	.word	0x40021400
 8009550:	40020000 	.word	0x40020000
 8009554:	40020400 	.word	0x40020400
 8009558:	40021800 	.word	0x40021800
 800955c:	40020800 	.word	0x40020800
 8009560:	40020c00 	.word	0x40020c00

08009564 <main>:
    BSP_LCD_SetFont(&Font16);
    BSP_LCD_DisplayStringAt(0, 190, (uint8_t *)"I'm MAGENTA", CENTER_MODE);
}

int main(void)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b082      	sub	sp, #8
 8009568:	af00      	add	r7, sp, #0
  static char temp;
  TS_StateTypeDef ts;

  HAL_Init();
 800956a:	f7f8 ff8b 	bl	8002484 <HAL_Init>

  SystemClock_Config();
 800956e:	f000 f8bb 	bl	80096e8 <SystemClock_Config>

  MX_GPIO_Init();
 8009572:	f7ff fc81 	bl	8008e78 <MX_GPIO_Init>
  MX_CRC_Init();
 8009576:	f7ff fb03 	bl	8008b80 <MX_CRC_Init>
  MX_DMA2D_Init();
 800957a:	f7ff fb37 	bl	8008bec <MX_DMA2D_Init>
  MX_FMC_Init();
 800957e:	f7ff fb8f 	bl	8008ca0 <MX_FMC_Init>
  MX_I2C3_Init();
 8009582:	f7ff fd89 	bl	8009098 <MX_I2C3_Init>
  MX_LTDC_Init();
 8009586:	f7ff fe57 	bl	8009238 <MX_LTDC_Init>
  MX_SPI5_Init();
 800958a:	f000 f973 	bl	8009874 <MX_SPI5_Init>
  MX_TIM1_Init();
 800958e:	f000 fb1f 	bl	8009bd0 <MX_TIM1_Init>
//  MX_USART1_UART_Init();
//  MX_USB_HOST_Init();

  HAL_TIM_Base_Start_IT(&htim1);
 8009592:	484a      	ldr	r0, [pc, #296]	; (80096bc <main+0x158>)
 8009594:	f7fe fa95 	bl	8007ac2 <HAL_TIM_Base_Start_IT>

  BSP_LCD_Init();
 8009598:	f7f7 ff4c 	bl	8001434 <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(LCD_BACKGROUND_LAYER, LCD_FRAME_BUFFER);
 800959c:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80095a0:	2000      	movs	r0, #0
 80095a2:	f7f7 ffc9 	bl	8001538 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(LCD_BACKGROUND_LAYER);
 80095a6:	2000      	movs	r0, #0
 80095a8:	f7f8 f82a 	bl	8001600 <BSP_LCD_SelectLayer>
  BSP_LCD_DisplayOn();
 80095ac:	f7f8 fab6 	bl	8001b1c <BSP_LCD_DisplayOn>
  BSP_LCD_Clear(LCD_COLOR_LIGHTGRAY);
 80095b0:	4843      	ldr	r0, [pc, #268]	; (80096c0 <main+0x15c>)
 80095b2:	f7f8 f881 	bl	80016b8 <BSP_LCD_Clear>
  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);//0x253617);
 80095b6:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80095ba:	f7f8 f831 	bl	8001620 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80095be:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80095c2:	f7f8 f845 	bl	8001650 <BSP_LCD_SetBackColor>

  BSP_TS_Init(240, 320);
 80095c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80095ca:	20f0      	movs	r0, #240	; 0xf0
 80095cc:	f7f8 fe6e 	bl	80022ac <BSP_TS_Init>

  BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 80095d0:	483c      	ldr	r0, [pc, #240]	; (80096c4 <main+0x160>)
 80095d2:	f7f8 f825 	bl	8001620 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawRect(80, 50, 80, 60);
 80095d6:	233c      	movs	r3, #60	; 0x3c
 80095d8:	2250      	movs	r2, #80	; 0x50
 80095da:	2132      	movs	r1, #50	; 0x32
 80095dc:	2050      	movs	r0, #80	; 0x50
 80095de:	f7f8 fa11 	bl	8001a04 <BSP_LCD_DrawRect>
  BSP_LCD_FillRect(80, 50, 80 , 60);
 80095e2:	233c      	movs	r3, #60	; 0x3c
 80095e4:	2250      	movs	r2, #80	; 0x50
 80095e6:	2132      	movs	r1, #50	; 0x32
 80095e8:	2050      	movs	r0, #80	; 0x50
 80095ea:	f7f8 fa3d 	bl	8001a68 <BSP_LCD_FillRect>

  BSP_LCD_SetTextColor(LCD_COLOR_MAGENTA);
 80095ee:	f46f 407f 	mvn.w	r0, #65280	; 0xff00
 80095f2:	f7f8 f815 	bl	8001620 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawRect(80, 210, 80, 60);
 80095f6:	233c      	movs	r3, #60	; 0x3c
 80095f8:	2250      	movs	r2, #80	; 0x50
 80095fa:	21d2      	movs	r1, #210	; 0xd2
 80095fc:	2050      	movs	r0, #80	; 0x50
 80095fe:	f7f8 fa01 	bl	8001a04 <BSP_LCD_DrawRect>
  BSP_LCD_FillRect(80, 210, 80, 60);
 8009602:	233c      	movs	r3, #60	; 0x3c
 8009604:	2250      	movs	r2, #80	; 0x50
 8009606:	21d2      	movs	r1, #210	; 0xd2
 8009608:	2050      	movs	r0, #80	; 0x50
 800960a:	f7f8 fa2d 	bl	8001a68 <BSP_LCD_FillRect>
  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800960e:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8009612:	f7f8 f805 	bl	8001620 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_LIGHTGRAY);
 8009616:	482a      	ldr	r0, [pc, #168]	; (80096c0 <main+0x15c>)
 8009618:	f7f8 f81a 	bl	8001650 <BSP_LCD_SetBackColor>
  BSP_LCD_SetFont(&Font16);
 800961c:	482a      	ldr	r0, [pc, #168]	; (80096c8 <main+0x164>)
 800961e:	f7f8 f831 	bl	8001684 <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, 145, (uint8_t *)"CAN YOU CLICK", CENTER_MODE);
 8009622:	2301      	movs	r3, #1
 8009624:	4a29      	ldr	r2, [pc, #164]	; (80096cc <main+0x168>)
 8009626:	2191      	movs	r1, #145	; 0x91
 8009628:	2000      	movs	r0, #0
 800962a:	f7f8 f8b1 	bl	8001790 <BSP_LCD_DisplayStringAt>
  BSP_LCD_DisplayStringAt(0, 160, (uint8_t *)" MY RECTANGLE?", CENTER_MODE);
 800962e:	2301      	movs	r3, #1
 8009630:	4a27      	ldr	r2, [pc, #156]	; (80096d0 <main+0x16c>)
 8009632:	21a0      	movs	r1, #160	; 0xa0
 8009634:	2000      	movs	r0, #0
 8009636:	f7f8 f8ab 	bl	8001790 <BSP_LCD_DisplayStringAt>
  button1_press = 0;
 800963a:	4b26      	ldr	r3, [pc, #152]	; (80096d4 <main+0x170>)
 800963c:	2200      	movs	r2, #0
 800963e:	701a      	strb	r2, [r3, #0]
//  HAL_Delay(2000);
//  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
//  for( uint8_t i=0 ; i<30 ; i++ )
//	  BSP_LCD_DrawLine( 60 , 120+i , 180 , 120+i );
//  char x[ 20 ];
  temp = 0;
 8009640:	4b25      	ldr	r3, [pc, #148]	; (80096d8 <main+0x174>)
 8009642:	2200      	movs	r2, #0
 8009644:	701a      	strb	r2, [r3, #0]
  while (1)
  {
//	  BLUE_BUTTON();
//	  HAL_Delay(1000);

	if(_100_msec == 1){
 8009646:	4b25      	ldr	r3, [pc, #148]	; (80096dc <main+0x178>)
 8009648:	781b      	ldrb	r3, [r3, #0]
 800964a:	2b01      	cmp	r3, #1
 800964c:	d1fb      	bne.n	8009646 <main+0xe2>
	  _100_msec = 0;
 800964e:	4b23      	ldr	r3, [pc, #140]	; (80096dc <main+0x178>)
 8009650:	2200      	movs	r2, #0
 8009652:	701a      	strb	r2, [r3, #0]

		BSP_TS_GetState(&ts);
 8009654:	463b      	mov	r3, r7
 8009656:	4618      	mov	r0, r3
 8009658:	f7f8 fe62 	bl	8002320 <BSP_TS_GetState>
		switch(temp){
 800965c:	4b1e      	ldr	r3, [pc, #120]	; (80096d8 <main+0x174>)
 800965e:	781b      	ldrb	r3, [r3, #0]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d002      	beq.n	800966a <main+0x106>
 8009664:	2b01      	cmp	r3, #1
 8009666:	d016      	beq.n	8009696 <main+0x132>
 8009668:	e026      	b.n	80096b8 <main+0x154>
		case 0:
			if((0<=ts.X && ts.X<=240) && (0<=ts.Y && 320>=ts.Y)){
 800966a:	887b      	ldrh	r3, [r7, #2]
 800966c:	2bf0      	cmp	r3, #240	; 0xf0
 800966e:	d80d      	bhi.n	800968c <main+0x128>
 8009670:	88bb      	ldrh	r3, [r7, #4]
 8009672:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8009676:	d809      	bhi.n	800968c <main+0x128>
				oldbtn = btn;
 8009678:	4b19      	ldr	r3, [pc, #100]	; (80096e0 <main+0x17c>)
 800967a:	781a      	ldrb	r2, [r3, #0]
 800967c:	4b19      	ldr	r3, [pc, #100]	; (80096e4 <main+0x180>)
 800967e:	701a      	strb	r2, [r3, #0]
				btn = 1;
 8009680:	4b17      	ldr	r3, [pc, #92]	; (80096e0 <main+0x17c>)
 8009682:	2201      	movs	r2, #1
 8009684:	701a      	strb	r2, [r3, #0]
				temp = 1;
 8009686:	4b14      	ldr	r3, [pc, #80]	; (80096d8 <main+0x174>)
 8009688:	2201      	movs	r2, #1
 800968a:	701a      	strb	r2, [r3, #0]
			}
			ts.X = 0;
 800968c:	2300      	movs	r3, #0
 800968e:	807b      	strh	r3, [r7, #2]
			ts.Y = 0;
 8009690:	2300      	movs	r3, #0
 8009692:	80bb      	strh	r3, [r7, #4]
			break;
 8009694:	e010      	b.n	80096b8 <main+0x154>

		case 1:
			if(ts.X == 0 && ts.Y == 0){
 8009696:	887b      	ldrh	r3, [r7, #2]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d10c      	bne.n	80096b6 <main+0x152>
 800969c:	88bb      	ldrh	r3, [r7, #4]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d109      	bne.n	80096b6 <main+0x152>
				oldbtn = btn;
 80096a2:	4b0f      	ldr	r3, [pc, #60]	; (80096e0 <main+0x17c>)
 80096a4:	781a      	ldrb	r2, [r3, #0]
 80096a6:	4b0f      	ldr	r3, [pc, #60]	; (80096e4 <main+0x180>)
 80096a8:	701a      	strb	r2, [r3, #0]
				btn = 2;
 80096aa:	4b0d      	ldr	r3, [pc, #52]	; (80096e0 <main+0x17c>)
 80096ac:	2202      	movs	r2, #2
 80096ae:	701a      	strb	r2, [r3, #0]

				temp = 0;
 80096b0:	4b09      	ldr	r3, [pc, #36]	; (80096d8 <main+0x174>)
 80096b2:	2200      	movs	r2, #0
 80096b4:	701a      	strb	r2, [r3, #0]
			}

			break;
 80096b6:	bf00      	nop
	if(_100_msec == 1){
 80096b8:	e7c5      	b.n	8009646 <main+0xe2>
 80096ba:	bf00      	nop
 80096bc:	20000588 	.word	0x20000588
 80096c0:	ffd3d3d3 	.word	0xffd3d3d3
 80096c4:	ff0000ff 	.word	0xff0000ff
 80096c8:	20000070 	.word	0x20000070
 80096cc:	08009f0c 	.word	0x08009f0c
 80096d0:	08009f1c 	.word	0x08009f1c
 80096d4:	200004e4 	.word	0x200004e4
 80096d8:	2000025c 	.word	0x2000025c
 80096dc:	200004dc 	.word	0x200004dc
 80096e0:	200004ec 	.word	0x200004ec
 80096e4:	200004e5 	.word	0x200004e5

080096e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b0a0      	sub	sp, #128	; 0x80
 80096ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80096ee:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80096f2:	2230      	movs	r2, #48	; 0x30
 80096f4:	2100      	movs	r1, #0
 80096f6:	4618      	mov	r0, r3
 80096f8:	f000 fbe8 	bl	8009ecc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80096fc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009700:	2200      	movs	r2, #0
 8009702:	601a      	str	r2, [r3, #0]
 8009704:	605a      	str	r2, [r3, #4]
 8009706:	609a      	str	r2, [r3, #8]
 8009708:	60da      	str	r2, [r3, #12]
 800970a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800970c:	f107 030c 	add.w	r3, r7, #12
 8009710:	2230      	movs	r2, #48	; 0x30
 8009712:	2100      	movs	r1, #0
 8009714:	4618      	mov	r0, r3
 8009716:	f000 fbd9 	bl	8009ecc <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800971a:	2300      	movs	r3, #0
 800971c:	60bb      	str	r3, [r7, #8]
 800971e:	4a32      	ldr	r2, [pc, #200]	; (80097e8 <SystemClock_Config+0x100>)
 8009720:	4b31      	ldr	r3, [pc, #196]	; (80097e8 <SystemClock_Config+0x100>)
 8009722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009728:	6413      	str	r3, [r2, #64]	; 0x40
 800972a:	4b2f      	ldr	r3, [pc, #188]	; (80097e8 <SystemClock_Config+0x100>)
 800972c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800972e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009732:	60bb      	str	r3, [r7, #8]
 8009734:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8009736:	2300      	movs	r3, #0
 8009738:	607b      	str	r3, [r7, #4]
 800973a:	4a2c      	ldr	r2, [pc, #176]	; (80097ec <SystemClock_Config+0x104>)
 800973c:	4b2b      	ldr	r3, [pc, #172]	; (80097ec <SystemClock_Config+0x104>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8009744:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009748:	6013      	str	r3, [r2, #0]
 800974a:	4b28      	ldr	r3, [pc, #160]	; (80097ec <SystemClock_Config+0x104>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009752:	607b      	str	r3, [r7, #4]
 8009754:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8009756:	2301      	movs	r3, #1
 8009758:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800975a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800975e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009760:	2302      	movs	r3, #2
 8009762:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009764:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009768:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800976a:	2304      	movs	r3, #4
 800976c:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 72;
 800976e:	2348      	movs	r3, #72	; 0x48
 8009770:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009772:	2302      	movs	r3, #2
 8009774:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8009776:	2303      	movs	r3, #3
 8009778:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800977a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800977e:	4618      	mov	r0, r3
 8009780:	f7fc fd80 	bl	8006284 <HAL_RCC_OscConfig>
 8009784:	4603      	mov	r3, r0
 8009786:	2b00      	cmp	r3, #0
 8009788:	d001      	beq.n	800978e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800978a:	f000 f86b 	bl	8009864 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800978e:	230f      	movs	r3, #15
 8009790:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009792:	2302      	movs	r3, #2
 8009794:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009796:	2300      	movs	r3, #0
 8009798:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800979a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800979e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80097a0:	2300      	movs	r3, #0
 80097a2:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80097a4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80097a8:	2102      	movs	r1, #2
 80097aa:	4618      	mov	r0, r3
 80097ac:	f7fc ffac 	bl	8006708 <HAL_RCC_ClockConfig>
 80097b0:	4603      	mov	r3, r0
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d001      	beq.n	80097ba <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80097b6:	f000 f855 	bl	8009864 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80097ba:	2308      	movs	r3, #8
 80097bc:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 80097be:	2332      	movs	r3, #50	; 0x32
 80097c0:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80097c2:	2302      	movs	r3, #2
 80097c4:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80097c6:	2300      	movs	r3, #0
 80097c8:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80097ca:	f107 030c 	add.w	r3, r7, #12
 80097ce:	4618      	mov	r0, r3
 80097d0:	f7fd f9a6 	bl	8006b20 <HAL_RCCEx_PeriphCLKConfig>
 80097d4:	4603      	mov	r3, r0
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d001      	beq.n	80097de <SystemClock_Config+0xf6>
  {
    Error_Handler();
 80097da:	f000 f843 	bl	8009864 <Error_Handler>
  }
}
 80097de:	bf00      	nop
 80097e0:	3780      	adds	r7, #128	; 0x80
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}
 80097e6:	bf00      	nop
 80097e8:	40023800 	.word	0x40023800
 80097ec:	40007000 	.word	0x40007000

080097f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b082      	sub	sp, #8
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
if(htim->Instance == TIM1){
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	4a13      	ldr	r2, [pc, #76]	; (800984c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d119      	bne.n	8009836 <HAL_TIM_PeriodElapsedCallback+0x46>
	i++;
 8009802:	4b13      	ldr	r3, [pc, #76]	; (8009850 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	3301      	adds	r3, #1
 8009808:	4a11      	ldr	r2, [pc, #68]	; (8009850 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800980a:	6013      	str	r3, [r2, #0]
	if((i % 10) == 0){
 800980c:	4b10      	ldr	r3, [pc, #64]	; (8009850 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800980e:	6819      	ldr	r1, [r3, #0]
 8009810:	4b10      	ldr	r3, [pc, #64]	; (8009854 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8009812:	fb83 2301 	smull	r2, r3, r3, r1
 8009816:	109a      	asrs	r2, r3, #2
 8009818:	17cb      	asrs	r3, r1, #31
 800981a:	1ad2      	subs	r2, r2, r3
 800981c:	4613      	mov	r3, r2
 800981e:	009b      	lsls	r3, r3, #2
 8009820:	4413      	add	r3, r2
 8009822:	005b      	lsls	r3, r3, #1
 8009824:	1aca      	subs	r2, r1, r3
 8009826:	2a00      	cmp	r2, #0
 8009828:	d102      	bne.n	8009830 <HAL_TIM_PeriodElapsedCallback+0x40>
		_1_sec = 1;
 800982a:	4b0b      	ldr	r3, [pc, #44]	; (8009858 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800982c:	2201      	movs	r2, #1
 800982e:	701a      	strb	r2, [r3, #0]
	}
	_100_msec = 1;
 8009830:	4b0a      	ldr	r3, [pc, #40]	; (800985c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8009832:	2201      	movs	r2, #1
 8009834:	701a      	strb	r2, [r3, #0]

}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	4a09      	ldr	r2, [pc, #36]	; (8009860 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d101      	bne.n	8009844 <HAL_TIM_PeriodElapsedCallback+0x54>
    HAL_IncTick();
 8009840:	f7f8 fe42 	bl	80024c8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8009844:	bf00      	nop
 8009846:	3708      	adds	r7, #8
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}
 800984c:	40010000 	.word	0x40010000
 8009850:	200004e0 	.word	0x200004e0
 8009854:	66666667 	.word	0x66666667
 8009858:	200004dd 	.word	0x200004dd
 800985c:	200004dc 	.word	0x200004dc
 8009860:	40001000 	.word	0x40001000

08009864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8009864:	b480      	push	{r7}
 8009866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8009868:	bf00      	nop
 800986a:	46bd      	mov	sp, r7
 800986c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009870:	4770      	bx	lr
	...

08009874 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8009878:	4b17      	ldr	r3, [pc, #92]	; (80098d8 <MX_SPI5_Init+0x64>)
 800987a:	4a18      	ldr	r2, [pc, #96]	; (80098dc <MX_SPI5_Init+0x68>)
 800987c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800987e:	4b16      	ldr	r3, [pc, #88]	; (80098d8 <MX_SPI5_Init+0x64>)
 8009880:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009884:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8009886:	4b14      	ldr	r3, [pc, #80]	; (80098d8 <MX_SPI5_Init+0x64>)
 8009888:	2200      	movs	r2, #0
 800988a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800988c:	4b12      	ldr	r3, [pc, #72]	; (80098d8 <MX_SPI5_Init+0x64>)
 800988e:	2200      	movs	r2, #0
 8009890:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009892:	4b11      	ldr	r3, [pc, #68]	; (80098d8 <MX_SPI5_Init+0x64>)
 8009894:	2200      	movs	r2, #0
 8009896:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009898:	4b0f      	ldr	r3, [pc, #60]	; (80098d8 <MX_SPI5_Init+0x64>)
 800989a:	2200      	movs	r2, #0
 800989c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800989e:	4b0e      	ldr	r3, [pc, #56]	; (80098d8 <MX_SPI5_Init+0x64>)
 80098a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80098a4:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80098a6:	4b0c      	ldr	r3, [pc, #48]	; (80098d8 <MX_SPI5_Init+0x64>)
 80098a8:	2218      	movs	r2, #24
 80098aa:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80098ac:	4b0a      	ldr	r3, [pc, #40]	; (80098d8 <MX_SPI5_Init+0x64>)
 80098ae:	2200      	movs	r2, #0
 80098b0:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80098b2:	4b09      	ldr	r3, [pc, #36]	; (80098d8 <MX_SPI5_Init+0x64>)
 80098b4:	2200      	movs	r2, #0
 80098b6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80098b8:	4b07      	ldr	r3, [pc, #28]	; (80098d8 <MX_SPI5_Init+0x64>)
 80098ba:	2200      	movs	r2, #0
 80098bc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80098be:	4b06      	ldr	r3, [pc, #24]	; (80098d8 <MX_SPI5_Init+0x64>)
 80098c0:	220a      	movs	r2, #10
 80098c2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80098c4:	4804      	ldr	r0, [pc, #16]	; (80098d8 <MX_SPI5_Init+0x64>)
 80098c6:	f7fd fb4e 	bl	8006f66 <HAL_SPI_Init>
 80098ca:	4603      	mov	r3, r0
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d001      	beq.n	80098d4 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80098d0:	f7ff ffc8 	bl	8009864 <Error_Handler>
  }

}
 80098d4:	bf00      	nop
 80098d6:	bd80      	pop	{r7, pc}
 80098d8:	200004f0 	.word	0x200004f0
 80098dc:	40015000 	.word	0x40015000

080098e0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b08a      	sub	sp, #40	; 0x28
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80098e8:	f107 0314 	add.w	r3, r7, #20
 80098ec:	2200      	movs	r2, #0
 80098ee:	601a      	str	r2, [r3, #0]
 80098f0:	605a      	str	r2, [r3, #4]
 80098f2:	609a      	str	r2, [r3, #8]
 80098f4:	60da      	str	r2, [r3, #12]
 80098f6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	4a19      	ldr	r2, [pc, #100]	; (8009964 <HAL_SPI_MspInit+0x84>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d12c      	bne.n	800995c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8009902:	2300      	movs	r3, #0
 8009904:	613b      	str	r3, [r7, #16]
 8009906:	4a18      	ldr	r2, [pc, #96]	; (8009968 <HAL_SPI_MspInit+0x88>)
 8009908:	4b17      	ldr	r3, [pc, #92]	; (8009968 <HAL_SPI_MspInit+0x88>)
 800990a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800990c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009910:	6453      	str	r3, [r2, #68]	; 0x44
 8009912:	4b15      	ldr	r3, [pc, #84]	; (8009968 <HAL_SPI_MspInit+0x88>)
 8009914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009916:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800991a:	613b      	str	r3, [r7, #16]
 800991c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800991e:	2300      	movs	r3, #0
 8009920:	60fb      	str	r3, [r7, #12]
 8009922:	4a11      	ldr	r2, [pc, #68]	; (8009968 <HAL_SPI_MspInit+0x88>)
 8009924:	4b10      	ldr	r3, [pc, #64]	; (8009968 <HAL_SPI_MspInit+0x88>)
 8009926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009928:	f043 0320 	orr.w	r3, r3, #32
 800992c:	6313      	str	r3, [r2, #48]	; 0x30
 800992e:	4b0e      	ldr	r3, [pc, #56]	; (8009968 <HAL_SPI_MspInit+0x88>)
 8009930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009932:	f003 0320 	and.w	r3, r3, #32
 8009936:	60fb      	str	r3, [r7, #12]
 8009938:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 800993a:	f44f 7360 	mov.w	r3, #896	; 0x380
 800993e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009940:	2302      	movs	r3, #2
 8009942:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009944:	2300      	movs	r3, #0
 8009946:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009948:	2300      	movs	r3, #0
 800994a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800994c:	2305      	movs	r3, #5
 800994e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8009950:	f107 0314 	add.w	r3, r7, #20
 8009954:	4619      	mov	r1, r3
 8009956:	4805      	ldr	r0, [pc, #20]	; (800996c <HAL_SPI_MspInit+0x8c>)
 8009958:	f7f9 fc4e 	bl	80031f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 800995c:	bf00      	nop
 800995e:	3728      	adds	r7, #40	; 0x28
 8009960:	46bd      	mov	sp, r7
 8009962:	bd80      	pop	{r7, pc}
 8009964:	40015000 	.word	0x40015000
 8009968:	40023800 	.word	0x40023800
 800996c:	40021400 	.word	0x40021400

08009970 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b082      	sub	sp, #8
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI5)
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	4a08      	ldr	r2, [pc, #32]	; (80099a0 <HAL_SPI_MspDeInit+0x30>)
 800997e:	4293      	cmp	r3, r2
 8009980:	d10a      	bne.n	8009998 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8009982:	4a08      	ldr	r2, [pc, #32]	; (80099a4 <HAL_SPI_MspDeInit+0x34>)
 8009984:	4b07      	ldr	r3, [pc, #28]	; (80099a4 <HAL_SPI_MspDeInit+0x34>)
 8009986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009988:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800998c:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 800998e:	f44f 7160 	mov.w	r1, #896	; 0x380
 8009992:	4805      	ldr	r0, [pc, #20]	; (80099a8 <HAL_SPI_MspDeInit+0x38>)
 8009994:	f7f9 fdda 	bl	800354c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }
} 
 8009998:	bf00      	nop
 800999a:	3708      	adds	r7, #8
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}
 80099a0:	40015000 	.word	0x40015000
 80099a4:	40023800 	.word	0x40023800
 80099a8:	40021400 	.word	0x40021400

080099ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80099ac:	b480      	push	{r7}
 80099ae:	b083      	sub	sp, #12
 80099b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80099b2:	2300      	movs	r3, #0
 80099b4:	607b      	str	r3, [r7, #4]
 80099b6:	4a10      	ldr	r2, [pc, #64]	; (80099f8 <HAL_MspInit+0x4c>)
 80099b8:	4b0f      	ldr	r3, [pc, #60]	; (80099f8 <HAL_MspInit+0x4c>)
 80099ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80099c0:	6453      	str	r3, [r2, #68]	; 0x44
 80099c2:	4b0d      	ldr	r3, [pc, #52]	; (80099f8 <HAL_MspInit+0x4c>)
 80099c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80099ca:	607b      	str	r3, [r7, #4]
 80099cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80099ce:	2300      	movs	r3, #0
 80099d0:	603b      	str	r3, [r7, #0]
 80099d2:	4a09      	ldr	r2, [pc, #36]	; (80099f8 <HAL_MspInit+0x4c>)
 80099d4:	4b08      	ldr	r3, [pc, #32]	; (80099f8 <HAL_MspInit+0x4c>)
 80099d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80099dc:	6413      	str	r3, [r2, #64]	; 0x40
 80099de:	4b06      	ldr	r3, [pc, #24]	; (80099f8 <HAL_MspInit+0x4c>)
 80099e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80099e6:	603b      	str	r3, [r7, #0]
 80099e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80099ea:	bf00      	nop
 80099ec:	370c      	adds	r7, #12
 80099ee:	46bd      	mov	sp, r7
 80099f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f4:	4770      	bx	lr
 80099f6:	bf00      	nop
 80099f8:	40023800 	.word	0x40023800

080099fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b08c      	sub	sp, #48	; 0x30
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8009a04:	2300      	movs	r3, #0
 8009a06:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8009a08:	2300      	movs	r3, #0
 8009a0a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	6879      	ldr	r1, [r7, #4]
 8009a10:	2036      	movs	r0, #54	; 0x36
 8009a12:	f7f8 fe51 	bl	80026b8 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8009a16:	2036      	movs	r0, #54	; 0x36
 8009a18:	f7f8 fe6a 	bl	80026f0 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	60fb      	str	r3, [r7, #12]
 8009a20:	4a1f      	ldr	r2, [pc, #124]	; (8009aa0 <HAL_InitTick+0xa4>)
 8009a22:	4b1f      	ldr	r3, [pc, #124]	; (8009aa0 <HAL_InitTick+0xa4>)
 8009a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a26:	f043 0310 	orr.w	r3, r3, #16
 8009a2a:	6413      	str	r3, [r2, #64]	; 0x40
 8009a2c:	4b1c      	ldr	r3, [pc, #112]	; (8009aa0 <HAL_InitTick+0xa4>)
 8009a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a30:	f003 0310 	and.w	r3, r3, #16
 8009a34:	60fb      	str	r3, [r7, #12]
 8009a36:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8009a38:	f107 0210 	add.w	r2, r7, #16
 8009a3c:	f107 0314 	add.w	r3, r7, #20
 8009a40:	4611      	mov	r1, r2
 8009a42:	4618      	mov	r0, r3
 8009a44:	f7fd f83a 	bl	8006abc <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8009a48:	f7fd f824 	bl	8006a94 <HAL_RCC_GetPCLK1Freq>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	005b      	lsls	r3, r3, #1
 8009a50:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8009a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a54:	4a13      	ldr	r2, [pc, #76]	; (8009aa4 <HAL_InitTick+0xa8>)
 8009a56:	fba2 2303 	umull	r2, r3, r2, r3
 8009a5a:	0c9b      	lsrs	r3, r3, #18
 8009a5c:	3b01      	subs	r3, #1
 8009a5e:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8009a60:	4b11      	ldr	r3, [pc, #68]	; (8009aa8 <HAL_InitTick+0xac>)
 8009a62:	4a12      	ldr	r2, [pc, #72]	; (8009aac <HAL_InitTick+0xb0>)
 8009a64:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8009a66:	4b10      	ldr	r3, [pc, #64]	; (8009aa8 <HAL_InitTick+0xac>)
 8009a68:	f240 32e7 	movw	r2, #999	; 0x3e7
 8009a6c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8009a6e:	4a0e      	ldr	r2, [pc, #56]	; (8009aa8 <HAL_InitTick+0xac>)
 8009a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a72:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8009a74:	4b0c      	ldr	r3, [pc, #48]	; (8009aa8 <HAL_InitTick+0xac>)
 8009a76:	2200      	movs	r2, #0
 8009a78:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009a7a:	4b0b      	ldr	r3, [pc, #44]	; (8009aa8 <HAL_InitTick+0xac>)
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8009a80:	4809      	ldr	r0, [pc, #36]	; (8009aa8 <HAL_InitTick+0xac>)
 8009a82:	f7fd fff3 	bl	8007a6c <HAL_TIM_Base_Init>
 8009a86:	4603      	mov	r3, r0
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d104      	bne.n	8009a96 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8009a8c:	4806      	ldr	r0, [pc, #24]	; (8009aa8 <HAL_InitTick+0xac>)
 8009a8e:	f7fe f818 	bl	8007ac2 <HAL_TIM_Base_Start_IT>
 8009a92:	4603      	mov	r3, r0
 8009a94:	e000      	b.n	8009a98 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8009a96:	2301      	movs	r3, #1
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3730      	adds	r7, #48	; 0x30
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}
 8009aa0:	40023800 	.word	0x40023800
 8009aa4:	431bde83 	.word	0x431bde83
 8009aa8:	20000548 	.word	0x20000548
 8009aac:	40001000 	.word	0x40001000

08009ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009ab0:	b480      	push	{r7}
 8009ab2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8009ab4:	bf00      	nop
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009abc:	4770      	bx	lr

08009abe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009abe:	b480      	push	{r7}
 8009ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009ac2:	e7fe      	b.n	8009ac2 <HardFault_Handler+0x4>

08009ac4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009ac8:	e7fe      	b.n	8009ac8 <MemManage_Handler+0x4>

08009aca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009aca:	b480      	push	{r7}
 8009acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009ace:	e7fe      	b.n	8009ace <BusFault_Handler+0x4>

08009ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009ad4:	e7fe      	b.n	8009ad4 <UsageFault_Handler+0x4>

08009ad6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8009ad6:	b480      	push	{r7}
 8009ad8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009ada:	bf00      	nop
 8009adc:	46bd      	mov	sp, r7
 8009ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae2:	4770      	bx	lr

08009ae4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009ae4:	b480      	push	{r7}
 8009ae6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009ae8:	bf00      	nop
 8009aea:	46bd      	mov	sp, r7
 8009aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af0:	4770      	bx	lr

08009af2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8009af2:	b480      	push	{r7}
 8009af4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8009af6:	bf00      	nop
 8009af8:	46bd      	mov	sp, r7
 8009afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afe:	4770      	bx	lr

08009b00 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8009b04:	4802      	ldr	r0, [pc, #8]	; (8009b10 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8009b06:	f7fe f800 	bl	8007b0a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8009b0a:	bf00      	nop
 8009b0c:	bd80      	pop	{r7, pc}
 8009b0e:	bf00      	nop
 8009b10:	20000588 	.word	0x20000588

08009b14 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8009b18:	4802      	ldr	r0, [pc, #8]	; (8009b24 <TIM6_DAC_IRQHandler+0x10>)
 8009b1a:	f7fd fff6 	bl	8007b0a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8009b1e:	bf00      	nop
 8009b20:	bd80      	pop	{r7, pc}
 8009b22:	bf00      	nop
 8009b24:	20000548 	.word	0x20000548

08009b28 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8009b2c:	4802      	ldr	r0, [pc, #8]	; (8009b38 <OTG_HS_IRQHandler+0x10>)
 8009b2e:	f7f9 fe32 	bl	8003796 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8009b32:	bf00      	nop
 8009b34:	bd80      	pop	{r7, pc}
 8009b36:	bf00      	nop
 8009b38:	200005c8 	.word	0x200005c8

08009b3c <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8009b40:	4802      	ldr	r0, [pc, #8]	; (8009b4c <LTDC_IRQHandler+0x10>)
 8009b42:	f7fc f8d3 	bl	8005cec <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8009b46:	bf00      	nop
 8009b48:	bd80      	pop	{r7, pc}
 8009b4a:	bf00      	nop
 8009b4c:	20000434 	.word	0x20000434

08009b50 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8009b54:	4802      	ldr	r0, [pc, #8]	; (8009b60 <DMA2D_IRQHandler+0x10>)
 8009b56:	f7f9 f912 	bl	8002d7e <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8009b5a:	bf00      	nop
 8009b5c:	bd80      	pop	{r7, pc}
 8009b5e:	bf00      	nop
 8009b60:	2000036c 	.word	0x2000036c

08009b64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009b64:	b480      	push	{r7}
 8009b66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009b68:	4a16      	ldr	r2, [pc, #88]	; (8009bc4 <SystemInit+0x60>)
 8009b6a:	4b16      	ldr	r3, [pc, #88]	; (8009bc4 <SystemInit+0x60>)
 8009b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009b74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8009b78:	4a13      	ldr	r2, [pc, #76]	; (8009bc8 <SystemInit+0x64>)
 8009b7a:	4b13      	ldr	r3, [pc, #76]	; (8009bc8 <SystemInit+0x64>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f043 0301 	orr.w	r3, r3, #1
 8009b82:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8009b84:	4b10      	ldr	r3, [pc, #64]	; (8009bc8 <SystemInit+0x64>)
 8009b86:	2200      	movs	r2, #0
 8009b88:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8009b8a:	4a0f      	ldr	r2, [pc, #60]	; (8009bc8 <SystemInit+0x64>)
 8009b8c:	4b0e      	ldr	r3, [pc, #56]	; (8009bc8 <SystemInit+0x64>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8009b94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009b98:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8009b9a:	4b0b      	ldr	r3, [pc, #44]	; (8009bc8 <SystemInit+0x64>)
 8009b9c:	4a0b      	ldr	r2, [pc, #44]	; (8009bcc <SystemInit+0x68>)
 8009b9e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8009ba0:	4a09      	ldr	r2, [pc, #36]	; (8009bc8 <SystemInit+0x64>)
 8009ba2:	4b09      	ldr	r3, [pc, #36]	; (8009bc8 <SystemInit+0x64>)
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009baa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8009bac:	4b06      	ldr	r3, [pc, #24]	; (8009bc8 <SystemInit+0x64>)
 8009bae:	2200      	movs	r2, #0
 8009bb0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8009bb2:	4b04      	ldr	r3, [pc, #16]	; (8009bc4 <SystemInit+0x60>)
 8009bb4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009bb8:	609a      	str	r2, [r3, #8]
#endif
}
 8009bba:	bf00      	nop
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc2:	4770      	bx	lr
 8009bc4:	e000ed00 	.word	0xe000ed00
 8009bc8:	40023800 	.word	0x40023800
 8009bcc:	24003010 	.word	0x24003010

08009bd0 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b086      	sub	sp, #24
 8009bd4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009bd6:	f107 0308 	add.w	r3, r7, #8
 8009bda:	2200      	movs	r2, #0
 8009bdc:	601a      	str	r2, [r3, #0]
 8009bde:	605a      	str	r2, [r3, #4]
 8009be0:	609a      	str	r2, [r3, #8]
 8009be2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009be4:	463b      	mov	r3, r7
 8009be6:	2200      	movs	r2, #0
 8009be8:	601a      	str	r2, [r3, #0]
 8009bea:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8009bec:	4b1f      	ldr	r3, [pc, #124]	; (8009c6c <MX_TIM1_Init+0x9c>)
 8009bee:	4a20      	ldr	r2, [pc, #128]	; (8009c70 <MX_TIM1_Init+0xa0>)
 8009bf0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3600;
 8009bf2:	4b1e      	ldr	r3, [pc, #120]	; (8009c6c <MX_TIM1_Init+0x9c>)
 8009bf4:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8009bf8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009bfa:	4b1c      	ldr	r3, [pc, #112]	; (8009c6c <MX_TIM1_Init+0x9c>)
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000;
 8009c00:	4b1a      	ldr	r3, [pc, #104]	; (8009c6c <MX_TIM1_Init+0x9c>)
 8009c02:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009c06:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009c08:	4b18      	ldr	r3, [pc, #96]	; (8009c6c <MX_TIM1_Init+0x9c>)
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8009c0e:	4b17      	ldr	r3, [pc, #92]	; (8009c6c <MX_TIM1_Init+0x9c>)
 8009c10:	2200      	movs	r2, #0
 8009c12:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009c14:	4b15      	ldr	r3, [pc, #84]	; (8009c6c <MX_TIM1_Init+0x9c>)
 8009c16:	2200      	movs	r2, #0
 8009c18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8009c1a:	4814      	ldr	r0, [pc, #80]	; (8009c6c <MX_TIM1_Init+0x9c>)
 8009c1c:	f7fd ff26 	bl	8007a6c <HAL_TIM_Base_Init>
 8009c20:	4603      	mov	r3, r0
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d001      	beq.n	8009c2a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8009c26:	f7ff fe1d 	bl	8009864 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009c2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009c2e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8009c30:	f107 0308 	add.w	r3, r7, #8
 8009c34:	4619      	mov	r1, r3
 8009c36:	480d      	ldr	r0, [pc, #52]	; (8009c6c <MX_TIM1_Init+0x9c>)
 8009c38:	f7fe f86f 	bl	8007d1a <HAL_TIM_ConfigClockSource>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d001      	beq.n	8009c46 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8009c42:	f7ff fe0f 	bl	8009864 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009c46:	2300      	movs	r3, #0
 8009c48:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8009c4e:	463b      	mov	r3, r7
 8009c50:	4619      	mov	r1, r3
 8009c52:	4806      	ldr	r0, [pc, #24]	; (8009c6c <MX_TIM1_Init+0x9c>)
 8009c54:	f7fe fa7a 	bl	800814c <HAL_TIMEx_MasterConfigSynchronization>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d001      	beq.n	8009c62 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8009c5e:	f7ff fe01 	bl	8009864 <Error_Handler>
  }

}
 8009c62:	bf00      	nop
 8009c64:	3718      	adds	r7, #24
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}
 8009c6a:	bf00      	nop
 8009c6c:	20000588 	.word	0x20000588
 8009c70:	40010000 	.word	0x40010000

08009c74 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b084      	sub	sp, #16
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4a0e      	ldr	r2, [pc, #56]	; (8009cbc <HAL_TIM_Base_MspInit+0x48>)
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d115      	bne.n	8009cb2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8009c86:	2300      	movs	r3, #0
 8009c88:	60fb      	str	r3, [r7, #12]
 8009c8a:	4a0d      	ldr	r2, [pc, #52]	; (8009cc0 <HAL_TIM_Base_MspInit+0x4c>)
 8009c8c:	4b0c      	ldr	r3, [pc, #48]	; (8009cc0 <HAL_TIM_Base_MspInit+0x4c>)
 8009c8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c90:	f043 0301 	orr.w	r3, r3, #1
 8009c94:	6453      	str	r3, [r2, #68]	; 0x44
 8009c96:	4b0a      	ldr	r3, [pc, #40]	; (8009cc0 <HAL_TIM_Base_MspInit+0x4c>)
 8009c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c9a:	f003 0301 	and.w	r3, r3, #1
 8009c9e:	60fb      	str	r3, [r7, #12]
 8009ca0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	2100      	movs	r1, #0
 8009ca6:	2019      	movs	r0, #25
 8009ca8:	f7f8 fd06 	bl	80026b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8009cac:	2019      	movs	r0, #25
 8009cae:	f7f8 fd1f 	bl	80026f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8009cb2:	bf00      	nop
 8009cb4:	3710      	adds	r7, #16
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bd80      	pop	{r7, pc}
 8009cba:	bf00      	nop
 8009cbc:	40010000 	.word	0x40010000
 8009cc0:	40023800 	.word	0x40023800

08009cc4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b082      	sub	sp, #8
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	f7fe fe9f 	bl	8008a16 <USBH_LL_IncTimer>
}
 8009cd8:	bf00      	nop
 8009cda:	3708      	adds	r7, #8
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	bd80      	pop	{r7, pc}

08009ce0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b082      	sub	sp, #8
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009cee:	4618      	mov	r0, r3
 8009cf0:	f7fe fed7 	bl	8008aa2 <USBH_LL_Connect>
}
 8009cf4:	bf00      	nop
 8009cf6:	3708      	adds	r7, #8
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}

08009cfc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b082      	sub	sp, #8
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	f7fe feef 	bl	8008aee <USBH_LL_Disconnect>
}
 8009d10:	bf00      	nop
 8009d12:	3708      	adds	r7, #8
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}

08009d18 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009d18:	b480      	push	{r7}
 8009d1a:	b083      	sub	sp, #12
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
 8009d20:	460b      	mov	r3, r1
 8009d22:	70fb      	strb	r3, [r7, #3]
 8009d24:	4613      	mov	r3, r2
 8009d26:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009d28:	bf00      	nop
 8009d2a:	370c      	adds	r7, #12
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr

08009d34 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b082      	sub	sp, #8
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009d42:	4618      	mov	r0, r3
 8009d44:	f7fe fe91 	bl	8008a6a <USBH_LL_PortEnabled>
} 
 8009d48:	bf00      	nop
 8009d4a:	3708      	adds	r7, #8
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}

08009d50 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b082      	sub	sp, #8
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009d5e:	4618      	mov	r0, r3
 8009d60:	f7fe fe91 	bl	8008a86 <USBH_LL_PortDisabled>
} 
 8009d64:	bf00      	nop
 8009d66:	3708      	adds	r7, #8
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	bd80      	pop	{r7, pc}

08009d6c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b084      	sub	sp, #16
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d74:	2300      	movs	r3, #0
 8009d76:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009d78:	2300      	movs	r3, #0
 8009d7a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009d82:	4618      	mov	r0, r3
 8009d84:	f7f9 fe0e 	bl	80039a4 <HAL_HCD_Start>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009d8c:	7bfb      	ldrb	r3, [r7, #15]
 8009d8e:	4618      	mov	r0, r3
 8009d90:	f000 f822 	bl	8009dd8 <USBH_Get_USB_Status>
 8009d94:	4603      	mov	r3, r0
 8009d96:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8009d98:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	3710      	adds	r7, #16
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	bd80      	pop	{r7, pc}

08009da2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009da2:	b580      	push	{r7, lr}
 8009da4:	b084      	sub	sp, #16
 8009da6:	af00      	add	r7, sp, #0
 8009da8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009daa:	2300      	movs	r3, #0
 8009dac:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009dae:	2300      	movs	r3, #0
 8009db0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009db8:	4618      	mov	r0, r3
 8009dba:	f7f9 fe16 	bl	80039ea <HAL_HCD_Stop>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009dc2:	7bfb      	ldrb	r3, [r7, #15]
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f000 f807 	bl	8009dd8 <USBH_Get_USB_Status>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8009dce:	7bbb      	ldrb	r3, [r7, #14]
}
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	3710      	adds	r7, #16
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	bd80      	pop	{r7, pc}

08009dd8 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b085      	sub	sp, #20
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	4603      	mov	r3, r0
 8009de0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009de2:	2300      	movs	r3, #0
 8009de4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009de6:	79fb      	ldrb	r3, [r7, #7]
 8009de8:	2b03      	cmp	r3, #3
 8009dea:	d817      	bhi.n	8009e1c <USBH_Get_USB_Status+0x44>
 8009dec:	a201      	add	r2, pc, #4	; (adr r2, 8009df4 <USBH_Get_USB_Status+0x1c>)
 8009dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009df2:	bf00      	nop
 8009df4:	08009e05 	.word	0x08009e05
 8009df8:	08009e0b 	.word	0x08009e0b
 8009dfc:	08009e11 	.word	0x08009e11
 8009e00:	08009e17 	.word	0x08009e17
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8009e04:	2300      	movs	r3, #0
 8009e06:	73fb      	strb	r3, [r7, #15]
    break;
 8009e08:	e00b      	b.n	8009e22 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8009e0a:	2302      	movs	r3, #2
 8009e0c:	73fb      	strb	r3, [r7, #15]
    break;
 8009e0e:	e008      	b.n	8009e22 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009e10:	2301      	movs	r3, #1
 8009e12:	73fb      	strb	r3, [r7, #15]
    break;
 8009e14:	e005      	b.n	8009e22 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8009e16:	2302      	movs	r3, #2
 8009e18:	73fb      	strb	r3, [r7, #15]
    break;
 8009e1a:	e002      	b.n	8009e22 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009e1c:	2302      	movs	r3, #2
 8009e1e:	73fb      	strb	r3, [r7, #15]
    break;
 8009e20:	bf00      	nop
  }
  return usb_status;
 8009e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e24:	4618      	mov	r0, r3
 8009e26:	3714      	adds	r7, #20
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2e:	4770      	bx	lr

08009e30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8009e30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009e68 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009e34:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009e36:	e003      	b.n	8009e40 <LoopCopyDataInit>

08009e38 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009e38:	4b0c      	ldr	r3, [pc, #48]	; (8009e6c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8009e3a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8009e3c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8009e3e:	3104      	adds	r1, #4

08009e40 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8009e40:	480b      	ldr	r0, [pc, #44]	; (8009e70 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8009e42:	4b0c      	ldr	r3, [pc, #48]	; (8009e74 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8009e44:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8009e46:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009e48:	d3f6      	bcc.n	8009e38 <CopyDataInit>
  ldr  r2, =_sbss
 8009e4a:	4a0b      	ldr	r2, [pc, #44]	; (8009e78 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8009e4c:	e002      	b.n	8009e54 <LoopFillZerobss>

08009e4e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8009e4e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8009e50:	f842 3b04 	str.w	r3, [r2], #4

08009e54 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8009e54:	4b09      	ldr	r3, [pc, #36]	; (8009e7c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8009e56:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009e58:	d3f9      	bcc.n	8009e4e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8009e5a:	f7ff fe83 	bl	8009b64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009e5e:	f000 f811 	bl	8009e84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009e62:	f7ff fb7f 	bl	8009564 <main>
  bx  lr    
 8009e66:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8009e68:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8009e6c:	0800c5f4 	.word	0x0800c5f4
  ldr  r0, =_sdata
 8009e70:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8009e74:	20000080 	.word	0x20000080
  ldr  r2, =_sbss
 8009e78:	20000080 	.word	0x20000080
  ldr  r3, = _ebss
 8009e7c:	2000088c 	.word	0x2000088c

08009e80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009e80:	e7fe      	b.n	8009e80 <ADC_IRQHandler>
	...

08009e84 <__libc_init_array>:
 8009e84:	b570      	push	{r4, r5, r6, lr}
 8009e86:	4e0d      	ldr	r6, [pc, #52]	; (8009ebc <__libc_init_array+0x38>)
 8009e88:	4c0d      	ldr	r4, [pc, #52]	; (8009ec0 <__libc_init_array+0x3c>)
 8009e8a:	1ba4      	subs	r4, r4, r6
 8009e8c:	10a4      	asrs	r4, r4, #2
 8009e8e:	2500      	movs	r5, #0
 8009e90:	42a5      	cmp	r5, r4
 8009e92:	d109      	bne.n	8009ea8 <__libc_init_array+0x24>
 8009e94:	4e0b      	ldr	r6, [pc, #44]	; (8009ec4 <__libc_init_array+0x40>)
 8009e96:	4c0c      	ldr	r4, [pc, #48]	; (8009ec8 <__libc_init_array+0x44>)
 8009e98:	f000 f820 	bl	8009edc <_init>
 8009e9c:	1ba4      	subs	r4, r4, r6
 8009e9e:	10a4      	asrs	r4, r4, #2
 8009ea0:	2500      	movs	r5, #0
 8009ea2:	42a5      	cmp	r5, r4
 8009ea4:	d105      	bne.n	8009eb2 <__libc_init_array+0x2e>
 8009ea6:	bd70      	pop	{r4, r5, r6, pc}
 8009ea8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009eac:	4798      	blx	r3
 8009eae:	3501      	adds	r5, #1
 8009eb0:	e7ee      	b.n	8009e90 <__libc_init_array+0xc>
 8009eb2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009eb6:	4798      	blx	r3
 8009eb8:	3501      	adds	r5, #1
 8009eba:	e7f2      	b.n	8009ea2 <__libc_init_array+0x1e>
 8009ebc:	0800c5ec 	.word	0x0800c5ec
 8009ec0:	0800c5ec 	.word	0x0800c5ec
 8009ec4:	0800c5ec 	.word	0x0800c5ec
 8009ec8:	0800c5f0 	.word	0x0800c5f0

08009ecc <memset>:
 8009ecc:	4402      	add	r2, r0
 8009ece:	4603      	mov	r3, r0
 8009ed0:	4293      	cmp	r3, r2
 8009ed2:	d100      	bne.n	8009ed6 <memset+0xa>
 8009ed4:	4770      	bx	lr
 8009ed6:	f803 1b01 	strb.w	r1, [r3], #1
 8009eda:	e7f9      	b.n	8009ed0 <memset+0x4>

08009edc <_init>:
 8009edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ede:	bf00      	nop
 8009ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ee2:	bc08      	pop	{r3}
 8009ee4:	469e      	mov	lr, r3
 8009ee6:	4770      	bx	lr

08009ee8 <_fini>:
 8009ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eea:	bf00      	nop
 8009eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009eee:	bc08      	pop	{r3}
 8009ef0:	469e      	mov	lr, r3
 8009ef2:	4770      	bx	lr
