{
  "Top": "cfu_hls",
  "RtlTop": "cfu_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "cfu_hls_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "none",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-csg324",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "funct3_i": {
      "index": "0",
      "direction": "in",
      "srcType": "char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "funct3_i",
          "name": "funct3_i",
          "usage": "data",
          "direction": "in"
        }]
    },
    "funct7_i": {
      "index": "1",
      "direction": "in",
      "srcType": "char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "funct7_i",
          "name": "funct7_i",
          "usage": "data",
          "direction": "in"
        }]
    },
    "src1_i": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "src1_i",
          "name": "src1_i",
          "usage": "data",
          "direction": "in"
        }]
    },
    "src2_i": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "src2_i",
          "name": "src2_i",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rslt_o": {
      "index": "4",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "rslt_o",
          "name": "rslt_o",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=rtl",
      "config_interface -clock_enable=0",
      "config_rtl -fsm_encoding=auto",
      "config_rtl -register_all_io=1",
      "config_rtl -reset=none"
    ],
    "DirectiveTcl": ["set_directive_interface cfu_hls -mode ap_none rslt_o"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cfu_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6.667",
    "Uncertainty": "1.80009",
    "IsCombinational": "0",
    "II": "45 ~ 9480",
    "Latency": "44"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.667 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cfu_hls",
    "Version": "1.0",
    "DisplayName": "Cfu_hls",
    "Revision": "2114110503",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cfu_hls_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/cfu_hls.c"],
    "Vhdl": [
      "impl\/vhdl\/cfu_hls_fadd_32ns_32ns_32_9_full_dsp_1.vhd",
      "impl\/vhdl\/cfu_hls_faddfsub_32ns_32ns_32_9_full_dsp_1.vhd",
      "impl\/vhdl\/cfu_hls_fcmp_32ns_32ns_1_3_no_dsp_1.vhd",
      "impl\/vhdl\/cfu_hls_fmul_32ns_32ns_32_5_max_dsp_1.vhd",
      "impl\/vhdl\/cfu_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cfu_hls_fadd_32ns_32ns_32_9_full_dsp_1.v",
      "impl\/verilog\/cfu_hls_faddfsub_32ns_32ns_32_9_full_dsp_1.v",
      "impl\/verilog\/cfu_hls_fcmp_32ns_32ns_1_3_no_dsp_1.v",
      "impl\/verilog\/cfu_hls_fmul_32ns_32ns_32_5_max_dsp_1.v",
      "impl\/verilog\/cfu_hls.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/cfu_hls_fadd_32ns_32ns_32_9_full_dsp_1_ip.tcl",
      "impl\/misc\/cfu_hls_faddfsub_32ns_32ns_32_9_full_dsp_1_ip.tcl",
      "impl\/misc\/cfu_hls_fcmp_32ns_32ns_1_3_no_dsp_1_ip.tcl",
      "impl\/misc\/cfu_hls_fmul_32ns_32ns_32_5_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/cfu_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "cfu_hls_fadd_32ns_32ns_32_9_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cfu_hls_fadd_32ns_32ns_32_9_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cfu_hls_faddfsub_32ns_32ns_32_9_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cfu_hls_faddfsub_32ns_32ns_32_9_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cfu_hls_fcmp_32ns_32ns_1_3_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name cfu_hls_fcmp_32ns_32ns_1_3_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cfu_hls_fmul_32ns_32ns_32_5_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cfu_hls_fmul_32ns_32ns_32_5_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "funct3_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"funct3_i": "DATA"},
      "ports": ["funct3_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "funct3_i"
        }]
    },
    "funct7_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"funct7_i": "DATA"},
      "ports": ["funct7_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "funct7_i"
        }]
    },
    "src1_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"src1_i": "DATA"},
      "ports": ["src1_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "src1_i"
        }]
    },
    "src2_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"src2_i": "DATA"},
      "ports": ["src2_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "src2_i"
        }]
    },
    "rslt_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"rslt_o": "DATA"},
      "ports": ["rslt_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "rslt_o"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "funct3_i": {
      "dir": "in",
      "width": "8"
    },
    "funct7_i": {
      "dir": "in",
      "width": "8"
    },
    "src1_i": {
      "dir": "in",
      "width": "32"
    },
    "src2_i": {
      "dir": "in",
      "width": "32"
    },
    "rslt_o": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cfu_hls",
      "BindInstances": "fmul_32ns_32ns_32_5_max_dsp_1_U3 faddfsub_32ns_32ns_32_9_full_dsp_1_U1 faddfsub_32ns_32ns_32_9_full_dsp_1_U1 fadd_32ns_32ns_32_9_full_dsp_1_U2 fmul_32ns_32ns_32_5_max_dsp_1_U3 fmul_32ns_32ns_32_5_max_dsp_1_U4 faddfsub_32ns_32ns_32_9_full_dsp_1_U1 icmp_ln23_fu_226_p2 icmp_ln23_1_fu_232_p2 or_ln23_fu_238_p2 fcmp_32ns_32ns_1_3_no_dsp_1_U5 and_ln23_fu_242_p2 k_fu_261_p2 fmul_32ns_32ns_32_5_max_dsp_1_U3"
    },
    "Info": {"cfu_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"cfu_hls": {
        "Latency": {
          "LatencyBest": "44",
          "LatencyAvg": "4743",
          "LatencyWorst": "9479",
          "PipelineIIMin": "45",
          "PipelineIIMax": "9480",
          "PipelineII": "45 ~ 9480",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.348"
        },
        "Loops": [{
            "Name": "kernel",
            "TripCount": "",
            "LatencyMin": "40",
            "LatencyMax": "9475",
            "Latency": "40 ~ 9475",
            "PipelineII": "37",
            "PipelineDepth": "41"
          }],
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "11",
          "FF": "1450",
          "AVAIL_FF": "41600",
          "UTIL_FF": "3",
          "LUT": "1148",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-02 17:03:18 JST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
