

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>de_badDetect.v &mdash; Raisin64 0.2 documentation</title>
  

  
  
  
  

  

  
  
    

  

  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="de_canonicalize.v" href="de_canonicalize.html" />
    <link rel="prev" title="commit.v" href="commit.html" /> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> Raisin64
          

          
          </a>

          
            
            
              <div class="version">
                0.2
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../cpu.html">Raisin64 CPU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../software.html">Code Snippets and Software</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools.html">Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../nexysddr.html">Nexys 4 DDR Reference Implementation</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../modules.html">Reference Index</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../isa.html">Raisin64 Instruction Set</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../modules.html">Verilog Module Index</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="commit.html">commit.v</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">de_badDetect.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="de_canonicalize.html">de_canonicalize.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="debug_control.html">debug_control.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="decode.html">decode.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_advint.html">ex_advint.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_advint_s1.html">ex_advint_s1.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_alu.html">ex_alu.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_alu_s1.html">ex_alu_s1.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_branch.html">ex_branch.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_memory.html">ex_memory.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="fetch.html">fetch.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ff_sync.html">ff_sync.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="jtag_reg.html">schedule.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="jtag_state_machine.html">jtag_state_machine.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="jtaglet.html">jtaglet.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="memory_map.html">memory_map.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="pipeline.html">pipeline.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="raisin64.html">raisin64.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ram.html">ram.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="regfile.html">regfile.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="schedule.html">schedule.v</a></li>
</ul>
</li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Raisin64</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
          <li><a href="../../modules.html">Reference Index</a> &raquo;</li>
        
          <li><a href="../modules.html">Verilog Module Index</a> &raquo;</li>
        
      <li>de_badDetect.v</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/cpu/modules/de_badDetect.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="de-baddetect-v">
<h1>de_badDetect.v<a class="headerlink" href="#de-baddetect-v" title="Permalink to this headline">Â¶</a></h1>
<object data="../../_images/symbol-a7e88668ee46a4f55f9ba35c2c3fa85d5fee2716.svg" type="image/svg+xml">
            <p class="warning">//Raisin64 Decode Unit - Bad Opcode Detector

module de_badDetect(
    //# {{data|Instruction Data}}
    input[63:56] instOpByteIn,

    //# {{control|Control Signals}}
    output badOpcode
    );

    `include &quot;de_isa_def.vh&quot;

    reg badOpcode_pre;
    wire is16, is32, is64;

    assign badOpcode = badOpcode_pre;

    assign is16 = ~instOpByteIn[63];
    assign is32 = instOpByteIn[63:62] == 2'h2;
    assign is64 = instOpByteIn[63:62] == 2'h3;

    //Detects and flags invalid opcodes
    always &#64;(*)
    begin
        badOpcode_pre = 0;

        if(is16 &amp;&amp; instOpByteIn[62:60] == 3'h7) badOpcode_pre = 1;
        else if(is32 | is64)
        begin
            case(instOpByteIn[61:56])
                `OP_BAD_02, `OP_BAD_03, `OP_BAD_0B, `OP_BAD_14, `OP_BAD_15,
                `OP_BAD_16, `OP_BAD_17, `OP_BAD_18, `OP_BAD_19, `OP_BAD_1A,
                `OP_BAD_1B, `OP_BAD_22, `OP_BAD_23, `OP_BAD_2B: badOpcode_pre = 1;
                `OP_FSTAR, `OP_LUI, `OP_JALI, `OP_JI: if(is32) badOpcode_pre = 1;
            endcase
        end
    end
endmodule</p></object>
<div class="highlight-verilog notranslate"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre> 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="c1">//Raisin64 Decode Unit - Bad Opcode Detector</span>

<span class="k">module</span> <span class="n">de_badDetect</span><span class="p">(</span>
    <span class="c1">//# {{data|Instruction Data}}</span>
    <span class="k">input</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">56</span><span class="p">]</span> <span class="n">instOpByteIn</span><span class="p">,</span>

    <span class="c1">//# {{control|Control Signals}}</span>
    <span class="k">output</span> <span class="n">badOpcode</span>
    <span class="p">);</span>

    <span class="no">`include</span> <span class="s">&quot;de_isa_def.vh&quot;</span>

    <span class="kt">reg</span> <span class="n">badOpcode_pre</span><span class="p">;</span>
    <span class="kt">wire</span> <span class="n">is16</span><span class="p">,</span> <span class="n">is32</span><span class="p">,</span> <span class="n">is64</span><span class="p">;</span>

    <span class="k">assign</span> <span class="n">badOpcode</span> <span class="o">=</span> <span class="n">badOpcode_pre</span><span class="p">;</span>

    <span class="k">assign</span> <span class="n">is16</span> <span class="o">=</span> <span class="o">~</span><span class="n">instOpByteIn</span><span class="p">[</span><span class="mh">63</span><span class="p">];</span>
    <span class="k">assign</span> <span class="n">is32</span> <span class="o">=</span> <span class="n">instOpByteIn</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">62</span><span class="p">]</span> <span class="o">==</span> <span class="mh">2&#39;h2</span><span class="p">;</span>
    <span class="k">assign</span> <span class="n">is64</span> <span class="o">=</span> <span class="n">instOpByteIn</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">62</span><span class="p">]</span> <span class="o">==</span> <span class="mh">2&#39;h3</span><span class="p">;</span>

    <span class="c1">//Detects and flags invalid opcodes</span>
    <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
    <span class="k">begin</span>
        <span class="n">badOpcode_pre</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>

        <span class="k">if</span><span class="p">(</span><span class="n">is16</span> <span class="o">&amp;&amp;</span> <span class="n">instOpByteIn</span><span class="p">[</span><span class="mh">62</span><span class="o">:</span><span class="mh">60</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3&#39;h7</span><span class="p">)</span> <span class="n">badOpcode_pre</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
        <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">is32</span> <span class="o">|</span> <span class="n">is64</span><span class="p">)</span>
        <span class="k">begin</span>
            <span class="k">case</span><span class="p">(</span><span class="n">instOpByteIn</span><span class="p">[</span><span class="mh">61</span><span class="o">:</span><span class="mh">56</span><span class="p">])</span>
                <span class="no">`OP_BAD_02</span><span class="p">,</span> <span class="no">`OP_BAD_03</span><span class="p">,</span> <span class="no">`OP_BAD_0B</span><span class="p">,</span> <span class="no">`OP_BAD_14</span><span class="p">,</span> <span class="no">`OP_BAD_15</span><span class="p">,</span>
                <span class="no">`OP_BAD_16</span><span class="p">,</span> <span class="no">`OP_BAD_17</span><span class="p">,</span> <span class="no">`OP_BAD_18</span><span class="p">,</span> <span class="no">`OP_BAD_19</span><span class="p">,</span> <span class="no">`OP_BAD_1A</span><span class="p">,</span>
                <span class="no">`OP_BAD_1B</span><span class="p">,</span> <span class="no">`OP_BAD_22</span><span class="p">,</span> <span class="no">`OP_BAD_23</span><span class="p">,</span> <span class="no">`OP_BAD_2B</span><span class="o">:</span> <span class="n">badOpcode_pre</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
                <span class="no">`OP_FSTAR</span><span class="p">,</span> <span class="no">`OP_LUI</span><span class="p">,</span> <span class="no">`OP_JALI</span><span class="p">,</span> <span class="no">`OP_JI</span><span class="o">:</span> <span class="k">if</span><span class="p">(</span><span class="n">is32</span><span class="p">)</span> <span class="n">badOpcode_pre</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
            <span class="k">endcase</span>
        <span class="k">end</span>
    <span class="k">end</span>
<span class="k">endmodule</span>
</pre></div>
</td></tr></table></div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="de_canonicalize.html" class="btn btn-neutral float-right" title="de_canonicalize.v" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="commit.html" class="btn btn-neutral" title="commit.v" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018, Christopher Parish

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../_static/doctools.js"></script>
    

  

  <script type="text/javascript" src="../../_static/js/theme.js"></script>

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>