###################################################################

# Created by write_sdc on Sun Jan 12 16:08:37 2014

###################################################################
set sdc_version 1.9

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
create_clock [get_ports l2clk]  -period 0.714286  -waveform {0 0.357143}
set_clock_uncertainty 0  [get_clocks l2clk]
set_clock_transition -min -fall 0.05 [get_clocks l2clk]
set_clock_transition -min -rise 0.05 [get_clocks l2clk]
set_clock_transition -max -fall 0.05 [get_clocks l2clk]
set_clock_transition -max -rise 0.05 [get_clocks l2clk]
group_path -name in2out  -from [list [get_ports tcu_scan_en] [get_clocks l2clk] [get_ports scan_in]    \
[get_ports spc_aclk_wmr] [get_ports wmr_scan_in] [get_ports tcu_pce_ov]        \
[get_ports spc_aclk] [get_ports spc_bclk] [get_ports tcu_muxtest] [get_ports   \
tcu_dectest] [get_ports tcu_array_wr_inhibit] [get_ports tcu_se_scancollar_in] \
[get_ports tcu_se_scancollar_out] [get_ports lbist_run] [get_ports mbi_run]    \
[get_ports mbi_ict_write_en] [get_ports mbi_ict_read_en] [get_ports            \
mbi_icd_write_en] [get_ports mbi_icd_read_en] [get_ports mbi_itb_write_en]     \
[get_ports mbi_itb_read_en] [get_ports mbi_icv_write_en] [get_ports            \
mbi_icv_read_en] [get_ports mbi_cambist_run] [get_ports mbi_cambist_shift]     \
[get_ports mbi_dis_clr_ubit] [get_ports mbi_init_to_zero] [get_ports           \
mbi_itb_cam_en_pre] [get_ports mbi_repl_write] [get_ports mbi_itb_demap_en]    \
[get_ports {mbi_demap_type[1]}] [get_ports {mbi_demap_type[0]}] [get_ports     \
{lsu_asi_error_inject[31]}] [get_ports {lsu_asi_error_inject[30]}] [get_ports  \
{lsu_asi_error_inject[29]}] [get_ports {lsu_asi_error_inject[28]}] [get_ports  \
lsu_ifu_direct_map] [get_ports {mbi_addr[8]}] [get_ports {mbi_addr[7]}]        \
[get_ports {mbi_addr[6]}] [get_ports {mbi_addr[5]}] [get_ports {mbi_addr[4]}]  \
[get_ports {mbi_addr[3]}] [get_ports {mbi_addr[2]}] [get_ports {mbi_addr[1]}]  \
[get_ports {mbi_addr[0]}] [get_ports {mbi_wdata[7]}] [get_ports                \
{mbi_wdata[6]}] [get_ports {mbi_wdata[5]}] [get_ports {mbi_wdata[4]}]          \
[get_ports {mbi_wdata[3]}] [get_ports {mbi_wdata[2]}] [get_ports               \
{mbi_wdata[1]}] [get_ports {mbi_wdata[0]}] [get_ports {mbi_cmpsel[2]}]         \
[get_ports {mbi_cmpsel[1]}] [get_ports {mbi_cmpsel[0]}] [get_ports             \
{spc_core_running_status[7]}] [get_ports {spc_core_running_status[6]}]         \
[get_ports {spc_core_running_status[5]}] [get_ports                            \
{spc_core_running_status[4]}] [get_ports {spc_core_running_status[3]}]         \
[get_ports {spc_core_running_status[2]}] [get_ports                            \
{spc_core_running_status[1]}] [get_ports {spc_core_running_status[0]}]         \
[get_ports {in_rngl_cdbus[64]}] [get_ports {in_rngl_cdbus[63]}] [get_ports     \
{in_rngl_cdbus[62]}] [get_ports {in_rngl_cdbus[61]}] [get_ports                \
{in_rngl_cdbus[60]}] [get_ports {in_rngl_cdbus[59]}] [get_ports                \
{in_rngl_cdbus[58]}] [get_ports {in_rngl_cdbus[57]}] [get_ports                \
{in_rngl_cdbus[56]}] [get_ports {in_rngl_cdbus[55]}] [get_ports                \
{in_rngl_cdbus[54]}] [get_ports {in_rngl_cdbus[53]}] [get_ports                \
{in_rngl_cdbus[52]}] [get_ports {in_rngl_cdbus[51]}] [get_ports                \
{in_rngl_cdbus[50]}] [get_ports {in_rngl_cdbus[49]}] [get_ports                \
{in_rngl_cdbus[48]}] [get_ports {in_rngl_cdbus[47]}] [get_ports                \
{in_rngl_cdbus[46]}] [get_ports {in_rngl_cdbus[45]}] [get_ports                \
{in_rngl_cdbus[44]}] [get_ports {in_rngl_cdbus[43]}] [get_ports                \
{in_rngl_cdbus[42]}] [get_ports {in_rngl_cdbus[41]}] [get_ports                \
{in_rngl_cdbus[40]}] [get_ports {in_rngl_cdbus[39]}] [get_ports                \
{in_rngl_cdbus[38]}] [get_ports {in_rngl_cdbus[37]}] [get_ports                \
{in_rngl_cdbus[36]}] [get_ports {in_rngl_cdbus[35]}] [get_ports                \
{in_rngl_cdbus[34]}] [get_ports {in_rngl_cdbus[33]}] [get_ports                \
{in_rngl_cdbus[32]}] [get_ports {in_rngl_cdbus[31]}] [get_ports                \
{in_rngl_cdbus[30]}] [get_ports {in_rngl_cdbus[29]}] [get_ports                \
{in_rngl_cdbus[28]}] [get_ports {in_rngl_cdbus[27]}] [get_ports                \
{in_rngl_cdbus[26]}] [get_ports {in_rngl_cdbus[25]}] [get_ports                \
{in_rngl_cdbus[24]}] [get_ports {in_rngl_cdbus[23]}] [get_ports                \
{in_rngl_cdbus[22]}] [get_ports {in_rngl_cdbus[21]}] [get_ports                \
{in_rngl_cdbus[20]}] [get_ports {in_rngl_cdbus[19]}] [get_ports                \
{in_rngl_cdbus[18]}] [get_ports {in_rngl_cdbus[17]}] [get_ports                \
{in_rngl_cdbus[16]}] [get_ports {in_rngl_cdbus[15]}] [get_ports                \
{in_rngl_cdbus[14]}] [get_ports {in_rngl_cdbus[13]}] [get_ports                \
{in_rngl_cdbus[12]}] [get_ports {in_rngl_cdbus[11]}] [get_ports                \
{in_rngl_cdbus[10]}] [get_ports {in_rngl_cdbus[9]}] [get_ports                 \
{in_rngl_cdbus[8]}] [get_ports {in_rngl_cdbus[7]}] [get_ports                  \
{in_rngl_cdbus[6]}] [get_ports {in_rngl_cdbus[5]}] [get_ports                  \
{in_rngl_cdbus[4]}] [get_ports {in_rngl_cdbus[3]}] [get_ports                  \
{in_rngl_cdbus[2]}] [get_ports {in_rngl_cdbus[1]}] [get_ports                  \
{in_rngl_cdbus[0]}] [get_ports {exu_address0_e[47]}] [get_ports                \
{exu_address0_e[46]}] [get_ports {exu_address0_e[45]}] [get_ports              \
{exu_address0_e[44]}] [get_ports {exu_address0_e[43]}] [get_ports              \
{exu_address0_e[42]}] [get_ports {exu_address0_e[41]}] [get_ports              \
{exu_address0_e[40]}] [get_ports {exu_address0_e[39]}] [get_ports              \
{exu_address0_e[38]}] [get_ports {exu_address0_e[37]}] [get_ports              \
{exu_address0_e[36]}] [get_ports {exu_address0_e[35]}] [get_ports              \
{exu_address0_e[34]}] [get_ports {exu_address0_e[33]}] [get_ports              \
{exu_address0_e[32]}] [get_ports {exu_address0_e[31]}] [get_ports              \
{exu_address0_e[30]}] [get_ports {exu_address0_e[29]}] [get_ports              \
{exu_address0_e[28]}] [get_ports {exu_address0_e[27]}] [get_ports              \
{exu_address0_e[26]}] [get_ports {exu_address0_e[25]}] [get_ports              \
{exu_address0_e[24]}] [get_ports {exu_address0_e[23]}] [get_ports              \
{exu_address0_e[22]}] [get_ports {exu_address0_e[21]}] [get_ports              \
{exu_address0_e[20]}] [get_ports {exu_address0_e[19]}] [get_ports              \
{exu_address0_e[18]}] [get_ports {exu_address0_e[17]}] [get_ports              \
{exu_address0_e[16]}] [get_ports {exu_address0_e[15]}] [get_ports              \
{exu_address0_e[14]}] [get_ports {exu_address0_e[13]}] [get_ports              \
{exu_address0_e[12]}] [get_ports {exu_address0_e[11]}] [get_ports              \
{exu_address0_e[10]}] [get_ports {exu_address0_e[9]}] [get_ports               \
{exu_address0_e[8]}] [get_ports {exu_address0_e[7]}] [get_ports                \
{exu_address0_e[6]}] [get_ports {exu_address0_e[5]}] [get_ports                \
{exu_address0_e[4]}] [get_ports {exu_address0_e[3]}] [get_ports                \
{exu_address0_e[2]}] [get_ports {exu_address0_e[1]}] [get_ports                \
{exu_address0_e[0]}] [get_ports {exu_address1_e[47]}] [get_ports               \
{exu_address1_e[46]}] [get_ports {exu_address1_e[45]}] [get_ports              \
{exu_address1_e[44]}] [get_ports {exu_address1_e[43]}] [get_ports              \
{exu_address1_e[42]}] [get_ports {exu_address1_e[41]}] [get_ports              \
{exu_address1_e[40]}] [get_ports {exu_address1_e[39]}] [get_ports              \
{exu_address1_e[38]}] [get_ports {exu_address1_e[37]}] [get_ports              \
{exu_address1_e[36]}] [get_ports {exu_address1_e[35]}] [get_ports              \
{exu_address1_e[34]}] [get_ports {exu_address1_e[33]}] [get_ports              \
{exu_address1_e[32]}] [get_ports {exu_address1_e[31]}] [get_ports              \
{exu_address1_e[30]}] [get_ports {exu_address1_e[29]}] [get_ports              \
{exu_address1_e[28]}] [get_ports {exu_address1_e[27]}] [get_ports              \
{exu_address1_e[26]}] [get_ports {exu_address1_e[25]}] [get_ports              \
{exu_address1_e[24]}] [get_ports {exu_address1_e[23]}] [get_ports              \
{exu_address1_e[22]}] [get_ports {exu_address1_e[21]}] [get_ports              \
{exu_address1_e[20]}] [get_ports {exu_address1_e[19]}] [get_ports              \
{exu_address1_e[18]}] [get_ports {exu_address1_e[17]}] [get_ports              \
{exu_address1_e[16]}] [get_ports {exu_address1_e[15]}] [get_ports              \
{exu_address1_e[14]}] [get_ports {exu_address1_e[13]}] [get_ports              \
{exu_address1_e[12]}] [get_ports {exu_address1_e[11]}] [get_ports              \
{exu_address1_e[10]}] [get_ports {exu_address1_e[9]}] [get_ports               \
{exu_address1_e[8]}] [get_ports {exu_address1_e[7]}] [get_ports                \
{exu_address1_e[6]}] [get_ports {exu_address1_e[5]}] [get_ports                \
{exu_address1_e[4]}] [get_ports {exu_address1_e[3]}] [get_ports                \
{exu_address1_e[2]}] [get_ports {exu_address1_e[1]}] [get_ports                \
{exu_address1_e[0]}] [get_ports {tlu_retry[1]}] [get_ports {tlu_retry[0]}]     \
[get_ports {tlu_ceter_pscce[7]}] [get_ports {tlu_ceter_pscce[6]}] [get_ports   \
{tlu_ceter_pscce[5]}] [get_ports {tlu_ceter_pscce[4]}] [get_ports              \
{tlu_ceter_pscce[3]}] [get_ports {tlu_ceter_pscce[2]}] [get_ports              \
{tlu_ceter_pscce[1]}] [get_ports {tlu_ceter_pscce[0]}] [get_ports              \
{tlu_trap_pc_0[47]}] [get_ports {tlu_trap_pc_0[46]}] [get_ports                \
{tlu_trap_pc_0[45]}] [get_ports {tlu_trap_pc_0[44]}] [get_ports                \
{tlu_trap_pc_0[43]}] [get_ports {tlu_trap_pc_0[42]}] [get_ports                \
{tlu_trap_pc_0[41]}] [get_ports {tlu_trap_pc_0[40]}] [get_ports                \
{tlu_trap_pc_0[39]}] [get_ports {tlu_trap_pc_0[38]}] [get_ports                \
{tlu_trap_pc_0[37]}] [get_ports {tlu_trap_pc_0[36]}] [get_ports                \
{tlu_trap_pc_0[35]}] [get_ports {tlu_trap_pc_0[34]}] [get_ports                \
{tlu_trap_pc_0[33]}] [get_ports {tlu_trap_pc_0[32]}] [get_ports                \
{tlu_trap_pc_0[31]}] [get_ports {tlu_trap_pc_0[30]}] [get_ports                \
{tlu_trap_pc_0[29]}] [get_ports {tlu_trap_pc_0[28]}] [get_ports                \
{tlu_trap_pc_0[27]}] [get_ports {tlu_trap_pc_0[26]}] [get_ports                \
{tlu_trap_pc_0[25]}] [get_ports {tlu_trap_pc_0[24]}] [get_ports                \
{tlu_trap_pc_0[23]}] [get_ports {tlu_trap_pc_0[22]}] [get_ports                \
{tlu_trap_pc_0[21]}] [get_ports {tlu_trap_pc_0[20]}] [get_ports                \
{tlu_trap_pc_0[19]}] [get_ports {tlu_trap_pc_0[18]}] [get_ports                \
{tlu_trap_pc_0[17]}] [get_ports {tlu_trap_pc_0[16]}] [get_ports                \
{tlu_trap_pc_0[15]}] [get_ports {tlu_trap_pc_0[14]}] [get_ports                \
{tlu_trap_pc_0[13]}] [get_ports {tlu_trap_pc_0[12]}] [get_ports                \
{tlu_trap_pc_0[11]}] [get_ports {tlu_trap_pc_0[10]}] [get_ports                \
{tlu_trap_pc_0[9]}] [get_ports {tlu_trap_pc_0[8]}] [get_ports                  \
{tlu_trap_pc_0[7]}] [get_ports {tlu_trap_pc_0[6]}] [get_ports                  \
{tlu_trap_pc_0[5]}] [get_ports {tlu_trap_pc_0[4]}] [get_ports                  \
{tlu_trap_pc_0[3]}] [get_ports {tlu_trap_pc_0[2]}] [get_ports                  \
{tlu_trap_pc_0[1]}] [get_ports {tlu_trap_pc_0[0]}] [get_ports                  \
{tlu_trap_pc_1[47]}] [get_ports {tlu_trap_pc_1[46]}] [get_ports                \
{tlu_trap_pc_1[45]}] [get_ports {tlu_trap_pc_1[44]}] [get_ports                \
{tlu_trap_pc_1[43]}] [get_ports {tlu_trap_pc_1[42]}] [get_ports                \
{tlu_trap_pc_1[41]}] [get_ports {tlu_trap_pc_1[40]}] [get_ports                \
{tlu_trap_pc_1[39]}] [get_ports {tlu_trap_pc_1[38]}] [get_ports                \
{tlu_trap_pc_1[37]}] [get_ports {tlu_trap_pc_1[36]}] [get_ports                \
{tlu_trap_pc_1[35]}] [get_ports {tlu_trap_pc_1[34]}] [get_ports                \
{tlu_trap_pc_1[33]}] [get_ports {tlu_trap_pc_1[32]}] [get_ports                \
{tlu_trap_pc_1[31]}] [get_ports {tlu_trap_pc_1[30]}] [get_ports                \
{tlu_trap_pc_1[29]}] [get_ports {tlu_trap_pc_1[28]}] [get_ports                \
{tlu_trap_pc_1[27]}] [get_ports {tlu_trap_pc_1[26]}] [get_ports                \
{tlu_trap_pc_1[25]}] [get_ports {tlu_trap_pc_1[24]}] [get_ports                \
{tlu_trap_pc_1[23]}] [get_ports {tlu_trap_pc_1[22]}] [get_ports                \
{tlu_trap_pc_1[21]}] [get_ports {tlu_trap_pc_1[20]}] [get_ports                \
{tlu_trap_pc_1[19]}] [get_ports {tlu_trap_pc_1[18]}] [get_ports                \
{tlu_trap_pc_1[17]}] [get_ports {tlu_trap_pc_1[16]}] [get_ports                \
{tlu_trap_pc_1[15]}] [get_ports {tlu_trap_pc_1[14]}] [get_ports                \
{tlu_trap_pc_1[13]}] [get_ports {tlu_trap_pc_1[12]}] [get_ports                \
{tlu_trap_pc_1[11]}] [get_ports {tlu_trap_pc_1[10]}] [get_ports                \
{tlu_trap_pc_1[9]}] [get_ports {tlu_trap_pc_1[8]}] [get_ports                  \
{tlu_trap_pc_1[7]}] [get_ports {tlu_trap_pc_1[6]}] [get_ports                  \
{tlu_trap_pc_1[5]}] [get_ports {tlu_trap_pc_1[4]}] [get_ports                  \
{tlu_trap_pc_1[3]}] [get_ports {tlu_trap_pc_1[2]}] [get_ports                  \
{tlu_trap_pc_1[1]}] [get_ports {tlu_trap_pc_1[0]}] [get_ports {tlu_npc_w[47]}] \
[get_ports {tlu_npc_w[46]}] [get_ports {tlu_npc_w[45]}] [get_ports             \
{tlu_npc_w[44]}] [get_ports {tlu_npc_w[43]}] [get_ports {tlu_npc_w[42]}]       \
[get_ports {tlu_npc_w[41]}] [get_ports {tlu_npc_w[40]}] [get_ports             \
{tlu_npc_w[39]}] [get_ports {tlu_npc_w[38]}] [get_ports {tlu_npc_w[37]}]       \
[get_ports {tlu_npc_w[36]}] [get_ports {tlu_npc_w[35]}] [get_ports             \
{tlu_npc_w[34]}] [get_ports {tlu_npc_w[33]}] [get_ports {tlu_npc_w[32]}]       \
[get_ports {tlu_npc_w[31]}] [get_ports {tlu_npc_w[30]}] [get_ports             \
{tlu_npc_w[29]}] [get_ports {tlu_npc_w[28]}] [get_ports {tlu_npc_w[27]}]       \
[get_ports {tlu_npc_w[26]}] [get_ports {tlu_npc_w[25]}] [get_ports             \
{tlu_npc_w[24]}] [get_ports {tlu_npc_w[23]}] [get_ports {tlu_npc_w[22]}]       \
[get_ports {tlu_npc_w[21]}] [get_ports {tlu_npc_w[20]}] [get_ports             \
{tlu_npc_w[19]}] [get_ports {tlu_npc_w[18]}] [get_ports {tlu_npc_w[17]}]       \
[get_ports {tlu_npc_w[16]}] [get_ports {tlu_npc_w[15]}] [get_ports             \
{tlu_npc_w[14]}] [get_ports {tlu_npc_w[13]}] [get_ports {tlu_npc_w[12]}]       \
[get_ports {tlu_npc_w[11]}] [get_ports {tlu_npc_w[10]}] [get_ports             \
{tlu_npc_w[9]}] [get_ports {tlu_npc_w[8]}] [get_ports {tlu_npc_w[7]}]          \
[get_ports {tlu_npc_w[6]}] [get_ports {tlu_npc_w[5]}] [get_ports               \
{tlu_npc_w[4]}] [get_ports {tlu_npc_w[3]}] [get_ports {tlu_npc_w[2]}]          \
[get_ports {tlu_ifu_hpstate_hpriv[7]}] [get_ports {tlu_ifu_hpstate_hpriv[6]}]  \
[get_ports {tlu_ifu_hpstate_hpriv[5]}] [get_ports {tlu_ifu_hpstate_hpriv[4]}]  \
[get_ports {tlu_ifu_hpstate_hpriv[3]}] [get_ports {tlu_ifu_hpstate_hpriv[2]}]  \
[get_ports {tlu_ifu_hpstate_hpriv[1]}] [get_ports {tlu_ifu_hpstate_hpriv[0]}]  \
[get_ports {tlu_ifu_pstate_priv[7]}] [get_ports {tlu_ifu_pstate_priv[6]}]      \
[get_ports {tlu_ifu_pstate_priv[5]}] [get_ports {tlu_ifu_pstate_priv[4]}]      \
[get_ports {tlu_ifu_pstate_priv[3]}] [get_ports {tlu_ifu_pstate_priv[2]}]      \
[get_ports {tlu_ifu_pstate_priv[1]}] [get_ports {tlu_ifu_pstate_priv[0]}]      \
[get_ports {tlu_pstate_am[7]}] [get_ports {tlu_pstate_am[6]}] [get_ports       \
{tlu_pstate_am[5]}] [get_ports {tlu_pstate_am[4]}] [get_ports                  \
{tlu_pstate_am[3]}] [get_ports {tlu_pstate_am[2]}] [get_ports                  \
{tlu_pstate_am[1]}] [get_ports {tlu_pstate_am[0]}] [get_ports                  \
{tlu_ifu_invalidate[1]}] [get_ports {tlu_ifu_invalidate[0]}] [get_ports        \
{cmu_fill_paddr[39]}] [get_ports {cmu_fill_paddr[38]}] [get_ports              \
{cmu_fill_paddr[37]}] [get_ports {cmu_fill_paddr[36]}] [get_ports              \
{cmu_fill_paddr[35]}] [get_ports {cmu_fill_paddr[34]}] [get_ports              \
{cmu_fill_paddr[33]}] [get_ports {cmu_fill_paddr[32]}] [get_ports              \
{cmu_fill_paddr[31]}] [get_ports {cmu_fill_paddr[30]}] [get_ports              \
{cmu_fill_paddr[29]}] [get_ports {cmu_fill_paddr[28]}] [get_ports              \
{cmu_fill_paddr[27]}] [get_ports {cmu_fill_paddr[26]}] [get_ports              \
{cmu_fill_paddr[25]}] [get_ports {cmu_fill_paddr[24]}] [get_ports              \
{cmu_fill_paddr[23]}] [get_ports {cmu_fill_paddr[22]}] [get_ports              \
{cmu_fill_paddr[21]}] [get_ports {cmu_fill_paddr[20]}] [get_ports              \
{cmu_fill_paddr[19]}] [get_ports {cmu_fill_paddr[18]}] [get_ports              \
{cmu_fill_paddr[17]}] [get_ports {cmu_fill_paddr[16]}] [get_ports              \
{cmu_fill_paddr[15]}] [get_ports {cmu_fill_paddr[14]}] [get_ports              \
{cmu_fill_paddr[13]}] [get_ports {cmu_fill_paddr[12]}] [get_ports              \
{cmu_fill_paddr[11]}] [get_ports {cmu_fill_paddr[10]}] [get_ports              \
{cmu_fill_paddr[9]}] [get_ports {cmu_fill_paddr[8]}] [get_ports                \
{cmu_fill_paddr[7]}] [get_ports {cmu_fill_paddr[6]}] [get_ports                \
{cmu_fill_paddr[5]}] [get_ports {cmu_inval_ack[7]}] [get_ports                 \
{cmu_inval_ack[6]}] [get_ports {cmu_inval_ack[5]}] [get_ports                  \
{cmu_inval_ack[4]}] [get_ports {cmu_inval_ack[3]}] [get_ports                  \
{cmu_inval_ack[2]}] [get_ports {cmu_inval_ack[1]}] [get_ports                  \
{cmu_inval_ack[0]}] [get_ports {cmu_l2_err[1]}] [get_ports {cmu_l2_err[0]}]    \
[get_ports cmu_l2miss] [get_ports tlu_cerer_ittp] [get_ports tlu_cerer_itdp]   \
[get_ports tlu_cerer_ittm] [get_ports tlu_cerer_icl2c] [get_ports              \
tlu_cerer_icl2u] [get_ports tlu_cerer_icl2nd] [get_ports tlu_cerer_icvp]       \
[get_ports tlu_cerer_ictp] [get_ports tlu_cerer_ictm] [get_ports               \
cmu_icache_invalidate] [get_ports cmu_evic_invalidate] [get_ports              \
{cmu_icache_invalidate_way[2]}] [get_ports {cmu_icache_invalidate_way[1]}]     \
[get_ports {cmu_icache_invalidate_way[0]}] [get_ports                          \
{cmu_icache_inv_way1[2]}] [get_ports {cmu_icache_inv_way1[1]}] [get_ports      \
{cmu_icache_inv_way1[0]}] [get_ports {cmu_icache_invalidate_index[10]}]        \
[get_ports {cmu_icache_invalidate_index[9]}] [get_ports                        \
{cmu_icache_invalidate_index[8]}] [get_ports {cmu_icache_invalidate_index[7]}] \
[get_ports {cmu_icache_invalidate_index[6]}] [get_ports                        \
{cmu_icache_invalidate_index[5]}] [get_ports {dec_load_flush_w[1]}] [get_ports \
{dec_load_flush_w[0]}] [get_ports {dec_tid0_d[1]}] [get_ports {dec_tid0_d[0]}] \
[get_ports {dec_tid1_d[1]}] [get_ports {dec_tid1_d[0]}] [get_ports             \
{dec_br_taken_e[1]}] [get_ports {dec_br_taken_e[0]}] [get_ports                \
{dec_valid_e[1]}] [get_ports {dec_valid_e[0]}] [get_ports tlu_trap_pc_0_valid] \
[get_ports tlu_trap_pc_1_valid] [get_ports {tlu_trap_0_tid[1]}] [get_ports     \
{tlu_trap_0_tid[0]}] [get_ports {tlu_trap_1_tid[1]}] [get_ports                \
{tlu_trap_1_tid[0]}] [get_ports {tlu_flush_ifu[7]}] [get_ports                 \
{tlu_flush_ifu[6]}] [get_ports {tlu_flush_ifu[5]}] [get_ports                  \
{tlu_flush_ifu[4]}] [get_ports {tlu_flush_ifu[3]}] [get_ports                  \
{tlu_flush_ifu[2]}] [get_ports {tlu_flush_ifu[1]}] [get_ports                  \
{tlu_flush_ifu[0]}] [get_ports {tlu_itlb_reload[1]}] [get_ports                \
{tlu_itlb_reload[0]}] [get_ports {tlu_itlb_bypass[7]}] [get_ports              \
{tlu_itlb_bypass[6]}] [get_ports {tlu_itlb_bypass[5]}] [get_ports              \
{tlu_itlb_bypass[4]}] [get_ports {tlu_itlb_bypass[3]}] [get_ports              \
{tlu_itlb_bypass[2]}] [get_ports {tlu_itlb_bypass[1]}] [get_ports              \
{tlu_itlb_bypass[0]}] [get_ports {tlu_tl_gt_0[7]}] [get_ports                  \
{tlu_tl_gt_0[6]}] [get_ports {tlu_tl_gt_0[5]}] [get_ports {tlu_tl_gt_0[4]}]    \
[get_ports {tlu_tl_gt_0[3]}] [get_ports {tlu_tl_gt_0[2]}] [get_ports           \
{tlu_tl_gt_0[1]}] [get_ports {tlu_tl_gt_0[0]}] [get_ports {ibu_empty[7]}]      \
[get_ports {ibu_empty[6]}] [get_ports {ibu_empty[5]}] [get_ports               \
{ibu_empty[4]}] [get_ports {ibu_empty[3]}] [get_ports {ibu_empty[2]}]          \
[get_ports {ibu_empty[1]}] [get_ports {ibu_empty[0]}] [get_ports               \
{ibu_room_4ormore[7]}] [get_ports {ibu_room_4ormore[6]}] [get_ports            \
{ibu_room_4ormore[5]}] [get_ports {ibu_room_4ormore[4]}] [get_ports            \
{ibu_room_4ormore[3]}] [get_ports {ibu_room_4ormore[2]}] [get_ports            \
{ibu_room_4ormore[1]}] [get_ports {ibu_room_4ormore[0]}] [get_ports            \
{cmu_null_st[7]}] [get_ports {cmu_null_st[6]}] [get_ports {cmu_null_st[5]}]    \
[get_ports {cmu_null_st[4]}] [get_ports {cmu_null_st[3]}] [get_ports           \
{cmu_null_st[2]}] [get_ports {cmu_null_st[1]}] [get_ports {cmu_null_st[0]}]    \
[get_ports {cmu_dupmiss_st[7]}] [get_ports {cmu_dupmiss_st[6]}] [get_ports     \
{cmu_dupmiss_st[5]}] [get_ports {cmu_dupmiss_st[4]}] [get_ports                \
{cmu_dupmiss_st[3]}] [get_ports {cmu_dupmiss_st[2]}] [get_ports                \
{cmu_dupmiss_st[1]}] [get_ports {cmu_dupmiss_st[0]}] [get_ports                \
{cmu_rst_dupmiss[7]}] [get_ports {cmu_rst_dupmiss[6]}] [get_ports              \
{cmu_rst_dupmiss[5]}] [get_ports {cmu_rst_dupmiss[4]}] [get_ports              \
{cmu_rst_dupmiss[3]}] [get_ports {cmu_rst_dupmiss[2]}] [get_ports              \
{cmu_rst_dupmiss[1]}] [get_ports {cmu_rst_dupmiss[0]}] [get_ports              \
cmu_any_un_cacheable] [get_ports cmu_any_data_ready] [get_ports                \
cmu_thr0_data_ready] [get_ports cmu_thr1_data_ready] [get_ports                \
cmu_thr2_data_ready] [get_ports cmu_thr3_data_ready] [get_ports                \
cmu_thr4_data_ready] [get_ports cmu_thr5_data_ready] [get_ports                \
cmu_thr6_data_ready] [get_ports cmu_thr7_data_ready] [get_ports                \
{cmu_fill_inst0[32]}] [get_ports {cmu_fill_inst0[31]}] [get_ports              \
{cmu_fill_inst0[30]}] [get_ports {cmu_fill_inst0[29]}] [get_ports              \
{cmu_fill_inst0[28]}] [get_ports {cmu_fill_inst0[27]}] [get_ports              \
{cmu_fill_inst0[26]}] [get_ports {cmu_fill_inst0[25]}] [get_ports              \
{cmu_fill_inst0[24]}] [get_ports {cmu_fill_inst0[23]}] [get_ports              \
{cmu_fill_inst0[22]}] [get_ports {cmu_fill_inst0[21]}] [get_ports              \
{cmu_fill_inst0[20]}] [get_ports {cmu_fill_inst0[19]}] [get_ports              \
{cmu_fill_inst0[18]}] [get_ports {cmu_fill_inst0[17]}] [get_ports              \
{cmu_fill_inst0[16]}] [get_ports {cmu_fill_inst0[15]}] [get_ports              \
{cmu_fill_inst0[14]}] [get_ports {cmu_fill_inst0[13]}] [get_ports              \
{cmu_fill_inst0[12]}] [get_ports {cmu_fill_inst0[11]}] [get_ports              \
{cmu_fill_inst0[10]}] [get_ports {cmu_fill_inst0[9]}] [get_ports               \
{cmu_fill_inst0[8]}] [get_ports {cmu_fill_inst0[7]}] [get_ports                \
{cmu_fill_inst0[6]}] [get_ports {cmu_fill_inst0[5]}] [get_ports                \
{cmu_fill_inst0[4]}] [get_ports {cmu_fill_inst0[3]}] [get_ports                \
{cmu_fill_inst0[2]}] [get_ports {cmu_fill_inst0[1]}] [get_ports                \
{cmu_fill_inst0[0]}] [get_ports {cmu_fill_inst1[32]}] [get_ports               \
{cmu_fill_inst1[31]}] [get_ports {cmu_fill_inst1[30]}] [get_ports              \
{cmu_fill_inst1[29]}] [get_ports {cmu_fill_inst1[28]}] [get_ports              \
{cmu_fill_inst1[27]}] [get_ports {cmu_fill_inst1[26]}] [get_ports              \
{cmu_fill_inst1[25]}] [get_ports {cmu_fill_inst1[24]}] [get_ports              \
{cmu_fill_inst1[23]}] [get_ports {cmu_fill_inst1[22]}] [get_ports              \
{cmu_fill_inst1[21]}] [get_ports {cmu_fill_inst1[20]}] [get_ports              \
{cmu_fill_inst1[19]}] [get_ports {cmu_fill_inst1[18]}] [get_ports              \
{cmu_fill_inst1[17]}] [get_ports {cmu_fill_inst1[16]}] [get_ports              \
{cmu_fill_inst1[15]}] [get_ports {cmu_fill_inst1[14]}] [get_ports              \
{cmu_fill_inst1[13]}] [get_ports {cmu_fill_inst1[12]}] [get_ports              \
{cmu_fill_inst1[11]}] [get_ports {cmu_fill_inst1[10]}] [get_ports              \
{cmu_fill_inst1[9]}] [get_ports {cmu_fill_inst1[8]}] [get_ports                \
{cmu_fill_inst1[7]}] [get_ports {cmu_fill_inst1[6]}] [get_ports                \
{cmu_fill_inst1[5]}] [get_ports {cmu_fill_inst1[4]}] [get_ports                \
{cmu_fill_inst1[3]}] [get_ports {cmu_fill_inst1[2]}] [get_ports                \
{cmu_fill_inst1[1]}] [get_ports {cmu_fill_inst1[0]}] [get_ports                \
{cmu_fill_inst2[32]}] [get_ports {cmu_fill_inst2[31]}] [get_ports              \
{cmu_fill_inst2[30]}] [get_ports {cmu_fill_inst2[29]}] [get_ports              \
{cmu_fill_inst2[28]}] [get_ports {cmu_fill_inst2[27]}] [get_ports              \
{cmu_fill_inst2[26]}] [get_ports {cmu_fill_inst2[25]}] [get_ports              \
{cmu_fill_inst2[24]}] [get_ports {cmu_fill_inst2[23]}] [get_ports              \
{cmu_fill_inst2[22]}] [get_ports {cmu_fill_inst2[21]}] [get_ports              \
{cmu_fill_inst2[20]}] [get_ports {cmu_fill_inst2[19]}] [get_ports              \
{cmu_fill_inst2[18]}] [get_ports {cmu_fill_inst2[17]}] [get_ports              \
{cmu_fill_inst2[16]}] [get_ports {cmu_fill_inst2[15]}] [get_ports              \
{cmu_fill_inst2[14]}] [get_ports {cmu_fill_inst2[13]}] [get_ports              \
{cmu_fill_inst2[12]}] [get_ports {cmu_fill_inst2[11]}] [get_ports              \
{cmu_fill_inst2[10]}] [get_ports {cmu_fill_inst2[9]}] [get_ports               \
{cmu_fill_inst2[8]}] [get_ports {cmu_fill_inst2[7]}] [get_ports                \
{cmu_fill_inst2[6]}] [get_ports {cmu_fill_inst2[5]}] [get_ports                \
{cmu_fill_inst2[4]}] [get_ports {cmu_fill_inst2[3]}] [get_ports                \
{cmu_fill_inst2[2]}] [get_ports {cmu_fill_inst2[1]}] [get_ports                \
{cmu_fill_inst2[0]}] [get_ports {cmu_fill_inst3[32]}] [get_ports               \
{cmu_fill_inst3[31]}] [get_ports {cmu_fill_inst3[30]}] [get_ports              \
{cmu_fill_inst3[29]}] [get_ports {cmu_fill_inst3[28]}] [get_ports              \
{cmu_fill_inst3[27]}] [get_ports {cmu_fill_inst3[26]}] [get_ports              \
{cmu_fill_inst3[25]}] [get_ports {cmu_fill_inst3[24]}] [get_ports              \
{cmu_fill_inst3[23]}] [get_ports {cmu_fill_inst3[22]}] [get_ports              \
{cmu_fill_inst3[21]}] [get_ports {cmu_fill_inst3[20]}] [get_ports              \
{cmu_fill_inst3[19]}] [get_ports {cmu_fill_inst3[18]}] [get_ports              \
{cmu_fill_inst3[17]}] [get_ports {cmu_fill_inst3[16]}] [get_ports              \
{cmu_fill_inst3[15]}] [get_ports {cmu_fill_inst3[14]}] [get_ports              \
{cmu_fill_inst3[13]}] [get_ports {cmu_fill_inst3[12]}] [get_ports              \
{cmu_fill_inst3[11]}] [get_ports {cmu_fill_inst3[10]}] [get_ports              \
{cmu_fill_inst3[9]}] [get_ports {cmu_fill_inst3[8]}] [get_ports                \
{cmu_fill_inst3[7]}] [get_ports {cmu_fill_inst3[6]}] [get_ports                \
{cmu_fill_inst3[5]}] [get_ports {cmu_fill_inst3[4]}] [get_ports                \
{cmu_fill_inst3[3]}] [get_ports {cmu_fill_inst3[2]}] [get_ports                \
{cmu_fill_inst3[1]}] [get_ports {cmu_fill_inst3[0]}] [get_ports                \
{lsu_ic_enable[7]}] [get_ports {lsu_ic_enable[6]}] [get_ports                  \
{lsu_ic_enable[5]}] [get_ports {lsu_ic_enable[4]}] [get_ports                  \
{lsu_ic_enable[3]}] [get_ports {lsu_ic_enable[2]}] [get_ports                  \
{lsu_ic_enable[1]}] [get_ports {lsu_ic_enable[0]}] [get_ports                  \
{lsu_ifu_no_miss[7]}] [get_ports {lsu_ifu_no_miss[6]}] [get_ports              \
{lsu_ifu_no_miss[5]}] [get_ports {lsu_ifu_no_miss[4]}] [get_ports              \
{lsu_ifu_no_miss[3]}] [get_ports {lsu_ifu_no_miss[2]}] [get_ports              \
{lsu_ifu_no_miss[1]}] [get_ports {lsu_ifu_no_miss[0]}] [get_ports              \
{lsu_ifu_ctxt_data[12]}] [get_ports {lsu_ifu_ctxt_data[11]}] [get_ports        \
{lsu_ifu_ctxt_data[10]}] [get_ports {lsu_ifu_ctxt_data[9]}] [get_ports         \
{lsu_ifu_ctxt_data[8]}] [get_ports {lsu_ifu_ctxt_data[7]}] [get_ports          \
{lsu_ifu_ctxt_data[6]}] [get_ports {lsu_ifu_ctxt_data[5]}] [get_ports          \
{lsu_ifu_ctxt_data[4]}] [get_ports {lsu_ifu_ctxt_data[3]}] [get_ports          \
{lsu_ifu_ctxt_data[2]}] [get_ports {lsu_ifu_ctxt_data[1]}] [get_ports          \
{lsu_ifu_ctxt_data[0]}] [get_ports {lsu_ifu_tid_w[2]}] [get_ports              \
{lsu_ifu_tid_w[1]}] [get_ports {lsu_ifu_tid_w[0]}] [get_ports                  \
lsu_ifu_wr_p0ctxt] [get_ports lsu_ifu_wr_p1ctxt] [get_ports lsu_ifu_wr_pid]    \
[get_ports {lsu_immu_enable[7]}] [get_ports {lsu_immu_enable[6]}] [get_ports   \
{lsu_immu_enable[5]}] [get_ports {lsu_immu_enable[4]}] [get_ports              \
{lsu_immu_enable[3]}] [get_ports {lsu_immu_enable[2]}] [get_ports              \
{lsu_immu_enable[1]}] [get_ports {lsu_immu_enable[0]}] [get_ports              \
lsu_ifu_ftu_pmen] [get_ports lsu_ic_pmen] [get_ports {cmu_fill_wrway[2]}]      \
[get_ports {cmu_fill_wrway[1]}] [get_ports {cmu_fill_wrway[0]}] [get_ports     \
{cmu_instr_v[3]}] [get_ports {cmu_instr_v[2]}] [get_ports {cmu_instr_v[1]}]    \
[get_ports {cmu_instr_v[0]}] [get_ports {cmu_ic_data[263]}] [get_ports         \
{cmu_ic_data[262]}] [get_ports {cmu_ic_data[261]}] [get_ports                  \
{cmu_ic_data[260]}] [get_ports {cmu_ic_data[259]}] [get_ports                  \
{cmu_ic_data[258]}] [get_ports {cmu_ic_data[257]}] [get_ports                  \
{cmu_ic_data[256]}] [get_ports {cmu_ic_data[255]}] [get_ports                  \
{cmu_ic_data[254]}] [get_ports {cmu_ic_data[253]}] [get_ports                  \
{cmu_ic_data[252]}] [get_ports {cmu_ic_data[251]}] [get_ports                  \
{cmu_ic_data[250]}] [get_ports {cmu_ic_data[249]}] [get_ports                  \
{cmu_ic_data[248]}] [get_ports {cmu_ic_data[247]}] [get_ports                  \
{cmu_ic_data[246]}] [get_ports {cmu_ic_data[245]}] [get_ports                  \
{cmu_ic_data[244]}] [get_ports {cmu_ic_data[243]}] [get_ports                  \
{cmu_ic_data[242]}] [get_ports {cmu_ic_data[241]}] [get_ports                  \
{cmu_ic_data[240]}] [get_ports {cmu_ic_data[239]}] [get_ports                  \
{cmu_ic_data[238]}] [get_ports {cmu_ic_data[237]}] [get_ports                  \
{cmu_ic_data[236]}] [get_ports {cmu_ic_data[235]}] [get_ports                  \
{cmu_ic_data[234]}] [get_ports {cmu_ic_data[233]}] [get_ports                  \
{cmu_ic_data[232]}] [get_ports {cmu_ic_data[231]}] [get_ports                  \
{cmu_ic_data[230]}] [get_ports {cmu_ic_data[229]}] [get_ports                  \
{cmu_ic_data[228]}] [get_ports {cmu_ic_data[227]}] [get_ports                  \
{cmu_ic_data[226]}] [get_ports {cmu_ic_data[225]}] [get_ports                  \
{cmu_ic_data[224]}] [get_ports {cmu_ic_data[223]}] [get_ports                  \
{cmu_ic_data[222]}] [get_ports {cmu_ic_data[221]}] [get_ports                  \
{cmu_ic_data[220]}] [get_ports {cmu_ic_data[219]}] [get_ports                  \
{cmu_ic_data[218]}] [get_ports {cmu_ic_data[217]}] [get_ports                  \
{cmu_ic_data[216]}] [get_ports {cmu_ic_data[215]}] [get_ports                  \
{cmu_ic_data[214]}] [get_ports {cmu_ic_data[213]}] [get_ports                  \
{cmu_ic_data[212]}] [get_ports {cmu_ic_data[211]}] [get_ports                  \
{cmu_ic_data[210]}] [get_ports {cmu_ic_data[209]}] [get_ports                  \
{cmu_ic_data[208]}] [get_ports {cmu_ic_data[207]}] [get_ports                  \
{cmu_ic_data[206]}] [get_ports {cmu_ic_data[205]}] [get_ports                  \
{cmu_ic_data[204]}] [get_ports {cmu_ic_data[203]}] [get_ports                  \
{cmu_ic_data[202]}] [get_ports {cmu_ic_data[201]}] [get_ports                  \
{cmu_ic_data[200]}] [get_ports {cmu_ic_data[199]}] [get_ports                  \
{cmu_ic_data[198]}] [get_ports {cmu_ic_data[197]}] [get_ports                  \
{cmu_ic_data[196]}] [get_ports {cmu_ic_data[195]}] [get_ports                  \
{cmu_ic_data[194]}] [get_ports {cmu_ic_data[193]}] [get_ports                  \
{cmu_ic_data[192]}] [get_ports {cmu_ic_data[191]}] [get_ports                  \
{cmu_ic_data[190]}] [get_ports {cmu_ic_data[189]}] [get_ports                  \
{cmu_ic_data[188]}] [get_ports {cmu_ic_data[187]}] [get_ports                  \
{cmu_ic_data[186]}] [get_ports {cmu_ic_data[185]}] [get_ports                  \
{cmu_ic_data[184]}] [get_ports {cmu_ic_data[183]}] [get_ports                  \
{cmu_ic_data[182]}] [get_ports {cmu_ic_data[181]}] [get_ports                  \
{cmu_ic_data[180]}] [get_ports {cmu_ic_data[179]}] [get_ports                  \
{cmu_ic_data[178]}] [get_ports {cmu_ic_data[177]}] [get_ports                  \
{cmu_ic_data[176]}] [get_ports {cmu_ic_data[175]}] [get_ports                  \
{cmu_ic_data[174]}] [get_ports {cmu_ic_data[173]}] [get_ports                  \
{cmu_ic_data[172]}] [get_ports {cmu_ic_data[171]}] [get_ports                  \
{cmu_ic_data[170]}] [get_ports {cmu_ic_data[169]}] [get_ports                  \
{cmu_ic_data[168]}] [get_ports {cmu_ic_data[167]}] [get_ports                  \
{cmu_ic_data[166]}] [get_ports {cmu_ic_data[165]}] [get_ports                  \
{cmu_ic_data[164]}] [get_ports {cmu_ic_data[163]}] [get_ports                  \
{cmu_ic_data[162]}] [get_ports {cmu_ic_data[161]}] [get_ports                  \
{cmu_ic_data[160]}] [get_ports {cmu_ic_data[159]}] [get_ports                  \
{cmu_ic_data[158]}] [get_ports {cmu_ic_data[157]}] [get_ports                  \
{cmu_ic_data[156]}] [get_ports {cmu_ic_data[155]}] [get_ports                  \
{cmu_ic_data[154]}] [get_ports {cmu_ic_data[153]}] [get_ports                  \
{cmu_ic_data[152]}] [get_ports {cmu_ic_data[151]}] [get_ports                  \
{cmu_ic_data[150]}] [get_ports {cmu_ic_data[149]}] [get_ports                  \
{cmu_ic_data[148]}] [get_ports {cmu_ic_data[147]}] [get_ports                  \
{cmu_ic_data[146]}] [get_ports {cmu_ic_data[145]}] [get_ports                  \
{cmu_ic_data[144]}] [get_ports {cmu_ic_data[143]}] [get_ports                  \
{cmu_ic_data[142]}] [get_ports {cmu_ic_data[141]}] [get_ports                  \
{cmu_ic_data[140]}] [get_ports {cmu_ic_data[139]}] [get_ports                  \
{cmu_ic_data[138]}] [get_ports {cmu_ic_data[137]}] [get_ports                  \
{cmu_ic_data[136]}] [get_ports {cmu_ic_data[135]}] [get_ports                  \
{cmu_ic_data[134]}] [get_ports {cmu_ic_data[133]}] [get_ports                  \
{cmu_ic_data[132]}] [get_ports {cmu_ic_data[131]}] [get_ports                  \
{cmu_ic_data[130]}] [get_ports {cmu_ic_data[129]}] [get_ports                  \
{cmu_ic_data[128]}] [get_ports {cmu_ic_data[127]}] [get_ports                  \
{cmu_ic_data[126]}] [get_ports {cmu_ic_data[125]}] [get_ports                  \
{cmu_ic_data[124]}] [get_ports {cmu_ic_data[123]}] [get_ports                  \
{cmu_ic_data[122]}] [get_ports {cmu_ic_data[121]}] [get_ports                  \
{cmu_ic_data[120]}] [get_ports {cmu_ic_data[119]}] [get_ports                  \
{cmu_ic_data[118]}] [get_ports {cmu_ic_data[117]}] [get_ports                  \
{cmu_ic_data[116]}] [get_ports {cmu_ic_data[115]}] [get_ports                  \
{cmu_ic_data[114]}] [get_ports {cmu_ic_data[113]}] [get_ports                  \
{cmu_ic_data[112]}] [get_ports {cmu_ic_data[111]}] [get_ports                  \
{cmu_ic_data[110]}] [get_ports {cmu_ic_data[109]}] [get_ports                  \
{cmu_ic_data[108]}] [get_ports {cmu_ic_data[107]}] [get_ports                  \
{cmu_ic_data[106]}] [get_ports {cmu_ic_data[105]}] [get_ports                  \
{cmu_ic_data[104]}] [get_ports {cmu_ic_data[103]}] [get_ports                  \
{cmu_ic_data[102]}] [get_ports {cmu_ic_data[101]}] [get_ports                  \
{cmu_ic_data[100]}] [get_ports {cmu_ic_data[99]}] [get_ports                   \
{cmu_ic_data[98]}] [get_ports {cmu_ic_data[97]}] [get_ports {cmu_ic_data[96]}] \
[get_ports {cmu_ic_data[95]}] [get_ports {cmu_ic_data[94]}] [get_ports         \
{cmu_ic_data[93]}] [get_ports {cmu_ic_data[92]}] [get_ports {cmu_ic_data[91]}] \
[get_ports {cmu_ic_data[90]}] [get_ports {cmu_ic_data[89]}] [get_ports         \
{cmu_ic_data[88]}] [get_ports {cmu_ic_data[87]}] [get_ports {cmu_ic_data[86]}] \
[get_ports {cmu_ic_data[85]}] [get_ports {cmu_ic_data[84]}] [get_ports         \
{cmu_ic_data[83]}] [get_ports {cmu_ic_data[82]}] [get_ports {cmu_ic_data[81]}] \
[get_ports {cmu_ic_data[80]}] [get_ports {cmu_ic_data[79]}] [get_ports         \
{cmu_ic_data[78]}] [get_ports {cmu_ic_data[77]}] [get_ports {cmu_ic_data[76]}] \
[get_ports {cmu_ic_data[75]}] [get_ports {cmu_ic_data[74]}] [get_ports         \
{cmu_ic_data[73]}] [get_ports {cmu_ic_data[72]}] [get_ports {cmu_ic_data[71]}] \
[get_ports {cmu_ic_data[70]}] [get_ports {cmu_ic_data[69]}] [get_ports         \
{cmu_ic_data[68]}] [get_ports {cmu_ic_data[67]}] [get_ports {cmu_ic_data[66]}] \
[get_ports {cmu_ic_data[65]}] [get_ports {cmu_ic_data[64]}] [get_ports         \
{cmu_ic_data[63]}] [get_ports {cmu_ic_data[62]}] [get_ports {cmu_ic_data[61]}] \
[get_ports {cmu_ic_data[60]}] [get_ports {cmu_ic_data[59]}] [get_ports         \
{cmu_ic_data[58]}] [get_ports {cmu_ic_data[57]}] [get_ports {cmu_ic_data[56]}] \
[get_ports {cmu_ic_data[55]}] [get_ports {cmu_ic_data[54]}] [get_ports         \
{cmu_ic_data[53]}] [get_ports {cmu_ic_data[52]}] [get_ports {cmu_ic_data[51]}] \
[get_ports {cmu_ic_data[50]}] [get_ports {cmu_ic_data[49]}] [get_ports         \
{cmu_ic_data[48]}] [get_ports {cmu_ic_data[47]}] [get_ports {cmu_ic_data[46]}] \
[get_ports {cmu_ic_data[45]}] [get_ports {cmu_ic_data[44]}] [get_ports         \
{cmu_ic_data[43]}] [get_ports {cmu_ic_data[42]}] [get_ports {cmu_ic_data[41]}] \
[get_ports {cmu_ic_data[40]}] [get_ports {cmu_ic_data[39]}] [get_ports         \
{cmu_ic_data[38]}] [get_ports {cmu_ic_data[37]}] [get_ports {cmu_ic_data[36]}] \
[get_ports {cmu_ic_data[35]}] [get_ports {cmu_ic_data[34]}] [get_ports         \
{cmu_ic_data[33]}] [get_ports {cmu_ic_data[32]}] [get_ports {cmu_ic_data[31]}] \
[get_ports {cmu_ic_data[30]}] [get_ports {cmu_ic_data[29]}] [get_ports         \
{cmu_ic_data[28]}] [get_ports {cmu_ic_data[27]}] [get_ports {cmu_ic_data[26]}] \
[get_ports {cmu_ic_data[25]}] [get_ports {cmu_ic_data[24]}] [get_ports         \
{cmu_ic_data[23]}] [get_ports {cmu_ic_data[22]}] [get_ports {cmu_ic_data[21]}] \
[get_ports {cmu_ic_data[20]}] [get_ports {cmu_ic_data[19]}] [get_ports         \
{cmu_ic_data[18]}] [get_ports {cmu_ic_data[17]}] [get_ports {cmu_ic_data[16]}] \
[get_ports {cmu_ic_data[15]}] [get_ports {cmu_ic_data[14]}] [get_ports         \
{cmu_ic_data[13]}] [get_ports {cmu_ic_data[12]}] [get_ports {cmu_ic_data[11]}] \
[get_ports {cmu_ic_data[10]}] [get_ports {cmu_ic_data[9]}] [get_ports          \
{cmu_ic_data[8]}] [get_ports {cmu_ic_data[7]}] [get_ports {cmu_ic_data[6]}]    \
[get_ports {cmu_ic_data[5]}] [get_ports {cmu_ic_data[4]}] [get_ports           \
{cmu_ic_data[3]}] [get_ports {cmu_ic_data[2]}] [get_ports {cmu_ic_data[1]}]    \
[get_ports {cmu_ic_data[0]}] [get_ports {mmu_index[6]}] [get_ports             \
{mmu_index[5]}] [get_ports {mmu_index[4]}] [get_ports {mmu_index[3]}]          \
[get_ports {mmu_index[2]}] [get_ports {mmu_index[1]}] [get_ports               \
{mmu_index[0]}] [get_ports efu_spc_fuse_data] [get_ports                       \
efu_spc_fuse_ixfer_en] [get_ports slow_cmp_sync_en] [get_ports                 \
cmp_slow_sync_en] [get_ports efu_spc_fuse_iclr] [get_ports vnw_ary]]  -to [list [get_ports wmr_scan_out] [get_ports ftu_mbi_tlb_data_cmp]           \
[get_ports ftu_mbi_tlb_cam_hit] [get_ports ftu_mbi_tlb_cam_mhit] [get_ports    \
ftu_mbi_tlb_ctxt0_hit] [get_ports ftu_mbi_tlb_valid] [get_ports                \
ftu_mbi_tlb_used] [get_ports ftu_mbi_ict_fail] [get_ports ftu_mbi_icd_fail]    \
[get_ports ftu_mbi_itb_fail] [get_ports ftu_mbi_icv_fail] [get_ports           \
{ftu_buffer_wr_en_f[7]}] [get_ports {ftu_buffer_wr_en_f[6]}] [get_ports        \
{ftu_buffer_wr_en_f[5]}] [get_ports {ftu_buffer_wr_en_f[4]}] [get_ports        \
{ftu_buffer_wr_en_f[3]}] [get_ports {ftu_buffer_wr_en_f[2]}] [get_ports        \
{ftu_buffer_wr_en_f[1]}] [get_ports {ftu_buffer_wr_en_f[0]}] [get_ports        \
{ifu_rngl_cdbus[64]}] [get_ports {ifu_rngl_cdbus[63]}] [get_ports              \
{ifu_rngl_cdbus[62]}] [get_ports {ifu_rngl_cdbus[61]}] [get_ports              \
{ifu_rngl_cdbus[60]}] [get_ports {ifu_rngl_cdbus[59]}] [get_ports              \
{ifu_rngl_cdbus[58]}] [get_ports {ifu_rngl_cdbus[57]}] [get_ports              \
{ifu_rngl_cdbus[56]}] [get_ports {ifu_rngl_cdbus[55]}] [get_ports              \
{ifu_rngl_cdbus[54]}] [get_ports {ifu_rngl_cdbus[53]}] [get_ports              \
{ifu_rngl_cdbus[52]}] [get_ports {ifu_rngl_cdbus[51]}] [get_ports              \
{ifu_rngl_cdbus[50]}] [get_ports {ifu_rngl_cdbus[49]}] [get_ports              \
{ifu_rngl_cdbus[48]}] [get_ports {ifu_rngl_cdbus[47]}] [get_ports              \
{ifu_rngl_cdbus[46]}] [get_ports {ifu_rngl_cdbus[45]}] [get_ports              \
{ifu_rngl_cdbus[44]}] [get_ports {ifu_rngl_cdbus[43]}] [get_ports              \
{ifu_rngl_cdbus[42]}] [get_ports {ifu_rngl_cdbus[41]}] [get_ports              \
{ifu_rngl_cdbus[40]}] [get_ports {ifu_rngl_cdbus[39]}] [get_ports              \
{ifu_rngl_cdbus[38]}] [get_ports {ifu_rngl_cdbus[37]}] [get_ports              \
{ifu_rngl_cdbus[36]}] [get_ports {ifu_rngl_cdbus[35]}] [get_ports              \
{ifu_rngl_cdbus[34]}] [get_ports {ifu_rngl_cdbus[33]}] [get_ports              \
{ifu_rngl_cdbus[32]}] [get_ports {ifu_rngl_cdbus[31]}] [get_ports              \
{ifu_rngl_cdbus[30]}] [get_ports {ifu_rngl_cdbus[29]}] [get_ports              \
{ifu_rngl_cdbus[28]}] [get_ports {ifu_rngl_cdbus[27]}] [get_ports              \
{ifu_rngl_cdbus[26]}] [get_ports {ifu_rngl_cdbus[25]}] [get_ports              \
{ifu_rngl_cdbus[24]}] [get_ports {ifu_rngl_cdbus[23]}] [get_ports              \
{ifu_rngl_cdbus[22]}] [get_ports {ifu_rngl_cdbus[21]}] [get_ports              \
{ifu_rngl_cdbus[20]}] [get_ports {ifu_rngl_cdbus[19]}] [get_ports              \
{ifu_rngl_cdbus[18]}] [get_ports {ifu_rngl_cdbus[17]}] [get_ports              \
{ifu_rngl_cdbus[16]}] [get_ports {ifu_rngl_cdbus[15]}] [get_ports              \
{ifu_rngl_cdbus[14]}] [get_ports {ifu_rngl_cdbus[13]}] [get_ports              \
{ifu_rngl_cdbus[12]}] [get_ports {ifu_rngl_cdbus[11]}] [get_ports              \
{ifu_rngl_cdbus[10]}] [get_ports {ifu_rngl_cdbus[9]}] [get_ports               \
{ifu_rngl_cdbus[8]}] [get_ports {ifu_rngl_cdbus[7]}] [get_ports                \
{ifu_rngl_cdbus[6]}] [get_ports {ifu_rngl_cdbus[5]}] [get_ports                \
{ifu_rngl_cdbus[4]}] [get_ports {ifu_rngl_cdbus[3]}] [get_ports                \
{ifu_rngl_cdbus[2]}] [get_ports {ifu_rngl_cdbus[1]}] [get_ports                \
{ifu_rngl_cdbus[0]}] [get_ports {ftu_rep_way[2]}] [get_ports {ftu_rep_way[1]}] \
[get_ports {ftu_rep_way[0]}] [get_ports {ftu_paddr[39]}] [get_ports            \
{ftu_paddr[38]}] [get_ports {ftu_paddr[37]}] [get_ports {ftu_paddr[36]}]       \
[get_ports {ftu_paddr[35]}] [get_ports {ftu_paddr[34]}] [get_ports             \
{ftu_paddr[33]}] [get_ports {ftu_paddr[32]}] [get_ports {ftu_paddr[31]}]       \
[get_ports {ftu_paddr[30]}] [get_ports {ftu_paddr[29]}] [get_ports             \
{ftu_paddr[28]}] [get_ports {ftu_paddr[27]}] [get_ports {ftu_paddr[26]}]       \
[get_ports {ftu_paddr[25]}] [get_ports {ftu_paddr[24]}] [get_ports             \
{ftu_paddr[23]}] [get_ports {ftu_paddr[22]}] [get_ports {ftu_paddr[21]}]       \
[get_ports {ftu_paddr[20]}] [get_ports {ftu_paddr[19]}] [get_ports             \
{ftu_paddr[18]}] [get_ports {ftu_paddr[17]}] [get_ports {ftu_paddr[16]}]       \
[get_ports {ftu_paddr[15]}] [get_ports {ftu_paddr[14]}] [get_ports             \
{ftu_paddr[13]}] [get_ports {ftu_paddr[12]}] [get_ports {ftu_paddr[11]}]       \
[get_ports {ftu_paddr[10]}] [get_ports {ftu_paddr[9]}] [get_ports              \
{ftu_paddr[8]}] [get_ports {ftu_paddr[7]}] [get_ports {ftu_paddr[6]}]          \
[get_ports {ftu_paddr[5]}] [get_ports {ftu_paddr[4]}] [get_ports               \
{ftu_paddr[3]}] [get_ports {ftu_paddr[2]}] [get_ports {ftu_paddr[1]}]          \
[get_ports {ftu_paddr[0]}] [get_ports {ftu_instr_0_c[32]}] [get_ports          \
{ftu_instr_0_c[31]}] [get_ports {ftu_instr_0_c[30]}] [get_ports                \
{ftu_instr_0_c[29]}] [get_ports {ftu_instr_0_c[28]}] [get_ports                \
{ftu_instr_0_c[27]}] [get_ports {ftu_instr_0_c[26]}] [get_ports                \
{ftu_instr_0_c[25]}] [get_ports {ftu_instr_0_c[24]}] [get_ports                \
{ftu_instr_0_c[23]}] [get_ports {ftu_instr_0_c[22]}] [get_ports                \
{ftu_instr_0_c[21]}] [get_ports {ftu_instr_0_c[20]}] [get_ports                \
{ftu_instr_0_c[19]}] [get_ports {ftu_instr_0_c[18]}] [get_ports                \
{ftu_instr_0_c[17]}] [get_ports {ftu_instr_0_c[16]}] [get_ports                \
{ftu_instr_0_c[15]}] [get_ports {ftu_instr_0_c[14]}] [get_ports                \
{ftu_instr_0_c[13]}] [get_ports {ftu_instr_0_c[12]}] [get_ports                \
{ftu_instr_0_c[11]}] [get_ports {ftu_instr_0_c[10]}] [get_ports                \
{ftu_instr_0_c[9]}] [get_ports {ftu_instr_0_c[8]}] [get_ports                  \
{ftu_instr_0_c[7]}] [get_ports {ftu_instr_0_c[6]}] [get_ports                  \
{ftu_instr_0_c[5]}] [get_ports {ftu_instr_0_c[4]}] [get_ports                  \
{ftu_instr_0_c[3]}] [get_ports {ftu_instr_0_c[2]}] [get_ports                  \
{ftu_instr_0_c[1]}] [get_ports {ftu_instr_0_c[0]}] [get_ports                  \
{ftu_instr_1_c[32]}] [get_ports {ftu_instr_1_c[31]}] [get_ports                \
{ftu_instr_1_c[30]}] [get_ports {ftu_instr_1_c[29]}] [get_ports                \
{ftu_instr_1_c[28]}] [get_ports {ftu_instr_1_c[27]}] [get_ports                \
{ftu_instr_1_c[26]}] [get_ports {ftu_instr_1_c[25]}] [get_ports                \
{ftu_instr_1_c[24]}] [get_ports {ftu_instr_1_c[23]}] [get_ports                \
{ftu_instr_1_c[22]}] [get_ports {ftu_instr_1_c[21]}] [get_ports                \
{ftu_instr_1_c[20]}] [get_ports {ftu_instr_1_c[19]}] [get_ports                \
{ftu_instr_1_c[18]}] [get_ports {ftu_instr_1_c[17]}] [get_ports                \
{ftu_instr_1_c[16]}] [get_ports {ftu_instr_1_c[15]}] [get_ports                \
{ftu_instr_1_c[14]}] [get_ports {ftu_instr_1_c[13]}] [get_ports                \
{ftu_instr_1_c[12]}] [get_ports {ftu_instr_1_c[11]}] [get_ports                \
{ftu_instr_1_c[10]}] [get_ports {ftu_instr_1_c[9]}] [get_ports                 \
{ftu_instr_1_c[8]}] [get_ports {ftu_instr_1_c[7]}] [get_ports                  \
{ftu_instr_1_c[6]}] [get_ports {ftu_instr_1_c[5]}] [get_ports                  \
{ftu_instr_1_c[4]}] [get_ports {ftu_instr_1_c[3]}] [get_ports                  \
{ftu_instr_1_c[2]}] [get_ports {ftu_instr_1_c[1]}] [get_ports                  \
{ftu_instr_1_c[0]}] [get_ports {ftu_instr_2_c[32]}] [get_ports                 \
{ftu_instr_2_c[31]}] [get_ports {ftu_instr_2_c[30]}] [get_ports                \
{ftu_instr_2_c[29]}] [get_ports {ftu_instr_2_c[28]}] [get_ports                \
{ftu_instr_2_c[27]}] [get_ports {ftu_instr_2_c[26]}] [get_ports                \
{ftu_instr_2_c[25]}] [get_ports {ftu_instr_2_c[24]}] [get_ports                \
{ftu_instr_2_c[23]}] [get_ports {ftu_instr_2_c[22]}] [get_ports                \
{ftu_instr_2_c[21]}] [get_ports {ftu_instr_2_c[20]}] [get_ports                \
{ftu_instr_2_c[19]}] [get_ports {ftu_instr_2_c[18]}] [get_ports                \
{ftu_instr_2_c[17]}] [get_ports {ftu_instr_2_c[16]}] [get_ports                \
{ftu_instr_2_c[15]}] [get_ports {ftu_instr_2_c[14]}] [get_ports                \
{ftu_instr_2_c[13]}] [get_ports {ftu_instr_2_c[12]}] [get_ports                \
{ftu_instr_2_c[11]}] [get_ports {ftu_instr_2_c[10]}] [get_ports                \
{ftu_instr_2_c[9]}] [get_ports {ftu_instr_2_c[8]}] [get_ports                  \
{ftu_instr_2_c[7]}] [get_ports {ftu_instr_2_c[6]}] [get_ports                  \
{ftu_instr_2_c[5]}] [get_ports {ftu_instr_2_c[4]}] [get_ports                  \
{ftu_instr_2_c[3]}] [get_ports {ftu_instr_2_c[2]}] [get_ports                  \
{ftu_instr_2_c[1]}] [get_ports {ftu_instr_2_c[0]}] [get_ports                  \
{ftu_instr_3_c[32]}] [get_ports {ftu_instr_3_c[31]}] [get_ports                \
{ftu_instr_3_c[30]}] [get_ports {ftu_instr_3_c[29]}] [get_ports                \
{ftu_instr_3_c[28]}] [get_ports {ftu_instr_3_c[27]}] [get_ports                \
{ftu_instr_3_c[26]}] [get_ports {ftu_instr_3_c[25]}] [get_ports                \
{ftu_instr_3_c[24]}] [get_ports {ftu_instr_3_c[23]}] [get_ports                \
{ftu_instr_3_c[22]}] [get_ports {ftu_instr_3_c[21]}] [get_ports                \
{ftu_instr_3_c[20]}] [get_ports {ftu_instr_3_c[19]}] [get_ports                \
{ftu_instr_3_c[18]}] [get_ports {ftu_instr_3_c[17]}] [get_ports                \
{ftu_instr_3_c[16]}] [get_ports {ftu_instr_3_c[15]}] [get_ports                \
{ftu_instr_3_c[14]}] [get_ports {ftu_instr_3_c[13]}] [get_ports                \
{ftu_instr_3_c[12]}] [get_ports {ftu_instr_3_c[11]}] [get_ports                \
{ftu_instr_3_c[10]}] [get_ports {ftu_instr_3_c[9]}] [get_ports                 \
{ftu_instr_3_c[8]}] [get_ports {ftu_instr_3_c[7]}] [get_ports                  \
{ftu_instr_3_c[6]}] [get_ports {ftu_instr_3_c[5]}] [get_ports                  \
{ftu_instr_3_c[4]}] [get_ports {ftu_instr_3_c[3]}] [get_ports                  \
{ftu_instr_3_c[2]}] [get_ports {ftu_instr_3_c[1]}] [get_ports                  \
{ftu_instr_3_c[0]}] [get_ports ftu_exception_valid_c] [get_ports               \
{ftu_instr_exceptions_c[4]}] [get_ports {ftu_instr_exceptions_c[3]}]           \
[get_ports {ftu_instr_exceptions_c[2]}] [get_ports                             \
{ftu_instr_exceptions_c[1]}] [get_ports {ftu_instr_exceptions_c[0]}]           \
[get_ports {ftu_instr_valid_c[3]}] [get_ports {ftu_instr_valid_c[2]}]          \
[get_ports {ftu_instr_valid_c[1]}] [get_ports {ftu_instr_valid_c[0]}]          \
[get_ports {ftu_fetch_thr_c[7]}] [get_ports {ftu_fetch_thr_c[6]}] [get_ports   \
{ftu_fetch_thr_c[5]}] [get_ports {ftu_fetch_thr_c[4]}] [get_ports              \
{ftu_fetch_thr_c[3]}] [get_ports {ftu_fetch_thr_c[2]}] [get_ports              \
{ftu_fetch_thr_c[1]}] [get_ports {ftu_fetch_thr_c[0]}] [get_ports              \
{ftu_curr_fetch_thr_f[7]}] [get_ports {ftu_curr_fetch_thr_f[6]}] [get_ports    \
{ftu_curr_fetch_thr_f[5]}] [get_ports {ftu_curr_fetch_thr_f[4]}] [get_ports    \
{ftu_curr_fetch_thr_f[3]}] [get_ports {ftu_curr_fetch_thr_f[2]}] [get_ports    \
{ftu_curr_fetch_thr_f[1]}] [get_ports {ftu_curr_fetch_thr_f[0]}] [get_ports    \
{ftu_ifu_quiesce[7]}] [get_ports {ftu_ifu_quiesce[6]}] [get_ports              \
{ftu_ifu_quiesce[5]}] [get_ports {ftu_ifu_quiesce[4]}] [get_ports              \
{ftu_ifu_quiesce[3]}] [get_ports {ftu_ifu_quiesce[2]}] [get_ports              \
{ftu_ifu_quiesce[1]}] [get_ports {ftu_ifu_quiesce[0]}] [get_ports              \
{ifu_ibuffer_write_c[7]}] [get_ports {ifu_ibuffer_write_c[6]}] [get_ports      \
{ifu_ibuffer_write_c[5]}] [get_ports {ifu_ibuffer_write_c[4]}] [get_ports      \
{ifu_ibuffer_write_c[3]}] [get_ports {ifu_ibuffer_write_c[2]}] [get_ports      \
{ifu_ibuffer_write_c[1]}] [get_ports {ifu_ibuffer_write_c[0]}] [get_ports      \
ftu_ic_no_err_c] [get_ports ftu_bus_0_is_first] [get_ports ftu_bus_1_is_first] \
[get_ports ftu_bus_2_is_first] [get_ports ftu_bus_3_is_first] [get_ports       \
ftu_instr_sf_valid_c] [get_ports {ftu_excp_way_d[2]}] [get_ports               \
{ftu_excp_way_d[1]}] [get_ports {ftu_excp_way_d[0]}] [get_ports                \
{ftu_excp_tid_d[2]}] [get_ports {ftu_excp_tid_d[1]}] [get_ports                \
{ftu_excp_tid_d[0]}] [get_ports ftu_excp_way_valid_d] [get_ports               \
ftu_thrx_un_cacheable] [get_ports ftu_agc_thr0_cmiss_c] [get_ports             \
ftu_agc_thr1_cmiss_c] [get_ports ftu_agc_thr2_cmiss_c] [get_ports              \
ftu_agc_thr3_cmiss_c] [get_ports ftu_agc_thr4_cmiss_c] [get_ports              \
ftu_agc_thr5_cmiss_c] [get_ports ftu_agc_thr6_cmiss_c] [get_ports              \
ftu_agc_thr7_cmiss_c] [get_ports ftu_thr0_inv_req_c] [get_ports                \
ftu_thr1_inv_req_c] [get_ports ftu_thr2_inv_req_c] [get_ports                  \
ftu_thr3_inv_req_c] [get_ports ftu_thr4_inv_req_c] [get_ports                  \
ftu_thr5_inv_req_c] [get_ports ftu_thr6_inv_req_c] [get_ports                  \
ftu_thr7_inv_req_c] [get_ports {ftu_ibu_redirect_bf[7]}] [get_ports            \
{ftu_ibu_redirect_bf[6]}] [get_ports {ftu_ibu_redirect_bf[5]}] [get_ports      \
{ftu_ibu_redirect_bf[4]}] [get_ports {ftu_ibu_redirect_bf[3]}] [get_ports      \
{ftu_ibu_redirect_bf[2]}] [get_ports {ftu_ibu_redirect_bf[1]}] [get_ports      \
{ftu_ibu_redirect_bf[0]}] [get_ports ftu_thr0_redirect_bf] [get_ports          \
ftu_thr1_redirect_bf] [get_ports ftu_thr2_redirect_bf] [get_ports              \
ftu_thr3_redirect_bf] [get_ports ftu_thr4_redirect_bf] [get_ports              \
ftu_thr5_redirect_bf] [get_ports ftu_thr6_redirect_bf] [get_ports              \
ftu_thr7_redirect_bf] [get_ports {ic_dmo_rd_data[32]}] [get_ports              \
{ic_dmo_rd_data[31]}] [get_ports {ic_dmo_rd_data[30]}] [get_ports              \
{ic_dmo_rd_data[29]}] [get_ports {ic_dmo_rd_data[28]}] [get_ports              \
{ic_dmo_rd_data[27]}] [get_ports {ic_dmo_rd_data[26]}] [get_ports              \
{ic_dmo_rd_data[25]}] [get_ports {ic_dmo_rd_data[24]}] [get_ports              \
{ic_dmo_rd_data[23]}] [get_ports {ic_dmo_rd_data[22]}] [get_ports              \
{ic_dmo_rd_data[21]}] [get_ports {ic_dmo_rd_data[20]}] [get_ports              \
{ic_dmo_rd_data[19]}] [get_ports {ic_dmo_rd_data[18]}] [get_ports              \
{ic_dmo_rd_data[17]}] [get_ports {ic_dmo_rd_data[16]}] [get_ports              \
{ic_dmo_rd_data[15]}] [get_ports {ic_dmo_rd_data[14]}] [get_ports              \
{ic_dmo_rd_data[13]}] [get_ports {ic_dmo_rd_data[12]}] [get_ports              \
{ic_dmo_rd_data[11]}] [get_ports {ic_dmo_rd_data[10]}] [get_ports              \
{ic_dmo_rd_data[9]}] [get_ports {ic_dmo_rd_data[8]}] [get_ports                \
{ic_dmo_rd_data[7]}] [get_ports {ic_dmo_rd_data[6]}] [get_ports                \
{ic_dmo_rd_data[5]}] [get_ports {ic_dmo_rd_data[4]}] [get_ports                \
{ic_dmo_rd_data[3]}] [get_ports {ic_dmo_rd_data[2]}] [get_ports                \
{ic_dmo_rd_data[1]}] [get_ports {ic_dmo_rd_data[0]}] [get_ports scan_out]      \
[get_ports spc_efu_fuse_idata] [get_ports spc_efu_fuse_ixfer_en]]
group_path -name in2reg  -from [list [get_ports tcu_scan_en] [get_clocks l2clk] [get_ports scan_in]    \
[get_ports spc_aclk_wmr] [get_ports wmr_scan_in] [get_ports tcu_pce_ov]        \
[get_ports spc_aclk] [get_ports spc_bclk] [get_ports tcu_muxtest] [get_ports   \
tcu_dectest] [get_ports tcu_array_wr_inhibit] [get_ports tcu_se_scancollar_in] \
[get_ports tcu_se_scancollar_out] [get_ports lbist_run] [get_ports mbi_run]    \
[get_ports mbi_ict_write_en] [get_ports mbi_ict_read_en] [get_ports            \
mbi_icd_write_en] [get_ports mbi_icd_read_en] [get_ports mbi_itb_write_en]     \
[get_ports mbi_itb_read_en] [get_ports mbi_icv_write_en] [get_ports            \
mbi_icv_read_en] [get_ports mbi_cambist_run] [get_ports mbi_cambist_shift]     \
[get_ports mbi_dis_clr_ubit] [get_ports mbi_init_to_zero] [get_ports           \
mbi_itb_cam_en_pre] [get_ports mbi_repl_write] [get_ports mbi_itb_demap_en]    \
[get_ports {mbi_demap_type[1]}] [get_ports {mbi_demap_type[0]}] [get_ports     \
{lsu_asi_error_inject[31]}] [get_ports {lsu_asi_error_inject[30]}] [get_ports  \
{lsu_asi_error_inject[29]}] [get_ports {lsu_asi_error_inject[28]}] [get_ports  \
lsu_ifu_direct_map] [get_ports {mbi_addr[8]}] [get_ports {mbi_addr[7]}]        \
[get_ports {mbi_addr[6]}] [get_ports {mbi_addr[5]}] [get_ports {mbi_addr[4]}]  \
[get_ports {mbi_addr[3]}] [get_ports {mbi_addr[2]}] [get_ports {mbi_addr[1]}]  \
[get_ports {mbi_addr[0]}] [get_ports {mbi_wdata[7]}] [get_ports                \
{mbi_wdata[6]}] [get_ports {mbi_wdata[5]}] [get_ports {mbi_wdata[4]}]          \
[get_ports {mbi_wdata[3]}] [get_ports {mbi_wdata[2]}] [get_ports               \
{mbi_wdata[1]}] [get_ports {mbi_wdata[0]}] [get_ports {mbi_cmpsel[2]}]         \
[get_ports {mbi_cmpsel[1]}] [get_ports {mbi_cmpsel[0]}] [get_ports             \
{spc_core_running_status[7]}] [get_ports {spc_core_running_status[6]}]         \
[get_ports {spc_core_running_status[5]}] [get_ports                            \
{spc_core_running_status[4]}] [get_ports {spc_core_running_status[3]}]         \
[get_ports {spc_core_running_status[2]}] [get_ports                            \
{spc_core_running_status[1]}] [get_ports {spc_core_running_status[0]}]         \
[get_ports {in_rngl_cdbus[64]}] [get_ports {in_rngl_cdbus[63]}] [get_ports     \
{in_rngl_cdbus[62]}] [get_ports {in_rngl_cdbus[61]}] [get_ports                \
{in_rngl_cdbus[60]}] [get_ports {in_rngl_cdbus[59]}] [get_ports                \
{in_rngl_cdbus[58]}] [get_ports {in_rngl_cdbus[57]}] [get_ports                \
{in_rngl_cdbus[56]}] [get_ports {in_rngl_cdbus[55]}] [get_ports                \
{in_rngl_cdbus[54]}] [get_ports {in_rngl_cdbus[53]}] [get_ports                \
{in_rngl_cdbus[52]}] [get_ports {in_rngl_cdbus[51]}] [get_ports                \
{in_rngl_cdbus[50]}] [get_ports {in_rngl_cdbus[49]}] [get_ports                \
{in_rngl_cdbus[48]}] [get_ports {in_rngl_cdbus[47]}] [get_ports                \
{in_rngl_cdbus[46]}] [get_ports {in_rngl_cdbus[45]}] [get_ports                \
{in_rngl_cdbus[44]}] [get_ports {in_rngl_cdbus[43]}] [get_ports                \
{in_rngl_cdbus[42]}] [get_ports {in_rngl_cdbus[41]}] [get_ports                \
{in_rngl_cdbus[40]}] [get_ports {in_rngl_cdbus[39]}] [get_ports                \
{in_rngl_cdbus[38]}] [get_ports {in_rngl_cdbus[37]}] [get_ports                \
{in_rngl_cdbus[36]}] [get_ports {in_rngl_cdbus[35]}] [get_ports                \
{in_rngl_cdbus[34]}] [get_ports {in_rngl_cdbus[33]}] [get_ports                \
{in_rngl_cdbus[32]}] [get_ports {in_rngl_cdbus[31]}] [get_ports                \
{in_rngl_cdbus[30]}] [get_ports {in_rngl_cdbus[29]}] [get_ports                \
{in_rngl_cdbus[28]}] [get_ports {in_rngl_cdbus[27]}] [get_ports                \
{in_rngl_cdbus[26]}] [get_ports {in_rngl_cdbus[25]}] [get_ports                \
{in_rngl_cdbus[24]}] [get_ports {in_rngl_cdbus[23]}] [get_ports                \
{in_rngl_cdbus[22]}] [get_ports {in_rngl_cdbus[21]}] [get_ports                \
{in_rngl_cdbus[20]}] [get_ports {in_rngl_cdbus[19]}] [get_ports                \
{in_rngl_cdbus[18]}] [get_ports {in_rngl_cdbus[17]}] [get_ports                \
{in_rngl_cdbus[16]}] [get_ports {in_rngl_cdbus[15]}] [get_ports                \
{in_rngl_cdbus[14]}] [get_ports {in_rngl_cdbus[13]}] [get_ports                \
{in_rngl_cdbus[12]}] [get_ports {in_rngl_cdbus[11]}] [get_ports                \
{in_rngl_cdbus[10]}] [get_ports {in_rngl_cdbus[9]}] [get_ports                 \
{in_rngl_cdbus[8]}] [get_ports {in_rngl_cdbus[7]}] [get_ports                  \
{in_rngl_cdbus[6]}] [get_ports {in_rngl_cdbus[5]}] [get_ports                  \
{in_rngl_cdbus[4]}] [get_ports {in_rngl_cdbus[3]}] [get_ports                  \
{in_rngl_cdbus[2]}] [get_ports {in_rngl_cdbus[1]}] [get_ports                  \
{in_rngl_cdbus[0]}] [get_ports {exu_address0_e[47]}] [get_ports                \
{exu_address0_e[46]}] [get_ports {exu_address0_e[45]}] [get_ports              \
{exu_address0_e[44]}] [get_ports {exu_address0_e[43]}] [get_ports              \
{exu_address0_e[42]}] [get_ports {exu_address0_e[41]}] [get_ports              \
{exu_address0_e[40]}] [get_ports {exu_address0_e[39]}] [get_ports              \
{exu_address0_e[38]}] [get_ports {exu_address0_e[37]}] [get_ports              \
{exu_address0_e[36]}] [get_ports {exu_address0_e[35]}] [get_ports              \
{exu_address0_e[34]}] [get_ports {exu_address0_e[33]}] [get_ports              \
{exu_address0_e[32]}] [get_ports {exu_address0_e[31]}] [get_ports              \
{exu_address0_e[30]}] [get_ports {exu_address0_e[29]}] [get_ports              \
{exu_address0_e[28]}] [get_ports {exu_address0_e[27]}] [get_ports              \
{exu_address0_e[26]}] [get_ports {exu_address0_e[25]}] [get_ports              \
{exu_address0_e[24]}] [get_ports {exu_address0_e[23]}] [get_ports              \
{exu_address0_e[22]}] [get_ports {exu_address0_e[21]}] [get_ports              \
{exu_address0_e[20]}] [get_ports {exu_address0_e[19]}] [get_ports              \
{exu_address0_e[18]}] [get_ports {exu_address0_e[17]}] [get_ports              \
{exu_address0_e[16]}] [get_ports {exu_address0_e[15]}] [get_ports              \
{exu_address0_e[14]}] [get_ports {exu_address0_e[13]}] [get_ports              \
{exu_address0_e[12]}] [get_ports {exu_address0_e[11]}] [get_ports              \
{exu_address0_e[10]}] [get_ports {exu_address0_e[9]}] [get_ports               \
{exu_address0_e[8]}] [get_ports {exu_address0_e[7]}] [get_ports                \
{exu_address0_e[6]}] [get_ports {exu_address0_e[5]}] [get_ports                \
{exu_address0_e[4]}] [get_ports {exu_address0_e[3]}] [get_ports                \
{exu_address0_e[2]}] [get_ports {exu_address0_e[1]}] [get_ports                \
{exu_address0_e[0]}] [get_ports {exu_address1_e[47]}] [get_ports               \
{exu_address1_e[46]}] [get_ports {exu_address1_e[45]}] [get_ports              \
{exu_address1_e[44]}] [get_ports {exu_address1_e[43]}] [get_ports              \
{exu_address1_e[42]}] [get_ports {exu_address1_e[41]}] [get_ports              \
{exu_address1_e[40]}] [get_ports {exu_address1_e[39]}] [get_ports              \
{exu_address1_e[38]}] [get_ports {exu_address1_e[37]}] [get_ports              \
{exu_address1_e[36]}] [get_ports {exu_address1_e[35]}] [get_ports              \
{exu_address1_e[34]}] [get_ports {exu_address1_e[33]}] [get_ports              \
{exu_address1_e[32]}] [get_ports {exu_address1_e[31]}] [get_ports              \
{exu_address1_e[30]}] [get_ports {exu_address1_e[29]}] [get_ports              \
{exu_address1_e[28]}] [get_ports {exu_address1_e[27]}] [get_ports              \
{exu_address1_e[26]}] [get_ports {exu_address1_e[25]}] [get_ports              \
{exu_address1_e[24]}] [get_ports {exu_address1_e[23]}] [get_ports              \
{exu_address1_e[22]}] [get_ports {exu_address1_e[21]}] [get_ports              \
{exu_address1_e[20]}] [get_ports {exu_address1_e[19]}] [get_ports              \
{exu_address1_e[18]}] [get_ports {exu_address1_e[17]}] [get_ports              \
{exu_address1_e[16]}] [get_ports {exu_address1_e[15]}] [get_ports              \
{exu_address1_e[14]}] [get_ports {exu_address1_e[13]}] [get_ports              \
{exu_address1_e[12]}] [get_ports {exu_address1_e[11]}] [get_ports              \
{exu_address1_e[10]}] [get_ports {exu_address1_e[9]}] [get_ports               \
{exu_address1_e[8]}] [get_ports {exu_address1_e[7]}] [get_ports                \
{exu_address1_e[6]}] [get_ports {exu_address1_e[5]}] [get_ports                \
{exu_address1_e[4]}] [get_ports {exu_address1_e[3]}] [get_ports                \
{exu_address1_e[2]}] [get_ports {exu_address1_e[1]}] [get_ports                \
{exu_address1_e[0]}] [get_ports {tlu_retry[1]}] [get_ports {tlu_retry[0]}]     \
[get_ports {tlu_ceter_pscce[7]}] [get_ports {tlu_ceter_pscce[6]}] [get_ports   \
{tlu_ceter_pscce[5]}] [get_ports {tlu_ceter_pscce[4]}] [get_ports              \
{tlu_ceter_pscce[3]}] [get_ports {tlu_ceter_pscce[2]}] [get_ports              \
{tlu_ceter_pscce[1]}] [get_ports {tlu_ceter_pscce[0]}] [get_ports              \
{tlu_trap_pc_0[47]}] [get_ports {tlu_trap_pc_0[46]}] [get_ports                \
{tlu_trap_pc_0[45]}] [get_ports {tlu_trap_pc_0[44]}] [get_ports                \
{tlu_trap_pc_0[43]}] [get_ports {tlu_trap_pc_0[42]}] [get_ports                \
{tlu_trap_pc_0[41]}] [get_ports {tlu_trap_pc_0[40]}] [get_ports                \
{tlu_trap_pc_0[39]}] [get_ports {tlu_trap_pc_0[38]}] [get_ports                \
{tlu_trap_pc_0[37]}] [get_ports {tlu_trap_pc_0[36]}] [get_ports                \
{tlu_trap_pc_0[35]}] [get_ports {tlu_trap_pc_0[34]}] [get_ports                \
{tlu_trap_pc_0[33]}] [get_ports {tlu_trap_pc_0[32]}] [get_ports                \
{tlu_trap_pc_0[31]}] [get_ports {tlu_trap_pc_0[30]}] [get_ports                \
{tlu_trap_pc_0[29]}] [get_ports {tlu_trap_pc_0[28]}] [get_ports                \
{tlu_trap_pc_0[27]}] [get_ports {tlu_trap_pc_0[26]}] [get_ports                \
{tlu_trap_pc_0[25]}] [get_ports {tlu_trap_pc_0[24]}] [get_ports                \
{tlu_trap_pc_0[23]}] [get_ports {tlu_trap_pc_0[22]}] [get_ports                \
{tlu_trap_pc_0[21]}] [get_ports {tlu_trap_pc_0[20]}] [get_ports                \
{tlu_trap_pc_0[19]}] [get_ports {tlu_trap_pc_0[18]}] [get_ports                \
{tlu_trap_pc_0[17]}] [get_ports {tlu_trap_pc_0[16]}] [get_ports                \
{tlu_trap_pc_0[15]}] [get_ports {tlu_trap_pc_0[14]}] [get_ports                \
{tlu_trap_pc_0[13]}] [get_ports {tlu_trap_pc_0[12]}] [get_ports                \
{tlu_trap_pc_0[11]}] [get_ports {tlu_trap_pc_0[10]}] [get_ports                \
{tlu_trap_pc_0[9]}] [get_ports {tlu_trap_pc_0[8]}] [get_ports                  \
{tlu_trap_pc_0[7]}] [get_ports {tlu_trap_pc_0[6]}] [get_ports                  \
{tlu_trap_pc_0[5]}] [get_ports {tlu_trap_pc_0[4]}] [get_ports                  \
{tlu_trap_pc_0[3]}] [get_ports {tlu_trap_pc_0[2]}] [get_ports                  \
{tlu_trap_pc_0[1]}] [get_ports {tlu_trap_pc_0[0]}] [get_ports                  \
{tlu_trap_pc_1[47]}] [get_ports {tlu_trap_pc_1[46]}] [get_ports                \
{tlu_trap_pc_1[45]}] [get_ports {tlu_trap_pc_1[44]}] [get_ports                \
{tlu_trap_pc_1[43]}] [get_ports {tlu_trap_pc_1[42]}] [get_ports                \
{tlu_trap_pc_1[41]}] [get_ports {tlu_trap_pc_1[40]}] [get_ports                \
{tlu_trap_pc_1[39]}] [get_ports {tlu_trap_pc_1[38]}] [get_ports                \
{tlu_trap_pc_1[37]}] [get_ports {tlu_trap_pc_1[36]}] [get_ports                \
{tlu_trap_pc_1[35]}] [get_ports {tlu_trap_pc_1[34]}] [get_ports                \
{tlu_trap_pc_1[33]}] [get_ports {tlu_trap_pc_1[32]}] [get_ports                \
{tlu_trap_pc_1[31]}] [get_ports {tlu_trap_pc_1[30]}] [get_ports                \
{tlu_trap_pc_1[29]}] [get_ports {tlu_trap_pc_1[28]}] [get_ports                \
{tlu_trap_pc_1[27]}] [get_ports {tlu_trap_pc_1[26]}] [get_ports                \
{tlu_trap_pc_1[25]}] [get_ports {tlu_trap_pc_1[24]}] [get_ports                \
{tlu_trap_pc_1[23]}] [get_ports {tlu_trap_pc_1[22]}] [get_ports                \
{tlu_trap_pc_1[21]}] [get_ports {tlu_trap_pc_1[20]}] [get_ports                \
{tlu_trap_pc_1[19]}] [get_ports {tlu_trap_pc_1[18]}] [get_ports                \
{tlu_trap_pc_1[17]}] [get_ports {tlu_trap_pc_1[16]}] [get_ports                \
{tlu_trap_pc_1[15]}] [get_ports {tlu_trap_pc_1[14]}] [get_ports                \
{tlu_trap_pc_1[13]}] [get_ports {tlu_trap_pc_1[12]}] [get_ports                \
{tlu_trap_pc_1[11]}] [get_ports {tlu_trap_pc_1[10]}] [get_ports                \
{tlu_trap_pc_1[9]}] [get_ports {tlu_trap_pc_1[8]}] [get_ports                  \
{tlu_trap_pc_1[7]}] [get_ports {tlu_trap_pc_1[6]}] [get_ports                  \
{tlu_trap_pc_1[5]}] [get_ports {tlu_trap_pc_1[4]}] [get_ports                  \
{tlu_trap_pc_1[3]}] [get_ports {tlu_trap_pc_1[2]}] [get_ports                  \
{tlu_trap_pc_1[1]}] [get_ports {tlu_trap_pc_1[0]}] [get_ports {tlu_npc_w[47]}] \
[get_ports {tlu_npc_w[46]}] [get_ports {tlu_npc_w[45]}] [get_ports             \
{tlu_npc_w[44]}] [get_ports {tlu_npc_w[43]}] [get_ports {tlu_npc_w[42]}]       \
[get_ports {tlu_npc_w[41]}] [get_ports {tlu_npc_w[40]}] [get_ports             \
{tlu_npc_w[39]}] [get_ports {tlu_npc_w[38]}] [get_ports {tlu_npc_w[37]}]       \
[get_ports {tlu_npc_w[36]}] [get_ports {tlu_npc_w[35]}] [get_ports             \
{tlu_npc_w[34]}] [get_ports {tlu_npc_w[33]}] [get_ports {tlu_npc_w[32]}]       \
[get_ports {tlu_npc_w[31]}] [get_ports {tlu_npc_w[30]}] [get_ports             \
{tlu_npc_w[29]}] [get_ports {tlu_npc_w[28]}] [get_ports {tlu_npc_w[27]}]       \
[get_ports {tlu_npc_w[26]}] [get_ports {tlu_npc_w[25]}] [get_ports             \
{tlu_npc_w[24]}] [get_ports {tlu_npc_w[23]}] [get_ports {tlu_npc_w[22]}]       \
[get_ports {tlu_npc_w[21]}] [get_ports {tlu_npc_w[20]}] [get_ports             \
{tlu_npc_w[19]}] [get_ports {tlu_npc_w[18]}] [get_ports {tlu_npc_w[17]}]       \
[get_ports {tlu_npc_w[16]}] [get_ports {tlu_npc_w[15]}] [get_ports             \
{tlu_npc_w[14]}] [get_ports {tlu_npc_w[13]}] [get_ports {tlu_npc_w[12]}]       \
[get_ports {tlu_npc_w[11]}] [get_ports {tlu_npc_w[10]}] [get_ports             \
{tlu_npc_w[9]}] [get_ports {tlu_npc_w[8]}] [get_ports {tlu_npc_w[7]}]          \
[get_ports {tlu_npc_w[6]}] [get_ports {tlu_npc_w[5]}] [get_ports               \
{tlu_npc_w[4]}] [get_ports {tlu_npc_w[3]}] [get_ports {tlu_npc_w[2]}]          \
[get_ports {tlu_ifu_hpstate_hpriv[7]}] [get_ports {tlu_ifu_hpstate_hpriv[6]}]  \
[get_ports {tlu_ifu_hpstate_hpriv[5]}] [get_ports {tlu_ifu_hpstate_hpriv[4]}]  \
[get_ports {tlu_ifu_hpstate_hpriv[3]}] [get_ports {tlu_ifu_hpstate_hpriv[2]}]  \
[get_ports {tlu_ifu_hpstate_hpriv[1]}] [get_ports {tlu_ifu_hpstate_hpriv[0]}]  \
[get_ports {tlu_ifu_pstate_priv[7]}] [get_ports {tlu_ifu_pstate_priv[6]}]      \
[get_ports {tlu_ifu_pstate_priv[5]}] [get_ports {tlu_ifu_pstate_priv[4]}]      \
[get_ports {tlu_ifu_pstate_priv[3]}] [get_ports {tlu_ifu_pstate_priv[2]}]      \
[get_ports {tlu_ifu_pstate_priv[1]}] [get_ports {tlu_ifu_pstate_priv[0]}]      \
[get_ports {tlu_pstate_am[7]}] [get_ports {tlu_pstate_am[6]}] [get_ports       \
{tlu_pstate_am[5]}] [get_ports {tlu_pstate_am[4]}] [get_ports                  \
{tlu_pstate_am[3]}] [get_ports {tlu_pstate_am[2]}] [get_ports                  \
{tlu_pstate_am[1]}] [get_ports {tlu_pstate_am[0]}] [get_ports                  \
{tlu_ifu_invalidate[1]}] [get_ports {tlu_ifu_invalidate[0]}] [get_ports        \
{cmu_fill_paddr[39]}] [get_ports {cmu_fill_paddr[38]}] [get_ports              \
{cmu_fill_paddr[37]}] [get_ports {cmu_fill_paddr[36]}] [get_ports              \
{cmu_fill_paddr[35]}] [get_ports {cmu_fill_paddr[34]}] [get_ports              \
{cmu_fill_paddr[33]}] [get_ports {cmu_fill_paddr[32]}] [get_ports              \
{cmu_fill_paddr[31]}] [get_ports {cmu_fill_paddr[30]}] [get_ports              \
{cmu_fill_paddr[29]}] [get_ports {cmu_fill_paddr[28]}] [get_ports              \
{cmu_fill_paddr[27]}] [get_ports {cmu_fill_paddr[26]}] [get_ports              \
{cmu_fill_paddr[25]}] [get_ports {cmu_fill_paddr[24]}] [get_ports              \
{cmu_fill_paddr[23]}] [get_ports {cmu_fill_paddr[22]}] [get_ports              \
{cmu_fill_paddr[21]}] [get_ports {cmu_fill_paddr[20]}] [get_ports              \
{cmu_fill_paddr[19]}] [get_ports {cmu_fill_paddr[18]}] [get_ports              \
{cmu_fill_paddr[17]}] [get_ports {cmu_fill_paddr[16]}] [get_ports              \
{cmu_fill_paddr[15]}] [get_ports {cmu_fill_paddr[14]}] [get_ports              \
{cmu_fill_paddr[13]}] [get_ports {cmu_fill_paddr[12]}] [get_ports              \
{cmu_fill_paddr[11]}] [get_ports {cmu_fill_paddr[10]}] [get_ports              \
{cmu_fill_paddr[9]}] [get_ports {cmu_fill_paddr[8]}] [get_ports                \
{cmu_fill_paddr[7]}] [get_ports {cmu_fill_paddr[6]}] [get_ports                \
{cmu_fill_paddr[5]}] [get_ports {cmu_inval_ack[7]}] [get_ports                 \
{cmu_inval_ack[6]}] [get_ports {cmu_inval_ack[5]}] [get_ports                  \
{cmu_inval_ack[4]}] [get_ports {cmu_inval_ack[3]}] [get_ports                  \
{cmu_inval_ack[2]}] [get_ports {cmu_inval_ack[1]}] [get_ports                  \
{cmu_inval_ack[0]}] [get_ports {cmu_l2_err[1]}] [get_ports {cmu_l2_err[0]}]    \
[get_ports cmu_l2miss] [get_ports tlu_cerer_ittp] [get_ports tlu_cerer_itdp]   \
[get_ports tlu_cerer_ittm] [get_ports tlu_cerer_icl2c] [get_ports              \
tlu_cerer_icl2u] [get_ports tlu_cerer_icl2nd] [get_ports tlu_cerer_icvp]       \
[get_ports tlu_cerer_ictp] [get_ports tlu_cerer_ictm] [get_ports               \
cmu_icache_invalidate] [get_ports cmu_evic_invalidate] [get_ports              \
{cmu_icache_invalidate_way[2]}] [get_ports {cmu_icache_invalidate_way[1]}]     \
[get_ports {cmu_icache_invalidate_way[0]}] [get_ports                          \
{cmu_icache_inv_way1[2]}] [get_ports {cmu_icache_inv_way1[1]}] [get_ports      \
{cmu_icache_inv_way1[0]}] [get_ports {cmu_icache_invalidate_index[10]}]        \
[get_ports {cmu_icache_invalidate_index[9]}] [get_ports                        \
{cmu_icache_invalidate_index[8]}] [get_ports {cmu_icache_invalidate_index[7]}] \
[get_ports {cmu_icache_invalidate_index[6]}] [get_ports                        \
{cmu_icache_invalidate_index[5]}] [get_ports {dec_load_flush_w[1]}] [get_ports \
{dec_load_flush_w[0]}] [get_ports {dec_tid0_d[1]}] [get_ports {dec_tid0_d[0]}] \
[get_ports {dec_tid1_d[1]}] [get_ports {dec_tid1_d[0]}] [get_ports             \
{dec_br_taken_e[1]}] [get_ports {dec_br_taken_e[0]}] [get_ports                \
{dec_valid_e[1]}] [get_ports {dec_valid_e[0]}] [get_ports tlu_trap_pc_0_valid] \
[get_ports tlu_trap_pc_1_valid] [get_ports {tlu_trap_0_tid[1]}] [get_ports     \
{tlu_trap_0_tid[0]}] [get_ports {tlu_trap_1_tid[1]}] [get_ports                \
{tlu_trap_1_tid[0]}] [get_ports {tlu_flush_ifu[7]}] [get_ports                 \
{tlu_flush_ifu[6]}] [get_ports {tlu_flush_ifu[5]}] [get_ports                  \
{tlu_flush_ifu[4]}] [get_ports {tlu_flush_ifu[3]}] [get_ports                  \
{tlu_flush_ifu[2]}] [get_ports {tlu_flush_ifu[1]}] [get_ports                  \
{tlu_flush_ifu[0]}] [get_ports {tlu_itlb_reload[1]}] [get_ports                \
{tlu_itlb_reload[0]}] [get_ports {tlu_itlb_bypass[7]}] [get_ports              \
{tlu_itlb_bypass[6]}] [get_ports {tlu_itlb_bypass[5]}] [get_ports              \
{tlu_itlb_bypass[4]}] [get_ports {tlu_itlb_bypass[3]}] [get_ports              \
{tlu_itlb_bypass[2]}] [get_ports {tlu_itlb_bypass[1]}] [get_ports              \
{tlu_itlb_bypass[0]}] [get_ports {tlu_tl_gt_0[7]}] [get_ports                  \
{tlu_tl_gt_0[6]}] [get_ports {tlu_tl_gt_0[5]}] [get_ports {tlu_tl_gt_0[4]}]    \
[get_ports {tlu_tl_gt_0[3]}] [get_ports {tlu_tl_gt_0[2]}] [get_ports           \
{tlu_tl_gt_0[1]}] [get_ports {tlu_tl_gt_0[0]}] [get_ports {ibu_empty[7]}]      \
[get_ports {ibu_empty[6]}] [get_ports {ibu_empty[5]}] [get_ports               \
{ibu_empty[4]}] [get_ports {ibu_empty[3]}] [get_ports {ibu_empty[2]}]          \
[get_ports {ibu_empty[1]}] [get_ports {ibu_empty[0]}] [get_ports               \
{ibu_room_4ormore[7]}] [get_ports {ibu_room_4ormore[6]}] [get_ports            \
{ibu_room_4ormore[5]}] [get_ports {ibu_room_4ormore[4]}] [get_ports            \
{ibu_room_4ormore[3]}] [get_ports {ibu_room_4ormore[2]}] [get_ports            \
{ibu_room_4ormore[1]}] [get_ports {ibu_room_4ormore[0]}] [get_ports            \
{cmu_null_st[7]}] [get_ports {cmu_null_st[6]}] [get_ports {cmu_null_st[5]}]    \
[get_ports {cmu_null_st[4]}] [get_ports {cmu_null_st[3]}] [get_ports           \
{cmu_null_st[2]}] [get_ports {cmu_null_st[1]}] [get_ports {cmu_null_st[0]}]    \
[get_ports {cmu_dupmiss_st[7]}] [get_ports {cmu_dupmiss_st[6]}] [get_ports     \
{cmu_dupmiss_st[5]}] [get_ports {cmu_dupmiss_st[4]}] [get_ports                \
{cmu_dupmiss_st[3]}] [get_ports {cmu_dupmiss_st[2]}] [get_ports                \
{cmu_dupmiss_st[1]}] [get_ports {cmu_dupmiss_st[0]}] [get_ports                \
{cmu_rst_dupmiss[7]}] [get_ports {cmu_rst_dupmiss[6]}] [get_ports              \
{cmu_rst_dupmiss[5]}] [get_ports {cmu_rst_dupmiss[4]}] [get_ports              \
{cmu_rst_dupmiss[3]}] [get_ports {cmu_rst_dupmiss[2]}] [get_ports              \
{cmu_rst_dupmiss[1]}] [get_ports {cmu_rst_dupmiss[0]}] [get_ports              \
cmu_any_un_cacheable] [get_ports cmu_any_data_ready] [get_ports                \
cmu_thr0_data_ready] [get_ports cmu_thr1_data_ready] [get_ports                \
cmu_thr2_data_ready] [get_ports cmu_thr3_data_ready] [get_ports                \
cmu_thr4_data_ready] [get_ports cmu_thr5_data_ready] [get_ports                \
cmu_thr6_data_ready] [get_ports cmu_thr7_data_ready] [get_ports                \
{cmu_fill_inst0[32]}] [get_ports {cmu_fill_inst0[31]}] [get_ports              \
{cmu_fill_inst0[30]}] [get_ports {cmu_fill_inst0[29]}] [get_ports              \
{cmu_fill_inst0[28]}] [get_ports {cmu_fill_inst0[27]}] [get_ports              \
{cmu_fill_inst0[26]}] [get_ports {cmu_fill_inst0[25]}] [get_ports              \
{cmu_fill_inst0[24]}] [get_ports {cmu_fill_inst0[23]}] [get_ports              \
{cmu_fill_inst0[22]}] [get_ports {cmu_fill_inst0[21]}] [get_ports              \
{cmu_fill_inst0[20]}] [get_ports {cmu_fill_inst0[19]}] [get_ports              \
{cmu_fill_inst0[18]}] [get_ports {cmu_fill_inst0[17]}] [get_ports              \
{cmu_fill_inst0[16]}] [get_ports {cmu_fill_inst0[15]}] [get_ports              \
{cmu_fill_inst0[14]}] [get_ports {cmu_fill_inst0[13]}] [get_ports              \
{cmu_fill_inst0[12]}] [get_ports {cmu_fill_inst0[11]}] [get_ports              \
{cmu_fill_inst0[10]}] [get_ports {cmu_fill_inst0[9]}] [get_ports               \
{cmu_fill_inst0[8]}] [get_ports {cmu_fill_inst0[7]}] [get_ports                \
{cmu_fill_inst0[6]}] [get_ports {cmu_fill_inst0[5]}] [get_ports                \
{cmu_fill_inst0[4]}] [get_ports {cmu_fill_inst0[3]}] [get_ports                \
{cmu_fill_inst0[2]}] [get_ports {cmu_fill_inst0[1]}] [get_ports                \
{cmu_fill_inst0[0]}] [get_ports {cmu_fill_inst1[32]}] [get_ports               \
{cmu_fill_inst1[31]}] [get_ports {cmu_fill_inst1[30]}] [get_ports              \
{cmu_fill_inst1[29]}] [get_ports {cmu_fill_inst1[28]}] [get_ports              \
{cmu_fill_inst1[27]}] [get_ports {cmu_fill_inst1[26]}] [get_ports              \
{cmu_fill_inst1[25]}] [get_ports {cmu_fill_inst1[24]}] [get_ports              \
{cmu_fill_inst1[23]}] [get_ports {cmu_fill_inst1[22]}] [get_ports              \
{cmu_fill_inst1[21]}] [get_ports {cmu_fill_inst1[20]}] [get_ports              \
{cmu_fill_inst1[19]}] [get_ports {cmu_fill_inst1[18]}] [get_ports              \
{cmu_fill_inst1[17]}] [get_ports {cmu_fill_inst1[16]}] [get_ports              \
{cmu_fill_inst1[15]}] [get_ports {cmu_fill_inst1[14]}] [get_ports              \
{cmu_fill_inst1[13]}] [get_ports {cmu_fill_inst1[12]}] [get_ports              \
{cmu_fill_inst1[11]}] [get_ports {cmu_fill_inst1[10]}] [get_ports              \
{cmu_fill_inst1[9]}] [get_ports {cmu_fill_inst1[8]}] [get_ports                \
{cmu_fill_inst1[7]}] [get_ports {cmu_fill_inst1[6]}] [get_ports                \
{cmu_fill_inst1[5]}] [get_ports {cmu_fill_inst1[4]}] [get_ports                \
{cmu_fill_inst1[3]}] [get_ports {cmu_fill_inst1[2]}] [get_ports                \
{cmu_fill_inst1[1]}] [get_ports {cmu_fill_inst1[0]}] [get_ports                \
{cmu_fill_inst2[32]}] [get_ports {cmu_fill_inst2[31]}] [get_ports              \
{cmu_fill_inst2[30]}] [get_ports {cmu_fill_inst2[29]}] [get_ports              \
{cmu_fill_inst2[28]}] [get_ports {cmu_fill_inst2[27]}] [get_ports              \
{cmu_fill_inst2[26]}] [get_ports {cmu_fill_inst2[25]}] [get_ports              \
{cmu_fill_inst2[24]}] [get_ports {cmu_fill_inst2[23]}] [get_ports              \
{cmu_fill_inst2[22]}] [get_ports {cmu_fill_inst2[21]}] [get_ports              \
{cmu_fill_inst2[20]}] [get_ports {cmu_fill_inst2[19]}] [get_ports              \
{cmu_fill_inst2[18]}] [get_ports {cmu_fill_inst2[17]}] [get_ports              \
{cmu_fill_inst2[16]}] [get_ports {cmu_fill_inst2[15]}] [get_ports              \
{cmu_fill_inst2[14]}] [get_ports {cmu_fill_inst2[13]}] [get_ports              \
{cmu_fill_inst2[12]}] [get_ports {cmu_fill_inst2[11]}] [get_ports              \
{cmu_fill_inst2[10]}] [get_ports {cmu_fill_inst2[9]}] [get_ports               \
{cmu_fill_inst2[8]}] [get_ports {cmu_fill_inst2[7]}] [get_ports                \
{cmu_fill_inst2[6]}] [get_ports {cmu_fill_inst2[5]}] [get_ports                \
{cmu_fill_inst2[4]}] [get_ports {cmu_fill_inst2[3]}] [get_ports                \
{cmu_fill_inst2[2]}] [get_ports {cmu_fill_inst2[1]}] [get_ports                \
{cmu_fill_inst2[0]}] [get_ports {cmu_fill_inst3[32]}] [get_ports               \
{cmu_fill_inst3[31]}] [get_ports {cmu_fill_inst3[30]}] [get_ports              \
{cmu_fill_inst3[29]}] [get_ports {cmu_fill_inst3[28]}] [get_ports              \
{cmu_fill_inst3[27]}] [get_ports {cmu_fill_inst3[26]}] [get_ports              \
{cmu_fill_inst3[25]}] [get_ports {cmu_fill_inst3[24]}] [get_ports              \
{cmu_fill_inst3[23]}] [get_ports {cmu_fill_inst3[22]}] [get_ports              \
{cmu_fill_inst3[21]}] [get_ports {cmu_fill_inst3[20]}] [get_ports              \
{cmu_fill_inst3[19]}] [get_ports {cmu_fill_inst3[18]}] [get_ports              \
{cmu_fill_inst3[17]}] [get_ports {cmu_fill_inst3[16]}] [get_ports              \
{cmu_fill_inst3[15]}] [get_ports {cmu_fill_inst3[14]}] [get_ports              \
{cmu_fill_inst3[13]}] [get_ports {cmu_fill_inst3[12]}] [get_ports              \
{cmu_fill_inst3[11]}] [get_ports {cmu_fill_inst3[10]}] [get_ports              \
{cmu_fill_inst3[9]}] [get_ports {cmu_fill_inst3[8]}] [get_ports                \
{cmu_fill_inst3[7]}] [get_ports {cmu_fill_inst3[6]}] [get_ports                \
{cmu_fill_inst3[5]}] [get_ports {cmu_fill_inst3[4]}] [get_ports                \
{cmu_fill_inst3[3]}] [get_ports {cmu_fill_inst3[2]}] [get_ports                \
{cmu_fill_inst3[1]}] [get_ports {cmu_fill_inst3[0]}] [get_ports                \
{lsu_ic_enable[7]}] [get_ports {lsu_ic_enable[6]}] [get_ports                  \
{lsu_ic_enable[5]}] [get_ports {lsu_ic_enable[4]}] [get_ports                  \
{lsu_ic_enable[3]}] [get_ports {lsu_ic_enable[2]}] [get_ports                  \
{lsu_ic_enable[1]}] [get_ports {lsu_ic_enable[0]}] [get_ports                  \
{lsu_ifu_no_miss[7]}] [get_ports {lsu_ifu_no_miss[6]}] [get_ports              \
{lsu_ifu_no_miss[5]}] [get_ports {lsu_ifu_no_miss[4]}] [get_ports              \
{lsu_ifu_no_miss[3]}] [get_ports {lsu_ifu_no_miss[2]}] [get_ports              \
{lsu_ifu_no_miss[1]}] [get_ports {lsu_ifu_no_miss[0]}] [get_ports              \
{lsu_ifu_ctxt_data[12]}] [get_ports {lsu_ifu_ctxt_data[11]}] [get_ports        \
{lsu_ifu_ctxt_data[10]}] [get_ports {lsu_ifu_ctxt_data[9]}] [get_ports         \
{lsu_ifu_ctxt_data[8]}] [get_ports {lsu_ifu_ctxt_data[7]}] [get_ports          \
{lsu_ifu_ctxt_data[6]}] [get_ports {lsu_ifu_ctxt_data[5]}] [get_ports          \
{lsu_ifu_ctxt_data[4]}] [get_ports {lsu_ifu_ctxt_data[3]}] [get_ports          \
{lsu_ifu_ctxt_data[2]}] [get_ports {lsu_ifu_ctxt_data[1]}] [get_ports          \
{lsu_ifu_ctxt_data[0]}] [get_ports {lsu_ifu_tid_w[2]}] [get_ports              \
{lsu_ifu_tid_w[1]}] [get_ports {lsu_ifu_tid_w[0]}] [get_ports                  \
lsu_ifu_wr_p0ctxt] [get_ports lsu_ifu_wr_p1ctxt] [get_ports lsu_ifu_wr_pid]    \
[get_ports {lsu_immu_enable[7]}] [get_ports {lsu_immu_enable[6]}] [get_ports   \
{lsu_immu_enable[5]}] [get_ports {lsu_immu_enable[4]}] [get_ports              \
{lsu_immu_enable[3]}] [get_ports {lsu_immu_enable[2]}] [get_ports              \
{lsu_immu_enable[1]}] [get_ports {lsu_immu_enable[0]}] [get_ports              \
lsu_ifu_ftu_pmen] [get_ports lsu_ic_pmen] [get_ports {cmu_fill_wrway[2]}]      \
[get_ports {cmu_fill_wrway[1]}] [get_ports {cmu_fill_wrway[0]}] [get_ports     \
{cmu_instr_v[3]}] [get_ports {cmu_instr_v[2]}] [get_ports {cmu_instr_v[1]}]    \
[get_ports {cmu_instr_v[0]}] [get_ports {cmu_ic_data[263]}] [get_ports         \
{cmu_ic_data[262]}] [get_ports {cmu_ic_data[261]}] [get_ports                  \
{cmu_ic_data[260]}] [get_ports {cmu_ic_data[259]}] [get_ports                  \
{cmu_ic_data[258]}] [get_ports {cmu_ic_data[257]}] [get_ports                  \
{cmu_ic_data[256]}] [get_ports {cmu_ic_data[255]}] [get_ports                  \
{cmu_ic_data[254]}] [get_ports {cmu_ic_data[253]}] [get_ports                  \
{cmu_ic_data[252]}] [get_ports {cmu_ic_data[251]}] [get_ports                  \
{cmu_ic_data[250]}] [get_ports {cmu_ic_data[249]}] [get_ports                  \
{cmu_ic_data[248]}] [get_ports {cmu_ic_data[247]}] [get_ports                  \
{cmu_ic_data[246]}] [get_ports {cmu_ic_data[245]}] [get_ports                  \
{cmu_ic_data[244]}] [get_ports {cmu_ic_data[243]}] [get_ports                  \
{cmu_ic_data[242]}] [get_ports {cmu_ic_data[241]}] [get_ports                  \
{cmu_ic_data[240]}] [get_ports {cmu_ic_data[239]}] [get_ports                  \
{cmu_ic_data[238]}] [get_ports {cmu_ic_data[237]}] [get_ports                  \
{cmu_ic_data[236]}] [get_ports {cmu_ic_data[235]}] [get_ports                  \
{cmu_ic_data[234]}] [get_ports {cmu_ic_data[233]}] [get_ports                  \
{cmu_ic_data[232]}] [get_ports {cmu_ic_data[231]}] [get_ports                  \
{cmu_ic_data[230]}] [get_ports {cmu_ic_data[229]}] [get_ports                  \
{cmu_ic_data[228]}] [get_ports {cmu_ic_data[227]}] [get_ports                  \
{cmu_ic_data[226]}] [get_ports {cmu_ic_data[225]}] [get_ports                  \
{cmu_ic_data[224]}] [get_ports {cmu_ic_data[223]}] [get_ports                  \
{cmu_ic_data[222]}] [get_ports {cmu_ic_data[221]}] [get_ports                  \
{cmu_ic_data[220]}] [get_ports {cmu_ic_data[219]}] [get_ports                  \
{cmu_ic_data[218]}] [get_ports {cmu_ic_data[217]}] [get_ports                  \
{cmu_ic_data[216]}] [get_ports {cmu_ic_data[215]}] [get_ports                  \
{cmu_ic_data[214]}] [get_ports {cmu_ic_data[213]}] [get_ports                  \
{cmu_ic_data[212]}] [get_ports {cmu_ic_data[211]}] [get_ports                  \
{cmu_ic_data[210]}] [get_ports {cmu_ic_data[209]}] [get_ports                  \
{cmu_ic_data[208]}] [get_ports {cmu_ic_data[207]}] [get_ports                  \
{cmu_ic_data[206]}] [get_ports {cmu_ic_data[205]}] [get_ports                  \
{cmu_ic_data[204]}] [get_ports {cmu_ic_data[203]}] [get_ports                  \
{cmu_ic_data[202]}] [get_ports {cmu_ic_data[201]}] [get_ports                  \
{cmu_ic_data[200]}] [get_ports {cmu_ic_data[199]}] [get_ports                  \
{cmu_ic_data[198]}] [get_ports {cmu_ic_data[197]}] [get_ports                  \
{cmu_ic_data[196]}] [get_ports {cmu_ic_data[195]}] [get_ports                  \
{cmu_ic_data[194]}] [get_ports {cmu_ic_data[193]}] [get_ports                  \
{cmu_ic_data[192]}] [get_ports {cmu_ic_data[191]}] [get_ports                  \
{cmu_ic_data[190]}] [get_ports {cmu_ic_data[189]}] [get_ports                  \
{cmu_ic_data[188]}] [get_ports {cmu_ic_data[187]}] [get_ports                  \
{cmu_ic_data[186]}] [get_ports {cmu_ic_data[185]}] [get_ports                  \
{cmu_ic_data[184]}] [get_ports {cmu_ic_data[183]}] [get_ports                  \
{cmu_ic_data[182]}] [get_ports {cmu_ic_data[181]}] [get_ports                  \
{cmu_ic_data[180]}] [get_ports {cmu_ic_data[179]}] [get_ports                  \
{cmu_ic_data[178]}] [get_ports {cmu_ic_data[177]}] [get_ports                  \
{cmu_ic_data[176]}] [get_ports {cmu_ic_data[175]}] [get_ports                  \
{cmu_ic_data[174]}] [get_ports {cmu_ic_data[173]}] [get_ports                  \
{cmu_ic_data[172]}] [get_ports {cmu_ic_data[171]}] [get_ports                  \
{cmu_ic_data[170]}] [get_ports {cmu_ic_data[169]}] [get_ports                  \
{cmu_ic_data[168]}] [get_ports {cmu_ic_data[167]}] [get_ports                  \
{cmu_ic_data[166]}] [get_ports {cmu_ic_data[165]}] [get_ports                  \
{cmu_ic_data[164]}] [get_ports {cmu_ic_data[163]}] [get_ports                  \
{cmu_ic_data[162]}] [get_ports {cmu_ic_data[161]}] [get_ports                  \
{cmu_ic_data[160]}] [get_ports {cmu_ic_data[159]}] [get_ports                  \
{cmu_ic_data[158]}] [get_ports {cmu_ic_data[157]}] [get_ports                  \
{cmu_ic_data[156]}] [get_ports {cmu_ic_data[155]}] [get_ports                  \
{cmu_ic_data[154]}] [get_ports {cmu_ic_data[153]}] [get_ports                  \
{cmu_ic_data[152]}] [get_ports {cmu_ic_data[151]}] [get_ports                  \
{cmu_ic_data[150]}] [get_ports {cmu_ic_data[149]}] [get_ports                  \
{cmu_ic_data[148]}] [get_ports {cmu_ic_data[147]}] [get_ports                  \
{cmu_ic_data[146]}] [get_ports {cmu_ic_data[145]}] [get_ports                  \
{cmu_ic_data[144]}] [get_ports {cmu_ic_data[143]}] [get_ports                  \
{cmu_ic_data[142]}] [get_ports {cmu_ic_data[141]}] [get_ports                  \
{cmu_ic_data[140]}] [get_ports {cmu_ic_data[139]}] [get_ports                  \
{cmu_ic_data[138]}] [get_ports {cmu_ic_data[137]}] [get_ports                  \
{cmu_ic_data[136]}] [get_ports {cmu_ic_data[135]}] [get_ports                  \
{cmu_ic_data[134]}] [get_ports {cmu_ic_data[133]}] [get_ports                  \
{cmu_ic_data[132]}] [get_ports {cmu_ic_data[131]}] [get_ports                  \
{cmu_ic_data[130]}] [get_ports {cmu_ic_data[129]}] [get_ports                  \
{cmu_ic_data[128]}] [get_ports {cmu_ic_data[127]}] [get_ports                  \
{cmu_ic_data[126]}] [get_ports {cmu_ic_data[125]}] [get_ports                  \
{cmu_ic_data[124]}] [get_ports {cmu_ic_data[123]}] [get_ports                  \
{cmu_ic_data[122]}] [get_ports {cmu_ic_data[121]}] [get_ports                  \
{cmu_ic_data[120]}] [get_ports {cmu_ic_data[119]}] [get_ports                  \
{cmu_ic_data[118]}] [get_ports {cmu_ic_data[117]}] [get_ports                  \
{cmu_ic_data[116]}] [get_ports {cmu_ic_data[115]}] [get_ports                  \
{cmu_ic_data[114]}] [get_ports {cmu_ic_data[113]}] [get_ports                  \
{cmu_ic_data[112]}] [get_ports {cmu_ic_data[111]}] [get_ports                  \
{cmu_ic_data[110]}] [get_ports {cmu_ic_data[109]}] [get_ports                  \
{cmu_ic_data[108]}] [get_ports {cmu_ic_data[107]}] [get_ports                  \
{cmu_ic_data[106]}] [get_ports {cmu_ic_data[105]}] [get_ports                  \
{cmu_ic_data[104]}] [get_ports {cmu_ic_data[103]}] [get_ports                  \
{cmu_ic_data[102]}] [get_ports {cmu_ic_data[101]}] [get_ports                  \
{cmu_ic_data[100]}] [get_ports {cmu_ic_data[99]}] [get_ports                   \
{cmu_ic_data[98]}] [get_ports {cmu_ic_data[97]}] [get_ports {cmu_ic_data[96]}] \
[get_ports {cmu_ic_data[95]}] [get_ports {cmu_ic_data[94]}] [get_ports         \
{cmu_ic_data[93]}] [get_ports {cmu_ic_data[92]}] [get_ports {cmu_ic_data[91]}] \
[get_ports {cmu_ic_data[90]}] [get_ports {cmu_ic_data[89]}] [get_ports         \
{cmu_ic_data[88]}] [get_ports {cmu_ic_data[87]}] [get_ports {cmu_ic_data[86]}] \
[get_ports {cmu_ic_data[85]}] [get_ports {cmu_ic_data[84]}] [get_ports         \
{cmu_ic_data[83]}] [get_ports {cmu_ic_data[82]}] [get_ports {cmu_ic_data[81]}] \
[get_ports {cmu_ic_data[80]}] [get_ports {cmu_ic_data[79]}] [get_ports         \
{cmu_ic_data[78]}] [get_ports {cmu_ic_data[77]}] [get_ports {cmu_ic_data[76]}] \
[get_ports {cmu_ic_data[75]}] [get_ports {cmu_ic_data[74]}] [get_ports         \
{cmu_ic_data[73]}] [get_ports {cmu_ic_data[72]}] [get_ports {cmu_ic_data[71]}] \
[get_ports {cmu_ic_data[70]}] [get_ports {cmu_ic_data[69]}] [get_ports         \
{cmu_ic_data[68]}] [get_ports {cmu_ic_data[67]}] [get_ports {cmu_ic_data[66]}] \
[get_ports {cmu_ic_data[65]}] [get_ports {cmu_ic_data[64]}] [get_ports         \
{cmu_ic_data[63]}] [get_ports {cmu_ic_data[62]}] [get_ports {cmu_ic_data[61]}] \
[get_ports {cmu_ic_data[60]}] [get_ports {cmu_ic_data[59]}] [get_ports         \
{cmu_ic_data[58]}] [get_ports {cmu_ic_data[57]}] [get_ports {cmu_ic_data[56]}] \
[get_ports {cmu_ic_data[55]}] [get_ports {cmu_ic_data[54]}] [get_ports         \
{cmu_ic_data[53]}] [get_ports {cmu_ic_data[52]}] [get_ports {cmu_ic_data[51]}] \
[get_ports {cmu_ic_data[50]}] [get_ports {cmu_ic_data[49]}] [get_ports         \
{cmu_ic_data[48]}] [get_ports {cmu_ic_data[47]}] [get_ports {cmu_ic_data[46]}] \
[get_ports {cmu_ic_data[45]}] [get_ports {cmu_ic_data[44]}] [get_ports         \
{cmu_ic_data[43]}] [get_ports {cmu_ic_data[42]}] [get_ports {cmu_ic_data[41]}] \
[get_ports {cmu_ic_data[40]}] [get_ports {cmu_ic_data[39]}] [get_ports         \
{cmu_ic_data[38]}] [get_ports {cmu_ic_data[37]}] [get_ports {cmu_ic_data[36]}] \
[get_ports {cmu_ic_data[35]}] [get_ports {cmu_ic_data[34]}] [get_ports         \
{cmu_ic_data[33]}] [get_ports {cmu_ic_data[32]}] [get_ports {cmu_ic_data[31]}] \
[get_ports {cmu_ic_data[30]}] [get_ports {cmu_ic_data[29]}] [get_ports         \
{cmu_ic_data[28]}] [get_ports {cmu_ic_data[27]}] [get_ports {cmu_ic_data[26]}] \
[get_ports {cmu_ic_data[25]}] [get_ports {cmu_ic_data[24]}] [get_ports         \
{cmu_ic_data[23]}] [get_ports {cmu_ic_data[22]}] [get_ports {cmu_ic_data[21]}] \
[get_ports {cmu_ic_data[20]}] [get_ports {cmu_ic_data[19]}] [get_ports         \
{cmu_ic_data[18]}] [get_ports {cmu_ic_data[17]}] [get_ports {cmu_ic_data[16]}] \
[get_ports {cmu_ic_data[15]}] [get_ports {cmu_ic_data[14]}] [get_ports         \
{cmu_ic_data[13]}] [get_ports {cmu_ic_data[12]}] [get_ports {cmu_ic_data[11]}] \
[get_ports {cmu_ic_data[10]}] [get_ports {cmu_ic_data[9]}] [get_ports          \
{cmu_ic_data[8]}] [get_ports {cmu_ic_data[7]}] [get_ports {cmu_ic_data[6]}]    \
[get_ports {cmu_ic_data[5]}] [get_ports {cmu_ic_data[4]}] [get_ports           \
{cmu_ic_data[3]}] [get_ports {cmu_ic_data[2]}] [get_ports {cmu_ic_data[1]}]    \
[get_ports {cmu_ic_data[0]}] [get_ports {mmu_index[6]}] [get_ports             \
{mmu_index[5]}] [get_ports {mmu_index[4]}] [get_ports {mmu_index[3]}]          \
[get_ports {mmu_index[2]}] [get_ports {mmu_index[1]}] [get_ports               \
{mmu_index[0]}] [get_ports efu_spc_fuse_data] [get_ports                       \
efu_spc_fuse_ixfer_en] [get_ports slow_cmp_sync_en] [get_ports                 \
cmp_slow_sync_en] [get_ports efu_spc_fuse_iclr] [get_ports vnw_ary]]  -to [list [get_pins ftu_asi_ctl_spares_spare3_flop_q_reg/D] [get_pins         \
{ftu_asi_ctl_indet_comp_state_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_asi_ctl_indet_comp_state_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[13]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[14]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[15]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[16]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[17]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[18]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[19]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[20]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[21]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[22]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[23]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[24]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[25]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[26]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[27]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[28]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[29]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[30]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[31]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[32]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[33]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[34]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[35]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[36]/D}] [get_pins                       \
{ftu_asi_ctl_wr_request_pending_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_asi_ctl_wr_request_pending_reg_d0_0_q_reg[1]/D}] [get_pins                \
{ftu_asi_ctl_rd_is_first_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_asi_ctl_wr_way_bf_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_asi_ctl_wr_way_bf_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_asi_ctl_wr_way_bf_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_asi_ctl_rd_way_bf_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_asi_ctl_rd_way_bf_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_asi_ctl_rd_way_bf_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[13]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[14]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[15]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[16]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[17]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[18]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[19]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[20]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[21]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[22]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[23]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[24]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[25]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[26]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[27]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[28]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[29]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[30]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[31]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[32]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[33]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[34]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[35]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[36]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[13]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[14]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[15]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[16]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[17]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[18]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[19]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[20]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[21]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[22]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[23]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[24]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[25]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[26]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[27]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[28]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[29]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[30]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[31]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[32]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[33]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[34]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[35]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[36]/D}] [get_pins                       \
{ftu_asi_ctl_pr_tid_rd_ret_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_asi_ctl_pr_tid_rd_ret_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_asi_ctl_pr_tid_rd_ret_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_asi_ctl_pr_tid_wr_ret_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_asi_ctl_pr_tid_wr_ret_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_asi_ctl_pr_tid_wr_ret_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[8]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[9]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[10]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[11]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[12]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[13]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[14]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[15]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[16]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[17]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[18]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[19]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[20]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[21]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[22]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[23]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[24]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[25]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[26]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[27]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[28]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[29]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[30]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[31]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[32]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[33]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[34]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[35]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[36]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[37]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[38]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[39]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[40]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[41]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[42]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[43]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[44]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[45]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[46]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[47]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[48]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[49]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[50]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[51]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[52]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[53]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[54]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[55]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[56]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[57]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[58]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[59]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[60]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[61]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[62]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[63]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg3_ctl_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[0]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[1]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[2]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[3]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[4]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[5]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[6]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[7]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[8]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[9]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[10]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[11]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[12]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[13]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[14]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[15]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[16]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[17]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[18]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[19]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[20]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[21]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[22]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[23]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[24]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[25]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[26]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[27]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[28]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[29]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[30]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[31]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[32]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[33]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[34]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[35]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[36]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[37]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[38]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[39]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[40]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[41]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[42]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[43]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[44]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[45]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[46]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[47]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[48]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[49]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[50]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[51]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[52]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[53]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[54]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[55]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[56]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[57]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[58]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[59]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[60]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[61]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[62]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[63]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_decctl_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_asi_ctl_rng_stg3_decctl_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_decctl_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_decctl_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_ctl_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_asi_ctl_rng_stg2_ctl_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_asi_ctl_rng_stg2_ctl_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[8]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[9]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[10]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[11]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[12]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[13]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[14]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[15]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[16]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[17]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[18]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[19]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[20]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[21]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[22]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[23]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[24]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[25]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[26]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[27]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[28]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[29]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[30]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[31]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[32]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[33]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[34]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[35]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[36]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[37]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[38]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[39]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[40]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[41]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[42]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[43]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[44]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[45]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[46]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[47]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[48]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[49]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[50]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[51]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[52]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[53]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[54]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[55]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[56]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[57]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[58]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[59]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[60]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[61]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[62]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[63]/D}] [get_pins                        \
{ftu_asi_ctl_wr_req_ff_d0_0_q_reg[0]/D}] [get_pins                             \
{ftu_asi_ctl_wr_req_ff_d0_0_q_reg[1]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg1_ctl_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[8]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[9]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[10]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[11]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[12]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[13]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[14]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[15]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[16]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[17]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[18]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[19]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[20]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[21]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[22]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[23]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[24]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[25]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[26]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[27]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[28]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[29]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[30]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[31]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[32]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[33]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[34]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[35]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[36]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[37]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[38]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[39]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[40]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[41]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[42]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[43]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[44]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[45]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[46]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[47]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[48]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[49]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[50]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[51]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[52]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[53]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[54]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[55]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[56]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[57]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[58]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[59]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[60]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[61]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[62]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[63]/D}] [get_pins                        \
{ftu_asi_ctl_asi_it_rd_done_reg_d0_0_q_reg[0]/D}] [get_pins                    \
ftu_asi_ctl_clkgen_c_0_l1en_reg/D] [get_pins                                   \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[8]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[9]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[10]/D}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[11]/D}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[12]/D}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[13]/D}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[14]/D}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[15]/D}] [get_pins                      \
ftu_byp_dp_itb_data_for_cam_c0_0_l1en_reg/D] [get_pins                         \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[2]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[3]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[4]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[5]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[6]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[7]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[8]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[9]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[10]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[11]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[12]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[13]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[14]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[15]/D}] [get_pins                     \
ftu_byp_dp_bist_data_stage_c_c0_0_l1en_reg/D] [get_pins                        \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[5]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[6]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[7]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[8]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[9]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[10]/D}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[11]/D}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[12]/D}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[13]/D}] [get_pins                 \
ftu_byp_dp_bist_data_stage_dup_b_c0_0_l1en_reg/D] [get_pins                    \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[2]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[3]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[4]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[12]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[13]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[14]/D}] [get_pins                     \
ftu_byp_dp_bist_data_stage_b_c0_0_l1en_reg/D] [get_pins                        \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[2]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[3]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[4]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[5]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[6]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[7]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[8]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[9]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[10]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[11]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[12]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[13]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[14]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[15]/D}] [get_pins                     \
ftu_byp_dp_bist_data_stage_a_c0_0_l1en_reg/D] [get_pins                        \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[5]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[6]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[7]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[8]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[9]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[10]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[11]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[12]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[13]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[14]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[15]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[16]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[17]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[18]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[19]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[20]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[21]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[22]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[23]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[24]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[25]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[26]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[27]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[28]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[29]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[30]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[31]/D}] [get_pins                  \
ftu_byp_dp_itlb_w_bist_data_mux_c0_0_l1en_reg/D] [get_pins                     \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[31]/D}] [get_pins                         \
ftu_byp_dp_itlb_bist_mux_c0_0_l1en_reg/D] [get_pins                            \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[0]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[1]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[2]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[3]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[4]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[5]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[6]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[7]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[8]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[9]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[10]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[11]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[12]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[13]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[14]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[15]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[16]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[17]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[18]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[19]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[20]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[21]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[22]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[23]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[24]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[25]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[26]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[27]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[28]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[29]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[30]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[31]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[32]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[33]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[34]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[35]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[36]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[37]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[38]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[39]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[40]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[41]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[42]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[43]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[44]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[45]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[46]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[47]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[48]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[49]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[50]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[51]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[52]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[53]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[54]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[55]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[56]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[57]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[58]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[59]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[60]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[61]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[62]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[63]/D}] [get_pins                          \
ftu_byp_dp_asi_itlb_mux_c0_0_l1en_reg/D] [get_pins                             \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[0]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[1]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[2]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[3]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[4]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[5]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[6]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[7]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[8]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[9]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[10]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[11]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[12]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[13]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[14]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[15]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[16]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[17]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[18]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[19]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[20]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[21]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[22]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[23]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[24]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[25]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[26]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[27]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[28]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[29]/D}] [get_pins                           \
ftu_byp_dp_asi_tag_mux_c0_0_l1en_reg/D] [get_pins                              \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[32]/D}] [get_pins                         \
ftu_byp_dp_asi_word_muxx_c0_0_l1en_reg/D] [get_pins                            \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[23]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[24]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[25]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[26]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[27]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[28]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[29]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[30]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[31]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[32]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[33]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[34]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[35]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[36]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[37]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[38]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[39]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[40]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[41]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[42]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[43]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[44]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[45]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[46]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[47]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[48]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[49]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[50]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[51]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[52]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[53]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[54]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[55]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[56]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[57]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[58]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[59]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[60]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[61]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[62]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[63]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[64]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[65]/D}] [get_pins                    \
ftu_byp_dp_by_pass_i2i3_c_reg_c0_0_l1en_reg/D] [get_pins                       \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[23]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[24]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[25]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[26]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[27]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[28]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[29]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[30]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[31]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[32]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[33]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[34]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[35]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[36]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[37]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[38]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[39]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[40]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[41]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[42]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[43]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[44]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[45]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[46]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[47]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[48]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[49]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[50]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[51]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[52]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[53]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[54]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[55]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[56]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[57]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[58]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[59]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[60]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[61]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[62]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[63]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[64]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[65]/D}] [get_pins                    \
ftu_byp_dp_by_pass_i0i1_c_reg_c0_0_l1en_reg/D] [get_pins                       \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[23]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[24]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[25]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[26]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[27]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[28]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[29]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[30]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[31]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[32]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[33]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[34]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[35]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[36]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[37]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[38]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[39]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[40]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[41]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[42]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[43]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[44]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[45]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[46]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[47]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[48]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[49]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[50]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[51]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[52]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[53]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[54]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[55]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[56]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[57]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[58]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[59]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[60]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[61]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[62]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[63]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[64]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[65]/D}] [get_pins                    \
ftu_byp_dp_by_pass_i2i3_f_reg_c0_0_l1en_reg/D] [get_pins                       \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[23]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[24]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[25]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[26]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[27]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[28]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[29]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[30]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[31]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[32]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[33]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[34]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[35]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[36]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[37]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[38]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[39]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[40]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[41]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[42]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[43]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[44]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[45]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[46]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[47]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[48]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[49]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[50]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[51]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[52]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[53]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[54]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[55]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[56]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[57]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[58]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[59]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[60]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[61]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[62]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[63]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[64]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[65]/D}] [get_pins                    \
ftu_byp_dp_by_pass_i0i1_f_reg_c0_0_l1en_reg/D] [get_pins                       \
{ftu_tfc_ctl_tsm7_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm7_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm7_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm7_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm7_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm7_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm7_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm7_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm7_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm7_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm7_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm7_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm7_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm7_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm7_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm7_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm7_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm7_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm7_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm7_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm7_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm7_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm7_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm7_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm7_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm7_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm6_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm6_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm6_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm6_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm6_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm6_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm6_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm6_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm6_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm6_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm6_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm6_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm6_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm6_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm6_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm6_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm6_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm6_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm6_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm6_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm6_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm6_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm6_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm6_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm6_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm6_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm5_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm5_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm5_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm5_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm5_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm5_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm5_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm5_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm5_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm5_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm5_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm5_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm5_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm5_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm5_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm5_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm5_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm5_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm5_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm5_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm5_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm5_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm5_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm5_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm5_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm5_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm4_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm4_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm4_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm4_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm4_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm4_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm4_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm4_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm4_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm4_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm4_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm4_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm4_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm4_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm4_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm4_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm4_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm4_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm4_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm4_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm4_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm4_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm4_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm4_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm4_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm4_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm3_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm3_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm3_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm3_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm3_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm3_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm3_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm3_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm3_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm3_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm3_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm3_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm3_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm3_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm3_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm3_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm3_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm3_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm3_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm3_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm3_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm3_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm3_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm3_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm3_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm3_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm2_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm2_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm2_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm2_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm2_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm2_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm2_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm2_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm2_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm2_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm2_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm2_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm2_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm2_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm2_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm2_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm2_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm2_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm2_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm2_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm2_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm2_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm2_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm2_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm2_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm2_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm1_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm1_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm1_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm1_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm1_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm1_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm1_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm1_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm1_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm1_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm1_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm1_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm1_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm1_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm1_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm1_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm1_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm1_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm1_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm1_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm1_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm1_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm1_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm1_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm1_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm1_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm0_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm0_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm0_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm0_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm0_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm0_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm0_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm0_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm0_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm0_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm0_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm0_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm0_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm0_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm0_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm0_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm0_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm0_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm0_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm0_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm0_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm0_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm0_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm0_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm0_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm0_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
ftu_tfc_ctl_clkgen_c_0_l1en_reg/D] [get_pins                                   \
{ftu_ftp_ctl_thr7_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr7_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr7_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_thr6_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr6_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr6_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_thr5_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr5_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr5_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_thr4_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr4_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr4_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_thr3_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr3_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr3_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_thr2_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr2_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr2_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_thr1_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr1_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr1_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_thr0_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr0_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr0_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_pre_sel_am_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ftp_ctl_pre_sel_am_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ftp_ctl_reload_latch_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_reload_latch_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_ftp_ctl_by_pass_v_c_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ftp_ctl_by_pass_v_f_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ftp_ctl_cycle_3_by_pass_c_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_ftp_ctl_cycle_3_by_pass_f_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_ftp_ctl_cycle_2_by_pass_f_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[1]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[2]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[3]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[4]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[5]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[6]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[7]/D}] [get_pins                 \
{ftu_ftp_ctl_byp_valid_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[1]/D}] [get_pins               \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[2]/D}] [get_pins               \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[3]/D}] [get_pins               \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[4]/D}] [get_pins               \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[5]/D}] [get_pins               \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[6]/D}] [get_pins               \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[7]/D}] [get_pins               \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[8]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[9]/D}] [get_pins                       \
{ftu_ftp_ctl_fetch_v_c_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_ftp_ctl_fetch_v_f_dup_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_fetch_v_f_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ftp_ctl_itlb_sel_pa_f_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_itlb_sel_data_f_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[1]/D}] [get_pins                    \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[2]/D}] [get_pins                    \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[3]/D}] [get_pins                    \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[4]/D}] [get_pins                    \
{ftu_ftp_ctl_asi_it_rd_done_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_ftp_ctl_asi_wr_done_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ftp_ctl_asi_rd_done_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ftp_ctl_it_rd_done_c_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_it_rd_done_f_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_tg_wr_done_f_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_tg_rd_done_c_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_tg_rd_done_f_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_ic_wr_done_f_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_ic_rd_done_p_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_ic_rd_done_c_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_ic_rd_done_f_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_cam_vld_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_ftp_ctl_fill_req_bf_q_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_itlb_probe_l_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_ith_det_req_ff_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_ftp_ctl_itd_rd_req_ff_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_itt_rd_req_ff_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_tg_rd_req_ff_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_tg_wr_req_ff_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_ic_rd_req_ff_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_ic_wr_req_ff_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_wr_request_pending_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_ftp_ctl_wr_request_pending_reg_d0_0_q_reg[1]/D}] [get_pins                \
{ftu_ftp_ctl_rd_is_first_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ftp_ctl_inv_line_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[5]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[6]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[7]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[5]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[6]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[7]/D}] [get_pins                  \
{ftu_ftp_ctl_favor_top_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[0]/D}] [get_pins                              \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[1]/D}] [get_pins                              \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[2]/D}] [get_pins                              \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[3]/D}] [get_pins                              \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[4]/D}] [get_pins                              \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[5]/D}] [get_pins                              \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[6]/D}] [get_pins                              \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[7]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[0]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[1]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[2]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[3]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[4]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[5]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[6]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[7]/D}] [get_pins                              \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[0]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[1]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[2]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[3]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[4]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[5]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[6]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[7]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[0]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[1]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[2]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[3]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[4]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[5]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[6]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[7]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[8]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[9]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[10]/D}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[11]/D}] [get_pins                           \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[0]/D}] [get_pins                                \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[1]/D}] [get_pins                                \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[2]/D}] [get_pins                                \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[3]/D}] [get_pins                                \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[4]/D}] [get_pins                                \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[5]/D}] [get_pins                                \
ftu_ftp_ctl_clkgen_pm_c_0_l1en_reg/D] [get_pins                                \
ftu_ftp_ctl_clkgen_c_0_l1en_reg/D] [get_pins                                   \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[7]/D}] [get_pins                       \
ftu_itd_dp_mbist_in_dup_reg_c0_0_l1en_reg/D] [get_pins                         \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[0]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[1]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[2]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[3]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[4]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[5]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[6]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[7]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[8]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[9]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[10]/D}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[11]/D}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[12]/D}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[13]/D}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[14]/D}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[15]/D}] [get_pins                          \
ftu_itd_dp_mbist_in_reg_c0_0_l1en_reg/D] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[0]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[1]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[2]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[3]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[4]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[5]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[6]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[7]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[8]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[9]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[10]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[11]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[12]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[13]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[14]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[15]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[16]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[17]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[18]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[19]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[20]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[21]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[22]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[23]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[24]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[25]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[26]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[27]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[28]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[29]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[30]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[31]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[32]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[33]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[34]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[35]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[36]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[37]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[38]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[39]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[40]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[41]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[42]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[43]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[44]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[45]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[46]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[47]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[48]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[49]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[50]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[51]/D}] [get_pins                              \
ftu_itd_dp_tte2_lat_c0_0_l1en_reg/D] [get_pins                                 \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[5]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[6]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[7]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[8]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[9]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[10]/D}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[11]/D}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[12]/D}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[13]/D}] [get_pins                  \
ftu_itd_dp_context_to_write_reg_c0_0_l1en_reg/D] [get_pins                     \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[1]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[2]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[3]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[4]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[5]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[6]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[7]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[8]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[9]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[10]/D}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[11]/D}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[12]/D}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[13]/D}] [get_pins                   \
ftu_itd_dp_write_context_1_reg_c0_0_l1en_reg/D] [get_pins                      \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[1]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[2]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[3]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[4]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[5]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[6]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[7]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[8]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[9]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[10]/D}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[11]/D}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[12]/D}] [get_pins                   \
ftu_itd_dp_write_context_0_reg_c0_0_l1en_reg/D] [get_pins                      \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[12]/D}] [get_pins                       \
ftu_itd_dp_access_tag_reg0_c0_0_l1en_reg/D] [get_pins                          \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[8]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[9]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[10]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[11]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[12]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[14]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[15]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[16]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[18]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[19]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[20]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[21]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[22]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[23]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[26]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[27]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[28]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[29]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[30]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[31]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[32]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[33]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[34]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[35]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[36]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[37]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[38]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[39]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[40]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[41]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[42]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[43]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[44]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[45]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[46]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[47]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[48]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[49]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[50]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[51]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[52]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[53]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[54]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[55]/D}] [get_pins                        \
ftu_itd_dp_access_tag_reg_c0_0_l1en_reg/D] [get_pins                           \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[0]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[1]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[4]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[5]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[6]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[7]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[8]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[9]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[11]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[12]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[13]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[14]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[15]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[16]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[17]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[18]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[19]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[20]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[21]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[22]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[23]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[24]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[25]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[26]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[27]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[28]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[29]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[30]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[31]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[32]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[33]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[34]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[35]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[36]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[37]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[38]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[39]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[40]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[41]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[42]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[43]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[44]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[45]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[46]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[47]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[48]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[49]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[50]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[51]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[52]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[53]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[54]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[55]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[56]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[57]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[58]/D}] [get_pins                              \
ftu_itd_dp_tte1_lat_c0_0_l1en_reg/D] [get_pins                                 \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[0]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[1]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[2]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[3]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[4]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[5]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[6]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[7]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[8]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[9]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[10]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[11]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[12]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[13]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[14]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[15]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[16]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[17]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[18]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[19]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[20]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[21]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[22]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[23]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[24]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[25]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[26]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[27]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[28]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[29]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[30]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[31]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[32]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[33]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[34]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[35]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[36]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[37]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[38]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[39]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[40]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[41]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[42]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[43]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[44]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[45]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[46]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[47]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[48]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[49]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[50]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[51]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[52]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[53]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[54]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[55]/D}] [get_pins                              \
ftu_itd_dp_tte0_lat_c0_0_l1en_reg/D] [get_pins                                 \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_itc_ctl_wr_vld_latch_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_itc_ctl_wr_vld_latch_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_itc_ctl_wr_vld_latch_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_itc_ctl_reload1_latch_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_itc_ctl_demap_c1_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_itc_ctl_demap_c1_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_itc_ctl_demap_c1_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_itc_ctl_demap_c0_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_itc_ctl_demap_c0_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_itc_ctl_demap_c0_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[0]/D}] [get_pins                              \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[1]/D}] [get_pins                              \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[2]/D}] [get_pins                              \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[3]/D}] [get_pins                              \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[4]/D}] [get_pins                              \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[5]/D}] [get_pins                              \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[6]/D}] [get_pins                              \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[7]/D}] [get_pins                              \
{ftu_itc_ctl_tte0_lat_d0_0_q_reg[0]/D}] [get_pins                              \
{ftu_itc_ctl_tte0_lat_d0_0_q_reg[1]/D}] [get_pins                              \
{ftu_itc_ctl_tte0_lat_d0_0_q_reg[2]/D}] [get_pins                              \
{ftu_itc_ctl_reload0_latch_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_itc_ctl_reload0_latch_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_itc_ctl_reload0_latch_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_itc_ctl_error_inj_latch_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_itc_ctl_error_inj_latch_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_itc_ctl_lsu_err_inj_sig_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_itc_ctl_lsu_err_inj_sig_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_itc_ctl_lsu_err_inj_sig_reg_d0_0_q_reg[2]/D}] [get_pins                   \
ftu_itc_ctl_clkgen_c_0_l1en_reg/D] [get_pins                                   \
hdr_sram_header_instance_spares_cmp_spare3_flop_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_rd_counter_d0_4_q_reg/D] [get_pins                 \
hdr_sram_header_instance_ff_rd_counter_d0_3_q_reg/D] [get_pins                 \
hdr_sram_header_instance_ff_rd_counter_d0_2_q_reg/D] [get_pins                 \
hdr_sram_header_instance_ff_rd_counter_d0_1_q_reg/D] [get_pins                 \
hdr_sram_header_instance_ff_rd_counter_d0_0_q_reg/D] [get_pins                 \
hdr_sram_header_instance_ff_counter_slice_d0_4_q_reg/D] [get_pins              \
hdr_sram_header_instance_ff_counter_slice_d0_3_q_reg/D] [get_pins              \
hdr_sram_header_instance_ff_counter_slice_d0_2_q_reg/D] [get_pins              \
hdr_sram_header_instance_ff_counter_slice_d0_1_q_reg/D] [get_pins              \
hdr_sram_header_instance_ff_counter_slice_d0_0_q_reg/D] [get_pins              \
hdr_sram_header_instance_ff_sync_sram_wr_d0_0_q_reg/D] [get_pins               \
hdr_sram_header_instance_ff_sync_sram_clr_d0_0_q_reg/D] [get_pins              \
hdr_sram_header_instance_ff_sync_read_data_d0_21_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_20_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_19_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_18_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_17_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_16_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_15_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_14_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_13_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_12_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_11_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_10_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_9_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_8_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_7_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_6_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_5_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_4_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_3_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_2_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_1_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_0_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_sram_data_d0_21_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_14_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_13_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_12_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_11_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_5_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_sram_data_d0_4_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_sram_data_d0_3_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_sram_data_d0_2_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_sram_data_d0_1_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_sram_data_d0_0_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_21_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_20_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_19_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_18_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_17_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_16_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_15_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_14_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_13_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_12_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_11_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_10_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_9_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_8_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_7_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_6_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_5_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_4_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_3_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_2_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_1_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_0_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_input_all_enable_d0_3_q_reg/D] [get_pins           \
hdr_sram_header_instance_ff_input_all_enable_d0_2_q_reg/D] [get_pins           \
hdr_sram_header_instance_ff_input_all_enable_d0_1_q_reg/D] [get_pins           \
hdr_sram_header_instance_ff_input_all_enable_d0_0_q_reg/D] [get_pins           \
hdr_sram_header_instance_ff_io_cmp_sync_en_d0_0_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_cmp_io_sync_en_d0_0_q_reg/D] [get_pins             \
hdr_sram_header_instance_clkgen_l1clk_c_0_l1en_reg/D] [get_pins                \
ftu_cms_ctl_spares_spare0_flop_q_reg/D] [get_pins                              \
{ftu_cms_ctl_ic_disabled_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[0]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[1]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[2]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[3]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[4]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[5]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[6]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[7]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[8]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[9]/D}] [get_pins                           \
ftu_cms_ctl_clkgen_c_0_l1en_reg/D] [get_pins                                   \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agc_ctl_invalidation_req_c_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[2]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[3]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[4]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[5]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[6]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[7]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[5]/D}] [get_pins                  \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[6]/D}] [get_pins                  \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[7]/D}] [get_pins                  \
{ftu_agc_ctl_single_thread_active_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[5]/D}] [get_pins                   \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[6]/D}] [get_pins                   \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[7]/D}] [get_pins                   \
{ftu_agc_ctl_excp_tid_d_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_excp_tid_d_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_excp_tid_d_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agc_ctl_tag_perror_en_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_tag_perror_en_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_tag_perror_en_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_tag_pe_way_d0_0_q_reg[0]/D}] [get_pins                            \
{ftu_agc_ctl_tag_pe_way_d0_0_q_reg[1]/D}] [get_pins                            \
{ftu_agc_ctl_tag_pe_way_d0_0_q_reg[2]/D}] [get_pins                            \
{ftu_agc_ctl_valid_err_way_p_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_valid_err_way_p_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_valid_err_way_p_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_fetch_way_p_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agc_ctl_fetch_way_p_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_agc_ctl_fetch_way_p_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[2]/D}] [get_pins                      \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[3]/D}] [get_pins                      \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_agc_ctl_thr_c_ic_disable_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_agc_ctl_thr_c_ic_enable_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agc_ctl_itc_real_c_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_itc_real_f_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_itc_real_f_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agc_ctl_itlb_cam_vld_c_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_agc_ctl_priv_state_c_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[0]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[1]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[2]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[3]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[4]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[5]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[6]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[7]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[8]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[9]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[10]/D}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[11]/D}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[12]/D}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[13]/D}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[14]/D}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[15]/D}] [get_pins                          \
{ftu_agc_ctl_any_instr_v_c_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_agc_ctl_data_ready_bf_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_evic_line_bf_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_agc_ctl_inv_line_bf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agc_ctl_inv_bit_5_bf_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_agc_ctl_addr_bit_5_bf_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_va_hole_excp_c_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[5]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[6]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[7]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_agc_ctl_vl_data_reg_d0_0_q_reg[0]/D}] [get_pins                           \
{ftu_agc_ctl_vl_data_reg_d0_0_q_reg[1]/D}] [get_pins                           \
{ftu_agc_ctl_asi_mbist_way_f_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_asi_mbist_way_f_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_asi_mbist_way_f_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_cmu_fill_wrway_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_agc_ctl_cmu_fill_wrway_reg_d0_0_q_reg[1]/D}] [get_pins                    \
{ftu_agc_ctl_cmu_fill_wrway_reg_d0_0_q_reg[2]/D}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[2]/D}] [get_pins                      \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[3]/D}] [get_pins                      \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[4]/D}] [get_pins                      \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[5]/D}] [get_pins                      \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[6]/D}] [get_pins                      \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[7]/D}] [get_pins                      \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[1]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[2]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[3]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[1]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[2]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[3]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_v_c_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agc_ctl_by_pass_v_f_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins             \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[1]/D}] [get_pins             \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[2]/D}] [get_pins             \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[3]/D}] [get_pins             \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[4]/D}] [get_pins             \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[5]/D}] [get_pins             \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[6]/D}] [get_pins             \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[7]/D}] [get_pins             \
{ftu_agc_ctl_cmu_any_data_ready_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_agc_ctl_cycle_3_by_pass_c_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_cycle_3_by_pass_f_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_cycle_2_by_pass_f_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_fetch_v_dup_c_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_fetchalid_cnq_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[5]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[6]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[7]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[1]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[2]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[3]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[4]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[5]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[6]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[7]/D}] [get_pins                 \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[1]/D}] [get_pins               \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[2]/D}] [get_pins               \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[3]/D}] [get_pins               \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[4]/D}] [get_pins               \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[5]/D}] [get_pins               \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[6]/D}] [get_pins               \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[7]/D}] [get_pins               \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[1]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[2]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[3]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[4]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[5]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[6]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[7]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[0]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[1]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[2]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[3]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[4]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[5]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[6]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[7]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[8]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[9]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[10]/D}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[11]/D}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[12]/D}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[13]/D}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[14]/D}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[15]/D}] [get_pins        \
{ftu_agc_ctl_exception_valid_kill1_reg_d0_0_q_reg[0]/D}] [get_pins             \
{ftu_agc_ctl_exception_valid_kill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_agc_ctl_kill_fetch_vc_2_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_kill_fetch_vc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[1]/D}] [get_pins                 \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[2]/D}] [get_pins                 \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[3]/D}] [get_pins                 \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[4]/D}] [get_pins                 \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[5]/D}] [get_pins                 \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[6]/D}] [get_pins                 \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[7]/D}] [get_pins                 \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[5]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[6]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[7]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[8]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[9]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[10]/D}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[11]/D}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[12]/D}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[13]/D}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[14]/D}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[15]/D}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_agc_ctl_sf_v_c_d0_0_q_reg[0]/D}] [get_pins                                \
{ftu_agc_ctl_sf_valid_by_pass_c_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_agc_ctl_sf_valid_by_pass_f_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[2]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[3]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[4]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[5]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[6]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[7]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[2]/D}] [get_pins              \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[3]/D}] [get_pins              \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[4]/D}] [get_pins              \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[5]/D}] [get_pins              \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[6]/D}] [get_pins              \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[7]/D}] [get_pins              \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[5]/D}] [get_pins                  \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[6]/D}] [get_pins                  \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[7]/D}] [get_pins                  \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[5]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[6]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[7]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[8]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[9]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[10]/D}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[11]/D}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[2]/D}] [get_pins                      \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[3]/D}] [get_pins                      \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[4]/D}] [get_pins                      \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[5]/D}] [get_pins                      \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[6]/D}] [get_pins                      \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[7]/D}] [get_pins                      \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[5]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[6]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[7]/D}] [get_pins                   \
ftu_agc_ctl_scancollar_out_clkgen_c_0_l1en_reg/D] [get_pins                    \
ftu_agc_ctl_clkgen_pm_c_0_l1en_reg/D] [get_pins                                \
ftu_agc_ctl_clkgen_c_0_l1en_reg/D] [get_pins                                   \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr7_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr7_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr6_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr6_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr5_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr5_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr4_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr4_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr3_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr3_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr2_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr2_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr1_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr1_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr0_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr0_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[8]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[9]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[10]/D}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[11]/D}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[12]/D}] [get_pins                      \
ftu_ctx_dp_lsu_ifu_data_reg_c0_0_l1en_reg/D] [get_pins                         \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
ftu_ctx_dp_tlu_tl_gt_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[15]/D}] [get_pins                         \
ftu_agd_dp_valid_c_reg_b_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[15]/D}] [get_pins                         \
ftu_agd_dp_valid_c_reg_a_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[5]/D}] [get_pins                        \
ftu_agd_dp_inv_addr_bf_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[8]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[9]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[10]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[11]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[12]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[13]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[14]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[15]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[16]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[17]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[18]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[19]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[20]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[21]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[22]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[23]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[24]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[25]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[26]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[27]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[28]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[29]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[30]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[31]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[32]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[33]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[34]/D}] [get_pins                      \
ftu_agd_dp_phys_addr_bf_reg_c0_0_l1en_reg/D] [get_pins                         \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[8]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[9]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[10]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[11]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[12]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[13]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[14]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[15]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[16]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[17]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[18]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[19]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[20]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[21]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[22]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[23]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[24]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[25]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[26]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[27]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[28]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[29]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[30]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[31]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[32]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[33]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[34]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[35]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[36]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[37]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[38]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[39]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[40]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[41]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[42]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[43]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[44]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[45]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[46]/D}] [get_pins                      \
ftu_agd_dp_by_pass_pc_c_reg_c0_0_l1en_reg/D] [get_pins                         \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                      \
ftu_agd_dp_by_pass_pc_f_reg_c0_0_l1en_reg/D] [get_pins                         \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[7]/D}] [get_pins                        \
ftu_agd_dp_by_pass_sel_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[1]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[2]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[3]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[4]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[5]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[6]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[7]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[8]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[9]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[10]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[11]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[12]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[13]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[14]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[15]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[16]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[17]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[18]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[19]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[20]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[21]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[22]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[23]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[24]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[25]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[26]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[27]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[28]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[29]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[30]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[31]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[32]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[33]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[34]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[35]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[36]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[37]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[38]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[39]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[40]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[41]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[42]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[43]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[44]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[45]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[46]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[47]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[48]/D}] [get_pins                   \
ftu_agd_dp_pc_wo_by_pass_c_reg_c0_0_l1en_reg/D] [get_pins                      \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[0]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[1]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[2]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[3]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[4]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[5]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[6]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[7]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[8]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[9]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[10]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[11]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[12]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[13]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[14]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[15]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[16]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[17]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[18]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[19]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[20]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[21]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[22]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[23]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[24]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[25]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[26]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[27]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[28]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[29]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[30]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[31]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[32]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[33]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[34]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[35]/D}] [get_pins                          \
ftu_agd_dp_mbist_in_reg_c0_0_l1en_reg/D] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                              \
ftu_agd_dp_pc_f_reg_c0_0_l1en_reg/D] [get_pins                                 \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr7_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr6_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr5_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr4_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr3_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr2_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr1_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr0_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[23]/D}] [get_pins                    \
ftu_agd_dp_br_address1_m_reg1_c0_0_l1en_reg/D] [get_pins                       \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[23]/D}] [get_pins                    \
ftu_agd_dp_br_address1_m_reg0_c0_0_l1en_reg/D] [get_pins                       \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[23]/D}] [get_pins                    \
ftu_agd_dp_br_address0_m_reg1_c0_0_l1en_reg/D] [get_pins                       \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[23]/D}] [get_pins                    \
ftu_agd_dp_br_address0_m_reg0_c0_0_l1en_reg/D]]
group_path -name reg2out  -from [list [get_pins ftu_asi_ctl_spares_spare3_flop_q_reg/CP] [get_pins      \
{ftu_asi_ctl_indet_comp_state_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_asi_ctl_indet_comp_state_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[13]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[14]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[15]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[16]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[17]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[18]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[19]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[20]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[21]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[22]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[23]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[24]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[25]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[26]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[27]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[28]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[29]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[30]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[31]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[32]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[33]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[34]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[35]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[36]/CP}] [get_pins                      \
{ftu_asi_ctl_wr_request_pending_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_asi_ctl_wr_request_pending_reg_d0_0_q_reg[1]/CP}] [get_pins               \
{ftu_asi_ctl_rd_is_first_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_asi_ctl_wr_way_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_way_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_way_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_asi_ctl_rd_way_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_asi_ctl_rd_way_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_asi_ctl_rd_way_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[14]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[15]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[16]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[17]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[18]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[19]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[20]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[21]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[22]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[23]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[24]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[25]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[26]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[27]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[28]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[29]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[30]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[31]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[32]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[33]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[34]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[35]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[36]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[14]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[15]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[16]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[17]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[18]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[19]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[20]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[21]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[22]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[23]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[24]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[25]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[26]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[27]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[28]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[29]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[30]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[31]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[32]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[33]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[34]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[35]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[36]/CP}] [get_pins                      \
{ftu_asi_ctl_pr_tid_rd_ret_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_asi_ctl_pr_tid_rd_ret_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_asi_ctl_pr_tid_rd_ret_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_asi_ctl_pr_tid_wr_ret_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_asi_ctl_pr_tid_wr_ret_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_asi_ctl_pr_tid_wr_ret_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[8]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[9]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[10]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[11]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[12]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[13]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[14]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[15]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[16]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[17]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[18]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[19]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[20]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[21]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[22]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[23]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[24]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[25]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[26]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[27]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[28]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[29]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[30]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[31]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[32]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[33]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[34]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[35]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[36]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[37]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[38]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[39]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[40]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[41]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[42]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[43]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[44]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[45]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[46]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[47]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[48]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[49]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[50]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[51]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[52]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[53]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[54]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[55]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[56]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[57]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[58]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[59]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[60]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[61]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[62]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[63]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg3_ctl_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[0]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[1]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[2]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[3]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[4]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[5]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[6]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[7]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[8]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[9]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[10]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[11]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[12]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[13]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[14]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[15]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[16]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[17]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[18]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[19]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[20]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[21]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[22]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[23]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[24]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[25]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[26]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[27]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[28]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[29]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[30]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[31]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[32]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[33]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[34]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[35]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[36]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[37]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[38]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[39]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[40]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[41]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[42]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[43]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[44]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[45]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[46]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[47]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[48]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[49]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[50]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[51]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[52]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[53]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[54]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[55]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[56]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[57]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[58]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[59]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[60]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[61]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[62]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[63]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_decctl_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_asi_ctl_rng_stg3_decctl_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_asi_ctl_rng_stg2_decctl_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_asi_ctl_rng_stg2_decctl_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_asi_ctl_rng_stg2_ctl_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_ctl_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_ctl_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[8]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[9]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[10]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[11]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[12]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[13]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[14]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[15]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[16]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[17]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[18]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[19]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[20]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[21]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[22]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[23]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[24]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[25]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[26]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[27]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[28]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[29]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[30]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[31]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[32]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[33]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[34]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[35]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[36]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[37]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[38]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[39]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[40]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[41]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[42]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[43]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[44]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[45]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[46]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[47]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[48]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[49]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[50]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[51]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[52]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[53]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[54]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[55]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[56]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[57]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[58]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[59]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[60]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[61]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[62]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[63]/CP}] [get_pins                       \
{ftu_asi_ctl_wr_req_ff_d0_0_q_reg[0]/CP}] [get_pins                            \
{ftu_asi_ctl_wr_req_ff_d0_0_q_reg[1]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg1_ctl_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[8]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[9]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[10]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[11]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[12]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[13]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[14]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[15]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[16]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[17]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[18]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[19]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[20]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[21]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[22]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[23]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[24]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[25]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[26]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[27]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[28]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[29]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[30]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[31]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[32]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[33]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[34]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[35]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[36]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[37]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[38]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[39]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[40]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[41]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[42]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[43]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[44]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[45]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[46]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[47]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[48]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[49]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[50]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[51]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[52]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[53]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[54]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[55]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[56]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[57]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[58]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[59]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[60]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[61]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[62]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[63]/CP}] [get_pins                       \
{ftu_asi_ctl_asi_it_rd_done_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
ftu_asi_ctl_clkgen_c_0_l1en_reg/CPN] [get_pins                                 \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[8]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[9]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[10]/CP}] [get_pins                     \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[11]/CP}] [get_pins                     \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[12]/CP}] [get_pins                     \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[13]/CP}] [get_pins                     \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[14]/CP}] [get_pins                     \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[15]/CP}] [get_pins                     \
ftu_byp_dp_itb_data_for_cam_c0_0_l1en_reg/CPN] [get_pins                       \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[2]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[3]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[4]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[5]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[6]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[7]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[8]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[9]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[10]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[11]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[12]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[13]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[14]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[15]/CP}] [get_pins                    \
ftu_byp_dp_bist_data_stage_c_c0_0_l1en_reg/CPN] [get_pins                      \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[5]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[6]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[7]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[8]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[9]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[10]/CP}] [get_pins                \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[11]/CP}] [get_pins                \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[12]/CP}] [get_pins                \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[13]/CP}] [get_pins                \
ftu_byp_dp_bist_data_stage_dup_b_c0_0_l1en_reg/CPN] [get_pins                  \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[2]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[3]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[4]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[12]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[13]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[14]/CP}] [get_pins                    \
ftu_byp_dp_bist_data_stage_b_c0_0_l1en_reg/CPN] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[2]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[3]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[4]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[5]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[6]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[7]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[8]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[9]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[10]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[11]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[12]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[13]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[14]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[15]/CP}] [get_pins                    \
ftu_byp_dp_bist_data_stage_a_c0_0_l1en_reg/CPN] [get_pins                      \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[5]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[6]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[7]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[8]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[9]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[10]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[11]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[12]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[13]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[14]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[15]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[16]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[17]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[18]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[19]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[20]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[21]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[22]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[23]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[24]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[25]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[26]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[27]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[28]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[29]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[30]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[31]/CP}] [get_pins                 \
ftu_byp_dp_itlb_w_bist_data_mux_c0_0_l1en_reg/CPN] [get_pins                   \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[31]/CP}] [get_pins                        \
ftu_byp_dp_itlb_bist_mux_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[0]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[1]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[2]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[3]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[4]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[5]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[6]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[7]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[8]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[9]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[10]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[11]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[12]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[13]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[14]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[15]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[16]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[17]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[18]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[19]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[20]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[21]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[22]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[23]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[24]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[25]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[26]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[27]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[28]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[29]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[30]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[31]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[32]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[33]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[34]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[35]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[36]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[37]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[38]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[39]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[40]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[41]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[42]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[43]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[44]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[45]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[46]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[47]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[48]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[49]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[50]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[51]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[52]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[53]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[54]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[55]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[56]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[57]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[58]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[59]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[60]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[61]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[62]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[63]/CP}] [get_pins                         \
ftu_byp_dp_asi_itlb_mux_c0_0_l1en_reg/CPN] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[0]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[1]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[2]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[3]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[4]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[5]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[6]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[7]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[8]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[9]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[10]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[11]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[12]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[13]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[14]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[15]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[16]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[17]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[18]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[19]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[20]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[21]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[22]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[23]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[24]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[25]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[26]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[27]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[28]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[29]/CP}] [get_pins                          \
ftu_byp_dp_asi_tag_mux_c0_0_l1en_reg/CPN] [get_pins                            \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[32]/CP}] [get_pins                        \
ftu_byp_dp_asi_word_muxx_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[23]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[24]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[25]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[26]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[27]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[28]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[29]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[30]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[31]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[32]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[33]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[34]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[35]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[36]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[37]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[38]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[39]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[40]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[41]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[42]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[43]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[44]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[45]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[46]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[47]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[48]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[49]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[50]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[51]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[52]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[53]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[54]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[55]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[56]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[57]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[58]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[59]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[60]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[61]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[62]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[63]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[64]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[65]/CP}] [get_pins                   \
ftu_byp_dp_by_pass_i2i3_c_reg_c0_0_l1en_reg/CPN] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[23]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[24]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[25]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[26]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[27]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[28]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[29]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[30]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[31]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[32]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[33]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[34]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[35]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[36]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[37]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[38]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[39]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[40]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[41]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[42]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[43]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[44]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[45]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[46]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[47]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[48]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[49]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[50]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[51]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[52]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[53]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[54]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[55]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[56]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[57]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[58]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[59]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[60]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[61]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[62]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[63]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[64]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[65]/CP}] [get_pins                   \
ftu_byp_dp_by_pass_i0i1_c_reg_c0_0_l1en_reg/CPN] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[23]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[24]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[25]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[26]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[27]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[28]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[29]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[30]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[31]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[32]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[33]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[34]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[35]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[36]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[37]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[38]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[39]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[40]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[41]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[42]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[43]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[44]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[45]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[46]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[47]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[48]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[49]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[50]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[51]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[52]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[53]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[54]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[55]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[56]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[57]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[58]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[59]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[60]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[61]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[62]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[63]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[64]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[65]/CP}] [get_pins                   \
ftu_byp_dp_by_pass_i2i3_f_reg_c0_0_l1en_reg/CPN] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[23]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[24]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[25]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[26]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[27]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[28]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[29]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[30]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[31]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[32]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[33]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[34]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[35]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[36]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[37]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[38]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[39]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[40]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[41]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[42]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[43]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[44]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[45]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[46]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[47]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[48]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[49]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[50]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[51]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[52]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[53]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[54]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[55]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[56]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[57]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[58]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[59]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[60]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[61]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[62]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[63]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[64]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[65]/CP}] [get_pins                   \
ftu_byp_dp_by_pass_i0i1_f_reg_c0_0_l1en_reg/CPN] [get_pins                     \
{ftu_tfc_ctl_tsm7_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm7_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm7_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm7_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm7_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm7_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm7_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm7_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm7_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm7_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm7_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm7_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm7_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm7_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm7_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm7_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm7_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm7_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm7_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm7_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm7_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm7_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm7_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm7_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm7_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm7_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm6_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm6_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm6_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm6_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm6_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm6_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm6_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm6_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm6_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm6_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm6_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm6_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm6_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm6_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm6_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm6_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm6_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm6_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm6_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm6_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm6_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm6_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm6_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm6_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm6_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm6_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm5_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm5_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm5_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm5_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm5_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm5_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm5_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm5_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm5_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm5_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm5_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm5_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm5_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm5_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm5_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm5_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm5_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm5_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm5_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm5_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm5_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm5_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm5_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm5_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm5_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm5_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm4_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm4_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm4_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm4_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm4_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm4_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm4_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm4_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm4_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm4_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm4_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm4_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm4_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm4_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm4_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm4_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm4_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm4_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm4_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm4_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm4_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm4_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm4_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm4_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm4_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm4_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm3_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm3_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm3_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm3_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm3_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm3_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm3_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm3_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm3_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm3_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm3_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm3_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm3_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm3_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm3_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm3_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm3_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm3_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm3_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm3_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm3_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm3_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm3_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm3_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm3_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm3_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm2_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm2_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm2_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm2_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm2_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm2_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm2_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm2_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm2_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm2_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm2_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm2_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm2_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm2_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm2_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm2_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm2_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm2_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm2_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm2_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm2_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm2_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm2_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm2_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm2_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm2_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm1_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm1_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm1_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm1_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm1_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm1_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm1_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm1_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm1_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm1_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm1_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm1_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm1_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm1_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm1_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm1_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm1_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm1_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm1_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm1_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm1_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm1_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm1_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm1_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm1_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm1_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm0_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm0_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm0_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm0_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm0_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm0_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm0_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm0_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm0_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm0_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm0_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm0_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm0_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm0_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm0_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm0_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm0_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm0_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm0_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm0_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm0_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm0_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm0_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm0_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm0_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm0_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
ftu_tfc_ctl_clkgen_c_0_l1en_reg/CPN] [get_pins                                 \
{ftu_ftp_ctl_thr7_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr7_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr7_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr6_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr6_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr6_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr5_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr5_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr5_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr4_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr4_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr4_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr3_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr3_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr3_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr2_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr2_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr2_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr1_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr1_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr1_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr0_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr0_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr0_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_pre_sel_am_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ftp_ctl_pre_sel_am_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ftp_ctl_reload_latch_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_reload_latch_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_ftp_ctl_by_pass_v_c_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ftp_ctl_by_pass_v_f_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ftp_ctl_cycle_3_by_pass_c_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_ftp_ctl_cycle_3_by_pass_f_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_ftp_ctl_cycle_2_by_pass_f_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[1]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[2]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[3]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[4]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[5]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[6]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[7]/CP}] [get_pins                \
{ftu_ftp_ctl_byp_valid_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[1]/CP}] [get_pins              \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[2]/CP}] [get_pins              \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[3]/CP}] [get_pins              \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[4]/CP}] [get_pins              \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[5]/CP}] [get_pins              \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[6]/CP}] [get_pins              \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[7]/CP}] [get_pins              \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[8]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[9]/CP}] [get_pins                      \
{ftu_ftp_ctl_fetch_v_c_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_ftp_ctl_fetch_v_f_dup_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_fetch_v_f_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ftp_ctl_itlb_sel_pa_f_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_itlb_sel_data_f_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[1]/CP}] [get_pins                   \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[2]/CP}] [get_pins                   \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[3]/CP}] [get_pins                   \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[4]/CP}] [get_pins                   \
{ftu_ftp_ctl_asi_it_rd_done_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_ftp_ctl_asi_wr_done_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ftp_ctl_asi_rd_done_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ftp_ctl_it_rd_done_c_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_it_rd_done_f_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_tg_wr_done_f_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_tg_rd_done_c_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_tg_rd_done_f_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_ic_wr_done_f_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_ic_rd_done_p_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_ic_rd_done_c_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_ic_rd_done_f_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_cam_vld_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_ftp_ctl_fill_req_bf_q_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_itlb_probe_l_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_ith_det_req_ff_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_ftp_ctl_itd_rd_req_ff_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_itt_rd_req_ff_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_tg_rd_req_ff_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_tg_wr_req_ff_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_ic_rd_req_ff_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_ic_wr_req_ff_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_wr_request_pending_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_ftp_ctl_wr_request_pending_reg_d0_0_q_reg[1]/CP}] [get_pins               \
{ftu_ftp_ctl_rd_is_first_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ftp_ctl_inv_line_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[5]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[6]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[7]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[5]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[6]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[7]/CP}] [get_pins                 \
{ftu_ftp_ctl_favor_top_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[0]/CP}] [get_pins                             \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[1]/CP}] [get_pins                             \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[2]/CP}] [get_pins                             \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[3]/CP}] [get_pins                             \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[4]/CP}] [get_pins                             \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[5]/CP}] [get_pins                             \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[6]/CP}] [get_pins                             \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[7]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[0]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[1]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[2]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[3]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[4]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[5]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[6]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[7]/CP}] [get_pins                             \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[3]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[4]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[5]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[6]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[7]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[0]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[1]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[2]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[3]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[4]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[5]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[6]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[7]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[8]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[9]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[10]/CP}] [get_pins                          \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[11]/CP}] [get_pins                          \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[0]/CP}] [get_pins                               \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[1]/CP}] [get_pins                               \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[2]/CP}] [get_pins                               \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[3]/CP}] [get_pins                               \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[4]/CP}] [get_pins                               \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[5]/CP}] [get_pins                               \
ftu_ftp_ctl_clkgen_pm_c_0_l1en_reg/CPN] [get_pins                              \
ftu_ftp_ctl_clkgen_c_0_l1en_reg/CPN] [get_pins                                 \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[7]/CP}] [get_pins                      \
ftu_itd_dp_mbist_in_dup_reg_c0_0_l1en_reg/CPN] [get_pins                       \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[0]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[1]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[2]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[3]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[4]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[5]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[6]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[7]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[8]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[9]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[10]/CP}] [get_pins                         \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[11]/CP}] [get_pins                         \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[12]/CP}] [get_pins                         \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[13]/CP}] [get_pins                         \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[14]/CP}] [get_pins                         \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[15]/CP}] [get_pins                         \
ftu_itd_dp_mbist_in_reg_c0_0_l1en_reg/CPN] [get_pins                           \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[0]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[1]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[2]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[3]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[4]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[5]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[6]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[7]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[8]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[9]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[10]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[11]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[12]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[13]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[14]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[15]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[16]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[17]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[18]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[19]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[20]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[21]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[22]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[23]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[24]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[25]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[26]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[27]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[28]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[29]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[30]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[31]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[32]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[33]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[34]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[35]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[36]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[37]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[38]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[39]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[40]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[41]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[42]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[43]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[44]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[45]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[46]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[47]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[48]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[49]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[50]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[51]/CP}] [get_pins                             \
ftu_itd_dp_tte2_lat_c0_0_l1en_reg/CPN] [get_pins                               \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[5]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[6]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[7]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[8]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[9]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[10]/CP}] [get_pins                 \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[11]/CP}] [get_pins                 \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[12]/CP}] [get_pins                 \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[13]/CP}] [get_pins                 \
ftu_itd_dp_context_to_write_reg_c0_0_l1en_reg/CPN] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[1]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[2]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[3]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[4]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[5]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[6]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[7]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[8]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[9]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[10]/CP}] [get_pins                  \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[11]/CP}] [get_pins                  \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[12]/CP}] [get_pins                  \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[13]/CP}] [get_pins                  \
ftu_itd_dp_write_context_1_reg_c0_0_l1en_reg/CPN] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[1]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[2]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[3]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[4]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[5]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[6]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[7]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[8]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[9]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[10]/CP}] [get_pins                  \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[11]/CP}] [get_pins                  \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[12]/CP}] [get_pins                  \
ftu_itd_dp_write_context_0_reg_c0_0_l1en_reg/CPN] [get_pins                    \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[12]/CP}] [get_pins                      \
ftu_itd_dp_access_tag_reg0_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[8]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[9]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[10]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[11]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[12]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[14]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[15]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[16]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[18]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[19]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[20]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[21]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[22]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[23]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[26]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[27]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[28]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[29]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[30]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[31]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[32]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[33]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[34]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[35]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[36]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[37]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[38]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[39]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[40]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[41]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[42]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[43]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[44]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[45]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[46]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[47]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[48]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[49]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[50]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[51]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[52]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[53]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[54]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[55]/CP}] [get_pins                       \
ftu_itd_dp_access_tag_reg_c0_0_l1en_reg/CPN] [get_pins                         \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[0]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[1]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[4]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[5]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[6]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[7]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[8]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[9]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[11]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[12]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[13]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[14]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[15]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[16]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[17]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[18]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[19]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[20]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[21]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[22]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[23]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[24]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[25]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[26]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[27]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[28]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[29]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[30]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[31]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[32]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[33]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[34]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[35]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[36]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[37]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[38]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[39]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[40]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[41]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[42]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[43]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[44]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[45]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[46]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[47]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[48]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[49]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[50]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[51]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[52]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[53]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[54]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[55]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[56]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[57]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[58]/CP}] [get_pins                             \
ftu_itd_dp_tte1_lat_c0_0_l1en_reg/CPN] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[0]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[1]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[2]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[3]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[4]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[5]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[6]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[7]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[8]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[9]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[10]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[11]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[12]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[13]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[14]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[15]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[16]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[17]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[18]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[19]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[20]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[21]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[22]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[23]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[24]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[25]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[26]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[27]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[28]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[29]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[30]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[31]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[32]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[33]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[34]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[35]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[36]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[37]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[38]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[39]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[40]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[41]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[42]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[43]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[44]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[45]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[46]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[47]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[48]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[49]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[50]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[51]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[52]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[53]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[54]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[55]/CP}] [get_pins                             \
ftu_itd_dp_tte0_lat_c0_0_l1en_reg/CPN] [get_pins                               \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_itc_ctl_wr_vld_latch_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_itc_ctl_wr_vld_latch_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_itc_ctl_wr_vld_latch_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_itc_ctl_reload1_latch_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_itc_ctl_demap_c1_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_itc_ctl_demap_c1_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_itc_ctl_demap_c1_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_itc_ctl_demap_c0_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_itc_ctl_demap_c0_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_itc_ctl_demap_c0_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[0]/CP}] [get_pins                             \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[1]/CP}] [get_pins                             \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[2]/CP}] [get_pins                             \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[3]/CP}] [get_pins                             \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[4]/CP}] [get_pins                             \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[5]/CP}] [get_pins                             \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[6]/CP}] [get_pins                             \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[7]/CP}] [get_pins                             \
{ftu_itc_ctl_tte0_lat_d0_0_q_reg[0]/CP}] [get_pins                             \
{ftu_itc_ctl_tte0_lat_d0_0_q_reg[1]/CP}] [get_pins                             \
{ftu_itc_ctl_tte0_lat_d0_0_q_reg[2]/CP}] [get_pins                             \
{ftu_itc_ctl_reload0_latch_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_itc_ctl_reload0_latch_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_itc_ctl_reload0_latch_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_itc_ctl_error_inj_latch_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_itc_ctl_error_inj_latch_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_itc_ctl_lsu_err_inj_sig_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_itc_ctl_lsu_err_inj_sig_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_itc_ctl_lsu_err_inj_sig_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
ftu_itc_ctl_clkgen_c_0_l1en_reg/CPN] [get_pins                                 \
hdr_sram_header_instance_spares_cmp_spare3_flop_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_rd_counter_d0_4_q_reg/CP] [get_pins                \
hdr_sram_header_instance_ff_rd_counter_d0_3_q_reg/CP] [get_pins                \
hdr_sram_header_instance_ff_rd_counter_d0_2_q_reg/CP] [get_pins                \
hdr_sram_header_instance_ff_rd_counter_d0_1_q_reg/CP] [get_pins                \
hdr_sram_header_instance_ff_rd_counter_d0_0_q_reg/CP] [get_pins                \
hdr_sram_header_instance_ff_counter_slice_d0_4_q_reg/CP] [get_pins             \
hdr_sram_header_instance_ff_counter_slice_d0_3_q_reg/CP] [get_pins             \
hdr_sram_header_instance_ff_counter_slice_d0_2_q_reg/CP] [get_pins             \
hdr_sram_header_instance_ff_counter_slice_d0_1_q_reg/CP] [get_pins             \
hdr_sram_header_instance_ff_counter_slice_d0_0_q_reg/CP] [get_pins             \
hdr_sram_header_instance_ff_sync_sram_wr_d0_0_q_reg/CP] [get_pins              \
hdr_sram_header_instance_ff_sync_sram_clr_d0_0_q_reg/CP] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_21_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_20_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_19_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_18_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_17_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_16_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_15_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_14_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_13_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_12_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_11_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_10_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_9_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_8_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_7_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_6_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_5_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_4_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_3_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_2_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_1_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_0_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_21_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_sram_data_d0_14_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_sram_data_d0_13_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_sram_data_d0_12_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_sram_data_d0_11_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_sram_data_d0_5_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_4_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_3_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_2_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_1_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_0_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_21_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_20_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_19_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_18_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_17_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_16_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_15_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_14_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_13_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_12_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_11_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_10_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_9_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_8_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_7_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_6_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_5_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_4_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_3_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_2_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_1_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_0_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_input_all_enable_d0_3_q_reg/CP] [get_pins          \
hdr_sram_header_instance_ff_input_all_enable_d0_2_q_reg/CP] [get_pins          \
hdr_sram_header_instance_ff_input_all_enable_d0_1_q_reg/CP] [get_pins          \
hdr_sram_header_instance_ff_input_all_enable_d0_0_q_reg/CP] [get_pins          \
hdr_sram_header_instance_ff_io_cmp_sync_en_d0_0_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_cmp_io_sync_en_d0_0_q_reg/CP] [get_pins            \
hdr_sram_header_instance_clkgen_l1clk_c_0_l1en_reg/CPN] [get_pins              \
ftu_cms_ctl_spares_spare0_flop_q_reg/CP] [get_pins                             \
{ftu_cms_ctl_ic_disabled_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[0]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[1]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[2]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[3]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[4]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[5]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[6]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[7]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[8]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[9]/CP}] [get_pins                          \
ftu_cms_ctl_clkgen_c_0_l1en_reg/CPN] [get_pins                                 \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agc_ctl_invalidation_req_c_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[2]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[3]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[4]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[5]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[6]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[7]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[5]/CP}] [get_pins                 \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[6]/CP}] [get_pins                 \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[7]/CP}] [get_pins                 \
{ftu_agc_ctl_single_thread_active_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[5]/CP}] [get_pins                  \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[6]/CP}] [get_pins                  \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[7]/CP}] [get_pins                  \
{ftu_agc_ctl_excp_tid_d_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_excp_tid_d_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_excp_tid_d_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agc_ctl_tag_perror_en_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_tag_perror_en_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_tag_perror_en_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_tag_pe_way_d0_0_q_reg[0]/CP}] [get_pins                           \
{ftu_agc_ctl_tag_pe_way_d0_0_q_reg[1]/CP}] [get_pins                           \
{ftu_agc_ctl_tag_pe_way_d0_0_q_reg[2]/CP}] [get_pins                           \
{ftu_agc_ctl_valid_err_way_p_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_valid_err_way_p_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_valid_err_way_p_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_fetch_way_p_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agc_ctl_fetch_way_p_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_agc_ctl_fetch_way_p_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[2]/CP}] [get_pins                     \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[3]/CP}] [get_pins                     \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_agc_ctl_thr_c_ic_disable_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_agc_ctl_thr_c_ic_enable_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agc_ctl_itc_real_c_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_itc_real_f_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_itc_real_f_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agc_ctl_itlb_cam_vld_c_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_agc_ctl_priv_state_c_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[0]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[1]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[2]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[3]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[4]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[5]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[6]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[7]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[8]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[9]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[10]/CP}] [get_pins                         \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[11]/CP}] [get_pins                         \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[12]/CP}] [get_pins                         \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[13]/CP}] [get_pins                         \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[14]/CP}] [get_pins                         \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[15]/CP}] [get_pins                         \
{ftu_agc_ctl_any_instr_v_c_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_agc_ctl_data_ready_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_evic_line_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_agc_ctl_inv_line_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agc_ctl_inv_bit_5_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_agc_ctl_addr_bit_5_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_va_hole_excp_c_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[5]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[6]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[7]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_agc_ctl_vl_data_reg_d0_0_q_reg[0]/CP}] [get_pins                          \
{ftu_agc_ctl_vl_data_reg_d0_0_q_reg[1]/CP}] [get_pins                          \
{ftu_agc_ctl_asi_mbist_way_f_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_asi_mbist_way_f_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_asi_mbist_way_f_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_cmu_fill_wrway_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_agc_ctl_cmu_fill_wrway_reg_d0_0_q_reg[1]/CP}] [get_pins                   \
{ftu_agc_ctl_cmu_fill_wrway_reg_d0_0_q_reg[2]/CP}] [get_pins                   \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[2]/CP}] [get_pins                     \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[3]/CP}] [get_pins                     \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[4]/CP}] [get_pins                     \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[5]/CP}] [get_pins                     \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[6]/CP}] [get_pins                     \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[7]/CP}] [get_pins                     \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[1]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[2]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[3]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[1]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[2]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[3]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_v_c_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agc_ctl_by_pass_v_f_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins            \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[1]/CP}] [get_pins            \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[2]/CP}] [get_pins            \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[3]/CP}] [get_pins            \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[4]/CP}] [get_pins            \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[5]/CP}] [get_pins            \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[6]/CP}] [get_pins            \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[7]/CP}] [get_pins            \
{ftu_agc_ctl_cmu_any_data_ready_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_agc_ctl_cycle_3_by_pass_c_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_cycle_3_by_pass_f_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_cycle_2_by_pass_f_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_fetch_v_dup_c_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_fetchalid_cnq_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[5]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[6]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[7]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[3]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[4]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[5]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[6]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[7]/CP}] [get_pins                \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[1]/CP}] [get_pins              \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[2]/CP}] [get_pins              \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[3]/CP}] [get_pins              \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[4]/CP}] [get_pins              \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[5]/CP}] [get_pins              \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[6]/CP}] [get_pins              \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[7]/CP}] [get_pins              \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[1]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[2]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[3]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[4]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[5]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[6]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[7]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[0]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[1]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[2]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[3]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[4]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[5]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[6]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[7]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[8]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[9]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[10]/CP}] [get_pins       \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[11]/CP}] [get_pins       \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[12]/CP}] [get_pins       \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[13]/CP}] [get_pins       \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[14]/CP}] [get_pins       \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[15]/CP}] [get_pins       \
{ftu_agc_ctl_exception_valid_kill1_reg_d0_0_q_reg[0]/CP}] [get_pins            \
{ftu_agc_ctl_exception_valid_kill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_agc_ctl_kill_fetch_vc_2_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_kill_fetch_vc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[1]/CP}] [get_pins                \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[2]/CP}] [get_pins                \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[3]/CP}] [get_pins                \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[4]/CP}] [get_pins                \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[5]/CP}] [get_pins                \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[6]/CP}] [get_pins                \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[7]/CP}] [get_pins                \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[5]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[6]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[7]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[8]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[9]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[10]/CP}] [get_pins                 \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[11]/CP}] [get_pins                 \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[12]/CP}] [get_pins                 \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[13]/CP}] [get_pins                 \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[14]/CP}] [get_pins                 \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[15]/CP}] [get_pins                 \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_agc_ctl_sf_v_c_d0_0_q_reg[0]/CP}] [get_pins                               \
{ftu_agc_ctl_sf_valid_by_pass_c_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_agc_ctl_sf_valid_by_pass_f_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[2]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[3]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[4]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[5]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[6]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[7]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[2]/CP}] [get_pins             \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[3]/CP}] [get_pins             \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[4]/CP}] [get_pins             \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[5]/CP}] [get_pins             \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[6]/CP}] [get_pins             \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[7]/CP}] [get_pins             \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[5]/CP}] [get_pins                 \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[6]/CP}] [get_pins                 \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[7]/CP}] [get_pins                 \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[5]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[6]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[7]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[8]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[9]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[10]/CP}] [get_pins                \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[11]/CP}] [get_pins                \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[2]/CP}] [get_pins                     \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[3]/CP}] [get_pins                     \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[4]/CP}] [get_pins                     \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[5]/CP}] [get_pins                     \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[6]/CP}] [get_pins                     \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[7]/CP}] [get_pins                     \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[5]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[6]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[7]/CP}] [get_pins                  \
ftu_agc_ctl_scancollar_out_clkgen_c_0_l1en_reg/CPN] [get_pins                  \
ftu_agc_ctl_clkgen_pm_c_0_l1en_reg/CPN] [get_pins                              \
ftu_agc_ctl_clkgen_c_0_l1en_reg/CPN] [get_pins                                 \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr7_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr7_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr6_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr6_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr5_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr5_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr4_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr4_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr3_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr3_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr2_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr2_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr1_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr1_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr0_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr0_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[8]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[9]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[10]/CP}] [get_pins                     \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[11]/CP}] [get_pins                     \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[12]/CP}] [get_pins                     \
ftu_ctx_dp_lsu_ifu_data_reg_c0_0_l1en_reg/CPN] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
ftu_ctx_dp_tlu_tl_gt_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[15]/CP}] [get_pins                        \
ftu_agd_dp_valid_c_reg_b_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[15]/CP}] [get_pins                        \
ftu_agd_dp_valid_c_reg_a_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
ftu_agd_dp_inv_addr_bf_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[8]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[9]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[10]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[11]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[12]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[13]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[14]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[15]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[16]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[17]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[18]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[19]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[20]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[21]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[22]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[23]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[24]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[25]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[26]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[27]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[28]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[29]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[30]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[31]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[32]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[33]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[34]/CP}] [get_pins                     \
ftu_agd_dp_phys_addr_bf_reg_c0_0_l1en_reg/CPN] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[8]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[9]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[10]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[11]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[12]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[13]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[14]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[15]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[16]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[17]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[18]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[19]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[20]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[21]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[22]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[23]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[24]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[25]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[26]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[27]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[28]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[29]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[30]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[31]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[32]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[33]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[34]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[35]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[36]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[37]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[38]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[39]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[40]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[41]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[42]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[43]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[44]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[45]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[46]/CP}] [get_pins                     \
ftu_agd_dp_by_pass_pc_c_reg_c0_0_l1en_reg/CPN] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                     \
ftu_agd_dp_by_pass_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
ftu_agd_dp_by_pass_sel_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[1]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[2]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[3]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[4]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[5]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[6]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[7]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[8]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[9]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[10]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[11]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[12]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[13]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[14]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[15]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[16]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[17]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[18]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[19]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[20]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[21]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[22]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[23]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[24]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[25]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[26]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[27]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[28]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[29]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[30]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[31]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[32]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[33]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[34]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[35]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[36]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[37]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[38]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[39]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[40]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[41]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[42]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[43]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[44]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[45]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[46]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[47]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[48]/CP}] [get_pins                  \
ftu_agd_dp_pc_wo_by_pass_c_reg_c0_0_l1en_reg/CPN] [get_pins                    \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[0]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[1]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[2]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[3]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[4]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[5]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[6]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[7]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[8]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[9]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[10]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[11]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[12]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[13]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[14]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[15]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[16]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[17]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[18]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[19]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[20]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[21]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[22]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[23]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[24]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[25]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[26]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[27]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[28]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[29]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[30]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[31]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[32]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[33]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[34]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[35]/CP}] [get_pins                         \
ftu_agd_dp_mbist_in_reg_c0_0_l1en_reg/CPN] [get_pins                           \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                             \
ftu_agd_dp_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                               \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr7_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr6_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr5_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr4_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr3_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr2_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr1_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr0_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[23]/CP}] [get_pins                   \
ftu_agd_dp_br_address1_m_reg1_c0_0_l1en_reg/CPN] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[23]/CP}] [get_pins                   \
ftu_agd_dp_br_address1_m_reg0_c0_0_l1en_reg/CPN] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[23]/CP}] [get_pins                   \
ftu_agd_dp_br_address0_m_reg1_c0_0_l1en_reg/CPN] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[23]/CP}] [get_pins                   \
ftu_agd_dp_br_address0_m_reg0_c0_0_l1en_reg/CPN]]  -to [list [get_ports wmr_scan_out] [get_ports ftu_mbi_tlb_data_cmp]           \
[get_ports ftu_mbi_tlb_cam_hit] [get_ports ftu_mbi_tlb_cam_mhit] [get_ports    \
ftu_mbi_tlb_ctxt0_hit] [get_ports ftu_mbi_tlb_valid] [get_ports                \
ftu_mbi_tlb_used] [get_ports ftu_mbi_ict_fail] [get_ports ftu_mbi_icd_fail]    \
[get_ports ftu_mbi_itb_fail] [get_ports ftu_mbi_icv_fail] [get_ports           \
{ftu_buffer_wr_en_f[7]}] [get_ports {ftu_buffer_wr_en_f[6]}] [get_ports        \
{ftu_buffer_wr_en_f[5]}] [get_ports {ftu_buffer_wr_en_f[4]}] [get_ports        \
{ftu_buffer_wr_en_f[3]}] [get_ports {ftu_buffer_wr_en_f[2]}] [get_ports        \
{ftu_buffer_wr_en_f[1]}] [get_ports {ftu_buffer_wr_en_f[0]}] [get_ports        \
{ifu_rngl_cdbus[64]}] [get_ports {ifu_rngl_cdbus[63]}] [get_ports              \
{ifu_rngl_cdbus[62]}] [get_ports {ifu_rngl_cdbus[61]}] [get_ports              \
{ifu_rngl_cdbus[60]}] [get_ports {ifu_rngl_cdbus[59]}] [get_ports              \
{ifu_rngl_cdbus[58]}] [get_ports {ifu_rngl_cdbus[57]}] [get_ports              \
{ifu_rngl_cdbus[56]}] [get_ports {ifu_rngl_cdbus[55]}] [get_ports              \
{ifu_rngl_cdbus[54]}] [get_ports {ifu_rngl_cdbus[53]}] [get_ports              \
{ifu_rngl_cdbus[52]}] [get_ports {ifu_rngl_cdbus[51]}] [get_ports              \
{ifu_rngl_cdbus[50]}] [get_ports {ifu_rngl_cdbus[49]}] [get_ports              \
{ifu_rngl_cdbus[48]}] [get_ports {ifu_rngl_cdbus[47]}] [get_ports              \
{ifu_rngl_cdbus[46]}] [get_ports {ifu_rngl_cdbus[45]}] [get_ports              \
{ifu_rngl_cdbus[44]}] [get_ports {ifu_rngl_cdbus[43]}] [get_ports              \
{ifu_rngl_cdbus[42]}] [get_ports {ifu_rngl_cdbus[41]}] [get_ports              \
{ifu_rngl_cdbus[40]}] [get_ports {ifu_rngl_cdbus[39]}] [get_ports              \
{ifu_rngl_cdbus[38]}] [get_ports {ifu_rngl_cdbus[37]}] [get_ports              \
{ifu_rngl_cdbus[36]}] [get_ports {ifu_rngl_cdbus[35]}] [get_ports              \
{ifu_rngl_cdbus[34]}] [get_ports {ifu_rngl_cdbus[33]}] [get_ports              \
{ifu_rngl_cdbus[32]}] [get_ports {ifu_rngl_cdbus[31]}] [get_ports              \
{ifu_rngl_cdbus[30]}] [get_ports {ifu_rngl_cdbus[29]}] [get_ports              \
{ifu_rngl_cdbus[28]}] [get_ports {ifu_rngl_cdbus[27]}] [get_ports              \
{ifu_rngl_cdbus[26]}] [get_ports {ifu_rngl_cdbus[25]}] [get_ports              \
{ifu_rngl_cdbus[24]}] [get_ports {ifu_rngl_cdbus[23]}] [get_ports              \
{ifu_rngl_cdbus[22]}] [get_ports {ifu_rngl_cdbus[21]}] [get_ports              \
{ifu_rngl_cdbus[20]}] [get_ports {ifu_rngl_cdbus[19]}] [get_ports              \
{ifu_rngl_cdbus[18]}] [get_ports {ifu_rngl_cdbus[17]}] [get_ports              \
{ifu_rngl_cdbus[16]}] [get_ports {ifu_rngl_cdbus[15]}] [get_ports              \
{ifu_rngl_cdbus[14]}] [get_ports {ifu_rngl_cdbus[13]}] [get_ports              \
{ifu_rngl_cdbus[12]}] [get_ports {ifu_rngl_cdbus[11]}] [get_ports              \
{ifu_rngl_cdbus[10]}] [get_ports {ifu_rngl_cdbus[9]}] [get_ports               \
{ifu_rngl_cdbus[8]}] [get_ports {ifu_rngl_cdbus[7]}] [get_ports                \
{ifu_rngl_cdbus[6]}] [get_ports {ifu_rngl_cdbus[5]}] [get_ports                \
{ifu_rngl_cdbus[4]}] [get_ports {ifu_rngl_cdbus[3]}] [get_ports                \
{ifu_rngl_cdbus[2]}] [get_ports {ifu_rngl_cdbus[1]}] [get_ports                \
{ifu_rngl_cdbus[0]}] [get_ports {ftu_rep_way[2]}] [get_ports {ftu_rep_way[1]}] \
[get_ports {ftu_rep_way[0]}] [get_ports {ftu_paddr[39]}] [get_ports            \
{ftu_paddr[38]}] [get_ports {ftu_paddr[37]}] [get_ports {ftu_paddr[36]}]       \
[get_ports {ftu_paddr[35]}] [get_ports {ftu_paddr[34]}] [get_ports             \
{ftu_paddr[33]}] [get_ports {ftu_paddr[32]}] [get_ports {ftu_paddr[31]}]       \
[get_ports {ftu_paddr[30]}] [get_ports {ftu_paddr[29]}] [get_ports             \
{ftu_paddr[28]}] [get_ports {ftu_paddr[27]}] [get_ports {ftu_paddr[26]}]       \
[get_ports {ftu_paddr[25]}] [get_ports {ftu_paddr[24]}] [get_ports             \
{ftu_paddr[23]}] [get_ports {ftu_paddr[22]}] [get_ports {ftu_paddr[21]}]       \
[get_ports {ftu_paddr[20]}] [get_ports {ftu_paddr[19]}] [get_ports             \
{ftu_paddr[18]}] [get_ports {ftu_paddr[17]}] [get_ports {ftu_paddr[16]}]       \
[get_ports {ftu_paddr[15]}] [get_ports {ftu_paddr[14]}] [get_ports             \
{ftu_paddr[13]}] [get_ports {ftu_paddr[12]}] [get_ports {ftu_paddr[11]}]       \
[get_ports {ftu_paddr[10]}] [get_ports {ftu_paddr[9]}] [get_ports              \
{ftu_paddr[8]}] [get_ports {ftu_paddr[7]}] [get_ports {ftu_paddr[6]}]          \
[get_ports {ftu_paddr[5]}] [get_ports {ftu_paddr[4]}] [get_ports               \
{ftu_paddr[3]}] [get_ports {ftu_paddr[2]}] [get_ports {ftu_paddr[1]}]          \
[get_ports {ftu_paddr[0]}] [get_ports {ftu_instr_0_c[32]}] [get_ports          \
{ftu_instr_0_c[31]}] [get_ports {ftu_instr_0_c[30]}] [get_ports                \
{ftu_instr_0_c[29]}] [get_ports {ftu_instr_0_c[28]}] [get_ports                \
{ftu_instr_0_c[27]}] [get_ports {ftu_instr_0_c[26]}] [get_ports                \
{ftu_instr_0_c[25]}] [get_ports {ftu_instr_0_c[24]}] [get_ports                \
{ftu_instr_0_c[23]}] [get_ports {ftu_instr_0_c[22]}] [get_ports                \
{ftu_instr_0_c[21]}] [get_ports {ftu_instr_0_c[20]}] [get_ports                \
{ftu_instr_0_c[19]}] [get_ports {ftu_instr_0_c[18]}] [get_ports                \
{ftu_instr_0_c[17]}] [get_ports {ftu_instr_0_c[16]}] [get_ports                \
{ftu_instr_0_c[15]}] [get_ports {ftu_instr_0_c[14]}] [get_ports                \
{ftu_instr_0_c[13]}] [get_ports {ftu_instr_0_c[12]}] [get_ports                \
{ftu_instr_0_c[11]}] [get_ports {ftu_instr_0_c[10]}] [get_ports                \
{ftu_instr_0_c[9]}] [get_ports {ftu_instr_0_c[8]}] [get_ports                  \
{ftu_instr_0_c[7]}] [get_ports {ftu_instr_0_c[6]}] [get_ports                  \
{ftu_instr_0_c[5]}] [get_ports {ftu_instr_0_c[4]}] [get_ports                  \
{ftu_instr_0_c[3]}] [get_ports {ftu_instr_0_c[2]}] [get_ports                  \
{ftu_instr_0_c[1]}] [get_ports {ftu_instr_0_c[0]}] [get_ports                  \
{ftu_instr_1_c[32]}] [get_ports {ftu_instr_1_c[31]}] [get_ports                \
{ftu_instr_1_c[30]}] [get_ports {ftu_instr_1_c[29]}] [get_ports                \
{ftu_instr_1_c[28]}] [get_ports {ftu_instr_1_c[27]}] [get_ports                \
{ftu_instr_1_c[26]}] [get_ports {ftu_instr_1_c[25]}] [get_ports                \
{ftu_instr_1_c[24]}] [get_ports {ftu_instr_1_c[23]}] [get_ports                \
{ftu_instr_1_c[22]}] [get_ports {ftu_instr_1_c[21]}] [get_ports                \
{ftu_instr_1_c[20]}] [get_ports {ftu_instr_1_c[19]}] [get_ports                \
{ftu_instr_1_c[18]}] [get_ports {ftu_instr_1_c[17]}] [get_ports                \
{ftu_instr_1_c[16]}] [get_ports {ftu_instr_1_c[15]}] [get_ports                \
{ftu_instr_1_c[14]}] [get_ports {ftu_instr_1_c[13]}] [get_ports                \
{ftu_instr_1_c[12]}] [get_ports {ftu_instr_1_c[11]}] [get_ports                \
{ftu_instr_1_c[10]}] [get_ports {ftu_instr_1_c[9]}] [get_ports                 \
{ftu_instr_1_c[8]}] [get_ports {ftu_instr_1_c[7]}] [get_ports                  \
{ftu_instr_1_c[6]}] [get_ports {ftu_instr_1_c[5]}] [get_ports                  \
{ftu_instr_1_c[4]}] [get_ports {ftu_instr_1_c[3]}] [get_ports                  \
{ftu_instr_1_c[2]}] [get_ports {ftu_instr_1_c[1]}] [get_ports                  \
{ftu_instr_1_c[0]}] [get_ports {ftu_instr_2_c[32]}] [get_ports                 \
{ftu_instr_2_c[31]}] [get_ports {ftu_instr_2_c[30]}] [get_ports                \
{ftu_instr_2_c[29]}] [get_ports {ftu_instr_2_c[28]}] [get_ports                \
{ftu_instr_2_c[27]}] [get_ports {ftu_instr_2_c[26]}] [get_ports                \
{ftu_instr_2_c[25]}] [get_ports {ftu_instr_2_c[24]}] [get_ports                \
{ftu_instr_2_c[23]}] [get_ports {ftu_instr_2_c[22]}] [get_ports                \
{ftu_instr_2_c[21]}] [get_ports {ftu_instr_2_c[20]}] [get_ports                \
{ftu_instr_2_c[19]}] [get_ports {ftu_instr_2_c[18]}] [get_ports                \
{ftu_instr_2_c[17]}] [get_ports {ftu_instr_2_c[16]}] [get_ports                \
{ftu_instr_2_c[15]}] [get_ports {ftu_instr_2_c[14]}] [get_ports                \
{ftu_instr_2_c[13]}] [get_ports {ftu_instr_2_c[12]}] [get_ports                \
{ftu_instr_2_c[11]}] [get_ports {ftu_instr_2_c[10]}] [get_ports                \
{ftu_instr_2_c[9]}] [get_ports {ftu_instr_2_c[8]}] [get_ports                  \
{ftu_instr_2_c[7]}] [get_ports {ftu_instr_2_c[6]}] [get_ports                  \
{ftu_instr_2_c[5]}] [get_ports {ftu_instr_2_c[4]}] [get_ports                  \
{ftu_instr_2_c[3]}] [get_ports {ftu_instr_2_c[2]}] [get_ports                  \
{ftu_instr_2_c[1]}] [get_ports {ftu_instr_2_c[0]}] [get_ports                  \
{ftu_instr_3_c[32]}] [get_ports {ftu_instr_3_c[31]}] [get_ports                \
{ftu_instr_3_c[30]}] [get_ports {ftu_instr_3_c[29]}] [get_ports                \
{ftu_instr_3_c[28]}] [get_ports {ftu_instr_3_c[27]}] [get_ports                \
{ftu_instr_3_c[26]}] [get_ports {ftu_instr_3_c[25]}] [get_ports                \
{ftu_instr_3_c[24]}] [get_ports {ftu_instr_3_c[23]}] [get_ports                \
{ftu_instr_3_c[22]}] [get_ports {ftu_instr_3_c[21]}] [get_ports                \
{ftu_instr_3_c[20]}] [get_ports {ftu_instr_3_c[19]}] [get_ports                \
{ftu_instr_3_c[18]}] [get_ports {ftu_instr_3_c[17]}] [get_ports                \
{ftu_instr_3_c[16]}] [get_ports {ftu_instr_3_c[15]}] [get_ports                \
{ftu_instr_3_c[14]}] [get_ports {ftu_instr_3_c[13]}] [get_ports                \
{ftu_instr_3_c[12]}] [get_ports {ftu_instr_3_c[11]}] [get_ports                \
{ftu_instr_3_c[10]}] [get_ports {ftu_instr_3_c[9]}] [get_ports                 \
{ftu_instr_3_c[8]}] [get_ports {ftu_instr_3_c[7]}] [get_ports                  \
{ftu_instr_3_c[6]}] [get_ports {ftu_instr_3_c[5]}] [get_ports                  \
{ftu_instr_3_c[4]}] [get_ports {ftu_instr_3_c[3]}] [get_ports                  \
{ftu_instr_3_c[2]}] [get_ports {ftu_instr_3_c[1]}] [get_ports                  \
{ftu_instr_3_c[0]}] [get_ports ftu_exception_valid_c] [get_ports               \
{ftu_instr_exceptions_c[4]}] [get_ports {ftu_instr_exceptions_c[3]}]           \
[get_ports {ftu_instr_exceptions_c[2]}] [get_ports                             \
{ftu_instr_exceptions_c[1]}] [get_ports {ftu_instr_exceptions_c[0]}]           \
[get_ports {ftu_instr_valid_c[3]}] [get_ports {ftu_instr_valid_c[2]}]          \
[get_ports {ftu_instr_valid_c[1]}] [get_ports {ftu_instr_valid_c[0]}]          \
[get_ports {ftu_fetch_thr_c[7]}] [get_ports {ftu_fetch_thr_c[6]}] [get_ports   \
{ftu_fetch_thr_c[5]}] [get_ports {ftu_fetch_thr_c[4]}] [get_ports              \
{ftu_fetch_thr_c[3]}] [get_ports {ftu_fetch_thr_c[2]}] [get_ports              \
{ftu_fetch_thr_c[1]}] [get_ports {ftu_fetch_thr_c[0]}] [get_ports              \
{ftu_curr_fetch_thr_f[7]}] [get_ports {ftu_curr_fetch_thr_f[6]}] [get_ports    \
{ftu_curr_fetch_thr_f[5]}] [get_ports {ftu_curr_fetch_thr_f[4]}] [get_ports    \
{ftu_curr_fetch_thr_f[3]}] [get_ports {ftu_curr_fetch_thr_f[2]}] [get_ports    \
{ftu_curr_fetch_thr_f[1]}] [get_ports {ftu_curr_fetch_thr_f[0]}] [get_ports    \
{ftu_ifu_quiesce[7]}] [get_ports {ftu_ifu_quiesce[6]}] [get_ports              \
{ftu_ifu_quiesce[5]}] [get_ports {ftu_ifu_quiesce[4]}] [get_ports              \
{ftu_ifu_quiesce[3]}] [get_ports {ftu_ifu_quiesce[2]}] [get_ports              \
{ftu_ifu_quiesce[1]}] [get_ports {ftu_ifu_quiesce[0]}] [get_ports              \
{ifu_ibuffer_write_c[7]}] [get_ports {ifu_ibuffer_write_c[6]}] [get_ports      \
{ifu_ibuffer_write_c[5]}] [get_ports {ifu_ibuffer_write_c[4]}] [get_ports      \
{ifu_ibuffer_write_c[3]}] [get_ports {ifu_ibuffer_write_c[2]}] [get_ports      \
{ifu_ibuffer_write_c[1]}] [get_ports {ifu_ibuffer_write_c[0]}] [get_ports      \
ftu_ic_no_err_c] [get_ports ftu_bus_0_is_first] [get_ports ftu_bus_1_is_first] \
[get_ports ftu_bus_2_is_first] [get_ports ftu_bus_3_is_first] [get_ports       \
ftu_instr_sf_valid_c] [get_ports {ftu_excp_way_d[2]}] [get_ports               \
{ftu_excp_way_d[1]}] [get_ports {ftu_excp_way_d[0]}] [get_ports                \
{ftu_excp_tid_d[2]}] [get_ports {ftu_excp_tid_d[1]}] [get_ports                \
{ftu_excp_tid_d[0]}] [get_ports ftu_excp_way_valid_d] [get_ports               \
ftu_thrx_un_cacheable] [get_ports ftu_agc_thr0_cmiss_c] [get_ports             \
ftu_agc_thr1_cmiss_c] [get_ports ftu_agc_thr2_cmiss_c] [get_ports              \
ftu_agc_thr3_cmiss_c] [get_ports ftu_agc_thr4_cmiss_c] [get_ports              \
ftu_agc_thr5_cmiss_c] [get_ports ftu_agc_thr6_cmiss_c] [get_ports              \
ftu_agc_thr7_cmiss_c] [get_ports ftu_thr0_inv_req_c] [get_ports                \
ftu_thr1_inv_req_c] [get_ports ftu_thr2_inv_req_c] [get_ports                  \
ftu_thr3_inv_req_c] [get_ports ftu_thr4_inv_req_c] [get_ports                  \
ftu_thr5_inv_req_c] [get_ports ftu_thr6_inv_req_c] [get_ports                  \
ftu_thr7_inv_req_c] [get_ports {ftu_ibu_redirect_bf[7]}] [get_ports            \
{ftu_ibu_redirect_bf[6]}] [get_ports {ftu_ibu_redirect_bf[5]}] [get_ports      \
{ftu_ibu_redirect_bf[4]}] [get_ports {ftu_ibu_redirect_bf[3]}] [get_ports      \
{ftu_ibu_redirect_bf[2]}] [get_ports {ftu_ibu_redirect_bf[1]}] [get_ports      \
{ftu_ibu_redirect_bf[0]}] [get_ports ftu_thr0_redirect_bf] [get_ports          \
ftu_thr1_redirect_bf] [get_ports ftu_thr2_redirect_bf] [get_ports              \
ftu_thr3_redirect_bf] [get_ports ftu_thr4_redirect_bf] [get_ports              \
ftu_thr5_redirect_bf] [get_ports ftu_thr6_redirect_bf] [get_ports              \
ftu_thr7_redirect_bf] [get_ports {ic_dmo_rd_data[32]}] [get_ports              \
{ic_dmo_rd_data[31]}] [get_ports {ic_dmo_rd_data[30]}] [get_ports              \
{ic_dmo_rd_data[29]}] [get_ports {ic_dmo_rd_data[28]}] [get_ports              \
{ic_dmo_rd_data[27]}] [get_ports {ic_dmo_rd_data[26]}] [get_ports              \
{ic_dmo_rd_data[25]}] [get_ports {ic_dmo_rd_data[24]}] [get_ports              \
{ic_dmo_rd_data[23]}] [get_ports {ic_dmo_rd_data[22]}] [get_ports              \
{ic_dmo_rd_data[21]}] [get_ports {ic_dmo_rd_data[20]}] [get_ports              \
{ic_dmo_rd_data[19]}] [get_ports {ic_dmo_rd_data[18]}] [get_ports              \
{ic_dmo_rd_data[17]}] [get_ports {ic_dmo_rd_data[16]}] [get_ports              \
{ic_dmo_rd_data[15]}] [get_ports {ic_dmo_rd_data[14]}] [get_ports              \
{ic_dmo_rd_data[13]}] [get_ports {ic_dmo_rd_data[12]}] [get_ports              \
{ic_dmo_rd_data[11]}] [get_ports {ic_dmo_rd_data[10]}] [get_ports              \
{ic_dmo_rd_data[9]}] [get_ports {ic_dmo_rd_data[8]}] [get_ports                \
{ic_dmo_rd_data[7]}] [get_ports {ic_dmo_rd_data[6]}] [get_ports                \
{ic_dmo_rd_data[5]}] [get_ports {ic_dmo_rd_data[4]}] [get_ports                \
{ic_dmo_rd_data[3]}] [get_ports {ic_dmo_rd_data[2]}] [get_ports                \
{ic_dmo_rd_data[1]}] [get_ports {ic_dmo_rd_data[0]}] [get_ports scan_out]      \
[get_ports spc_efu_fuse_idata] [get_ports spc_efu_fuse_ixfer_en]]
group_path -name reg2reg  -from [list [get_pins ftu_asi_ctl_spares_spare3_flop_q_reg/CP] [get_pins      \
{ftu_asi_ctl_indet_comp_state_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_asi_ctl_indet_comp_state_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[13]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[14]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[15]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[16]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[17]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[18]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[19]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[20]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[21]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[22]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[23]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[24]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[25]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[26]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[27]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[28]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[29]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[30]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[31]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[32]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[33]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[34]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[35]/CP}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[36]/CP}] [get_pins                      \
{ftu_asi_ctl_wr_request_pending_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_asi_ctl_wr_request_pending_reg_d0_0_q_reg[1]/CP}] [get_pins               \
{ftu_asi_ctl_rd_is_first_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_asi_ctl_wr_way_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_way_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_way_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_asi_ctl_rd_way_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_asi_ctl_rd_way_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_asi_ctl_rd_way_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[14]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[15]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[16]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[17]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[18]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[19]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[20]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[21]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[22]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[23]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[24]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[25]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[26]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[27]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[28]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[29]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[30]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[31]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[32]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[33]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[34]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[35]/CP}] [get_pins                      \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[36]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[14]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[15]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[16]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[17]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[18]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[19]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[20]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[21]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[22]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[23]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[24]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[25]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[26]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[27]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[28]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[29]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[30]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[31]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[32]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[33]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[34]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[35]/CP}] [get_pins                      \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[36]/CP}] [get_pins                      \
{ftu_asi_ctl_pr_tid_rd_ret_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_asi_ctl_pr_tid_rd_ret_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_asi_ctl_pr_tid_rd_ret_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_asi_ctl_pr_tid_wr_ret_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_asi_ctl_pr_tid_wr_ret_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_asi_ctl_pr_tid_wr_ret_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[8]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[9]/CP}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[10]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[11]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[12]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[13]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[14]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[15]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[16]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[17]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[18]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[19]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[20]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[21]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[22]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[23]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[24]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[25]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[26]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[27]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[28]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[29]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[30]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[31]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[32]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[33]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[34]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[35]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[36]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[37]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[38]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[39]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[40]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[41]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[42]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[43]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[44]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[45]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[46]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[47]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[48]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[49]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[50]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[51]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[52]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[53]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[54]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[55]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[56]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[57]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[58]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[59]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[60]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[61]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[62]/CP}] [get_pins                       \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[63]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg3_ctl_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[0]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[1]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[2]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[3]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[4]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[5]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[6]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[7]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[8]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[9]/CP}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[10]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[11]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[12]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[13]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[14]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[15]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[16]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[17]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[18]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[19]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[20]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[21]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[22]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[23]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[24]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[25]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[26]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[27]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[28]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[29]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[30]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[31]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[32]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[33]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[34]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[35]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[36]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[37]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[38]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[39]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[40]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[41]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[42]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[43]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[44]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[45]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[46]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[47]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[48]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[49]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[50]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[51]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[52]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[53]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[54]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[55]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[56]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[57]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[58]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[59]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[60]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[61]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[62]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[63]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg3_decctl_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_asi_ctl_rng_stg3_decctl_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_asi_ctl_rng_stg2_decctl_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_asi_ctl_rng_stg2_decctl_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_asi_ctl_rng_stg2_ctl_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_ctl_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_ctl_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[8]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[9]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[10]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[11]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[12]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[13]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[14]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[15]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[16]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[17]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[18]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[19]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[20]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[21]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[22]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[23]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[24]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[25]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[26]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[27]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[28]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[29]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[30]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[31]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[32]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[33]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[34]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[35]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[36]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[37]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[38]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[39]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[40]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[41]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[42]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[43]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[44]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[45]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[46]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[47]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[48]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[49]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[50]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[51]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[52]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[53]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[54]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[55]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[56]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[57]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[58]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[59]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[60]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[61]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[62]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[63]/CP}] [get_pins                       \
{ftu_asi_ctl_wr_req_ff_d0_0_q_reg[0]/CP}] [get_pins                            \
{ftu_asi_ctl_wr_req_ff_d0_0_q_reg[1]/CP}] [get_pins                            \
{ftu_asi_ctl_rng_stg1_ctl_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[8]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[9]/CP}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[10]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[11]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[12]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[13]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[14]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[15]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[16]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[17]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[18]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[19]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[20]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[21]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[22]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[23]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[24]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[25]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[26]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[27]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[28]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[29]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[30]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[31]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[32]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[33]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[34]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[35]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[36]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[37]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[38]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[39]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[40]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[41]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[42]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[43]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[44]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[45]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[46]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[47]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[48]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[49]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[50]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[51]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[52]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[53]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[54]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[55]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[56]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[57]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[58]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[59]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[60]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[61]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[62]/CP}] [get_pins                       \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[63]/CP}] [get_pins                       \
{ftu_asi_ctl_asi_it_rd_done_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
ftu_asi_ctl_clkgen_c_0_l1en_reg/CPN] [get_pins                                 \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[8]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[9]/CP}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[10]/CP}] [get_pins                     \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[11]/CP}] [get_pins                     \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[12]/CP}] [get_pins                     \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[13]/CP}] [get_pins                     \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[14]/CP}] [get_pins                     \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[15]/CP}] [get_pins                     \
ftu_byp_dp_itb_data_for_cam_c0_0_l1en_reg/CPN] [get_pins                       \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[2]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[3]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[4]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[5]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[6]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[7]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[8]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[9]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[10]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[11]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[12]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[13]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[14]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[15]/CP}] [get_pins                    \
ftu_byp_dp_bist_data_stage_c_c0_0_l1en_reg/CPN] [get_pins                      \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[5]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[6]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[7]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[8]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[9]/CP}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[10]/CP}] [get_pins                \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[11]/CP}] [get_pins                \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[12]/CP}] [get_pins                \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[13]/CP}] [get_pins                \
ftu_byp_dp_bist_data_stage_dup_b_c0_0_l1en_reg/CPN] [get_pins                  \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[2]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[3]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[4]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[12]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[13]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[14]/CP}] [get_pins                    \
ftu_byp_dp_bist_data_stage_b_c0_0_l1en_reg/CPN] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[2]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[3]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[4]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[5]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[6]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[7]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[8]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[9]/CP}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[10]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[11]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[12]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[13]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[14]/CP}] [get_pins                    \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[15]/CP}] [get_pins                    \
ftu_byp_dp_bist_data_stage_a_c0_0_l1en_reg/CPN] [get_pins                      \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[5]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[6]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[7]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[8]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[9]/CP}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[10]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[11]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[12]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[13]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[14]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[15]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[16]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[17]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[18]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[19]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[20]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[21]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[22]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[23]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[24]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[25]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[26]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[27]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[28]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[29]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[30]/CP}] [get_pins                 \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[31]/CP}] [get_pins                 \
ftu_byp_dp_itlb_w_bist_data_mux_c0_0_l1en_reg/CPN] [get_pins                   \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[31]/CP}] [get_pins                        \
ftu_byp_dp_itlb_bist_mux_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[0]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[1]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[2]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[3]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[4]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[5]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[6]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[7]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[8]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[9]/CP}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[10]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[11]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[12]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[13]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[14]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[15]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[16]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[17]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[18]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[19]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[20]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[21]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[22]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[23]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[24]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[25]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[26]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[27]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[28]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[29]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[30]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[31]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[32]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[33]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[34]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[35]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[36]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[37]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[38]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[39]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[40]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[41]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[42]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[43]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[44]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[45]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[46]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[47]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[48]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[49]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[50]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[51]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[52]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[53]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[54]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[55]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[56]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[57]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[58]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[59]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[60]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[61]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[62]/CP}] [get_pins                         \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[63]/CP}] [get_pins                         \
ftu_byp_dp_asi_itlb_mux_c0_0_l1en_reg/CPN] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[0]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[1]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[2]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[3]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[4]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[5]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[6]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[7]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[8]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[9]/CP}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[10]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[11]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[12]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[13]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[14]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[15]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[16]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[17]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[18]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[19]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[20]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[21]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[22]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[23]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[24]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[25]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[26]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[27]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[28]/CP}] [get_pins                          \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[29]/CP}] [get_pins                          \
ftu_byp_dp_asi_tag_mux_c0_0_l1en_reg/CPN] [get_pins                            \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[32]/CP}] [get_pins                        \
ftu_byp_dp_asi_word_muxx_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[23]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[24]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[25]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[26]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[27]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[28]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[29]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[30]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[31]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[32]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[33]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[34]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[35]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[36]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[37]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[38]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[39]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[40]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[41]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[42]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[43]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[44]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[45]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[46]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[47]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[48]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[49]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[50]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[51]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[52]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[53]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[54]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[55]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[56]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[57]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[58]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[59]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[60]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[61]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[62]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[63]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[64]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[65]/CP}] [get_pins                   \
ftu_byp_dp_by_pass_i2i3_c_reg_c0_0_l1en_reg/CPN] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[23]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[24]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[25]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[26]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[27]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[28]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[29]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[30]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[31]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[32]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[33]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[34]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[35]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[36]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[37]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[38]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[39]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[40]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[41]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[42]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[43]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[44]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[45]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[46]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[47]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[48]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[49]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[50]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[51]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[52]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[53]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[54]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[55]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[56]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[57]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[58]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[59]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[60]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[61]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[62]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[63]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[64]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[65]/CP}] [get_pins                   \
ftu_byp_dp_by_pass_i0i1_c_reg_c0_0_l1en_reg/CPN] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[23]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[24]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[25]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[26]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[27]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[28]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[29]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[30]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[31]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[32]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[33]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[34]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[35]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[36]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[37]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[38]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[39]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[40]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[41]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[42]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[43]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[44]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[45]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[46]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[47]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[48]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[49]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[50]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[51]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[52]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[53]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[54]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[55]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[56]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[57]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[58]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[59]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[60]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[61]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[62]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[63]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[64]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[65]/CP}] [get_pins                   \
ftu_byp_dp_by_pass_i2i3_f_reg_c0_0_l1en_reg/CPN] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[23]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[24]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[25]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[26]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[27]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[28]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[29]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[30]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[31]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[32]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[33]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[34]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[35]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[36]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[37]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[38]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[39]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[40]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[41]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[42]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[43]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[44]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[45]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[46]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[47]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[48]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[49]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[50]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[51]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[52]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[53]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[54]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[55]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[56]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[57]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[58]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[59]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[60]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[61]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[62]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[63]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[64]/CP}] [get_pins                   \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[65]/CP}] [get_pins                   \
ftu_byp_dp_by_pass_i0i1_f_reg_c0_0_l1en_reg/CPN] [get_pins                     \
{ftu_tfc_ctl_tsm7_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm7_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm7_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm7_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm7_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm7_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm7_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm7_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm7_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm7_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm7_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm7_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm7_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm7_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm7_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm7_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm7_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm7_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm7_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm7_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm7_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm7_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm7_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm7_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm7_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm7_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm6_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm6_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm6_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm6_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm6_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm6_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm6_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm6_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm6_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm6_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm6_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm6_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm6_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm6_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm6_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm6_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm6_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm6_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm6_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm6_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm6_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm6_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm6_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm6_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm6_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm6_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm5_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm5_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm5_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm5_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm5_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm5_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm5_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm5_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm5_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm5_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm5_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm5_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm5_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm5_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm5_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm5_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm5_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm5_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm5_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm5_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm5_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm5_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm5_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm5_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm5_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm5_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm4_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm4_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm4_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm4_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm4_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm4_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm4_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm4_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm4_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm4_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm4_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm4_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm4_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm4_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm4_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm4_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm4_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm4_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm4_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm4_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm4_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm4_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm4_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm4_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm4_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm4_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm3_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm3_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm3_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm3_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm3_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm3_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm3_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm3_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm3_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm3_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm3_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm3_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm3_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm3_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm3_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm3_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm3_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm3_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm3_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm3_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm3_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm3_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm3_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm3_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm3_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm3_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm2_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm2_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm2_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm2_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm2_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm2_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm2_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm2_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm2_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm2_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm2_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm2_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm2_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm2_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm2_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm2_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm2_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm2_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm2_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm2_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm2_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm2_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm2_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm2_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm2_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm2_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm1_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm1_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm1_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm1_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm1_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm1_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm1_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm1_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm1_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm1_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm1_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm1_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm1_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm1_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm1_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm1_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm1_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm1_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm1_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm1_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm1_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm1_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm1_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm1_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm1_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm1_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm0_ifill_done_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm0_no_icmiss_pending_reg_d0_0_q_reg[0]/CP}] [get_pins           \
{ftu_tfc_ctl_tsm0_ignore_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm0_tlu_sf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_tfc_ctl_tsm0_tlu_red_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_tfc_ctl_tsm0_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm0_itlb_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm0_itlb_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm0_err_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_tfc_ctl_tsm0_itlb_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm0_fill_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm0_reset_dmiss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm0_dmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm0_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm0_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins          \
{ftu_tfc_ctl_tsm0_fill_rdy0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_tfc_ctl_tsm0_can_miss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_tfc_ctl_tsm0_can_miss_refill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm0_inv_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm0_lsu_stops_fetch_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm0_lsu_stops_fetch_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_tfc_ctl_tsm0_lsu_no_ic_miss_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_tfc_ctl_tsm0_no_new_miss_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_tfc_ctl_tsm0_rmiss_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_tfc_ctl_tsm0_rmiss_null_reg_l_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_tfc_ctl_tsm0_reset_wait_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
ftu_tfc_ctl_clkgen_c_0_l1en_reg/CPN] [get_pins                                 \
{ftu_ftp_ctl_thr7_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr7_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr7_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr6_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr6_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr6_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr5_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr5_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr5_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr4_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr4_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr4_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr3_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr3_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr3_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr2_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr2_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr2_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr1_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr1_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr1_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr0_pid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr0_pid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_thr0_pid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_pre_sel_am_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ftp_ctl_pre_sel_am_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ftp_ctl_reload_latch_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_reload_latch_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_ftp_ctl_by_pass_v_c_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ftp_ctl_by_pass_v_f_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ftp_ctl_cycle_3_by_pass_c_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_ftp_ctl_cycle_3_by_pass_f_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_ftp_ctl_cycle_2_by_pass_f_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[1]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[2]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[3]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[4]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[5]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[6]/CP}] [get_pins                \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[7]/CP}] [get_pins                \
{ftu_ftp_ctl_byp_valid_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[1]/CP}] [get_pins              \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[2]/CP}] [get_pins              \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[3]/CP}] [get_pins              \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[4]/CP}] [get_pins              \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[5]/CP}] [get_pins              \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[6]/CP}] [get_pins              \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[7]/CP}] [get_pins              \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[8]/CP}] [get_pins                      \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[9]/CP}] [get_pins                      \
{ftu_ftp_ctl_fetch_v_c_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_ftp_ctl_fetch_v_f_dup_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_fetch_v_f_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ftp_ctl_itlb_sel_pa_f_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_itlb_sel_data_f_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[1]/CP}] [get_pins                   \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[2]/CP}] [get_pins                   \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[3]/CP}] [get_pins                   \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[4]/CP}] [get_pins                   \
{ftu_ftp_ctl_asi_it_rd_done_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_ftp_ctl_asi_wr_done_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ftp_ctl_asi_rd_done_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ftp_ctl_it_rd_done_c_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_it_rd_done_f_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_tg_wr_done_f_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_tg_rd_done_c_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_tg_rd_done_f_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_ic_wr_done_f_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_ic_rd_done_p_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_ic_rd_done_c_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_ic_rd_done_f_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_ftp_ctl_itlb_cam_vld_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_ftp_ctl_fill_req_bf_q_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_itlb_probe_l_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_ith_det_req_ff_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_ftp_ctl_itd_rd_req_ff_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_itt_rd_req_ff_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_tg_rd_req_ff_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_tg_wr_req_ff_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_ic_rd_req_ff_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_ic_wr_req_ff_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_ftp_ctl_wr_request_pending_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_ftp_ctl_wr_request_pending_reg_d0_0_q_reg[1]/CP}] [get_pins               \
{ftu_ftp_ctl_rd_is_first_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ftp_ctl_inv_line_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[5]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[6]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[7]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[5]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[6]/CP}] [get_pins                 \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[7]/CP}] [get_pins                 \
{ftu_ftp_ctl_favor_top_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[0]/CP}] [get_pins                             \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[1]/CP}] [get_pins                             \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[2]/CP}] [get_pins                             \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[3]/CP}] [get_pins                             \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[4]/CP}] [get_pins                             \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[5]/CP}] [get_pins                             \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[6]/CP}] [get_pins                             \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[7]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[0]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[1]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[2]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[3]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[4]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[5]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[6]/CP}] [get_pins                             \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[7]/CP}] [get_pins                             \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[3]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[4]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[5]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[6]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[7]/CP}] [get_pins                           \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[0]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[1]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[2]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[3]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[4]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[5]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[6]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[7]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[8]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[9]/CP}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[10]/CP}] [get_pins                          \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[11]/CP}] [get_pins                          \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[0]/CP}] [get_pins                               \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[1]/CP}] [get_pins                               \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[2]/CP}] [get_pins                               \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[3]/CP}] [get_pins                               \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[4]/CP}] [get_pins                               \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[5]/CP}] [get_pins                               \
ftu_ftp_ctl_clkgen_pm_c_0_l1en_reg/CPN] [get_pins                              \
ftu_ftp_ctl_clkgen_c_0_l1en_reg/CPN] [get_pins                                 \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[7]/CP}] [get_pins                      \
ftu_itd_dp_mbist_in_dup_reg_c0_0_l1en_reg/CPN] [get_pins                       \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[0]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[1]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[2]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[3]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[4]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[5]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[6]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[7]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[8]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[9]/CP}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[10]/CP}] [get_pins                         \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[11]/CP}] [get_pins                         \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[12]/CP}] [get_pins                         \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[13]/CP}] [get_pins                         \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[14]/CP}] [get_pins                         \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[15]/CP}] [get_pins                         \
ftu_itd_dp_mbist_in_reg_c0_0_l1en_reg/CPN] [get_pins                           \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[0]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[1]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[2]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[3]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[4]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[5]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[6]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[7]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[8]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[9]/CP}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[10]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[11]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[12]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[13]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[14]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[15]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[16]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[17]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[18]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[19]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[20]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[21]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[22]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[23]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[24]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[25]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[26]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[27]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[28]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[29]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[30]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[31]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[32]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[33]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[34]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[35]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[36]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[37]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[38]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[39]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[40]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[41]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[42]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[43]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[44]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[45]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[46]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[47]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[48]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[49]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[50]/CP}] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[51]/CP}] [get_pins                             \
ftu_itd_dp_tte2_lat_c0_0_l1en_reg/CPN] [get_pins                               \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[5]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[6]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[7]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[8]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[9]/CP}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[10]/CP}] [get_pins                 \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[11]/CP}] [get_pins                 \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[12]/CP}] [get_pins                 \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[13]/CP}] [get_pins                 \
ftu_itd_dp_context_to_write_reg_c0_0_l1en_reg/CPN] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[1]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[2]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[3]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[4]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[5]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[6]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[7]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[8]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[9]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[10]/CP}] [get_pins                  \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[11]/CP}] [get_pins                  \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[12]/CP}] [get_pins                  \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[13]/CP}] [get_pins                  \
ftu_itd_dp_write_context_1_reg_c0_0_l1en_reg/CPN] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[1]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[2]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[3]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[4]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[5]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[6]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[7]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[8]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[9]/CP}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[10]/CP}] [get_pins                  \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[11]/CP}] [get_pins                  \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[12]/CP}] [get_pins                  \
ftu_itd_dp_write_context_0_reg_c0_0_l1en_reg/CPN] [get_pins                    \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[12]/CP}] [get_pins                      \
ftu_itd_dp_access_tag_reg0_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[8]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[9]/CP}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[10]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[11]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[12]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[14]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[15]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[16]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[18]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[19]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[20]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[21]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[22]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[23]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[26]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[27]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[28]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[29]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[30]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[31]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[32]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[33]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[34]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[35]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[36]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[37]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[38]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[39]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[40]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[41]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[42]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[43]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[44]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[45]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[46]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[47]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[48]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[49]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[50]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[51]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[52]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[53]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[54]/CP}] [get_pins                       \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[55]/CP}] [get_pins                       \
ftu_itd_dp_access_tag_reg_c0_0_l1en_reg/CPN] [get_pins                         \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[0]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[1]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[4]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[5]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[6]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[7]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[8]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[9]/CP}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[11]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[12]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[13]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[14]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[15]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[16]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[17]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[18]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[19]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[20]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[21]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[22]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[23]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[24]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[25]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[26]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[27]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[28]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[29]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[30]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[31]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[32]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[33]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[34]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[35]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[36]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[37]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[38]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[39]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[40]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[41]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[42]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[43]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[44]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[45]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[46]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[47]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[48]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[49]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[50]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[51]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[52]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[53]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[54]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[55]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[56]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[57]/CP}] [get_pins                             \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[58]/CP}] [get_pins                             \
ftu_itd_dp_tte1_lat_c0_0_l1en_reg/CPN] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[0]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[1]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[2]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[3]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[4]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[5]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[6]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[7]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[8]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[9]/CP}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[10]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[11]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[12]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[13]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[14]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[15]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[16]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[17]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[18]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[19]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[20]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[21]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[22]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[23]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[24]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[25]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[26]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[27]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[28]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[29]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[30]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[31]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[32]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[33]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[34]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[35]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[36]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[37]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[38]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[39]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[40]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[41]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[42]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[43]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[44]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[45]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[46]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[47]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[48]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[49]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[50]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[51]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[52]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[53]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[54]/CP}] [get_pins                             \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[55]/CP}] [get_pins                             \
ftu_itd_dp_tte0_lat_c0_0_l1en_reg/CPN] [get_pins                               \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_itc_ctl_wr_vld_latch_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_itc_ctl_wr_vld_latch_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_itc_ctl_wr_vld_latch_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_itc_ctl_reload1_latch_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_itc_ctl_demap_c1_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_itc_ctl_demap_c1_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_itc_ctl_demap_c1_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_itc_ctl_demap_c0_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_itc_ctl_demap_c0_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_itc_ctl_demap_c0_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[0]/CP}] [get_pins                             \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[1]/CP}] [get_pins                             \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[2]/CP}] [get_pins                             \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[3]/CP}] [get_pins                             \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[4]/CP}] [get_pins                             \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[5]/CP}] [get_pins                             \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[6]/CP}] [get_pins                             \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[7]/CP}] [get_pins                             \
{ftu_itc_ctl_tte0_lat_d0_0_q_reg[0]/CP}] [get_pins                             \
{ftu_itc_ctl_tte0_lat_d0_0_q_reg[1]/CP}] [get_pins                             \
{ftu_itc_ctl_tte0_lat_d0_0_q_reg[2]/CP}] [get_pins                             \
{ftu_itc_ctl_reload0_latch_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_itc_ctl_reload0_latch_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_itc_ctl_reload0_latch_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_itc_ctl_error_inj_latch_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_itc_ctl_error_inj_latch_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_itc_ctl_lsu_err_inj_sig_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_itc_ctl_lsu_err_inj_sig_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_itc_ctl_lsu_err_inj_sig_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
ftu_itc_ctl_clkgen_c_0_l1en_reg/CPN] [get_pins                                 \
hdr_sram_header_instance_spares_cmp_spare3_flop_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_rd_counter_d0_4_q_reg/CP] [get_pins                \
hdr_sram_header_instance_ff_rd_counter_d0_3_q_reg/CP] [get_pins                \
hdr_sram_header_instance_ff_rd_counter_d0_2_q_reg/CP] [get_pins                \
hdr_sram_header_instance_ff_rd_counter_d0_1_q_reg/CP] [get_pins                \
hdr_sram_header_instance_ff_rd_counter_d0_0_q_reg/CP] [get_pins                \
hdr_sram_header_instance_ff_counter_slice_d0_4_q_reg/CP] [get_pins             \
hdr_sram_header_instance_ff_counter_slice_d0_3_q_reg/CP] [get_pins             \
hdr_sram_header_instance_ff_counter_slice_d0_2_q_reg/CP] [get_pins             \
hdr_sram_header_instance_ff_counter_slice_d0_1_q_reg/CP] [get_pins             \
hdr_sram_header_instance_ff_counter_slice_d0_0_q_reg/CP] [get_pins             \
hdr_sram_header_instance_ff_sync_sram_wr_d0_0_q_reg/CP] [get_pins              \
hdr_sram_header_instance_ff_sync_sram_clr_d0_0_q_reg/CP] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_21_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_20_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_19_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_18_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_17_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_16_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_15_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_14_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_13_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_12_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_11_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_10_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_read_data_d0_9_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_8_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_7_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_6_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_5_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_4_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_3_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_2_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_1_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_0_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_21_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_sram_data_d0_14_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_sram_data_d0_13_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_sram_data_d0_12_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_sram_data_d0_11_q_reg/CP] [get_pins           \
hdr_sram_header_instance_ff_sync_sram_data_d0_5_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_4_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_3_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_2_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_1_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_0_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_21_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_20_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_19_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_18_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_17_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_16_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_15_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_14_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_13_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_12_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_11_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_10_q_reg/CP] [get_pins     \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_9_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_8_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_7_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_6_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_5_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_4_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_3_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_2_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_1_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_0_q_reg/CP] [get_pins      \
hdr_sram_header_instance_ff_input_all_enable_d0_3_q_reg/CP] [get_pins          \
hdr_sram_header_instance_ff_input_all_enable_d0_2_q_reg/CP] [get_pins          \
hdr_sram_header_instance_ff_input_all_enable_d0_1_q_reg/CP] [get_pins          \
hdr_sram_header_instance_ff_input_all_enable_d0_0_q_reg/CP] [get_pins          \
hdr_sram_header_instance_ff_io_cmp_sync_en_d0_0_q_reg/CP] [get_pins            \
hdr_sram_header_instance_ff_cmp_io_sync_en_d0_0_q_reg/CP] [get_pins            \
hdr_sram_header_instance_clkgen_l1clk_c_0_l1en_reg/CPN] [get_pins              \
ftu_cms_ctl_spares_spare0_flop_q_reg/CP] [get_pins                             \
{ftu_cms_ctl_ic_disabled_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[0]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[1]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[2]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[3]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[4]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[5]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[6]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[7]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[8]/CP}] [get_pins                          \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[9]/CP}] [get_pins                          \
ftu_cms_ctl_clkgen_c_0_l1en_reg/CPN] [get_pins                                 \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agc_ctl_invalidation_req_c_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[2]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[3]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[4]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[5]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[6]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[7]/CP}] [get_pins             \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[5]/CP}] [get_pins                 \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[6]/CP}] [get_pins                 \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[7]/CP}] [get_pins                 \
{ftu_agc_ctl_single_thread_active_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[5]/CP}] [get_pins                  \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[6]/CP}] [get_pins                  \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[7]/CP}] [get_pins                  \
{ftu_agc_ctl_excp_tid_d_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_excp_tid_d_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_excp_tid_d_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agc_ctl_tag_perror_en_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_tag_perror_en_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_tag_perror_en_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_tag_pe_way_d0_0_q_reg[0]/CP}] [get_pins                           \
{ftu_agc_ctl_tag_pe_way_d0_0_q_reg[1]/CP}] [get_pins                           \
{ftu_agc_ctl_tag_pe_way_d0_0_q_reg[2]/CP}] [get_pins                           \
{ftu_agc_ctl_valid_err_way_p_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_valid_err_way_p_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_valid_err_way_p_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_fetch_way_p_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agc_ctl_fetch_way_p_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_agc_ctl_fetch_way_p_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[2]/CP}] [get_pins                     \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[3]/CP}] [get_pins                     \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_agc_ctl_thr_c_ic_disable_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_agc_ctl_thr_c_ic_enable_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agc_ctl_itc_real_c_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_itc_real_f_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_itc_real_f_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agc_ctl_itlb_cam_vld_c_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_agc_ctl_priv_state_c_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[0]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[1]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[2]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[3]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[4]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[5]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[6]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[7]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[8]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[9]/CP}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[10]/CP}] [get_pins                         \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[11]/CP}] [get_pins                         \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[12]/CP}] [get_pins                         \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[13]/CP}] [get_pins                         \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[14]/CP}] [get_pins                         \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[15]/CP}] [get_pins                         \
{ftu_agc_ctl_any_instr_v_c_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_agc_ctl_data_ready_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_evic_line_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_agc_ctl_inv_line_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agc_ctl_inv_bit_5_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_agc_ctl_addr_bit_5_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_va_hole_excp_c_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[5]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[6]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[7]/CP}] [get_pins                  \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_agc_ctl_vl_data_reg_d0_0_q_reg[0]/CP}] [get_pins                          \
{ftu_agc_ctl_vl_data_reg_d0_0_q_reg[1]/CP}] [get_pins                          \
{ftu_agc_ctl_asi_mbist_way_f_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_asi_mbist_way_f_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_asi_mbist_way_f_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_cmu_fill_wrway_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_agc_ctl_cmu_fill_wrway_reg_d0_0_q_reg[1]/CP}] [get_pins                   \
{ftu_agc_ctl_cmu_fill_wrway_reg_d0_0_q_reg[2]/CP}] [get_pins                   \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[2]/CP}] [get_pins                     \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[3]/CP}] [get_pins                     \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[4]/CP}] [get_pins                     \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[5]/CP}] [get_pins                     \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[6]/CP}] [get_pins                     \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[7]/CP}] [get_pins                     \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[1]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[2]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[3]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[1]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[2]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[3]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_v_c_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agc_ctl_by_pass_v_f_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[0]/CP}] [get_pins            \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[1]/CP}] [get_pins            \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[2]/CP}] [get_pins            \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[3]/CP}] [get_pins            \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[4]/CP}] [get_pins            \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[5]/CP}] [get_pins            \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[6]/CP}] [get_pins            \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[7]/CP}] [get_pins            \
{ftu_agc_ctl_cmu_any_data_ready_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_agc_ctl_cycle_3_by_pass_c_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_cycle_3_by_pass_f_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_cycle_2_by_pass_f_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_fetch_v_dup_c_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_fetchalid_cnq_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[5]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[6]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[7]/CP}] [get_pins                 \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[3]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[4]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[5]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[6]/CP}] [get_pins                \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[7]/CP}] [get_pins                \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[0]/CP}] [get_pins              \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[1]/CP}] [get_pins              \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[2]/CP}] [get_pins              \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[3]/CP}] [get_pins              \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[4]/CP}] [get_pins              \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[5]/CP}] [get_pins              \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[6]/CP}] [get_pins              \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[7]/CP}] [get_pins              \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[1]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[2]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[3]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[4]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[5]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[6]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[7]/CP}] [get_pins                \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[0]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[1]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[2]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[3]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[4]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[5]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[6]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[7]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[8]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[9]/CP}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[10]/CP}] [get_pins       \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[11]/CP}] [get_pins       \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[12]/CP}] [get_pins       \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[13]/CP}] [get_pins       \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[14]/CP}] [get_pins       \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[15]/CP}] [get_pins       \
{ftu_agc_ctl_exception_valid_kill1_reg_d0_0_q_reg[0]/CP}] [get_pins            \
{ftu_agc_ctl_exception_valid_kill_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_agc_ctl_kill_fetch_vc_2_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_kill_fetch_vc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[1]/CP}] [get_pins                \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[2]/CP}] [get_pins                \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[3]/CP}] [get_pins                \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[4]/CP}] [get_pins                \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[5]/CP}] [get_pins                \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[6]/CP}] [get_pins                \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[7]/CP}] [get_pins                \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[5]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[6]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[7]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[8]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[9]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[10]/CP}] [get_pins                 \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[11]/CP}] [get_pins                 \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[12]/CP}] [get_pins                 \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[13]/CP}] [get_pins                 \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[14]/CP}] [get_pins                 \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[15]/CP}] [get_pins                 \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_agc_ctl_sf_v_c_d0_0_q_reg[0]/CP}] [get_pins                               \
{ftu_agc_ctl_sf_valid_by_pass_c_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_agc_ctl_sf_valid_by_pass_f_reg_d0_0_q_reg[0]/CP}] [get_pins               \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[2]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[3]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[4]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[5]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[6]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[7]/CP}] [get_pins                     \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[0]/CP}] [get_pins             \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[1]/CP}] [get_pins             \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[2]/CP}] [get_pins             \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[3]/CP}] [get_pins             \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[4]/CP}] [get_pins             \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[5]/CP}] [get_pins             \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[6]/CP}] [get_pins             \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[7]/CP}] [get_pins             \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[5]/CP}] [get_pins                 \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[6]/CP}] [get_pins                 \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[7]/CP}] [get_pins                 \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[0]/CP}] [get_pins                        \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[1]/CP}] [get_pins                        \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[2]/CP}] [get_pins                        \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[3]/CP}] [get_pins                        \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[4]/CP}] [get_pins                        \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[5]/CP}] [get_pins                        \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[6]/CP}] [get_pins                        \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[7]/CP}] [get_pins                        \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[0]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[1]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[2]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[3]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[4]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[5]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[6]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[7]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[8]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[9]/CP}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[10]/CP}] [get_pins                \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[11]/CP}] [get_pins                \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[0]/CP}] [get_pins                     \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[1]/CP}] [get_pins                     \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[2]/CP}] [get_pins                     \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[3]/CP}] [get_pins                     \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[4]/CP}] [get_pins                     \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[5]/CP}] [get_pins                     \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[6]/CP}] [get_pins                     \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[7]/CP}] [get_pins                     \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[0]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[1]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[2]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[3]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[4]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[5]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[6]/CP}] [get_pins                  \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[7]/CP}] [get_pins                  \
ftu_agc_ctl_scancollar_out_clkgen_c_0_l1en_reg/CPN] [get_pins                  \
ftu_agc_ctl_clkgen_pm_c_0_l1en_reg/CPN] [get_pins                              \
ftu_agc_ctl_clkgen_c_0_l1en_reg/CPN] [get_pins                                 \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr7_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr7_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr6_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr6_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr5_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr5_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr4_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr4_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr3_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr3_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr2_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr2_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr1_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr1_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr0_cntx_1_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[8]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[9]/CP}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[10]/CP}] [get_pins                      \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[11]/CP}] [get_pins                      \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[12]/CP}] [get_pins                      \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[13]/CP}] [get_pins                      \
ftu_ctx_dp_thr0_cntx_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[8]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[9]/CP}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[10]/CP}] [get_pins                     \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[11]/CP}] [get_pins                     \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[12]/CP}] [get_pins                     \
ftu_ctx_dp_lsu_ifu_data_reg_c0_0_l1en_reg/CPN] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
ftu_ctx_dp_tlu_tl_gt_0_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[15]/CP}] [get_pins                        \
ftu_agd_dp_valid_c_reg_b_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[0]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[1]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[15]/CP}] [get_pins                        \
ftu_agd_dp_valid_c_reg_a_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
ftu_agd_dp_inv_addr_bf_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[8]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[9]/CP}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[10]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[11]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[12]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[13]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[14]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[15]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[16]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[17]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[18]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[19]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[20]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[21]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[22]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[23]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[24]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[25]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[26]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[27]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[28]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[29]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[30]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[31]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[32]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[33]/CP}] [get_pins                     \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[34]/CP}] [get_pins                     \
ftu_agd_dp_phys_addr_bf_reg_c0_0_l1en_reg/CPN] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[8]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[9]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[10]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[11]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[12]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[13]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[14]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[15]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[16]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[17]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[18]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[19]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[20]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[21]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[22]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[23]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[24]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[25]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[26]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[27]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[28]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[29]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[30]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[31]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[32]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[33]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[34]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[35]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[36]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[37]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[38]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[39]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[40]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[41]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[42]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[43]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[44]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[45]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[46]/CP}] [get_pins                     \
ftu_agd_dp_by_pass_pc_c_reg_c0_0_l1en_reg/CPN] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[0]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[1]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                     \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                     \
ftu_agd_dp_by_pass_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[0]/CP}] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[1]/CP}] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[2]/CP}] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[3]/CP}] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[4]/CP}] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[5]/CP}] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[6]/CP}] [get_pins                       \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[7]/CP}] [get_pins                       \
ftu_agd_dp_by_pass_sel_reg_c0_0_l1en_reg/CPN] [get_pins                        \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[0]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[1]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[2]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[3]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[4]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[5]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[6]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[7]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[8]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[9]/CP}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[10]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[11]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[12]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[13]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[14]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[15]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[16]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[17]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[18]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[19]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[20]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[21]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[22]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[23]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[24]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[25]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[26]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[27]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[28]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[29]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[30]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[31]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[32]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[33]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[34]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[35]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[36]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[37]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[38]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[39]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[40]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[41]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[42]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[43]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[44]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[45]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[46]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[47]/CP}] [get_pins                  \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[48]/CP}] [get_pins                  \
ftu_agd_dp_pc_wo_by_pass_c_reg_c0_0_l1en_reg/CPN] [get_pins                    \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[0]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[1]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[2]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[3]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[4]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[5]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[6]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[7]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[8]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[9]/CP}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[10]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[11]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[12]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[13]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[14]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[15]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[16]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[17]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[18]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[19]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[20]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[21]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[22]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[23]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[24]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[25]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[26]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[27]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[28]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[29]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[30]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[31]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[32]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[33]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[34]/CP}] [get_pins                         \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[35]/CP}] [get_pins                         \
ftu_agd_dp_mbist_in_reg_c0_0_l1en_reg/CPN] [get_pins                           \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                             \
ftu_agd_dp_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                               \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr7_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr6_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr5_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr4_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr3_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr2_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr1_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[2]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[3]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[4]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[5]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[6]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[7]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[8]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[9]/CP}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[10]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[11]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[12]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[13]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[14]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[15]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[16]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[17]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[18]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[19]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[20]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[21]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[22]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[23]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[24]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[25]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[26]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[27]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[28]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[29]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[30]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[31]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[32]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[33]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[34]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[35]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[36]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[37]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[38]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[39]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[40]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[41]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[42]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[43]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[44]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[45]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[46]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[47]/CP}] [get_pins                        \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[48]/CP}] [get_pins                        \
ftu_agd_dp_thr0_pc_f_reg_c0_0_l1en_reg/CPN] [get_pins                          \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[23]/CP}] [get_pins                   \
ftu_agd_dp_br_address1_m_reg1_c0_0_l1en_reg/CPN] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[23]/CP}] [get_pins                   \
ftu_agd_dp_br_address1_m_reg0_c0_0_l1en_reg/CPN] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[23]/CP}] [get_pins                   \
ftu_agd_dp_br_address0_m_reg1_c0_0_l1en_reg/CPN] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[0]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[1]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[2]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[3]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[4]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[5]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[6]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[7]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[8]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[9]/CP}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[10]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[11]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[12]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[13]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[14]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[15]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[16]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[17]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[18]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[19]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[20]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[21]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[22]/CP}] [get_pins                   \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[23]/CP}] [get_pins                   \
ftu_agd_dp_br_address0_m_reg0_c0_0_l1en_reg/CPN]]  -to [list [get_pins ftu_asi_ctl_spares_spare3_flop_q_reg/D] [get_pins         \
{ftu_asi_ctl_indet_comp_state_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_asi_ctl_indet_comp_state_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[13]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[14]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[15]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[16]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[17]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[18]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[19]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[20]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[21]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[22]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[23]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[24]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[25]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[26]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[27]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[28]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[29]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[30]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[31]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[32]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[33]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[34]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[35]/D}] [get_pins                       \
{ftu_asi_ctl_address_reg_bf_d0_0_q_reg[36]/D}] [get_pins                       \
{ftu_asi_ctl_wr_request_pending_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_asi_ctl_wr_request_pending_reg_d0_0_q_reg[1]/D}] [get_pins                \
{ftu_asi_ctl_rd_is_first_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_asi_ctl_wr_way_bf_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_asi_ctl_wr_way_bf_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_asi_ctl_wr_way_bf_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_asi_ctl_rd_way_bf_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_asi_ctl_rd_way_bf_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_asi_ctl_rd_way_bf_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[13]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[14]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[15]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[16]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[17]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[18]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[19]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[20]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[21]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[22]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[23]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[24]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[25]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[26]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[27]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[28]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[29]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[30]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[31]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[32]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[33]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[34]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[35]/D}] [get_pins                       \
{ftu_asi_ctl_address_wr_reg_d0_0_q_reg[36]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[13]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[14]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[15]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[16]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[17]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[18]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[19]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[20]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[21]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[22]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[23]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[24]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[25]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[26]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[27]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[28]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[29]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[30]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[31]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[32]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[33]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[34]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[35]/D}] [get_pins                       \
{ftu_asi_ctl_address_rd_reg_d0_0_q_reg[36]/D}] [get_pins                       \
{ftu_asi_ctl_pr_tid_rd_ret_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_asi_ctl_pr_tid_rd_ret_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_asi_ctl_pr_tid_rd_ret_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_asi_ctl_pr_tid_wr_ret_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_asi_ctl_pr_tid_wr_ret_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_asi_ctl_pr_tid_wr_ret_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[8]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[9]/D}] [get_pins                         \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[10]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[11]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[12]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[13]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[14]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[15]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[16]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[17]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[18]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[19]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[20]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[21]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[22]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[23]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[24]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[25]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[26]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[27]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[28]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[29]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[30]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[31]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[32]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[33]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[34]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[35]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[36]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[37]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[38]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[39]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[40]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[41]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[42]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[43]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[44]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[45]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[46]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[47]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[48]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[49]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[50]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[51]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[52]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[53]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[54]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[55]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[56]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[57]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[58]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[59]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[60]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[61]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[62]/D}] [get_pins                        \
{ftu_asi_ctl_indet_rd_data_d0_0_q_reg[63]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg3_ctl_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[0]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[1]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[2]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[3]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[4]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[5]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[6]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[7]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[8]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[9]/D}] [get_pins                              \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[10]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[11]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[12]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[13]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[14]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[15]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[16]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[17]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[18]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[19]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[20]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[21]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[22]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[23]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[24]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[25]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[26]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[27]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[28]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[29]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[30]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[31]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[32]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[33]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[34]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[35]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[36]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[37]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[38]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[39]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[40]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[41]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[42]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[43]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[44]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[45]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[46]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[47]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[48]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[49]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[50]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[51]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[52]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[53]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[54]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[55]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[56]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[57]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[58]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[59]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[60]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[61]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[62]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_d0_0_q_reg[63]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg3_decctl_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_asi_ctl_rng_stg3_decctl_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_decctl_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_decctl_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_asi_ctl_rng_stg2_ctl_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_asi_ctl_rng_stg2_ctl_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_asi_ctl_rng_stg2_ctl_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[8]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[9]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[10]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[11]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[12]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[13]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[14]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[15]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[16]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[17]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[18]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[19]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[20]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[21]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[22]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[23]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[24]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[25]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[26]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[27]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[28]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[29]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[30]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[31]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[32]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[33]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[34]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[35]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[36]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[37]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[38]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[39]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[40]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[41]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[42]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[43]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[44]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[45]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[46]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[47]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[48]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[49]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[50]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[51]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[52]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[53]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[54]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[55]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[56]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[57]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[58]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[59]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[60]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[61]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[62]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg2_data_d0_0_q_reg[63]/D}] [get_pins                        \
{ftu_asi_ctl_wr_req_ff_d0_0_q_reg[0]/D}] [get_pins                             \
{ftu_asi_ctl_wr_req_ff_d0_0_q_reg[1]/D}] [get_pins                             \
{ftu_asi_ctl_rng_stg1_ctl_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_asi_ctl_wr_data_hold_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[8]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[9]/D}] [get_pins                         \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[10]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[11]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[12]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[13]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[14]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[15]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[16]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[17]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[18]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[19]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[20]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[21]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[22]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[23]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[24]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[25]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[26]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[27]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[28]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[29]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[30]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[31]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[32]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[33]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[34]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[35]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[36]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[37]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[38]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[39]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[40]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[41]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[42]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[43]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[44]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[45]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[46]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[47]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[48]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[49]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[50]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[51]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[52]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[53]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[54]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[55]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[56]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[57]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[58]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[59]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[60]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[61]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[62]/D}] [get_pins                        \
{ftu_asi_ctl_rng_stg1_data_d0_0_q_reg[63]/D}] [get_pins                        \
{ftu_asi_ctl_asi_it_rd_done_reg_d0_0_q_reg[0]/D}] [get_pins                    \
ftu_asi_ctl_clkgen_c_0_l1en_reg/D] [get_pins                                   \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[8]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[9]/D}] [get_pins                       \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[10]/D}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[11]/D}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[12]/D}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[13]/D}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[14]/D}] [get_pins                      \
{ftu_byp_dp_itb_data_for_cam_d0_0_q_reg[15]/D}] [get_pins                      \
ftu_byp_dp_itb_data_for_cam_c0_0_l1en_reg/D] [get_pins                         \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[2]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[3]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[4]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[5]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[6]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[7]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[8]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[9]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[10]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[11]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[12]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[13]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[14]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_c_d0_0_q_reg[15]/D}] [get_pins                     \
ftu_byp_dp_bist_data_stage_c_c0_0_l1en_reg/D] [get_pins                        \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[5]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[6]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[7]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[8]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[9]/D}] [get_pins                  \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[10]/D}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[11]/D}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[12]/D}] [get_pins                 \
{ftu_byp_dp_bist_data_stage_dup_b_d0_0_q_reg[13]/D}] [get_pins                 \
ftu_byp_dp_bist_data_stage_dup_b_c0_0_l1en_reg/D] [get_pins                    \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[2]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[3]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[4]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[12]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[13]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_b_d0_0_q_reg[14]/D}] [get_pins                     \
ftu_byp_dp_bist_data_stage_b_c0_0_l1en_reg/D] [get_pins                        \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[2]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[3]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[4]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[5]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[6]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[7]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[8]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[9]/D}] [get_pins                      \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[10]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[11]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[12]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[13]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[14]/D}] [get_pins                     \
{ftu_byp_dp_bist_data_stage_a_d0_0_q_reg[15]/D}] [get_pins                     \
ftu_byp_dp_bist_data_stage_a_c0_0_l1en_reg/D] [get_pins                        \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[5]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[6]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[7]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[8]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[9]/D}] [get_pins                   \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[10]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[11]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[12]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[13]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[14]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[15]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[16]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[17]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[18]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[19]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[20]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[21]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[22]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[23]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[24]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[25]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[26]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[27]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[28]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[29]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[30]/D}] [get_pins                  \
{ftu_byp_dp_itlb_w_bist_data_mux_d0_0_q_reg[31]/D}] [get_pins                  \
ftu_byp_dp_itlb_w_bist_data_mux_c0_0_l1en_reg/D] [get_pins                     \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_byp_dp_itlb_bist_mux_d0_0_q_reg[31]/D}] [get_pins                         \
ftu_byp_dp_itlb_bist_mux_c0_0_l1en_reg/D] [get_pins                            \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[0]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[1]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[2]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[3]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[4]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[5]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[6]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[7]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[8]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[9]/D}] [get_pins                           \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[10]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[11]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[12]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[13]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[14]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[15]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[16]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[17]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[18]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[19]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[20]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[21]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[22]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[23]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[24]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[25]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[26]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[27]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[28]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[29]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[30]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[31]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[32]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[33]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[34]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[35]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[36]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[37]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[38]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[39]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[40]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[41]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[42]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[43]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[44]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[45]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[46]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[47]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[48]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[49]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[50]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[51]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[52]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[53]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[54]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[55]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[56]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[57]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[58]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[59]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[60]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[61]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[62]/D}] [get_pins                          \
{ftu_byp_dp_asi_itlb_mux_d0_0_q_reg[63]/D}] [get_pins                          \
ftu_byp_dp_asi_itlb_mux_c0_0_l1en_reg/D] [get_pins                             \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[0]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[1]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[2]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[3]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[4]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[5]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[6]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[7]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[8]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[9]/D}] [get_pins                            \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[10]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[11]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[12]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[13]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[14]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[15]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[16]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[17]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[18]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[19]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[20]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[21]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[22]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[23]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[24]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[25]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[26]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[27]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[28]/D}] [get_pins                           \
{ftu_byp_dp_asi_tag_mux_d0_0_q_reg[29]/D}] [get_pins                           \
ftu_byp_dp_asi_tag_mux_c0_0_l1en_reg/D] [get_pins                              \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_byp_dp_asi_word_muxx_d0_0_q_reg[32]/D}] [get_pins                         \
ftu_byp_dp_asi_word_muxx_c0_0_l1en_reg/D] [get_pins                            \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[23]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[24]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[25]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[26]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[27]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[28]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[29]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[30]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[31]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[32]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[33]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[34]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[35]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[36]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[37]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[38]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[39]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[40]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[41]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[42]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[43]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[44]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[45]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[46]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[47]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[48]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[49]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[50]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[51]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[52]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[53]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[54]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[55]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[56]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[57]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[58]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[59]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[60]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[61]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[62]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[63]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[64]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_c_reg_d0_0_q_reg[65]/D}] [get_pins                    \
ftu_byp_dp_by_pass_i2i3_c_reg_c0_0_l1en_reg/D] [get_pins                       \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[23]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[24]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[25]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[26]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[27]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[28]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[29]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[30]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[31]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[32]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[33]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[34]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[35]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[36]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[37]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[38]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[39]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[40]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[41]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[42]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[43]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[44]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[45]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[46]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[47]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[48]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[49]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[50]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[51]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[52]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[53]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[54]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[55]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[56]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[57]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[58]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[59]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[60]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[61]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[62]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[63]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[64]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_c_reg_d0_0_q_reg[65]/D}] [get_pins                    \
ftu_byp_dp_by_pass_i0i1_c_reg_c0_0_l1en_reg/D] [get_pins                       \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[23]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[24]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[25]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[26]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[27]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[28]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[29]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[30]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[31]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[32]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[33]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[34]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[35]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[36]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[37]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[38]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[39]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[40]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[41]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[42]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[43]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[44]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[45]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[46]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[47]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[48]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[49]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[50]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[51]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[52]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[53]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[54]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[55]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[56]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[57]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[58]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[59]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[60]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[61]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[62]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[63]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[64]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i2i3_f_reg_d0_0_q_reg[65]/D}] [get_pins                    \
ftu_byp_dp_by_pass_i2i3_f_reg_c0_0_l1en_reg/D] [get_pins                       \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[23]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[24]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[25]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[26]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[27]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[28]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[29]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[30]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[31]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[32]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[33]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[34]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[35]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[36]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[37]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[38]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[39]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[40]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[41]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[42]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[43]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[44]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[45]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[46]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[47]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[48]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[49]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[50]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[51]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[52]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[53]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[54]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[55]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[56]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[57]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[58]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[59]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[60]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[61]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[62]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[63]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[64]/D}] [get_pins                    \
{ftu_byp_dp_by_pass_i0i1_f_reg_d0_0_q_reg[65]/D}] [get_pins                    \
ftu_byp_dp_by_pass_i0i1_f_reg_c0_0_l1en_reg/D] [get_pins                       \
{ftu_tfc_ctl_tsm7_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm7_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm7_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm7_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm7_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm7_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm7_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm7_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm7_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm7_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm7_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm7_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm7_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm7_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm7_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm7_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm7_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm7_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm7_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm7_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm7_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm7_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm7_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm7_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm7_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm7_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm6_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm6_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm6_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm6_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm6_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm6_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm6_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm6_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm6_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm6_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm6_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm6_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm6_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm6_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm6_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm6_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm6_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm6_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm6_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm6_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm6_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm6_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm6_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm6_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm6_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm6_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm5_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm5_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm5_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm5_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm5_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm5_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm5_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm5_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm5_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm5_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm5_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm5_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm5_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm5_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm5_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm5_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm5_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm5_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm5_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm5_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm5_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm5_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm5_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm5_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm5_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm5_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm4_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm4_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm4_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm4_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm4_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm4_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm4_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm4_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm4_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm4_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm4_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm4_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm4_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm4_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm4_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm4_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm4_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm4_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm4_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm4_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm4_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm4_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm4_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm4_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm4_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm4_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm3_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm3_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm3_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm3_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm3_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm3_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm3_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm3_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm3_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm3_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm3_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm3_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm3_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm3_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm3_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm3_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm3_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm3_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm3_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm3_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm3_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm3_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm3_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm3_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm3_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm3_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm2_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm2_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm2_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm2_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm2_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm2_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm2_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm2_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm2_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm2_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm2_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm2_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm2_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm2_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm2_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm2_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm2_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm2_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm2_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm2_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm2_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm2_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm2_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm2_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm2_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm2_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm1_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm1_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm1_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm1_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm1_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm1_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm1_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm1_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm1_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm1_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm1_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm1_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm1_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm1_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm1_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm1_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm1_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm1_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm1_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm1_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm1_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm1_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm1_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm1_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm1_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm1_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm0_ifill_done_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm0_no_icmiss_pending_reg_d0_0_q_reg[0]/D}] [get_pins            \
{ftu_tfc_ctl_tsm0_ignore_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm0_tlu_sf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_tfc_ctl_tsm0_tlu_red_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_tfc_ctl_tsm0_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm0_itlb_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm0_itlb_demap_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm0_err_wait_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_tfc_ctl_tsm0_itlb_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm0_fill_wait_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm0_reset_dmiss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm0_dmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm0_asi_wr_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm0_asi_rd_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins           \
{ftu_tfc_ctl_tsm0_fill_rdy0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_tfc_ctl_tsm0_can_miss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_tfc_ctl_tsm0_can_miss_refill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm0_inv_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm0_lsu_stops_fetch_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_tfc_ctl_tsm0_lsu_stops_fetch_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_tfc_ctl_tsm0_lsu_no_ic_miss_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_tfc_ctl_tsm0_no_new_miss_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_tfc_ctl_tsm0_rmiss_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_tfc_ctl_tsm0_rmiss_null_reg_l_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_tfc_ctl_tsm0_reset_wait_reg_d0_0_q_reg[0]/D}] [get_pins                   \
ftu_tfc_ctl_clkgen_c_0_l1en_reg/D] [get_pins                                   \
{ftu_ftp_ctl_thr7_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr7_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr7_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_thr6_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr6_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr6_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_thr5_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr5_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr5_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_thr4_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr4_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr4_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_thr3_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr3_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr3_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_thr2_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr2_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr2_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_thr1_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr1_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr1_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_thr0_pid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_thr0_pid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_thr0_pid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_pre_sel_am_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ftp_ctl_pre_sel_am_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ftp_ctl_reload_latch_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_reload_latch_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_ftp_ctl_pstate_am_reg_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_ftp_ctl_by_pass_v_c_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ftp_ctl_by_pass_v_f_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ftp_ctl_cycle_3_by_pass_c_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_ftp_ctl_cycle_3_by_pass_f_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_ftp_ctl_cycle_2_by_pass_f_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[1]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[2]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[3]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[4]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[5]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[6]/D}] [get_pins                 \
{ftu_ftp_ctl_thrx_kill_by_pass_reg_d0_0_q_reg[7]/D}] [get_pins                 \
{ftu_ftp_ctl_byp_valid_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_c_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_ftp_ctl_by_pass_sel_f_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[1]/D}] [get_pins               \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[2]/D}] [get_pins               \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[3]/D}] [get_pins               \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[4]/D}] [get_pins               \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[5]/D}] [get_pins               \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[6]/D}] [get_pins               \
{ftu_ftp_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[7]/D}] [get_pins               \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_ftp_ctl_ready_fp_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[8]/D}] [get_pins                       \
{ftu_ftp_ctl_enabled_thr_reg_d0_0_q_reg[9]/D}] [get_pins                       \
{ftu_ftp_ctl_fetch_v_c_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_ftp_ctl_fetch_v_f_dup_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_fetch_v_f_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_ftp_ctl_thrx_redirect_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ftp_ctl_itlb_sel_c_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ftp_ctl_itlb_sel_pa_f_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_itlb_sel_data_f_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[1]/D}] [get_pins                    \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[2]/D}] [get_pins                    \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[3]/D}] [get_pins                    \
{ftu_ftp_ctl_itlb_sel_tag_f_reg_d0_0_q_reg[4]/D}] [get_pins                    \
{ftu_ftp_ctl_asi_it_rd_done_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_ftp_ctl_asi_wr_done_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ftp_ctl_asi_rd_done_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ftp_ctl_it_rd_done_c_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_it_rd_done_f_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_tg_wr_done_f_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_tg_rd_done_c_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_tg_rd_done_f_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_ic_wr_done_f_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_ic_rd_done_p_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_ic_rd_done_c_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_ic_rd_done_f_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_bypass_lat_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_ftp_ctl_itlb_cam_vld_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_ftp_ctl_mbist_in_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_ftp_ctl_fill_req_bf_q_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_itlb_probe_l_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_ith_det_req_ff_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_ftp_ctl_itd_rd_req_ff_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_itt_rd_req_ff_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_tg_rd_req_ff_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_tg_wr_req_ff_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_ic_rd_req_ff_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_ic_wr_req_ff_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_ftp_ctl_wr_request_pending_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_ftp_ctl_wr_request_pending_reg_d0_0_q_reg[1]/D}] [get_pins                \
{ftu_ftp_ctl_rd_is_first_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ftp_ctl_inv_line_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[5]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[6]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[7]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[5]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[6]/D}] [get_pins                  \
{ftu_ftp_ctl_curr_fetch_thr_f_reg_d0_0_q_reg[7]/D}] [get_pins                  \
{ftu_ftp_ctl_favor_top_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[0]/D}] [get_pins                              \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[1]/D}] [get_pins                              \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[2]/D}] [get_pins                              \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[3]/D}] [get_pins                              \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[4]/D}] [get_pins                              \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[5]/D}] [get_pins                              \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[6]/D}] [get_pins                              \
{ftu_ftp_ctl_bot_lruf_d0_0_q_reg[7]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[0]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[1]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[2]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[3]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[4]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[5]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[6]/D}] [get_pins                              \
{ftu_ftp_ctl_top_lruf_d0_0_q_reg[7]/D}] [get_pins                              \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[0]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[1]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[2]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[3]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[4]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[5]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[6]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_bf_reg_d0_0_q_reg[7]/D}] [get_pins                            \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_ftp_ctl_tid_dec_w_reg_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[0]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[1]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[2]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[3]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[4]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[5]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[6]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[7]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[8]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[9]/D}] [get_pins                            \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[10]/D}] [get_pins                           \
{ftu_ftp_ctl_br_tid_reg_d0_0_q_reg[11]/D}] [get_pins                           \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_ftp_ctl_tlu_flush_ifu_req_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[0]/D}] [get_pins                                \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[1]/D}] [get_pins                                \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[2]/D}] [get_pins                                \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[3]/D}] [get_pins                                \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[4]/D}] [get_pins                                \
{ftu_ftp_ctl_br_reg_d0_0_q_reg[5]/D}] [get_pins                                \
ftu_ftp_ctl_clkgen_pm_c_0_l1en_reg/D] [get_pins                                \
ftu_ftp_ctl_clkgen_c_0_l1en_reg/D] [get_pins                                   \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_itd_dp_mbist_in_dup_reg_d0_0_q_reg[7]/D}] [get_pins                       \
ftu_itd_dp_mbist_in_dup_reg_c0_0_l1en_reg/D] [get_pins                         \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[0]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[1]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[2]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[3]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[4]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[5]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[6]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[7]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[8]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[9]/D}] [get_pins                           \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[10]/D}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[11]/D}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[12]/D}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[13]/D}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[14]/D}] [get_pins                          \
{ftu_itd_dp_mbist_in_reg_d0_0_q_reg[15]/D}] [get_pins                          \
ftu_itd_dp_mbist_in_reg_c0_0_l1en_reg/D] [get_pins                             \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[0]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[1]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[2]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[3]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[4]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[5]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[6]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[7]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[8]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[9]/D}] [get_pins                               \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[10]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[11]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[12]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[13]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[14]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[15]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[16]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[17]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[18]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[19]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[20]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[21]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[22]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[23]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[24]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[25]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[26]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[27]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[28]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[29]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[30]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[31]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[32]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[33]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[34]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[35]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[36]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[37]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[38]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[39]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[40]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[41]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[42]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[43]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[44]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[45]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[46]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[47]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[48]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[49]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[50]/D}] [get_pins                              \
{ftu_itd_dp_tte2_lat_d0_0_q_reg[51]/D}] [get_pins                              \
ftu_itd_dp_tte2_lat_c0_0_l1en_reg/D] [get_pins                                 \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[5]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[6]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[7]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[8]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[9]/D}] [get_pins                   \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[10]/D}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[11]/D}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[12]/D}] [get_pins                  \
{ftu_itd_dp_context_to_write_reg_d0_0_q_reg[13]/D}] [get_pins                  \
ftu_itd_dp_context_to_write_reg_c0_0_l1en_reg/D] [get_pins                     \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[1]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[2]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[3]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[4]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[5]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[6]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[7]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[8]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[9]/D}] [get_pins                    \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[10]/D}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[11]/D}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[12]/D}] [get_pins                   \
{ftu_itd_dp_write_context_1_reg_d0_0_q_reg[13]/D}] [get_pins                   \
ftu_itd_dp_write_context_1_reg_c0_0_l1en_reg/D] [get_pins                      \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[1]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[2]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[3]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[4]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[5]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[6]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[7]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[8]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[9]/D}] [get_pins                    \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[10]/D}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[11]/D}] [get_pins                   \
{ftu_itd_dp_write_context_0_reg_d0_0_q_reg[12]/D}] [get_pins                   \
ftu_itd_dp_write_context_0_reg_c0_0_l1en_reg/D] [get_pins                      \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_itd_dp_access_tag_reg0_d0_0_q_reg[12]/D}] [get_pins                       \
ftu_itd_dp_access_tag_reg0_c0_0_l1en_reg/D] [get_pins                          \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[8]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[9]/D}] [get_pins                         \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[10]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[11]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[12]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[14]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[15]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[16]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[18]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[19]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[20]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[21]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[22]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[23]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[26]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[27]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[28]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[29]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[30]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[31]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[32]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[33]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[34]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[35]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[36]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[37]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[38]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[39]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[40]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[41]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[42]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[43]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[44]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[45]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[46]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[47]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[48]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[49]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[50]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[51]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[52]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[53]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[54]/D}] [get_pins                        \
{ftu_itd_dp_access_tag_reg_d0_0_q_reg[55]/D}] [get_pins                        \
ftu_itd_dp_access_tag_reg_c0_0_l1en_reg/D] [get_pins                           \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[0]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[1]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[4]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[5]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[6]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[7]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[8]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[9]/D}] [get_pins                               \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[11]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[12]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[13]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[14]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[15]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[16]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[17]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[18]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[19]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[20]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[21]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[22]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[23]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[24]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[25]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[26]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[27]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[28]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[29]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[30]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[31]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[32]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[33]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[34]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[35]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[36]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[37]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[38]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[39]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[40]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[41]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[42]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[43]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[44]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[45]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[46]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[47]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[48]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[49]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[50]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[51]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[52]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[53]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[54]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[55]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[56]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[57]/D}] [get_pins                              \
{ftu_itd_dp_tte1_lat_d0_0_q_reg[58]/D}] [get_pins                              \
ftu_itd_dp_tte1_lat_c0_0_l1en_reg/D] [get_pins                                 \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[0]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[1]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[2]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[3]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[4]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[5]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[6]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[7]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[8]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[9]/D}] [get_pins                               \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[10]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[11]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[12]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[13]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[14]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[15]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[16]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[17]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[18]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[19]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[20]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[21]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[22]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[23]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[24]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[25]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[26]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[27]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[28]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[29]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[30]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[31]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[32]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[33]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[34]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[35]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[36]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[37]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[38]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[39]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[40]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[41]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[42]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[43]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[44]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[45]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[46]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[47]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[48]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[49]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[50]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[51]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[52]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[53]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[54]/D}] [get_pins                              \
{ftu_itd_dp_tte0_lat_d0_0_q_reg[55]/D}] [get_pins                              \
ftu_itd_dp_tte0_lat_c0_0_l1en_reg/D] [get_pins                                 \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_itc_ctl_immu_enable_lat_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_itc_ctl_itlb_bypass_lat_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_itc_ctl_itc_sel_demap_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_itc_ctl_bist_run_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_itc_ctl_wr_vld_latch_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_itc_ctl_wr_vld_latch_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_itc_ctl_wr_vld_latch_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_itc_ctl_reload1_latch_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_itc_ctl_demap_c1_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_itc_ctl_demap_c1_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_itc_ctl_demap_c1_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_itc_ctl_demap_c0_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_itc_ctl_demap_c0_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_itc_ctl_demap_c0_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[0]/D}] [get_pins                              \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[1]/D}] [get_pins                              \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[2]/D}] [get_pins                              \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[3]/D}] [get_pins                              \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[4]/D}] [get_pins                              \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[5]/D}] [get_pins                              \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[6]/D}] [get_pins                              \
{ftu_itc_ctl_tte1_lat_d0_0_q_reg[7]/D}] [get_pins                              \
{ftu_itc_ctl_tte0_lat_d0_0_q_reg[0]/D}] [get_pins                              \
{ftu_itc_ctl_tte0_lat_d0_0_q_reg[1]/D}] [get_pins                              \
{ftu_itc_ctl_tte0_lat_d0_0_q_reg[2]/D}] [get_pins                              \
{ftu_itc_ctl_reload0_latch_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_itc_ctl_reload0_latch_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_itc_ctl_reload0_latch_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_itc_ctl_error_inj_latch_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_itc_ctl_error_inj_latch_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_itc_ctl_lsu_err_inj_sig_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_itc_ctl_lsu_err_inj_sig_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_itc_ctl_lsu_err_inj_sig_reg_d0_0_q_reg[2]/D}] [get_pins                   \
ftu_itc_ctl_clkgen_c_0_l1en_reg/D] [get_pins                                   \
hdr_sram_header_instance_spares_cmp_spare3_flop_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_rd_counter_d0_4_q_reg/D] [get_pins                 \
hdr_sram_header_instance_ff_rd_counter_d0_3_q_reg/D] [get_pins                 \
hdr_sram_header_instance_ff_rd_counter_d0_2_q_reg/D] [get_pins                 \
hdr_sram_header_instance_ff_rd_counter_d0_1_q_reg/D] [get_pins                 \
hdr_sram_header_instance_ff_rd_counter_d0_0_q_reg/D] [get_pins                 \
hdr_sram_header_instance_ff_counter_slice_d0_4_q_reg/D] [get_pins              \
hdr_sram_header_instance_ff_counter_slice_d0_3_q_reg/D] [get_pins              \
hdr_sram_header_instance_ff_counter_slice_d0_2_q_reg/D] [get_pins              \
hdr_sram_header_instance_ff_counter_slice_d0_1_q_reg/D] [get_pins              \
hdr_sram_header_instance_ff_counter_slice_d0_0_q_reg/D] [get_pins              \
hdr_sram_header_instance_ff_sync_sram_wr_d0_0_q_reg/D] [get_pins               \
hdr_sram_header_instance_ff_sync_sram_clr_d0_0_q_reg/D] [get_pins              \
hdr_sram_header_instance_ff_sync_read_data_d0_21_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_20_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_19_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_18_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_17_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_16_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_15_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_14_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_13_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_12_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_11_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_10_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_read_data_d0_9_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_8_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_7_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_6_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_5_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_4_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_3_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_2_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_1_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_read_data_d0_0_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_sram_data_d0_21_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_14_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_13_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_12_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_11_q_reg/D] [get_pins            \
hdr_sram_header_instance_ff_sync_sram_data_d0_5_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_sram_data_d0_4_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_sram_data_d0_3_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_sram_data_d0_2_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_sram_data_d0_1_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_sync_sram_data_d0_0_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_21_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_20_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_19_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_18_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_17_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_16_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_15_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_14_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_13_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_12_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_11_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_10_q_reg/D] [get_pins      \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_9_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_8_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_7_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_6_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_5_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_4_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_3_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_2_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_1_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_receiver_instr_slice_d0_0_q_reg/D] [get_pins       \
hdr_sram_header_instance_ff_input_all_enable_d0_3_q_reg/D] [get_pins           \
hdr_sram_header_instance_ff_input_all_enable_d0_2_q_reg/D] [get_pins           \
hdr_sram_header_instance_ff_input_all_enable_d0_1_q_reg/D] [get_pins           \
hdr_sram_header_instance_ff_input_all_enable_d0_0_q_reg/D] [get_pins           \
hdr_sram_header_instance_ff_io_cmp_sync_en_d0_0_q_reg/D] [get_pins             \
hdr_sram_header_instance_ff_cmp_io_sync_en_d0_0_q_reg/D] [get_pins             \
hdr_sram_header_instance_clkgen_l1clk_c_0_l1en_reg/D] [get_pins                \
ftu_cms_ctl_spares_spare0_flop_q_reg/D] [get_pins                              \
{ftu_cms_ctl_ic_disabled_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_cms_ctl_ic_enable_reg_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[0]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[1]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[2]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[3]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[4]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[5]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[6]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[7]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[8]/D}] [get_pins                           \
{ftu_cms_ctl_rep_way_reg_d0_0_q_reg[9]/D}] [get_pins                           \
ftu_cms_ctl_clkgen_c_0_l1en_reg/D] [get_pins                                   \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agc_ctl_mbist_output_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_inv_kill_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agc_ctl_invalidation_req_c_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[2]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[3]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[4]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[5]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[6]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_dup_reg_d0_0_q_reg[7]/D}] [get_pins              \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[5]/D}] [get_pins                  \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[6]/D}] [get_pins                  \
{ftu_agc_ctl_invalidation_req_reg_d0_0_q_reg[7]/D}] [get_pins                  \
{ftu_agc_ctl_single_thread_active_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[5]/D}] [get_pins                   \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[6]/D}] [get_pins                   \
{ftu_agc_ctl_enabled_thr_reg_dup_d0_0_q_reg[7]/D}] [get_pins                   \
{ftu_agc_ctl_excp_tid_d_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_excp_tid_d_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_excp_tid_d_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_excp_way_d_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agc_ctl_tag_perror_en_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_tag_perror_en_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_tag_perror_en_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_tag_pe_way_d0_0_q_reg[0]/D}] [get_pins                            \
{ftu_agc_ctl_tag_pe_way_d0_0_q_reg[1]/D}] [get_pins                            \
{ftu_agc_ctl_tag_pe_way_d0_0_q_reg[2]/D}] [get_pins                            \
{ftu_agc_ctl_valid_err_way_p_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_valid_err_way_p_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_valid_err_way_p_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_fetch_way_p_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agc_ctl_fetch_way_p_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_agc_ctl_fetch_way_p_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[2]/D}] [get_pins                      \
{ftu_agc_ctl_asi_sel_word_reg_d0_0_q_reg[3]/D}] [get_pins                      \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_1_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_3_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_5_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_agc_ctl_dff_8b_prty_7_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_agc_ctl_thr_c_ic_disable_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_agc_ctl_thr_c_ic_enable_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_agc_ctl_ic_enable_reg_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_agc_ctl_lsu_no_icm_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agc_ctl_cntx_sel_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agc_ctl_itc_real_c_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_itc_real_f_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_itc_real_f_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agc_ctl_cerer_en_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agc_ctl_itlb_cam_vld_c_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_agc_ctl_tlb_parity_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_agc_ctl_priv_state_c_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[0]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[1]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[2]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[3]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[4]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[5]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[6]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[7]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[8]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[9]/D}] [get_pins                           \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[10]/D}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[11]/D}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[12]/D}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[13]/D}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[14]/D}] [get_pins                          \
{ftu_agc_ctl_hpstate_reg_d0_0_q_reg[15]/D}] [get_pins                          \
{ftu_agc_ctl_any_instr_v_c_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_ic_instr_v_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_2_reg_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_1_reg_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_agc_ctl_l2_cache_miss_in_reg_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_agc_ctl_data_ready_bf_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_evic_line_bf_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_agc_ctl_inv_line_bf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way1_bf_reg_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_agc_ctl_inv_way_bf_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agc_ctl_wrway_bf_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agc_ctl_inv_bit_5_bf_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_agc_ctl_addr_bit_5_bf_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_va_hole_excp_c_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[5]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[6]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_dupl_reg_d0_0_q_reg[7]/D}] [get_pins                   \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_agc_ctl_itlb_valid_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_agc_ctl_vl_data_reg_d0_0_q_reg[0]/D}] [get_pins                           \
{ftu_agc_ctl_vl_data_reg_d0_0_q_reg[1]/D}] [get_pins                           \
{ftu_agc_ctl_asi_mbist_way_f_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_asi_mbist_way_f_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_asi_mbist_way_f_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_cmu_fill_wrway_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_agc_ctl_cmu_fill_wrway_reg_d0_0_q_reg[1]/D}] [get_pins                    \
{ftu_agc_ctl_cmu_fill_wrway_reg_d0_0_q_reg[2]/D}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_agc_ctl_mbist_data_in_reg_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[2]/D}] [get_pins                      \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[3]/D}] [get_pins                      \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[4]/D}] [get_pins                      \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[5]/D}] [get_pins                      \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[6]/D}] [get_pins                      \
{ftu_agc_ctl_thrx_sf_kill_reg_d0_0_q_reg[7]/D}] [get_pins                      \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_bus_first_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[1]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[2]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_instr_v_c_reg_d0_0_q_reg[3]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[1]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[2]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_instr_v_f_reg_d0_0_q_reg[3]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_v_c_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agc_ctl_by_pass_v_f_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[0]/D}] [get_pins             \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[1]/D}] [get_pins             \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[2]/D}] [get_pins             \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[3]/D}] [get_pins             \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[4]/D}] [get_pins             \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[5]/D}] [get_pins             \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[6]/D}] [get_pins             \
{ftu_agc_ctl_tsm_thrx_kill_by_pass_reg_d0_0_q_reg[7]/D}] [get_pins             \
{ftu_agc_ctl_cmu_any_data_ready_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_agc_ctl_cycle_3_by_pass_c_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_cycle_3_by_pass_f_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_cycle_2_by_pass_f_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_fetch_v_dup_c_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_fetchalid_cnq_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[5]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[6]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_thread_f_reg_d0_0_q_reg[7]/D}] [get_pins                  \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_c_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_sel_f_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[1]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[2]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[3]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[4]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[5]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[6]/D}] [get_pins                 \
{ftu_agc_ctl_by_pass_thread_bf_reg_d0_0_q_reg[7]/D}] [get_pins                 \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[0]/D}] [get_pins               \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[1]/D}] [get_pins               \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[2]/D}] [get_pins               \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[3]/D}] [get_pins               \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[4]/D}] [get_pins               \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[5]/D}] [get_pins               \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[6]/D}] [get_pins               \
{ftu_agc_ctl_cmu_fill_byp_thread_reg_d0_0_q_reg[7]/D}] [get_pins               \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agc_ctl_other_flushes_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[1]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[2]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[3]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[4]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[5]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[6]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_ibu_redirect_reg_d0_0_q_reg[7]/D}] [get_pins                 \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_redirect_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[0]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[1]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[2]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[3]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[4]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[5]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[6]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[7]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[8]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[9]/D}] [get_pins         \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[10]/D}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[11]/D}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[12]/D}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[13]/D}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[14]/D}] [get_pins        \
{ftu_agc_ctl_thrx_exception_valid_kill_reg_d0_0_q_reg[15]/D}] [get_pins        \
{ftu_agc_ctl_exception_valid_kill1_reg_d0_0_q_reg[0]/D}] [get_pins             \
{ftu_agc_ctl_exception_valid_kill_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_agc_ctl_kill_fetch_vc_2_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_kill_fetch_vc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_agc_ctl_load_flush_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                 \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[1]/D}] [get_pins                 \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[2]/D}] [get_pins                 \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[3]/D}] [get_pins                 \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[4]/D}] [get_pins                 \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[5]/D}] [get_pins                 \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[6]/D}] [get_pins                 \
{ftu_agc_ctl_cms_tlu_flush_ifu_reg_d0_0_q_reg[7]/D}] [get_pins                 \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[5]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[6]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[7]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[8]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[9]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[10]/D}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[11]/D}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[12]/D}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[13]/D}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[14]/D}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_d_reg_d0_0_q_reg[15]/D}] [get_pins                  \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agc_ctl_tlu_flush_ifu_reg_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr7_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr6_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr5_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr4_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr3_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr2_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr1_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agc_ctl_thr0_pc_f_inc_reg_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_agc_ctl_unc_valid_reg_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_agc_ctl_sf_v_c_d0_0_q_reg[0]/D}] [get_pins                                \
{ftu_agc_ctl_sf_valid_by_pass_c_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_agc_ctl_sf_valid_by_pass_f_reg_d0_0_q_reg[0]/D}] [get_pins                \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[2]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[3]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[4]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[5]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[6]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_dup_reg_d0_0_q_reg[7]/D}] [get_pins                      \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agc_ctl_sf_valid_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[0]/D}] [get_pins              \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[1]/D}] [get_pins              \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[2]/D}] [get_pins              \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[3]/D}] [get_pins              \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[4]/D}] [get_pins              \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[5]/D}] [get_pins              \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[6]/D}] [get_pins              \
{ftu_agc_ctl_cms_curr_fetch_thr_c_reg_d0_0_q_reg[7]/D}] [get_pins              \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[5]/D}] [get_pins                  \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[6]/D}] [get_pins                  \
{ftu_agc_ctl_curr_fetch_thr_c_reg_d0_0_q_reg[7]/D}] [get_pins                  \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[0]/D}] [get_pins                         \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[1]/D}] [get_pins                         \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[2]/D}] [get_pins                         \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[3]/D}] [get_pins                         \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[4]/D}] [get_pins                         \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[5]/D}] [get_pins                         \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[6]/D}] [get_pins                         \
{ftu_agc_ctl_tid_dec_w_reg_d0_0_q_reg[7]/D}] [get_pins                         \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[0]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[1]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[2]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[3]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[4]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[5]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[6]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[7]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[8]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[9]/D}] [get_pins                  \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[10]/D}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_dup_reg_d0_0_q_reg[11]/D}] [get_pins                 \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[0]/D}] [get_pins                      \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[1]/D}] [get_pins                      \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[2]/D}] [get_pins                      \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[3]/D}] [get_pins                      \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[4]/D}] [get_pins                      \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[5]/D}] [get_pins                      \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[6]/D}] [get_pins                      \
{ftu_agc_ctl_br_misp_data_reg_d0_0_q_reg[7]/D}] [get_pins                      \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[0]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[1]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[2]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[3]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[4]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[5]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[6]/D}] [get_pins                   \
{ftu_agc_ctl_tlu_ceter_pscce_reg_d0_0_q_reg[7]/D}] [get_pins                   \
ftu_agc_ctl_scancollar_out_clkgen_c_0_l1en_reg/D] [get_pins                    \
ftu_agc_ctl_clkgen_pm_c_0_l1en_reg/D] [get_pins                                \
ftu_agc_ctl_clkgen_c_0_l1en_reg/D] [get_pins                                   \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr7_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr7_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr7_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr6_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr6_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr6_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr5_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr5_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr5_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr4_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr4_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr4_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr3_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr3_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr3_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr2_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr2_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr2_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr1_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr1_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr1_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_1_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr0_cntx_1_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[8]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[9]/D}] [get_pins                        \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[10]/D}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[11]/D}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[12]/D}] [get_pins                       \
{ftu_ctx_dp_thr0_cntx_0_reg_d0_0_q_reg[13]/D}] [get_pins                       \
ftu_ctx_dp_thr0_cntx_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[8]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[9]/D}] [get_pins                       \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[10]/D}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[11]/D}] [get_pins                      \
{ftu_ctx_dp_lsu_ifu_data_reg_d0_0_q_reg[12]/D}] [get_pins                      \
ftu_ctx_dp_lsu_ifu_data_reg_c0_0_l1en_reg/D] [get_pins                         \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_ctx_dp_tlu_tl_gt_0_reg_d0_0_q_reg[7]/D}] [get_pins                        \
ftu_ctx_dp_tlu_tl_gt_0_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_b_d0_0_q_reg[15]/D}] [get_pins                         \
ftu_agd_dp_valid_c_reg_b_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[0]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[1]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_valid_c_reg_a_d0_0_q_reg[15]/D}] [get_pins                         \
ftu_agd_dp_valid_c_reg_a_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_agd_dp_inv_addr_bf_reg_d0_0_q_reg[5]/D}] [get_pins                        \
ftu_agd_dp_inv_addr_bf_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[8]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[9]/D}] [get_pins                       \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[10]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[11]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[12]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[13]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[14]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[15]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[16]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[17]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[18]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[19]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[20]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[21]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[22]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[23]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[24]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[25]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[26]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[27]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[28]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[29]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[30]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[31]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[32]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[33]/D}] [get_pins                      \
{ftu_agd_dp_phys_addr_bf_reg_d0_0_q_reg[34]/D}] [get_pins                      \
ftu_agd_dp_phys_addr_bf_reg_c0_0_l1en_reg/D] [get_pins                         \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[8]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[9]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[10]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[11]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[12]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[13]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[14]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[15]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[16]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[17]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[18]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[19]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[20]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[21]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[22]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[23]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[24]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[25]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[26]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[27]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[28]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[29]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[30]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[31]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[32]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[33]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[34]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[35]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[36]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[37]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[38]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[39]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[40]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[41]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[42]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[43]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[44]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[45]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_c_reg_d0_0_q_reg[46]/D}] [get_pins                      \
ftu_agd_dp_by_pass_pc_c_reg_c0_0_l1en_reg/D] [get_pins                         \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[0]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[1]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                       \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                      \
{ftu_agd_dp_by_pass_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                      \
ftu_agd_dp_by_pass_pc_f_reg_c0_0_l1en_reg/D] [get_pins                         \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[0]/D}] [get_pins                        \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[1]/D}] [get_pins                        \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[2]/D}] [get_pins                        \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[3]/D}] [get_pins                        \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[4]/D}] [get_pins                        \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[5]/D}] [get_pins                        \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[6]/D}] [get_pins                        \
{ftu_agd_dp_by_pass_sel_reg_d0_0_q_reg[7]/D}] [get_pins                        \
ftu_agd_dp_by_pass_sel_reg_c0_0_l1en_reg/D] [get_pins                          \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[0]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[1]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[2]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[3]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[4]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[5]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[6]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[7]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[8]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[9]/D}] [get_pins                    \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[10]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[11]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[12]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[13]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[14]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[15]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[16]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[17]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[18]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[19]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[20]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[21]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[22]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[23]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[24]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[25]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[26]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[27]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[28]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[29]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[30]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[31]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[32]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[33]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[34]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[35]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[36]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[37]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[38]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[39]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[40]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[41]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[42]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[43]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[44]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[45]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[46]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[47]/D}] [get_pins                   \
{ftu_agd_dp_pc_wo_by_pass_c_reg_d0_0_q_reg[48]/D}] [get_pins                   \
ftu_agd_dp_pc_wo_by_pass_c_reg_c0_0_l1en_reg/D] [get_pins                      \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[0]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[1]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[2]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[3]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[4]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[5]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[6]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[7]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[8]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[9]/D}] [get_pins                           \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[10]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[11]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[12]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[13]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[14]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[15]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[16]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[17]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[18]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[19]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[20]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[21]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[22]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[23]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[24]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[25]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[26]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[27]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[28]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[29]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[30]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[31]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[32]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[33]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[34]/D}] [get_pins                          \
{ftu_agd_dp_mbist_in_reg_d0_0_q_reg[35]/D}] [get_pins                          \
ftu_agd_dp_mbist_in_reg_c0_0_l1en_reg/D] [get_pins                             \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                               \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                              \
{ftu_agd_dp_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                              \
ftu_agd_dp_pc_f_reg_c0_0_l1en_reg/D] [get_pins                                 \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr7_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr7_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr6_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr6_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr5_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr5_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr4_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr4_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr3_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr3_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr2_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr2_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr1_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr1_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[2]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[3]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[4]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[5]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[6]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[7]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[8]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[9]/D}] [get_pins                          \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[10]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[11]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[12]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[13]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[14]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[15]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[16]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[17]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[18]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[19]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[20]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[21]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[22]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[23]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[24]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[25]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[26]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[27]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[28]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[29]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[30]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[31]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[32]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[33]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[34]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[35]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[36]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[37]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[38]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[39]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[40]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[41]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[42]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[43]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[44]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[45]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[46]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[47]/D}] [get_pins                         \
{ftu_agd_dp_thr0_pc_f_reg_d0_0_q_reg[48]/D}] [get_pins                         \
ftu_agd_dp_thr0_pc_f_reg_c0_0_l1en_reg/D] [get_pins                            \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg1_d0_0_q_reg[23]/D}] [get_pins                    \
ftu_agd_dp_br_address1_m_reg1_c0_0_l1en_reg/D] [get_pins                       \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_agd_dp_br_address1_m_reg0_d0_0_q_reg[23]/D}] [get_pins                    \
ftu_agd_dp_br_address1_m_reg0_c0_0_l1en_reg/D] [get_pins                       \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg1_d0_0_q_reg[23]/D}] [get_pins                    \
ftu_agd_dp_br_address0_m_reg1_c0_0_l1en_reg/D] [get_pins                       \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[0]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[1]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[2]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[3]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[4]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[5]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[6]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[7]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[8]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[9]/D}] [get_pins                     \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[10]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[11]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[12]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[13]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[14]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[15]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[16]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[17]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[18]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[19]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[20]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[21]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[22]/D}] [get_pins                    \
{ftu_agd_dp_br_address0_m_reg0_d0_0_q_reg[23]/D}] [get_pins                    \
ftu_agd_dp_br_address0_m_reg0_c0_0_l1en_reg/D]]
set_input_delay -clock l2clk  0.15  [get_ports l2clk]
set_input_delay -clock l2clk  0.15  [get_ports tcu_scan_en]
set_input_delay -clock l2clk  0.15  [get_ports scan_in]
set_input_delay -clock l2clk  0.15  [get_ports spc_aclk_wmr]
set_input_delay -clock l2clk  0.15  [get_ports wmr_scan_in]
set_input_delay -clock l2clk  0.15  [get_ports tcu_pce_ov]
set_input_delay -clock l2clk  0.15  [get_ports spc_aclk]
set_input_delay -clock l2clk  0.15  [get_ports spc_bclk]
set_input_delay -clock l2clk  0.15  [get_ports tcu_muxtest]
set_input_delay -clock l2clk  0.15  [get_ports tcu_dectest]
set_input_delay -clock l2clk  0.15  [get_ports tcu_array_wr_inhibit]
set_input_delay -clock l2clk  0.15  [get_ports tcu_se_scancollar_in]
set_input_delay -clock l2clk  0.15  [get_ports tcu_se_scancollar_out]
set_input_delay -clock l2clk  0.15  [get_ports lbist_run]
set_input_delay -clock l2clk  0.15  [get_ports mbi_run]
set_input_delay -clock l2clk  0.15  [get_ports mbi_ict_write_en]
set_input_delay -clock l2clk  0.15  [get_ports mbi_ict_read_en]
set_input_delay -clock l2clk  0.15  [get_ports mbi_icd_write_en]
set_input_delay -clock l2clk  0.15  [get_ports mbi_icd_read_en]
set_input_delay -clock l2clk  0.15  [get_ports mbi_itb_write_en]
set_input_delay -clock l2clk  0.15  [get_ports mbi_itb_read_en]
set_input_delay -clock l2clk  0.15  [get_ports mbi_icv_write_en]
set_input_delay -clock l2clk  0.15  [get_ports mbi_icv_read_en]
set_input_delay -clock l2clk  0.15  [get_ports mbi_cambist_run]
set_input_delay -clock l2clk  0.15  [get_ports mbi_cambist_shift]
set_input_delay -clock l2clk  0.15  [get_ports mbi_dis_clr_ubit]
set_input_delay -clock l2clk  0.15  [get_ports mbi_init_to_zero]
set_input_delay -clock l2clk  0.15  [get_ports mbi_itb_cam_en_pre]
set_input_delay -clock l2clk  0.15  [get_ports mbi_repl_write]
set_input_delay -clock l2clk  0.15  [get_ports mbi_itb_demap_en]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_demap_type[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_demap_type[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_asi_error_inject[31]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_asi_error_inject[30]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_asi_error_inject[29]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_asi_error_inject[28]}]
set_input_delay -clock l2clk  0.15  [get_ports lsu_ifu_direct_map]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_addr[8]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_addr[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_addr[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_addr[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_addr[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_addr[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_addr[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_addr[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_addr[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_wdata[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_wdata[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_wdata[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_wdata[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_wdata[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_wdata[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_wdata[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_wdata[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_cmpsel[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_cmpsel[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {mbi_cmpsel[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {spc_core_running_status[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {spc_core_running_status[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {spc_core_running_status[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {spc_core_running_status[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {spc_core_running_status[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {spc_core_running_status[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {spc_core_running_status[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {spc_core_running_status[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[64]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[63]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[62]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[61]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[60]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[59]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[58]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[57]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[56]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[55]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[54]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[53]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[52]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[51]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[50]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[49]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[48]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[47]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[46]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[45]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[44]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[43]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[42]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[41]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[40]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[39]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[38]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[37]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[36]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[35]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[34]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[33]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[32]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[31]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[30]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[29]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[28]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[27]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[26]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[25]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[24]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[23]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[22]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[21]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[20]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[19]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[18]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[17]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[16]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[15]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[14]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[13]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[12]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[11]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[10]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[9]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[8]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {in_rngl_cdbus[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[47]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[46]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[45]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[44]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[43]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[42]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[41]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[40]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[39]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[38]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[37]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[36]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[35]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[34]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[33]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[32]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[31]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[30]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[29]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[28]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[27]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[26]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[25]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[24]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[23]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[22]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[21]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[20]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[19]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[18]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[17]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[16]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[15]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[14]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[13]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[12]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[11]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[10]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[9]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[8]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address0_e[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[47]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[46]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[45]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[44]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[43]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[42]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[41]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[40]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[39]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[38]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[37]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[36]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[35]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[34]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[33]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[32]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[31]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[30]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[29]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[28]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[27]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[26]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[25]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[24]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[23]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[22]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[21]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[20]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[19]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[18]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[17]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[16]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[15]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[14]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[13]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[12]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[11]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[10]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[9]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[8]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {exu_address1_e[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_retry[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_retry[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ceter_pscce[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ceter_pscce[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ceter_pscce[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ceter_pscce[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ceter_pscce[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ceter_pscce[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ceter_pscce[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ceter_pscce[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[47]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[46]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[45]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[44]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[43]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[42]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[41]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[40]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[39]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[38]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[37]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[36]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[35]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[34]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[33]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[32]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[31]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[30]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[29]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[28]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[27]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[26]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[25]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[24]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[23]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[22]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[21]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[20]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[19]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[18]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[17]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[16]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[15]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[14]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[13]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[12]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[11]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[10]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[9]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[8]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_0[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[47]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[46]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[45]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[44]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[43]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[42]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[41]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[40]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[39]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[38]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[37]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[36]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[35]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[34]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[33]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[32]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[31]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[30]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[29]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[28]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[27]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[26]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[25]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[24]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[23]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[22]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[21]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[20]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[19]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[18]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[17]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[16]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[15]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[14]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[13]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[12]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[11]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[10]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[9]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[8]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_pc_1[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[47]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[46]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[45]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[44]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[43]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[42]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[41]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[40]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[39]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[38]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[37]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[36]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[35]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[34]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[33]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[32]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[31]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[30]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[29]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[28]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[27]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[26]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[25]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[24]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[23]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[22]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[21]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[20]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[19]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[18]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[17]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[16]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[15]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[14]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[13]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[12]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[11]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[10]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[9]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[8]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_npc_w[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_hpstate_hpriv[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_hpstate_hpriv[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_hpstate_hpriv[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_hpstate_hpriv[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_hpstate_hpriv[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_hpstate_hpriv[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_hpstate_hpriv[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_hpstate_hpriv[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_pstate_priv[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_pstate_priv[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_pstate_priv[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_pstate_priv[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_pstate_priv[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_pstate_priv[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_pstate_priv[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_pstate_priv[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_pstate_am[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_pstate_am[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_pstate_am[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_pstate_am[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_pstate_am[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_pstate_am[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_pstate_am[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_pstate_am[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_invalidate[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_ifu_invalidate[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[39]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[38]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[37]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[36]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[35]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[34]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[33]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[32]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[31]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[30]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[29]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[28]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[27]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[26]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[25]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[24]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[23]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[22]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[21]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[20]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[19]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[18]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[17]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[16]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[15]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[14]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[13]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[12]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[11]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[10]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[9]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[8]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_paddr[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_inval_ack[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_inval_ack[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_inval_ack[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_inval_ack[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_inval_ack[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_inval_ack[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_inval_ack[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_inval_ack[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_l2_err[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_l2_err[0]}]
set_input_delay -clock l2clk  0.15  [get_ports cmu_l2miss]
set_input_delay -clock l2clk  0.15  [get_ports tlu_cerer_ittp]
set_input_delay -clock l2clk  0.15  [get_ports tlu_cerer_itdp]
set_input_delay -clock l2clk  0.15  [get_ports tlu_cerer_ittm]
set_input_delay -clock l2clk  0.15  [get_ports tlu_cerer_icl2c]
set_input_delay -clock l2clk  0.15  [get_ports tlu_cerer_icl2u]
set_input_delay -clock l2clk  0.15  [get_ports tlu_cerer_icl2nd]
set_input_delay -clock l2clk  0.15  [get_ports tlu_cerer_icvp]
set_input_delay -clock l2clk  0.15  [get_ports tlu_cerer_ictp]
set_input_delay -clock l2clk  0.15  [get_ports tlu_cerer_ictm]
set_input_delay -clock l2clk  0.15  [get_ports cmu_icache_invalidate]
set_input_delay -clock l2clk  0.15  [get_ports cmu_evic_invalidate]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_icache_invalidate_way[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_icache_invalidate_way[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_icache_invalidate_way[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_icache_inv_way1[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_icache_inv_way1[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_icache_inv_way1[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_icache_invalidate_index[10]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_icache_invalidate_index[9]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_icache_invalidate_index[8]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_icache_invalidate_index[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_icache_invalidate_index[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_icache_invalidate_index[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {dec_load_flush_w[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {dec_load_flush_w[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {dec_tid0_d[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {dec_tid0_d[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {dec_tid1_d[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {dec_tid1_d[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {dec_br_taken_e[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {dec_br_taken_e[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {dec_valid_e[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {dec_valid_e[0]}]
set_input_delay -clock l2clk  0.15  [get_ports tlu_trap_pc_0_valid]
set_input_delay -clock l2clk  0.15  [get_ports tlu_trap_pc_1_valid]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_0_tid[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_0_tid[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_1_tid[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_trap_1_tid[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_flush_ifu[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_flush_ifu[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_flush_ifu[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_flush_ifu[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_flush_ifu[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_flush_ifu[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_flush_ifu[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_flush_ifu[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_itlb_reload[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_itlb_reload[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_itlb_bypass[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_itlb_bypass[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_itlb_bypass[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_itlb_bypass[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_itlb_bypass[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_itlb_bypass[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_itlb_bypass[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_itlb_bypass[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_tl_gt_0[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_tl_gt_0[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_tl_gt_0[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_tl_gt_0[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_tl_gt_0[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_tl_gt_0[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_tl_gt_0[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {tlu_tl_gt_0[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_empty[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_empty[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_empty[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_empty[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_empty[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_empty[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_empty[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_empty[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_room_4ormore[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_room_4ormore[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_room_4ormore[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_room_4ormore[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_room_4ormore[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_room_4ormore[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_room_4ormore[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {ibu_room_4ormore[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_null_st[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_null_st[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_null_st[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_null_st[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_null_st[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_null_st[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_null_st[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_null_st[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_dupmiss_st[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_dupmiss_st[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_dupmiss_st[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_dupmiss_st[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_dupmiss_st[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_dupmiss_st[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_dupmiss_st[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_dupmiss_st[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_rst_dupmiss[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_rst_dupmiss[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_rst_dupmiss[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_rst_dupmiss[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_rst_dupmiss[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_rst_dupmiss[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_rst_dupmiss[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_rst_dupmiss[0]}]
set_input_delay -clock l2clk  0.15  [get_ports cmu_any_un_cacheable]
set_input_delay -clock l2clk  0.15  [get_ports cmu_any_data_ready]
set_input_delay -clock l2clk  0.15  [get_ports cmu_thr0_data_ready]
set_input_delay -clock l2clk  0.15  [get_ports cmu_thr1_data_ready]
set_input_delay -clock l2clk  0.15  [get_ports cmu_thr2_data_ready]
set_input_delay -clock l2clk  0.15  [get_ports cmu_thr3_data_ready]
set_input_delay -clock l2clk  0.15  [get_ports cmu_thr4_data_ready]
set_input_delay -clock l2clk  0.15  [get_ports cmu_thr5_data_ready]
set_input_delay -clock l2clk  0.15  [get_ports cmu_thr6_data_ready]
set_input_delay -clock l2clk  0.15  [get_ports cmu_thr7_data_ready]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[32]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[31]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[30]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[29]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[28]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[27]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[26]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[25]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[24]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[23]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[22]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[21]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[20]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[19]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[18]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[17]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[16]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[15]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[14]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[13]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[12]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[11]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[10]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[9]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[8]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst0[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[32]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[31]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[30]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[29]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[28]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[27]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[26]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[25]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[24]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[23]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[22]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[21]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[20]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[19]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[18]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[17]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[16]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[15]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[14]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[13]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[12]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[11]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[10]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[9]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[8]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst1[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[32]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[31]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[30]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[29]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[28]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[27]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[26]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[25]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[24]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[23]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[22]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[21]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[20]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[19]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[18]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[17]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[16]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[15]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[14]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[13]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[12]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[11]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[10]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[9]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[8]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst2[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[32]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[31]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[30]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[29]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[28]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[27]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[26]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[25]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[24]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[23]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[22]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[21]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[20]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[19]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[18]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[17]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[16]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[15]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[14]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[13]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[12]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[11]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[10]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[9]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[8]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_inst3[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ic_enable[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ic_enable[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ic_enable[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ic_enable[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ic_enable[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ic_enable[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ic_enable[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ic_enable[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_no_miss[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_no_miss[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_no_miss[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_no_miss[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_no_miss[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_no_miss[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_no_miss[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_no_miss[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_ctxt_data[12]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_ctxt_data[11]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_ctxt_data[10]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_ctxt_data[9]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_ctxt_data[8]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_ctxt_data[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_ctxt_data[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_ctxt_data[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_ctxt_data[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_ctxt_data[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_ctxt_data[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_ctxt_data[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_ctxt_data[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_tid_w[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_tid_w[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_ifu_tid_w[0]}]
set_input_delay -clock l2clk  0.15  [get_ports lsu_ifu_wr_p0ctxt]
set_input_delay -clock l2clk  0.15  [get_ports lsu_ifu_wr_p1ctxt]
set_input_delay -clock l2clk  0.15  [get_ports lsu_ifu_wr_pid]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_immu_enable[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_immu_enable[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_immu_enable[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_immu_enable[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_immu_enable[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_immu_enable[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_immu_enable[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {lsu_immu_enable[0]}]
set_input_delay -clock l2clk  0.15  [get_ports lsu_ifu_ftu_pmen]
set_input_delay -clock l2clk  0.15  [get_ports lsu_ic_pmen]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_wrway[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_wrway[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_fill_wrway[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_instr_v[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_instr_v[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_instr_v[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_instr_v[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[263]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[262]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[261]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[260]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[259]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[258]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[257]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[256]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[255]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[254]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[253]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[252]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[251]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[250]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[249]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[248]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[247]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[246]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[245]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[244]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[243]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[242]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[241]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[240]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[239]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[238]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[237]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[236]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[235]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[234]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[233]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[232]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[231]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[230]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[229]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[228]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[227]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[226]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[225]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[224]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[223]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[222]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[221]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[220]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[219]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[218]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[217]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[216]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[215]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[214]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[213]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[212]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[211]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[210]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[209]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[208]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[207]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[206]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[205]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[204]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[203]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[202]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[201]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[200]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[199]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[198]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[197]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[196]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[195]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[194]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[193]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[192]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[191]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[190]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[189]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[188]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[187]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[186]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[185]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[184]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[183]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[182]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[181]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[180]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[179]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[178]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[177]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[176]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[175]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[174]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[173]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[172]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[171]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[170]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[169]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[168]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[167]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[166]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[165]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[164]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[163]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[162]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[161]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[160]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[159]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[158]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[157]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[156]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[155]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[154]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[153]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[152]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[151]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[150]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[149]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[148]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[147]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[146]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[145]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[144]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[143]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[142]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[141]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[140]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[139]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[138]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[137]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[136]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[135]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[134]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[133]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[132]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[131]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[130]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[129]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[128]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[127]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[126]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[125]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[124]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[123]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[122]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[121]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[120]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[119]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[118]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[117]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[116]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[115]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[114]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[113]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[112]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[111]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[110]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[109]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[108]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[107]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[106]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[105]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[104]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[103]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[102]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[101]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[100]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[99]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[98]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[97]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[96]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[95]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[94]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[93]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[92]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[91]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[90]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[89]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[88]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[87]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[86]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[85]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[84]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[83]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[82]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[81]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[80]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[79]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[78]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[77]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[76]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[75]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[74]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[73]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[72]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[71]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[70]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[69]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[68]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[67]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[66]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[65]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[64]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[63]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[62]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[61]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[60]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[59]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[58]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[57]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[56]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[55]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[54]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[53]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[52]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[51]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[50]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[49]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[48]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[47]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[46]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[45]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[44]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[43]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[42]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[41]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[40]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[39]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[38]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[37]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[36]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[35]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[34]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[33]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[32]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[31]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[30]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[29]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[28]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[27]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[26]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[25]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[24]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[23]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[22]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[21]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[20]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[19]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[18]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[17]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[16]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[15]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[14]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[13]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[12]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[11]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[10]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[9]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[8]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[7]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {cmu_ic_data[0]}]
set_input_delay -clock l2clk  0.15  [get_ports {mmu_index[6]}]
set_input_delay -clock l2clk  0.15  [get_ports {mmu_index[5]}]
set_input_delay -clock l2clk  0.15  [get_ports {mmu_index[4]}]
set_input_delay -clock l2clk  0.15  [get_ports {mmu_index[3]}]
set_input_delay -clock l2clk  0.15  [get_ports {mmu_index[2]}]
set_input_delay -clock l2clk  0.15  [get_ports {mmu_index[1]}]
set_input_delay -clock l2clk  0.15  [get_ports {mmu_index[0]}]
set_input_delay -clock l2clk  0.15  [get_ports efu_spc_fuse_data]
set_input_delay -clock l2clk  0.15  [get_ports efu_spc_fuse_ixfer_en]
set_input_delay -clock l2clk  0.15  [get_ports slow_cmp_sync_en]
set_input_delay -clock l2clk  0.15  [get_ports cmp_slow_sync_en]
set_input_delay -clock l2clk  0.15  [get_ports efu_spc_fuse_iclr]
set_input_delay -clock l2clk  0.15  [get_ports vnw_ary]
set_output_delay -clock l2clk  0.2  [get_ports wmr_scan_out]
set_output_delay -clock l2clk  0.2  [get_ports ftu_mbi_tlb_data_cmp]
set_output_delay -clock l2clk  0.2  [get_ports ftu_mbi_tlb_cam_hit]
set_output_delay -clock l2clk  0.2  [get_ports ftu_mbi_tlb_cam_mhit]
set_output_delay -clock l2clk  0.2  [get_ports ftu_mbi_tlb_ctxt0_hit]
set_output_delay -clock l2clk  0.2  [get_ports ftu_mbi_tlb_valid]
set_output_delay -clock l2clk  0.2  [get_ports ftu_mbi_tlb_used]
set_output_delay -clock l2clk  0.2  [get_ports ftu_mbi_ict_fail]
set_output_delay -clock l2clk  0.2  [get_ports ftu_mbi_icd_fail]
set_output_delay -clock l2clk  0.2  [get_ports ftu_mbi_itb_fail]
set_output_delay -clock l2clk  0.2  [get_ports ftu_mbi_icv_fail]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_buffer_wr_en_f[7]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_buffer_wr_en_f[6]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_buffer_wr_en_f[5]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_buffer_wr_en_f[4]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_buffer_wr_en_f[3]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_buffer_wr_en_f[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_buffer_wr_en_f[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_buffer_wr_en_f[0]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[64]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[63]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[62]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[61]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[60]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[59]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[58]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[57]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[56]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[55]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[54]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[53]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[52]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[51]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[50]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[49]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[48]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[47]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[46]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[45]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[44]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[43]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[42]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[41]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[40]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[39]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[38]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[37]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[36]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[35]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[34]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[33]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[32]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[31]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[30]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[29]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[28]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[27]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[26]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[25]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[24]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[23]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[22]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[21]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[20]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[19]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[18]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[17]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[16]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[15]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[14]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[13]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[12]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[11]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[10]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[9]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[8]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[7]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[6]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[5]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[4]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[3]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_rngl_cdbus[0]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_rep_way[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_rep_way[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_rep_way[0]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[39]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[38]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[37]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[36]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[35]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[34]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[33]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[32]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[31]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[30]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[29]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[28]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[27]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[26]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[25]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[24]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[23]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[22]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[21]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[20]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[19]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[18]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[17]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[16]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[15]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[14]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[13]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[12]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[11]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[10]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[9]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[8]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[7]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[6]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[5]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[4]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[3]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_paddr[0]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[32]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[31]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[30]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[29]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[28]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[27]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[26]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[25]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[24]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[23]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[22]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[21]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[20]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[19]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[18]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[17]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[16]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[15]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[14]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[13]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[12]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[11]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[10]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[9]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[8]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[7]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[6]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[5]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[4]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[3]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_0_c[0]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[32]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[31]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[30]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[29]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[28]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[27]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[26]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[25]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[24]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[23]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[22]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[21]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[20]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[19]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[18]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[17]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[16]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[15]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[14]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[13]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[12]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[11]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[10]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[9]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[8]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[7]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[6]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[5]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[4]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[3]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_1_c[0]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[32]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[31]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[30]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[29]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[28]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[27]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[26]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[25]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[24]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[23]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[22]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[21]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[20]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[19]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[18]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[17]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[16]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[15]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[14]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[13]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[12]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[11]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[10]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[9]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[8]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[7]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[6]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[5]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[4]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[3]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_2_c[0]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[32]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[31]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[30]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[29]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[28]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[27]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[26]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[25]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[24]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[23]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[22]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[21]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[20]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[19]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[18]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[17]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[16]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[15]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[14]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[13]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[12]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[11]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[10]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[9]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[8]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[7]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[6]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[5]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[4]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[3]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_3_c[0]}]
set_output_delay -clock l2clk  0.2  [get_ports ftu_exception_valid_c]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_exceptions_c[4]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_exceptions_c[3]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_exceptions_c[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_exceptions_c[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_exceptions_c[0]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_valid_c[3]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_valid_c[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_valid_c[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_instr_valid_c[0]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_fetch_thr_c[7]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_fetch_thr_c[6]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_fetch_thr_c[5]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_fetch_thr_c[4]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_fetch_thr_c[3]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_fetch_thr_c[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_fetch_thr_c[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_fetch_thr_c[0]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_curr_fetch_thr_f[7]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_curr_fetch_thr_f[6]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_curr_fetch_thr_f[5]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_curr_fetch_thr_f[4]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_curr_fetch_thr_f[3]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_curr_fetch_thr_f[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_curr_fetch_thr_f[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_curr_fetch_thr_f[0]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ifu_quiesce[7]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ifu_quiesce[6]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ifu_quiesce[5]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ifu_quiesce[4]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ifu_quiesce[3]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ifu_quiesce[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ifu_quiesce[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ifu_quiesce[0]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_ibuffer_write_c[7]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_ibuffer_write_c[6]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_ibuffer_write_c[5]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_ibuffer_write_c[4]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_ibuffer_write_c[3]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_ibuffer_write_c[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_ibuffer_write_c[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ifu_ibuffer_write_c[0]}]
set_output_delay -clock l2clk  0.2  [get_ports ftu_ic_no_err_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_bus_0_is_first]
set_output_delay -clock l2clk  0.2  [get_ports ftu_bus_1_is_first]
set_output_delay -clock l2clk  0.2  [get_ports ftu_bus_2_is_first]
set_output_delay -clock l2clk  0.2  [get_ports ftu_bus_3_is_first]
set_output_delay -clock l2clk  0.2  [get_ports ftu_instr_sf_valid_c]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_excp_way_d[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_excp_way_d[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_excp_way_d[0]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_excp_tid_d[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_excp_tid_d[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_excp_tid_d[0]}]
set_output_delay -clock l2clk  0.2  [get_ports ftu_excp_way_valid_d]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thrx_un_cacheable]
set_output_delay -clock l2clk  0.2  [get_ports ftu_agc_thr0_cmiss_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_agc_thr1_cmiss_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_agc_thr2_cmiss_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_agc_thr3_cmiss_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_agc_thr4_cmiss_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_agc_thr5_cmiss_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_agc_thr6_cmiss_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_agc_thr7_cmiss_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr0_inv_req_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr1_inv_req_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr2_inv_req_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr3_inv_req_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr4_inv_req_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr5_inv_req_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr6_inv_req_c]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr7_inv_req_c]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ibu_redirect_bf[7]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ibu_redirect_bf[6]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ibu_redirect_bf[5]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ibu_redirect_bf[4]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ibu_redirect_bf[3]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ibu_redirect_bf[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ibu_redirect_bf[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ftu_ibu_redirect_bf[0]}]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr0_redirect_bf]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr1_redirect_bf]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr2_redirect_bf]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr3_redirect_bf]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr4_redirect_bf]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr5_redirect_bf]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr6_redirect_bf]
set_output_delay -clock l2clk  0.2  [get_ports ftu_thr7_redirect_bf]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[32]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[31]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[30]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[29]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[28]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[27]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[26]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[25]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[24]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[23]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[22]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[21]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[20]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[19]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[18]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[17]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[16]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[15]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[14]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[13]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[12]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[11]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[10]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[9]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[8]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[7]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[6]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[5]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[4]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[3]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[2]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[1]}]
set_output_delay -clock l2clk  0.2  [get_ports {ic_dmo_rd_data[0]}]
set_output_delay -clock l2clk  0.2  [get_ports scan_out]
set_output_delay -clock l2clk  0.2  [get_ports spc_efu_fuse_idata]
set_output_delay -clock l2clk  0.2  [get_ports spc_efu_fuse_ixfer_en]
