Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Feb 13 21:16:03 2026
| Host         : aetherion running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    90 |
|    Minimum number of control sets                        |    90 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   173 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    90 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |    55 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             152 |           45 |
| No           | No                    | Yes                    |              53 |           16 |
| No           | Yes                   | No                     |              61 |           35 |
| Yes          | No                    | No                     |             298 |           73 |
| Yes          | No                    | Yes                    |             545 |          154 |
| Yes          | Yes                   | No                     |            1302 |          450 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                                                          Enable Signal                                                                          |                                                  Set/Reset Signal                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol           |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                    |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                          |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                          |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |                3 |              5 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                    |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                        | system_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                    |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                    |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/axi_araddr                                                                                                                     |                                                                                                                    |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                        | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                    |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/reg_control_reg[0]_1                                                                                                      | system_i/axi_lite_wrapper_0/inst/core/reg_control_reg[1]                                                           |                7 |              8 |         1.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_buser                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0 |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[7]_i_1_n_0                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                        |                                                                                                                    |                6 |             12 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                        |                                                                                                                    |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1_n_0                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/output_valid                                                                                                              | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/stage5_valid                                                                                                              | system_i/axi_lite_wrapper_0/inst/core/reg_control_reg[1]                                                           |                6 |             17 |         2.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |               12 |             20 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |               12 |             23 |         1.92 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | system_i/axi_lite_wrapper_0/inst/core/reg_control_reg[1]                                                           |                7 |             26 |         3.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |               10 |             30 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_16[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               13 |             32 |         2.46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_7[0]                                                                                                      | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               11 |             32 |         2.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_27[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_24[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_2[0]                                                                                                      | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               18 |             32 |         1.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_18[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               16 |             32 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_19[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_15[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               16 |             32 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_14[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               11 |             32 |         2.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_1[0]                                                                                                      | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               19 |             32 |         1.68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3][0]                                                                                                        | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_aresetn_0[0]                                                                                                        |                                                                                                                    |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_12[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_11[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               15 |             32 |         2.13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]  |                                                                                                                    |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]  |                                                                                                                    |                4 |             32 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_21[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_3[0]                                                                                                      | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_25[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               11 |             32 |         2.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_22[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_5[0]                                                                                                      | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_28[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                   |                                                                                                                    |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                 |                                                                                                                    |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/stage4_valid                                                                                                              | system_i/axi_lite_wrapper_0/inst/core/reg_control_reg[1]                                                           |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/E[0]                                                                                                                      | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[4][0]                                                                                                        | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               12 |             32 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_4[0]                                                                                                      | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_6[0]                                                                                                      | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               11 |             32 |         2.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                    |                                                                                                                    |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                   |                                                                                                                    |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/reg_control                                                                                                                    |                                                                                                                    |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/reg_bias                                                                                                                       | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_8[0]                                                                                                      | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               14 |             32 |         2.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_10[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               13 |             32 |         2.46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_20[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_0[0]                                                                                                      | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_13[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               12 |             32 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_26[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/sel                                                                                                                       | system_i/axi_lite_wrapper_0/inst/core/clear                                                                        |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_9[0]                                                                                                      | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               29 |             32 |         1.10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_23[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/axi_rvalid00_out                                                                                                               | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               14 |             32 |         2.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/s_axi_awaddr[3]_17[0]                                                                                                     | system_i/axi_lite_wrapper_0/inst/core/SR[0]                                                                        |               13 |             32 |         2.46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/stage3_valid                                                                                                              | system_i/axi_lite_wrapper_0/inst/core/reg_control_reg[1]                                                           |               20 |             76 |         3.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/stage2_valid                                                                                                              | system_i/axi_lite_wrapper_0/inst/core/reg_control_reg[1]                                                           |               40 |            148 |         3.70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 |                                                                                                                    |               46 |            170 |         3.70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_lite_wrapper_0/inst/core/stage1_valid                                                                                                              | system_i/axi_lite_wrapper_0/inst/core/reg_control_reg[1]                                                           |               72 |            264 |         3.67 |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


