<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p692" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_692{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_692{left:717px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_692{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_692{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_692{left:96px;bottom:1038px;letter-spacing:0.1px;word-spacing:-0.77px;}
#t6_692{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.69px;}
#t7_692{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.49px;}
#t8_692{left:96px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_692{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.6px;}
#ta_692{left:96px;bottom:918px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tb_692{left:96px;bottom:859px;letter-spacing:0.19px;}
#tc_692{left:192px;bottom:859px;letter-spacing:0.23px;}
#td_692{left:96px;bottom:823px;letter-spacing:0.13px;word-spacing:-0.45px;}
#te_692{left:96px;bottom:801px;letter-spacing:0.12px;word-spacing:-0.51px;}
#tf_692{left:96px;bottom:780px;letter-spacing:0.13px;word-spacing:-1px;}
#tg_692{left:96px;bottom:759px;letter-spacing:0.14px;word-spacing:-0.45px;}
#th_692{left:96px;bottom:737px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ti_692{left:96px;bottom:702px;letter-spacing:0.14px;word-spacing:-0.52px;}
#tj_692{left:96px;bottom:681px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tk_692{left:96px;bottom:646px;letter-spacing:0.13px;word-spacing:-0.42px;}
#tl_692{left:96px;bottom:624px;letter-spacing:0.1px;word-spacing:-0.38px;}
#tm_692{left:96px;bottom:584px;letter-spacing:0.12px;}
#tn_692{left:157px;bottom:584px;letter-spacing:0.17px;word-spacing:-0.05px;}
#to_692{left:96px;bottom:549px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tp_692{left:96px;bottom:528px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tq_692{left:96px;bottom:507px;letter-spacing:0.13px;word-spacing:-1.11px;}
#tr_692{left:96px;bottom:485px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ts_692{left:96px;bottom:450px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tt_692{left:96px;bottom:429px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_692{left:96px;bottom:407px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_692{left:96px;bottom:386px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tw_692{left:96px;bottom:364px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tx_692{left:96px;bottom:343px;letter-spacing:0.12px;word-spacing:-0.46px;}
#ty_692{left:96px;bottom:322px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tz_692{left:96px;bottom:287px;letter-spacing:0.1px;word-spacing:-0.44px;}
#t10_692{left:96px;bottom:247px;letter-spacing:0.12px;}
#t11_692{left:157px;bottom:247px;letter-spacing:0.17px;word-spacing:-0.02px;}
#t12_692{left:96px;bottom:212px;letter-spacing:0.14px;word-spacing:-0.46px;}
#t13_692{left:96px;bottom:190px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t14_692{left:96px;bottom:169px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_692{left:96px;bottom:147px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t16_692{left:96px;bottom:126px;letter-spacing:0.16px;}
#t17_692{left:369px;bottom:126px;letter-spacing:0.13px;word-spacing:-0.8px;}
#t18_692{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_692{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_692{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_692{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_692{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_692{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_692{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts692" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg692Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg692" style="-webkit-user-select: none;"><object width="935" height="1210" data="692/692.svg" type="image/svg+xml" id="pdf692" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_692" class="t s1_692">237 </span><span id="t2_692" class="t s2_692">Memory System </span>
<span id="t3_692" class="t s1_692">AMD64 Technology </span><span id="t4_692" class="t s1_692">24593—Rev. 3.41—June 2023 </span>
<span id="t5_692" class="t s3_692">The TOP_MEM register is enabled by setting the MtrrVarDramEn bit in the SYSCFG MSR (bit 20) to </span>
<span id="t6_692" class="t s3_692">1 (one). The TOP_MEM2 register is enabled by setting the MtrrTom2En bit in the SYSCFG MSR (bit </span>
<span id="t7_692" class="t s3_692">21) to 1 (one). The registers are disabled when their respective enable bits are cleared to 0. When the </span>
<span id="t8_692" class="t s3_692">top-of-memory registers are disabled, memory accesses default to memory-mapped I/O space. </span>
<span id="t9_692" class="t s3_692">Note that a given processor may implement fewer than the architecturally-defined number of physical </span>
<span id="ta_692" class="t s3_692">address bits. </span>
<span id="tb_692" class="t s4_692">7.10 </span><span id="tc_692" class="t s4_692">Secure Memory Encryption </span>
<span id="td_692" class="t s3_692">Software running in non-virtualized (native) mode can utilize the Secure Memory Encryption (SME) </span>
<span id="te_692" class="t s3_692">feature to mark individual pages of memory as encrypted through the page tables. A page of memory </span>
<span id="tf_692" class="t s3_692">marked encrypted will be automatically decrypted when read by software and automatically encrypted </span>
<span id="tg_692" class="t s3_692">when written to DRAM. SME may therefore be used to protect the contents of DRAM from physical </span>
<span id="th_692" class="t s3_692">attacks on the system. </span>
<span id="ti_692" class="t s3_692">All memory encrypted using SME is encrypted with the same AES key which is created randomly </span>
<span id="tj_692" class="t s3_692">each time a system is booted. The memory encryption key cannot be read or modified by software. </span>
<span id="tk_692" class="t s3_692">For details on using memory encryption in virtualized environments, please see Section 15.34, </span>
<span id="tl_692" class="t s3_692">“Secure Encrypted Virtualization,” on page 588. </span>
<span id="tm_692" class="t s5_692">7.10.1 </span><span id="tn_692" class="t s5_692">Determining Support for Secure Memory Encryption </span>
<span id="to_692" class="t s3_692">Support for memory encryption features is reported in CPUID Fn8000_001F[EAX]. Bit 0 indicates </span>
<span id="tp_692" class="t s3_692">support for Secure Memory Encryption. When this feature is present, CPUID Fn8000_001F[EBX] </span>
<span id="tq_692" class="t s3_692">supplies additional information regarding the use of memory encryption such as which page table bit is </span>
<span id="tr_692" class="t s3_692">used to mark pages as encrypted. </span>
<span id="ts_692" class="t s3_692">Additionally, in some implementations, the physical address size of the processor may be reduced </span>
<span id="tt_692" class="t s3_692">when memory encryption features are enabled, for example from 48 to 43 bits. In this case the upper </span>
<span id="tu_692" class="t s3_692">physical address bits are treated as reserved when the feature is enabled except where otherwise </span>
<span id="tv_692" class="t s3_692">indicated. When memory encryption is supported in an implementation, CPUID Fn8000_001F[EBX] </span>
<span id="tw_692" class="t s3_692">reports any physical address size reduction present. Bits reserved in this mode are treated the same as </span>
<span id="tx_692" class="t s3_692">other page table reserved bits, and will generate a page fault if found to be non-zero when used for </span>
<span id="ty_692" class="t s3_692">address translation. </span>
<span id="tz_692" class="t s3_692">Complete CPUID details for encrypted memory features can be found in Volume 3, section E.4.17. </span>
<span id="t10_692" class="t s5_692">7.10.2 </span><span id="t11_692" class="t s5_692">Enabling Memory Encryption Extensions </span>
<span id="t12_692" class="t s3_692">Prior to using SME, memory encryption features must be enabled by setting SYSCFG MSR bit 23 </span>
<span id="t13_692" class="t s3_692">(MemEncryptionModEn) to 1. In implementations where the physical address size of the processor is </span>
<span id="t14_692" class="t s3_692">reduced when memory encryption features are enabled, software must ensure it is executing from </span>
<span id="t15_692" class="t s3_692">addresses where these upper physical address bits are 0 prior to setting </span>
<span id="t16_692" class="t s3_692">SYSCFG[MemEncryptionModEn]. </span><span id="t17_692" class="t s3_692">Memory encryption is then further controlled via the page tables. </span>
<span id="t18_692" class="t s6_692">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
