/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_1z ? celloutsig_0_6z[5] : celloutsig_0_6z[2];
  assign celloutsig_1_7z = celloutsig_1_6z ? celloutsig_1_6z : celloutsig_1_5z;
  assign celloutsig_1_0z = ~((in_data[147] | in_data[184]) & in_data[127]);
  assign celloutsig_0_3z = ~((celloutsig_0_2z | in_data[5]) & celloutsig_0_1z);
  assign celloutsig_1_6z = ~((celloutsig_1_3z | celloutsig_1_2z) & (celloutsig_1_1z | celloutsig_1_5z));
  assign celloutsig_1_2z = in_data[162] | ~(celloutsig_1_1z);
  assign celloutsig_1_1z = in_data[158] | in_data[181];
  assign celloutsig_0_1z = in_data[88] | in_data[25];
  assign celloutsig_1_4z = in_data[146:132] + { in_data[156:144], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[113:104], celloutsig_1_1z } === { in_data[145:140], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_4z[7:0], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z } > { in_data[138:132], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_12z = { in_data[129:126], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z } > { in_data[151], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_4z[13:9], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z } > { celloutsig_1_4z[7:4], celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_11z = { in_data[146:141], celloutsig_1_10z } <= { celloutsig_1_9z[2:0], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_5z = ! in_data[125:117];
  assign celloutsig_0_5z = celloutsig_0_4z[6] & ~(celloutsig_0_0z);
  assign celloutsig_1_9z = - in_data[103:98];
  assign celloutsig_1_18z = - { celloutsig_1_4z[7:4], celloutsig_1_7z };
  assign celloutsig_1_19z = & { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[12] & in_data[90];
  assign celloutsig_0_2z = ~^ in_data[32:10];
  assign celloutsig_0_6z = { in_data[47:33], celloutsig_0_1z } << { celloutsig_0_4z[4:3], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_4z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_4z = { in_data[84:82], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign { out_data[132:128], out_data[96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
