// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config21_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_pp0_stage0 = 40'd16;
parameter    ap_ST_fsm_state7 = 40'd32;
parameter    ap_ST_fsm_state8 = 40'd64;
parameter    ap_ST_fsm_state9 = 40'd128;
parameter    ap_ST_fsm_state10 = 40'd256;
parameter    ap_ST_fsm_state11 = 40'd512;
parameter    ap_ST_fsm_state12 = 40'd1024;
parameter    ap_ST_fsm_state13 = 40'd2048;
parameter    ap_ST_fsm_state14 = 40'd4096;
parameter    ap_ST_fsm_state15 = 40'd8192;
parameter    ap_ST_fsm_state16 = 40'd16384;
parameter    ap_ST_fsm_state17 = 40'd32768;
parameter    ap_ST_fsm_state18 = 40'd65536;
parameter    ap_ST_fsm_state19 = 40'd131072;
parameter    ap_ST_fsm_state20 = 40'd262144;
parameter    ap_ST_fsm_state21 = 40'd524288;
parameter    ap_ST_fsm_state22 = 40'd1048576;
parameter    ap_ST_fsm_state23 = 40'd2097152;
parameter    ap_ST_fsm_state24 = 40'd4194304;
parameter    ap_ST_fsm_state25 = 40'd8388608;
parameter    ap_ST_fsm_state26 = 40'd16777216;
parameter    ap_ST_fsm_state27 = 40'd33554432;
parameter    ap_ST_fsm_state28 = 40'd67108864;
parameter    ap_ST_fsm_state29 = 40'd134217728;
parameter    ap_ST_fsm_state30 = 40'd268435456;
parameter    ap_ST_fsm_state31 = 40'd536870912;
parameter    ap_ST_fsm_state32 = 40'd1073741824;
parameter    ap_ST_fsm_state33 = 40'd2147483648;
parameter    ap_ST_fsm_state34 = 40'd4294967296;
parameter    ap_ST_fsm_state35 = 40'd8589934592;
parameter    ap_ST_fsm_state36 = 40'd17179869184;
parameter    ap_ST_fsm_state37 = 40'd34359738368;
parameter    ap_ST_fsm_state38 = 40'd68719476736;
parameter    ap_ST_fsm_state39 = 40'd137438953472;
parameter    ap_ST_fsm_state40 = 40'd274877906944;
parameter    ap_ST_fsm_state41 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [17:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [17:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [8:0] layer_in_V_8_address0;
reg    layer_in_V_8_ce0;
reg    layer_in_V_8_we0;
wire   [17:0] layer_in_V_8_q0;
reg   [31:0] sX_3;
reg   [31:0] sY_3;
reg   [31:0] pY_3;
reg   [31:0] pX_3;
wire   [8:0] w21_V_address0;
reg    w21_V_ce0;
wire   [894:0] w21_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln315_fu_2129_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state40;
reg   [17:0] acc_V_63_0_reg_1243;
reg   [17:0] acc_V_62_0_reg_1256;
reg   [17:0] acc_V_61_0_reg_1269;
reg   [17:0] acc_V_60_0_reg_1282;
reg   [17:0] acc_V_59_0_reg_1295;
reg   [17:0] acc_V_58_0_reg_1308;
reg   [17:0] acc_V_57_0_reg_1321;
reg   [17:0] acc_V_56_0_reg_1334;
reg   [17:0] acc_V_55_0_reg_1347;
reg   [17:0] acc_V_54_0_reg_1360;
reg   [17:0] acc_V_53_0_reg_1373;
reg   [17:0] acc_V_52_0_reg_1386;
reg   [17:0] acc_V_51_0_reg_1399;
reg   [17:0] acc_V_50_0_reg_1412;
reg   [17:0] acc_V_49_0_reg_1425;
reg   [17:0] acc_V_48_0_reg_1438;
reg   [17:0] acc_V_47_0_reg_1451;
reg   [17:0] acc_V_46_0_reg_1464;
reg   [17:0] acc_V_45_0_reg_1477;
reg   [17:0] acc_V_44_0_reg_1490;
reg   [17:0] acc_V_43_0_reg_1503;
reg   [17:0] acc_V_42_0_reg_1516;
reg   [17:0] acc_V_41_0_reg_1529;
reg   [17:0] acc_V_40_0_reg_1542;
reg   [17:0] acc_V_39_0_reg_1555;
reg   [17:0] acc_V_38_0_reg_1568;
reg   [17:0] acc_V_37_0_reg_1581;
reg   [17:0] acc_V_36_0_reg_1594;
reg   [17:0] acc_V_35_0_reg_1607;
reg   [17:0] acc_V_34_0_reg_1620;
reg   [17:0] acc_V_33_0_reg_1633;
reg   [17:0] acc_V_32_0_reg_1646;
reg   [17:0] acc_V_31_0_reg_1659;
reg   [17:0] acc_V_30_0_reg_1672;
reg   [17:0] acc_V_29_0_reg_1685;
reg   [17:0] acc_V_28_0_reg_1698;
reg   [17:0] acc_V_27_0_reg_1711;
reg   [17:0] acc_V_26_0_reg_1724;
reg   [17:0] acc_V_25_0_reg_1737;
reg   [17:0] acc_V_24_0_reg_1750;
reg   [17:0] acc_V_23_0_reg_1763;
reg   [17:0] acc_V_22_0_reg_1776;
reg   [17:0] acc_V_21_0_reg_1789;
reg   [17:0] acc_V_20_0_reg_1802;
reg   [17:0] acc_V_19_0_reg_1815;
reg   [17:0] acc_V_18_0_reg_1828;
reg   [17:0] acc_V_17_0_reg_1841;
reg   [17:0] acc_V_16_0_reg_1854;
reg   [17:0] acc_V_15_0_reg_1867;
reg   [17:0] acc_V_14_0_reg_1880;
reg   [17:0] acc_V_13_0_reg_1893;
reg   [17:0] acc_V_12_0_reg_1906;
reg   [17:0] acc_V_11_0_reg_1919;
reg   [17:0] acc_V_10_0_reg_1932;
reg   [17:0] acc_V_9_0_reg_1945;
reg   [17:0] acc_V_8_0_reg_1958;
reg   [17:0] acc_V_7_0_reg_1971;
reg   [17:0] acc_V_6_0_reg_1984;
reg   [17:0] acc_V_5_0_reg_1997;
reg   [17:0] acc_V_4_0_reg_2010;
reg   [17:0] acc_V_3_0_reg_2023;
reg   [17:0] acc_V_2_0_reg_2036;
reg   [17:0] acc_V_1_0_reg_2049;
reg   [17:0] acc_V_0_0_reg_2062;
reg   [8:0] in_index_reg_2075;
reg    ap_block_state1;
wire   [6:0] i_fu_2123_p2;
reg   [6:0] i_reg_4970;
wire    ap_CS_fsm_state2;
wire   [5:0] i1_fu_2135_p2;
reg    ap_block_state3;
reg   [31:0] sX_3_load_reg_4983;
wire    ap_CS_fsm_state4;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_ready;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done;
wire   [0:0] icmp_ln326_fu_2150_p2;
reg   [0:0] icmp_ln326_reg_4988;
reg   [31:0] sY_3_load_reg_4993;
wire   [0:0] icmp_ln326_10_fu_2160_p2;
reg   [0:0] icmp_ln326_10_reg_4998;
reg   [31:0] pY_3_load_reg_5003;
reg   [31:0] pX_3_load_reg_5009;
wire   [0:0] and_ln326_8_fu_2218_p2;
reg   [0:0] and_ln326_8_reg_5015;
wire   [0:0] icmp_ln324_fu_2224_p2;
reg   [0:0] icmp_ln324_reg_5019;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [8:0] ir_fu_2230_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [17:0] acc_0_V_fu_3712_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [17:0] acc_1_V_fu_3718_p2;
wire   [17:0] acc_2_V_fu_3724_p2;
wire   [17:0] acc_3_V_fu_3730_p2;
wire   [17:0] acc_4_V_fu_3736_p2;
wire   [17:0] acc_5_V_fu_3742_p2;
wire   [17:0] acc_6_V_fu_3748_p2;
wire   [17:0] acc_7_V_fu_3754_p2;
wire   [17:0] acc_8_V_fu_3760_p2;
wire   [17:0] acc_9_V_fu_3766_p2;
wire   [17:0] acc_10_V_fu_3772_p2;
wire   [17:0] acc_11_V_fu_3778_p2;
wire   [17:0] acc_12_V_fu_3784_p2;
wire   [17:0] acc_13_V_fu_3790_p2;
wire   [17:0] acc_14_V_fu_3796_p2;
wire   [17:0] acc_15_V_fu_3802_p2;
wire   [17:0] acc_16_V_fu_3808_p2;
wire   [17:0] acc_17_V_fu_3814_p2;
wire   [17:0] acc_18_V_fu_3820_p2;
wire   [17:0] acc_19_V_fu_3826_p2;
wire   [17:0] acc_20_V_fu_3832_p2;
wire   [17:0] acc_21_V_fu_3838_p2;
wire   [17:0] acc_22_V_fu_3844_p2;
wire   [17:0] acc_23_V_fu_3850_p2;
wire   [17:0] acc_24_V_fu_3856_p2;
wire   [17:0] acc_25_V_fu_3862_p2;
wire   [17:0] acc_26_V_fu_3868_p2;
wire   [17:0] acc_27_V_fu_3874_p2;
wire   [17:0] acc_28_V_fu_3880_p2;
wire   [17:0] acc_29_V_fu_3886_p2;
wire   [17:0] acc_30_V_fu_3892_p2;
wire   [17:0] acc_31_V_fu_3898_p2;
wire   [17:0] acc_32_V_fu_3904_p2;
wire   [17:0] acc_33_V_fu_3910_p2;
wire   [17:0] acc_34_V_fu_3916_p2;
wire   [17:0] acc_35_V_fu_3922_p2;
wire   [17:0] acc_36_V_fu_3928_p2;
wire   [17:0] acc_37_V_fu_3934_p2;
wire   [17:0] acc_38_V_fu_3940_p2;
wire   [17:0] acc_39_V_fu_3946_p2;
wire   [17:0] acc_40_V_fu_3952_p2;
wire   [17:0] acc_41_V_fu_3958_p2;
wire   [17:0] acc_42_V_fu_3964_p2;
wire   [17:0] acc_43_V_fu_3970_p2;
wire   [17:0] acc_44_V_fu_3976_p2;
wire   [17:0] acc_45_V_fu_3982_p2;
wire   [17:0] acc_46_V_fu_3988_p2;
wire   [17:0] acc_47_V_fu_3994_p2;
wire   [17:0] acc_48_V_fu_4000_p2;
wire   [17:0] acc_49_V_fu_4006_p2;
wire   [17:0] acc_50_V_fu_4012_p2;
wire   [17:0] acc_51_V_fu_4018_p2;
wire   [17:0] acc_52_V_fu_4024_p2;
wire   [17:0] acc_53_V_fu_4030_p2;
wire   [17:0] acc_54_V_fu_4036_p2;
wire   [17:0] acc_55_V_fu_4042_p2;
wire   [17:0] acc_56_V_fu_4048_p2;
wire   [17:0] acc_57_V_fu_4054_p2;
wire   [17:0] acc_58_V_fu_4060_p2;
wire   [17:0] acc_59_V_fu_4066_p2;
wire   [17:0] acc_60_V_fu_4072_p2;
wire   [17:0] acc_61_V_fu_4078_p2;
wire   [17:0] acc_62_V_fu_4084_p2;
wire   [17:0] acc_63_V_fu_4090_p2;
wire   [6:0] i_ic_fu_4102_p2;
reg   [6:0] i_ic_reg_5361;
wire    ap_CS_fsm_state39;
wire   [0:0] icmp_ln338_fu_4096_p2;
wire   [0:0] icmp_ln346_fu_4113_p2;
reg   [0:0] icmp_ln346_reg_5371;
wire   [31:0] select_ln356_fu_4180_p3;
wire   [0:0] icmp_ln350_fu_4159_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg   [5:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [17:0] tmpdata_V_q0;
reg   [5:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [17:0] layer_out_i_d0;
wire   [17:0] layer_out_i_q0;
reg   [5:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [17:0] layer_out_i_d1;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_start;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_idle;
wire   [5:0] grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_data_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_data_V_ce0;
wire   [8:0] grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_output_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_output_V_ce0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_output_V_we0;
wire   [17:0] grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_output_V_d0;
reg   [6:0] i_0_i_reg_1221;
wire    ap_CS_fsm_state41;
reg   [5:0] i1_0_i_reg_1232;
wire   [0:0] icmp_ln313_fu_2117_p2;
wire    ap_block_pp0_stage0;
reg   [6:0] i_ic_0_i_reg_2086;
wire    ap_CS_fsm_state38;
reg   [31:0] storemerge_i_reg_2097;
reg    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_start_reg;
reg    ap_block_state3_ignore_call0;
wire   [63:0] zext_ln317_fu_2141_p1;
wire   [63:0] zext_ln332_fu_2236_p1;
wire   [63:0] zext_ln340_fu_4108_p1;
wire   [31:0] select_ln361_fu_4134_p3;
wire   [31:0] add_ln354_fu_4164_p2;
wire   [31:0] add_ln359_fu_4118_p2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire   [30:0] tmp_9_fu_2170_p4;
wire   [30:0] tmp_10_fu_2190_p4;
wire   [0:0] icmp_ln326_11_fu_2180_p2;
wire   [0:0] icmp_ln326_12_fu_2200_p2;
wire   [0:0] and_ln326_7_fu_2212_p2;
wire   [0:0] and_ln326_fu_2206_p2;
wire  signed [13:0] trunc_ln332_fu_2242_p1;
wire  signed [28:0] mul_ln1118_fu_4199_p2;
wire  signed [13:0] tmp_175_fu_2263_p4;
wire  signed [28:0] mul_ln1118_130_fu_4206_p2;
wire  signed [13:0] tmp_176_fu_2286_p4;
wire  signed [28:0] mul_ln1118_131_fu_4213_p2;
wire  signed [13:0] tmp_177_fu_2309_p4;
wire  signed [28:0] mul_ln1118_132_fu_4220_p2;
wire  signed [13:0] tmp_178_fu_2332_p4;
wire  signed [28:0] mul_ln1118_133_fu_4227_p2;
wire  signed [13:0] tmp_179_fu_2355_p4;
wire  signed [28:0] mul_ln1118_134_fu_4234_p2;
wire  signed [13:0] tmp_180_fu_2378_p4;
wire  signed [28:0] mul_ln1118_135_fu_4241_p2;
wire  signed [13:0] tmp_181_fu_2401_p4;
wire  signed [28:0] mul_ln1118_136_fu_4248_p2;
wire  signed [13:0] tmp_182_fu_2424_p4;
wire  signed [28:0] mul_ln1118_137_fu_4255_p2;
wire  signed [13:0] tmp_183_fu_2447_p4;
wire  signed [28:0] mul_ln1118_138_fu_4262_p2;
wire  signed [13:0] tmp_184_fu_2470_p4;
wire  signed [28:0] mul_ln1118_139_fu_4269_p2;
wire  signed [13:0] tmp_185_fu_2493_p4;
wire  signed [28:0] mul_ln1118_140_fu_4276_p2;
wire  signed [13:0] tmp_186_fu_2516_p4;
wire  signed [28:0] mul_ln1118_141_fu_4283_p2;
wire  signed [13:0] tmp_187_fu_2539_p4;
wire  signed [28:0] mul_ln1118_142_fu_4290_p2;
wire  signed [13:0] tmp_188_fu_2562_p4;
wire  signed [28:0] mul_ln1118_143_fu_4297_p2;
wire  signed [13:0] tmp_189_fu_2585_p4;
wire  signed [28:0] mul_ln1118_144_fu_4304_p2;
wire  signed [13:0] tmp_190_fu_2608_p4;
wire  signed [28:0] mul_ln1118_145_fu_4311_p2;
wire  signed [13:0] tmp_191_fu_2631_p4;
wire  signed [28:0] mul_ln1118_146_fu_4318_p2;
wire  signed [13:0] tmp_192_fu_2654_p4;
wire  signed [28:0] mul_ln1118_147_fu_4325_p2;
wire  signed [13:0] tmp_193_fu_2677_p4;
wire  signed [28:0] mul_ln1118_148_fu_4332_p2;
wire  signed [13:0] tmp_194_fu_2700_p4;
wire  signed [28:0] mul_ln1118_149_fu_4339_p2;
wire  signed [13:0] tmp_195_fu_2723_p4;
wire  signed [28:0] mul_ln1118_150_fu_4346_p2;
wire  signed [13:0] tmp_196_fu_2746_p4;
wire  signed [28:0] mul_ln1118_151_fu_4353_p2;
wire  signed [13:0] tmp_197_fu_2769_p4;
wire  signed [28:0] mul_ln1118_152_fu_4360_p2;
wire  signed [13:0] tmp_198_fu_2792_p4;
wire  signed [28:0] mul_ln1118_153_fu_4367_p2;
wire  signed [13:0] tmp_199_fu_2815_p4;
wire  signed [28:0] mul_ln1118_154_fu_4374_p2;
wire  signed [13:0] tmp_200_fu_2838_p4;
wire  signed [28:0] mul_ln1118_155_fu_4381_p2;
wire  signed [13:0] tmp_201_fu_2861_p4;
wire  signed [28:0] mul_ln1118_156_fu_4388_p2;
wire  signed [13:0] tmp_202_fu_2884_p4;
wire  signed [28:0] mul_ln1118_157_fu_4395_p2;
wire  signed [13:0] tmp_203_fu_2907_p4;
wire  signed [28:0] mul_ln1118_158_fu_4402_p2;
wire  signed [13:0] tmp_204_fu_2930_p4;
wire  signed [28:0] mul_ln1118_159_fu_4409_p2;
wire  signed [13:0] tmp_205_fu_2953_p4;
wire  signed [28:0] mul_ln1118_160_fu_4416_p2;
wire  signed [13:0] tmp_206_fu_2976_p4;
wire  signed [28:0] mul_ln1118_161_fu_4423_p2;
wire  signed [13:0] tmp_207_fu_2999_p4;
wire  signed [28:0] mul_ln1118_162_fu_4430_p2;
wire  signed [13:0] tmp_208_fu_3022_p4;
wire  signed [28:0] mul_ln1118_163_fu_4437_p2;
wire  signed [13:0] tmp_209_fu_3045_p4;
wire  signed [28:0] mul_ln1118_164_fu_4444_p2;
wire  signed [13:0] tmp_210_fu_3068_p4;
wire  signed [28:0] mul_ln1118_165_fu_4451_p2;
wire  signed [13:0] tmp_211_fu_3091_p4;
wire  signed [28:0] mul_ln1118_166_fu_4458_p2;
wire  signed [13:0] tmp_212_fu_3114_p4;
wire  signed [28:0] mul_ln1118_167_fu_4465_p2;
wire  signed [13:0] tmp_213_fu_3137_p4;
wire  signed [28:0] mul_ln1118_168_fu_4472_p2;
wire  signed [13:0] tmp_214_fu_3160_p4;
wire  signed [28:0] mul_ln1118_169_fu_4479_p2;
wire  signed [13:0] tmp_215_fu_3183_p4;
wire  signed [28:0] mul_ln1118_170_fu_4486_p2;
wire  signed [13:0] tmp_216_fu_3206_p4;
wire  signed [28:0] mul_ln1118_171_fu_4493_p2;
wire  signed [13:0] tmp_217_fu_3229_p4;
wire  signed [28:0] mul_ln1118_172_fu_4500_p2;
wire  signed [13:0] tmp_218_fu_3252_p4;
wire  signed [28:0] mul_ln1118_173_fu_4507_p2;
wire  signed [13:0] tmp_219_fu_3275_p4;
wire  signed [28:0] mul_ln1118_174_fu_4514_p2;
wire  signed [13:0] tmp_220_fu_3298_p4;
wire  signed [28:0] mul_ln1118_175_fu_4521_p2;
wire  signed [13:0] tmp_221_fu_3321_p4;
wire  signed [28:0] mul_ln1118_176_fu_4528_p2;
wire  signed [13:0] tmp_222_fu_3344_p4;
wire  signed [28:0] mul_ln1118_177_fu_4535_p2;
wire  signed [13:0] tmp_223_fu_3367_p4;
wire  signed [28:0] mul_ln1118_178_fu_4542_p2;
wire  signed [13:0] tmp_224_fu_3390_p4;
wire  signed [28:0] mul_ln1118_179_fu_4549_p2;
wire  signed [13:0] tmp_225_fu_3413_p4;
wire  signed [28:0] mul_ln1118_180_fu_4556_p2;
wire  signed [13:0] tmp_226_fu_3436_p4;
wire  signed [28:0] mul_ln1118_181_fu_4563_p2;
wire  signed [13:0] tmp_227_fu_3459_p4;
wire  signed [28:0] mul_ln1118_182_fu_4570_p2;
wire  signed [13:0] tmp_228_fu_3482_p4;
wire  signed [28:0] mul_ln1118_183_fu_4577_p2;
wire  signed [13:0] tmp_229_fu_3505_p4;
wire  signed [28:0] mul_ln1118_184_fu_4584_p2;
wire  signed [13:0] tmp_230_fu_3528_p4;
wire  signed [28:0] mul_ln1118_185_fu_4591_p2;
wire  signed [13:0] tmp_231_fu_3551_p4;
wire  signed [28:0] mul_ln1118_186_fu_4598_p2;
wire  signed [13:0] tmp_232_fu_3574_p4;
wire  signed [28:0] mul_ln1118_187_fu_4605_p2;
wire  signed [13:0] tmp_233_fu_3597_p4;
wire  signed [28:0] mul_ln1118_188_fu_4612_p2;
wire  signed [13:0] tmp_234_fu_3620_p4;
wire  signed [28:0] mul_ln1118_189_fu_4619_p2;
wire  signed [13:0] tmp_235_fu_3643_p4;
wire  signed [28:0] mul_ln1118_190_fu_4626_p2;
wire  signed [13:0] tmp_236_fu_3666_p4;
wire  signed [28:0] mul_ln1118_191_fu_4633_p2;
wire  signed [12:0] tmp_4_fu_3689_p4;
wire  signed [28:0] mul_ln1118_192_fu_4640_p2;
wire   [17:0] trunc_ln_fu_2254_p4;
wire   [17:0] trunc_ln708_s_fu_2277_p4;
wire   [17:0] trunc_ln708_123_fu_2300_p4;
wire   [17:0] trunc_ln708_124_fu_2323_p4;
wire   [17:0] trunc_ln708_125_fu_2346_p4;
wire   [17:0] trunc_ln708_126_fu_2369_p4;
wire   [17:0] trunc_ln708_127_fu_2392_p4;
wire   [17:0] trunc_ln708_128_fu_2415_p4;
wire   [17:0] trunc_ln708_129_fu_2438_p4;
wire   [17:0] trunc_ln708_130_fu_2461_p4;
wire   [17:0] trunc_ln708_131_fu_2484_p4;
wire   [17:0] trunc_ln708_132_fu_2507_p4;
wire   [17:0] trunc_ln708_133_fu_2530_p4;
wire   [17:0] trunc_ln708_134_fu_2553_p4;
wire   [17:0] trunc_ln708_135_fu_2576_p4;
wire   [17:0] trunc_ln708_136_fu_2599_p4;
wire   [17:0] trunc_ln708_137_fu_2622_p4;
wire   [17:0] trunc_ln708_138_fu_2645_p4;
wire   [17:0] trunc_ln708_139_fu_2668_p4;
wire   [17:0] trunc_ln708_140_fu_2691_p4;
wire   [17:0] trunc_ln708_141_fu_2714_p4;
wire   [17:0] trunc_ln708_142_fu_2737_p4;
wire   [17:0] trunc_ln708_143_fu_2760_p4;
wire   [17:0] trunc_ln708_144_fu_2783_p4;
wire   [17:0] trunc_ln708_145_fu_2806_p4;
wire   [17:0] trunc_ln708_146_fu_2829_p4;
wire   [17:0] trunc_ln708_147_fu_2852_p4;
wire   [17:0] trunc_ln708_148_fu_2875_p4;
wire   [17:0] trunc_ln708_149_fu_2898_p4;
wire   [17:0] trunc_ln708_150_fu_2921_p4;
wire   [17:0] trunc_ln708_151_fu_2944_p4;
wire   [17:0] trunc_ln708_152_fu_2967_p4;
wire   [17:0] trunc_ln708_153_fu_2990_p4;
wire   [17:0] trunc_ln708_154_fu_3013_p4;
wire   [17:0] trunc_ln708_155_fu_3036_p4;
wire   [17:0] trunc_ln708_156_fu_3059_p4;
wire   [17:0] trunc_ln708_157_fu_3082_p4;
wire   [17:0] trunc_ln708_158_fu_3105_p4;
wire   [17:0] trunc_ln708_159_fu_3128_p4;
wire   [17:0] trunc_ln708_160_fu_3151_p4;
wire   [17:0] trunc_ln708_161_fu_3174_p4;
wire   [17:0] trunc_ln708_162_fu_3197_p4;
wire   [17:0] trunc_ln708_163_fu_3220_p4;
wire   [17:0] trunc_ln708_164_fu_3243_p4;
wire   [17:0] trunc_ln708_165_fu_3266_p4;
wire   [17:0] trunc_ln708_166_fu_3289_p4;
wire   [17:0] trunc_ln708_167_fu_3312_p4;
wire   [17:0] trunc_ln708_168_fu_3335_p4;
wire   [17:0] trunc_ln708_169_fu_3358_p4;
wire   [17:0] trunc_ln708_170_fu_3381_p4;
wire   [17:0] trunc_ln708_171_fu_3404_p4;
wire   [17:0] trunc_ln708_172_fu_3427_p4;
wire   [17:0] trunc_ln708_173_fu_3450_p4;
wire   [17:0] trunc_ln708_174_fu_3473_p4;
wire   [17:0] trunc_ln708_175_fu_3496_p4;
wire   [17:0] trunc_ln708_176_fu_3519_p4;
wire   [17:0] trunc_ln708_177_fu_3542_p4;
wire   [17:0] trunc_ln708_178_fu_3565_p4;
wire   [17:0] trunc_ln708_179_fu_3588_p4;
wire   [17:0] trunc_ln708_180_fu_3611_p4;
wire   [17:0] trunc_ln708_181_fu_3634_p4;
wire   [17:0] trunc_ln708_182_fu_3657_p4;
wire   [17:0] trunc_ln708_183_fu_3680_p4;
wire   [17:0] trunc_ln708_184_fu_3703_p4;
wire   [31:0] add_ln361_fu_4129_p2;
wire   [31:0] add_ln356_fu_4175_p2;
wire  signed [17:0] mul_ln1118_fu_4199_p1;
wire  signed [28:0] sext_ln1116_cast_fu_2246_p1;
wire  signed [17:0] mul_ln1118_130_fu_4206_p1;
wire  signed [17:0] mul_ln1118_131_fu_4213_p1;
wire  signed [17:0] mul_ln1118_132_fu_4220_p1;
wire  signed [17:0] mul_ln1118_133_fu_4227_p1;
wire  signed [17:0] mul_ln1118_134_fu_4234_p1;
wire  signed [17:0] mul_ln1118_135_fu_4241_p1;
wire  signed [17:0] mul_ln1118_136_fu_4248_p1;
wire  signed [17:0] mul_ln1118_137_fu_4255_p1;
wire  signed [17:0] mul_ln1118_138_fu_4262_p1;
wire  signed [17:0] mul_ln1118_139_fu_4269_p1;
wire  signed [17:0] mul_ln1118_140_fu_4276_p1;
wire  signed [17:0] mul_ln1118_141_fu_4283_p1;
wire  signed [17:0] mul_ln1118_142_fu_4290_p1;
wire  signed [17:0] mul_ln1118_143_fu_4297_p1;
wire  signed [17:0] mul_ln1118_144_fu_4304_p1;
wire  signed [17:0] mul_ln1118_145_fu_4311_p1;
wire  signed [17:0] mul_ln1118_146_fu_4318_p1;
wire  signed [17:0] mul_ln1118_147_fu_4325_p1;
wire  signed [17:0] mul_ln1118_148_fu_4332_p1;
wire  signed [17:0] mul_ln1118_149_fu_4339_p1;
wire  signed [17:0] mul_ln1118_150_fu_4346_p1;
wire  signed [17:0] mul_ln1118_151_fu_4353_p1;
wire  signed [17:0] mul_ln1118_152_fu_4360_p1;
wire  signed [17:0] mul_ln1118_153_fu_4367_p1;
wire  signed [17:0] mul_ln1118_154_fu_4374_p1;
wire  signed [17:0] mul_ln1118_155_fu_4381_p1;
wire  signed [17:0] mul_ln1118_156_fu_4388_p1;
wire  signed [17:0] mul_ln1118_157_fu_4395_p1;
wire  signed [17:0] mul_ln1118_158_fu_4402_p1;
wire  signed [17:0] mul_ln1118_159_fu_4409_p1;
wire  signed [17:0] mul_ln1118_160_fu_4416_p1;
wire  signed [17:0] mul_ln1118_161_fu_4423_p1;
wire  signed [17:0] mul_ln1118_162_fu_4430_p1;
wire  signed [17:0] mul_ln1118_163_fu_4437_p1;
wire  signed [17:0] mul_ln1118_164_fu_4444_p1;
wire  signed [17:0] mul_ln1118_165_fu_4451_p1;
wire  signed [17:0] mul_ln1118_166_fu_4458_p1;
wire  signed [17:0] mul_ln1118_167_fu_4465_p1;
wire  signed [17:0] mul_ln1118_168_fu_4472_p1;
wire  signed [17:0] mul_ln1118_169_fu_4479_p1;
wire  signed [17:0] mul_ln1118_170_fu_4486_p1;
wire  signed [17:0] mul_ln1118_171_fu_4493_p1;
wire  signed [17:0] mul_ln1118_172_fu_4500_p1;
wire  signed [17:0] mul_ln1118_173_fu_4507_p1;
wire  signed [17:0] mul_ln1118_174_fu_4514_p1;
wire  signed [17:0] mul_ln1118_175_fu_4521_p1;
wire  signed [17:0] mul_ln1118_176_fu_4528_p1;
wire  signed [17:0] mul_ln1118_177_fu_4535_p1;
wire  signed [17:0] mul_ln1118_178_fu_4542_p1;
wire  signed [17:0] mul_ln1118_179_fu_4549_p1;
wire  signed [17:0] mul_ln1118_180_fu_4556_p1;
wire  signed [17:0] mul_ln1118_181_fu_4563_p1;
wire  signed [17:0] mul_ln1118_182_fu_4570_p1;
wire  signed [17:0] mul_ln1118_183_fu_4577_p1;
wire  signed [17:0] mul_ln1118_184_fu_4584_p1;
wire  signed [17:0] mul_ln1118_185_fu_4591_p1;
wire  signed [17:0] mul_ln1118_186_fu_4598_p1;
wire  signed [17:0] mul_ln1118_187_fu_4605_p1;
wire  signed [17:0] mul_ln1118_188_fu_4612_p1;
wire  signed [17:0] mul_ln1118_189_fu_4619_p1;
wire  signed [17:0] mul_ln1118_190_fu_4626_p1;
wire  signed [17:0] mul_ln1118_191_fu_4633_p1;
wire  signed [17:0] mul_ln1118_192_fu_4640_p1;
reg   [39:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_922;
reg    ap_condition_924;
reg    ap_condition_613;
reg    ap_condition_828;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 40'd1;
#0 sX_3 = 32'd0;
#0 sY_3 = 32'd0;
#0 pY_3 = 32'd0;
#0 pX_3 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_start_reg = 1'b0;
end

conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_laysc4 #(
    .DataWidth( 18 ),
    .AddressRange( 432 ),
    .AddressWidth( 9 ))
layer_in_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_8_address0),
    .ce0(layer_in_V_8_ce0),
    .we0(layer_in_V_8_we0),
    .d0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_output_V_d0),
    .q0(layer_in_V_8_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_w21_V #(
    .DataWidth( 895 ),
    .AddressRange( 432 ),
    .AddressWidth( 9 ))
w21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w21_V_address0),
    .ce0(w21_V_ce0),
    .q0(w21_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_tmptde #(
    .DataWidth( 18 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(data_V_V_dout),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_layzec #(
    .DataWidth( 18 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_start),
    .ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done),
    .ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_idle),
    .ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_ready),
    .data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_output_V_d0),
    .output_V_q0(layer_in_V_8_q0)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U228(
    .din0(trunc_ln332_fu_2242_p1),
    .din1(mul_ln1118_fu_4199_p1),
    .dout(mul_ln1118_fu_4199_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U229(
    .din0(tmp_175_fu_2263_p4),
    .din1(mul_ln1118_130_fu_4206_p1),
    .dout(mul_ln1118_130_fu_4206_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U230(
    .din0(tmp_176_fu_2286_p4),
    .din1(mul_ln1118_131_fu_4213_p1),
    .dout(mul_ln1118_131_fu_4213_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U231(
    .din0(tmp_177_fu_2309_p4),
    .din1(mul_ln1118_132_fu_4220_p1),
    .dout(mul_ln1118_132_fu_4220_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U232(
    .din0(tmp_178_fu_2332_p4),
    .din1(mul_ln1118_133_fu_4227_p1),
    .dout(mul_ln1118_133_fu_4227_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U233(
    .din0(tmp_179_fu_2355_p4),
    .din1(mul_ln1118_134_fu_4234_p1),
    .dout(mul_ln1118_134_fu_4234_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U234(
    .din0(tmp_180_fu_2378_p4),
    .din1(mul_ln1118_135_fu_4241_p1),
    .dout(mul_ln1118_135_fu_4241_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U235(
    .din0(tmp_181_fu_2401_p4),
    .din1(mul_ln1118_136_fu_4248_p1),
    .dout(mul_ln1118_136_fu_4248_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U236(
    .din0(tmp_182_fu_2424_p4),
    .din1(mul_ln1118_137_fu_4255_p1),
    .dout(mul_ln1118_137_fu_4255_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U237(
    .din0(tmp_183_fu_2447_p4),
    .din1(mul_ln1118_138_fu_4262_p1),
    .dout(mul_ln1118_138_fu_4262_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U238(
    .din0(tmp_184_fu_2470_p4),
    .din1(mul_ln1118_139_fu_4269_p1),
    .dout(mul_ln1118_139_fu_4269_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U239(
    .din0(tmp_185_fu_2493_p4),
    .din1(mul_ln1118_140_fu_4276_p1),
    .dout(mul_ln1118_140_fu_4276_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U240(
    .din0(tmp_186_fu_2516_p4),
    .din1(mul_ln1118_141_fu_4283_p1),
    .dout(mul_ln1118_141_fu_4283_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U241(
    .din0(tmp_187_fu_2539_p4),
    .din1(mul_ln1118_142_fu_4290_p1),
    .dout(mul_ln1118_142_fu_4290_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U242(
    .din0(tmp_188_fu_2562_p4),
    .din1(mul_ln1118_143_fu_4297_p1),
    .dout(mul_ln1118_143_fu_4297_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U243(
    .din0(tmp_189_fu_2585_p4),
    .din1(mul_ln1118_144_fu_4304_p1),
    .dout(mul_ln1118_144_fu_4304_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U244(
    .din0(tmp_190_fu_2608_p4),
    .din1(mul_ln1118_145_fu_4311_p1),
    .dout(mul_ln1118_145_fu_4311_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U245(
    .din0(tmp_191_fu_2631_p4),
    .din1(mul_ln1118_146_fu_4318_p1),
    .dout(mul_ln1118_146_fu_4318_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U246(
    .din0(tmp_192_fu_2654_p4),
    .din1(mul_ln1118_147_fu_4325_p1),
    .dout(mul_ln1118_147_fu_4325_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U247(
    .din0(tmp_193_fu_2677_p4),
    .din1(mul_ln1118_148_fu_4332_p1),
    .dout(mul_ln1118_148_fu_4332_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U248(
    .din0(tmp_194_fu_2700_p4),
    .din1(mul_ln1118_149_fu_4339_p1),
    .dout(mul_ln1118_149_fu_4339_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U249(
    .din0(tmp_195_fu_2723_p4),
    .din1(mul_ln1118_150_fu_4346_p1),
    .dout(mul_ln1118_150_fu_4346_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U250(
    .din0(tmp_196_fu_2746_p4),
    .din1(mul_ln1118_151_fu_4353_p1),
    .dout(mul_ln1118_151_fu_4353_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U251(
    .din0(tmp_197_fu_2769_p4),
    .din1(mul_ln1118_152_fu_4360_p1),
    .dout(mul_ln1118_152_fu_4360_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U252(
    .din0(tmp_198_fu_2792_p4),
    .din1(mul_ln1118_153_fu_4367_p1),
    .dout(mul_ln1118_153_fu_4367_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U253(
    .din0(tmp_199_fu_2815_p4),
    .din1(mul_ln1118_154_fu_4374_p1),
    .dout(mul_ln1118_154_fu_4374_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U254(
    .din0(tmp_200_fu_2838_p4),
    .din1(mul_ln1118_155_fu_4381_p1),
    .dout(mul_ln1118_155_fu_4381_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U255(
    .din0(tmp_201_fu_2861_p4),
    .din1(mul_ln1118_156_fu_4388_p1),
    .dout(mul_ln1118_156_fu_4388_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U256(
    .din0(tmp_202_fu_2884_p4),
    .din1(mul_ln1118_157_fu_4395_p1),
    .dout(mul_ln1118_157_fu_4395_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U257(
    .din0(tmp_203_fu_2907_p4),
    .din1(mul_ln1118_158_fu_4402_p1),
    .dout(mul_ln1118_158_fu_4402_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U258(
    .din0(tmp_204_fu_2930_p4),
    .din1(mul_ln1118_159_fu_4409_p1),
    .dout(mul_ln1118_159_fu_4409_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U259(
    .din0(tmp_205_fu_2953_p4),
    .din1(mul_ln1118_160_fu_4416_p1),
    .dout(mul_ln1118_160_fu_4416_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U260(
    .din0(tmp_206_fu_2976_p4),
    .din1(mul_ln1118_161_fu_4423_p1),
    .dout(mul_ln1118_161_fu_4423_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U261(
    .din0(tmp_207_fu_2999_p4),
    .din1(mul_ln1118_162_fu_4430_p1),
    .dout(mul_ln1118_162_fu_4430_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U262(
    .din0(tmp_208_fu_3022_p4),
    .din1(mul_ln1118_163_fu_4437_p1),
    .dout(mul_ln1118_163_fu_4437_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U263(
    .din0(tmp_209_fu_3045_p4),
    .din1(mul_ln1118_164_fu_4444_p1),
    .dout(mul_ln1118_164_fu_4444_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U264(
    .din0(tmp_210_fu_3068_p4),
    .din1(mul_ln1118_165_fu_4451_p1),
    .dout(mul_ln1118_165_fu_4451_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U265(
    .din0(tmp_211_fu_3091_p4),
    .din1(mul_ln1118_166_fu_4458_p1),
    .dout(mul_ln1118_166_fu_4458_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U266(
    .din0(tmp_212_fu_3114_p4),
    .din1(mul_ln1118_167_fu_4465_p1),
    .dout(mul_ln1118_167_fu_4465_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U267(
    .din0(tmp_213_fu_3137_p4),
    .din1(mul_ln1118_168_fu_4472_p1),
    .dout(mul_ln1118_168_fu_4472_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U268(
    .din0(tmp_214_fu_3160_p4),
    .din1(mul_ln1118_169_fu_4479_p1),
    .dout(mul_ln1118_169_fu_4479_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U269(
    .din0(tmp_215_fu_3183_p4),
    .din1(mul_ln1118_170_fu_4486_p1),
    .dout(mul_ln1118_170_fu_4486_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U270(
    .din0(tmp_216_fu_3206_p4),
    .din1(mul_ln1118_171_fu_4493_p1),
    .dout(mul_ln1118_171_fu_4493_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U271(
    .din0(tmp_217_fu_3229_p4),
    .din1(mul_ln1118_172_fu_4500_p1),
    .dout(mul_ln1118_172_fu_4500_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U272(
    .din0(tmp_218_fu_3252_p4),
    .din1(mul_ln1118_173_fu_4507_p1),
    .dout(mul_ln1118_173_fu_4507_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U273(
    .din0(tmp_219_fu_3275_p4),
    .din1(mul_ln1118_174_fu_4514_p1),
    .dout(mul_ln1118_174_fu_4514_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U274(
    .din0(tmp_220_fu_3298_p4),
    .din1(mul_ln1118_175_fu_4521_p1),
    .dout(mul_ln1118_175_fu_4521_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U275(
    .din0(tmp_221_fu_3321_p4),
    .din1(mul_ln1118_176_fu_4528_p1),
    .dout(mul_ln1118_176_fu_4528_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U276(
    .din0(tmp_222_fu_3344_p4),
    .din1(mul_ln1118_177_fu_4535_p1),
    .dout(mul_ln1118_177_fu_4535_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U277(
    .din0(tmp_223_fu_3367_p4),
    .din1(mul_ln1118_178_fu_4542_p1),
    .dout(mul_ln1118_178_fu_4542_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U278(
    .din0(tmp_224_fu_3390_p4),
    .din1(mul_ln1118_179_fu_4549_p1),
    .dout(mul_ln1118_179_fu_4549_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U279(
    .din0(tmp_225_fu_3413_p4),
    .din1(mul_ln1118_180_fu_4556_p1),
    .dout(mul_ln1118_180_fu_4556_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U280(
    .din0(tmp_226_fu_3436_p4),
    .din1(mul_ln1118_181_fu_4563_p1),
    .dout(mul_ln1118_181_fu_4563_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U281(
    .din0(tmp_227_fu_3459_p4),
    .din1(mul_ln1118_182_fu_4570_p1),
    .dout(mul_ln1118_182_fu_4570_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U282(
    .din0(tmp_228_fu_3482_p4),
    .din1(mul_ln1118_183_fu_4577_p1),
    .dout(mul_ln1118_183_fu_4577_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U283(
    .din0(tmp_229_fu_3505_p4),
    .din1(mul_ln1118_184_fu_4584_p1),
    .dout(mul_ln1118_184_fu_4584_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U284(
    .din0(tmp_230_fu_3528_p4),
    .din1(mul_ln1118_185_fu_4591_p1),
    .dout(mul_ln1118_185_fu_4591_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U285(
    .din0(tmp_231_fu_3551_p4),
    .din1(mul_ln1118_186_fu_4598_p1),
    .dout(mul_ln1118_186_fu_4598_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U286(
    .din0(tmp_232_fu_3574_p4),
    .din1(mul_ln1118_187_fu_4605_p1),
    .dout(mul_ln1118_187_fu_4605_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U287(
    .din0(tmp_233_fu_3597_p4),
    .din1(mul_ln1118_188_fu_4612_p1),
    .dout(mul_ln1118_188_fu_4612_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U288(
    .din0(tmp_234_fu_3620_p4),
    .din1(mul_ln1118_189_fu_4619_p1),
    .dout(mul_ln1118_189_fu_4619_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U289(
    .din0(tmp_235_fu_3643_p4),
    .din1(mul_ln1118_190_fu_4626_p1),
    .dout(mul_ln1118_190_fu_4626_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U290(
    .din0(tmp_236_fu_3666_p4),
    .din1(mul_ln1118_191_fu_4633_p1),
    .dout(mul_ln1118_191_fu_4633_p2)
);

myproject_mul_mul_13s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_13s_18s_29_1_1_U291(
    .din0(tmp_4_fu_3689_p4),
    .din1(mul_ln1118_192_fu_4640_p1),
    .dout(mul_ln1118_192_fu_4640_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln313_fu_2117_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_start_reg <= 1'b0;
    end else begin
        if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2129_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2129_p2 == 1'd1))) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_0_0_reg_2062 <= acc_0_V_fu_3712_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_0_0_reg_2062 <= 18'd550;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_10_0_reg_1932 <= acc_10_V_fu_3772_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_10_0_reg_1932 <= 18'd261130;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_11_0_reg_1919 <= acc_11_V_fu_3778_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_11_0_reg_1919 <= 18'd261681;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_12_0_reg_1906 <= acc_12_V_fu_3784_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_12_0_reg_1906 <= 18'd262020;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_13_0_reg_1893 <= acc_13_V_fu_3790_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_13_0_reg_1893 <= 18'd261694;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_14_0_reg_1880 <= acc_14_V_fu_3796_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_14_0_reg_1880 <= 18'd261897;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_15_0_reg_1867 <= acc_15_V_fu_3802_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_15_0_reg_1867 <= 18'd260055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_16_0_reg_1854 <= acc_16_V_fu_3808_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_16_0_reg_1854 <= 18'd261771;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_17_0_reg_1841 <= acc_17_V_fu_3814_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_17_0_reg_1841 <= 18'd261108;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_18_0_reg_1828 <= acc_18_V_fu_3820_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_18_0_reg_1828 <= 18'd579;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_19_0_reg_1815 <= acc_19_V_fu_3826_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_19_0_reg_1815 <= 18'd431;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_1_0_reg_2049 <= acc_1_V_fu_3718_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_1_0_reg_2049 <= 18'd260889;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_20_0_reg_1802 <= acc_20_V_fu_3832_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_20_0_reg_1802 <= 18'd261844;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_21_0_reg_1789 <= acc_21_V_fu_3838_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_21_0_reg_1789 <= 18'd260030;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_22_0_reg_1776 <= acc_22_V_fu_3844_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_22_0_reg_1776 <= 18'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_23_0_reg_1763 <= acc_23_V_fu_3850_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_23_0_reg_1763 <= 18'd357;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_24_0_reg_1750 <= acc_24_V_fu_3856_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_24_0_reg_1750 <= 18'd187;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_25_0_reg_1737 <= acc_25_V_fu_3862_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_25_0_reg_1737 <= 18'd578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_26_0_reg_1724 <= acc_26_V_fu_3868_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_26_0_reg_1724 <= 18'd261611;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_27_0_reg_1711 <= acc_27_V_fu_3874_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_27_0_reg_1711 <= 18'd261131;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_28_0_reg_1698 <= acc_28_V_fu_3880_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_28_0_reg_1698 <= 18'd510;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_29_0_reg_1685 <= acc_29_V_fu_3886_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_29_0_reg_1685 <= 18'd262064;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_2_0_reg_2036 <= acc_2_V_fu_3724_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_2_0_reg_2036 <= 18'd288;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_30_0_reg_1672 <= acc_30_V_fu_3892_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_30_0_reg_1672 <= 18'd468;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_31_0_reg_1659 <= acc_31_V_fu_3898_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_31_0_reg_1659 <= 18'd261895;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_32_0_reg_1646 <= acc_32_V_fu_3904_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_32_0_reg_1646 <= 18'd207;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_33_0_reg_1633 <= acc_33_V_fu_3910_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_33_0_reg_1633 <= 18'd587;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_34_0_reg_1620 <= acc_34_V_fu_3916_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_34_0_reg_1620 <= 18'd399;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_35_0_reg_1607 <= acc_35_V_fu_3922_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_35_0_reg_1607 <= 18'd434;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_36_0_reg_1594 <= acc_36_V_fu_3928_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_36_0_reg_1594 <= 18'd216;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_37_0_reg_1581 <= acc_37_V_fu_3934_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_37_0_reg_1581 <= 18'd262127;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_38_0_reg_1568 <= acc_38_V_fu_3940_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_38_0_reg_1568 <= 18'd477;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_39_0_reg_1555 <= acc_39_V_fu_3946_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_39_0_reg_1555 <= 18'd261855;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_3_0_reg_2023 <= acc_3_V_fu_3730_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_3_0_reg_2023 <= 18'd261934;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_40_0_reg_1542 <= acc_40_V_fu_3952_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_40_0_reg_1542 <= 18'd261755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_41_0_reg_1529 <= acc_41_V_fu_3958_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_41_0_reg_1529 <= 18'd137;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_42_0_reg_1516 <= acc_42_V_fu_3964_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_42_0_reg_1516 <= 18'd253;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_43_0_reg_1503 <= acc_43_V_fu_3970_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_43_0_reg_1503 <= 18'd138;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_44_0_reg_1490 <= acc_44_V_fu_3976_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_44_0_reg_1490 <= 18'd261838;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_45_0_reg_1477 <= acc_45_V_fu_3982_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_45_0_reg_1477 <= 18'd344;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_46_0_reg_1464 <= acc_46_V_fu_3988_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_46_0_reg_1464 <= 18'd112;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_47_0_reg_1451 <= acc_47_V_fu_3994_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_47_0_reg_1451 <= 18'd258929;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_48_0_reg_1438 <= acc_48_V_fu_4000_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_48_0_reg_1438 <= 18'd260025;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_49_0_reg_1425 <= acc_49_V_fu_4006_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_49_0_reg_1425 <= 18'd662;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_4_0_reg_2010 <= acc_4_V_fu_3736_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_4_0_reg_2010 <= 18'd260708;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_50_0_reg_1412 <= acc_50_V_fu_4012_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_50_0_reg_1412 <= 18'd495;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_51_0_reg_1399 <= acc_51_V_fu_4018_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_51_0_reg_1399 <= 18'd261610;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_52_0_reg_1386 <= acc_52_V_fu_4024_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_52_0_reg_1386 <= 18'd552;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_53_0_reg_1373 <= acc_53_V_fu_4030_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_53_0_reg_1373 <= 18'd609;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_54_0_reg_1360 <= acc_54_V_fu_4036_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_54_0_reg_1360 <= 18'd245;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_55_0_reg_1347 <= acc_55_V_fu_4042_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_55_0_reg_1347 <= 18'd309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_56_0_reg_1334 <= acc_56_V_fu_4048_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_56_0_reg_1334 <= 18'd47;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_57_0_reg_1321 <= acc_57_V_fu_4054_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_57_0_reg_1321 <= 18'd261727;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_58_0_reg_1308 <= acc_58_V_fu_4060_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_58_0_reg_1308 <= 18'd152;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_59_0_reg_1295 <= acc_59_V_fu_4066_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_59_0_reg_1295 <= 18'd262129;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_5_0_reg_1997 <= acc_5_V_fu_3742_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_5_0_reg_1997 <= 18'd241;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_60_0_reg_1282 <= acc_60_V_fu_4072_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_60_0_reg_1282 <= 18'd721;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_61_0_reg_1269 <= acc_61_V_fu_4078_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_61_0_reg_1269 <= 18'd39;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_62_0_reg_1256 <= acc_62_V_fu_4084_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_62_0_reg_1256 <= 18'd261942;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_63_0_reg_1243 <= acc_63_V_fu_4090_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_63_0_reg_1243 <= 18'd721;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_6_0_reg_1984 <= acc_6_V_fu_3748_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_6_0_reg_1984 <= 18'd9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_7_0_reg_1971 <= acc_7_V_fu_3754_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_7_0_reg_1971 <= 18'd150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_8_0_reg_1958 <= acc_8_V_fu_3760_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_8_0_reg_1958 <= 18'd261666;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5019 == 1'd0))) begin
        acc_V_9_0_reg_1945 <= acc_9_V_fu_3766_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_9_0_reg_1945 <= 18'd261992;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2129_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2129_p2 == 1'd0))) begin
        i1_0_i_reg_1232 <= i1_fu_2135_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln313_fu_2117_p2 == 1'd0))) begin
        i1_0_i_reg_1232 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_0_i_reg_1221 <= i_reg_4970;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_1221 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        i_ic_0_i_reg_2086 <= i_ic_reg_5361;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        i_ic_0_i_reg_2086 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_fu_2224_p2 == 1'd0))) begin
        in_index_reg_2075 <= ir_fu_2230_p2;
    end else if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_reg_2075 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_924)) begin
            pX_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_922)) begin
            pX_3 <= add_ln359_fu_4118_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_828)) begin
            pY_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_613)) begin
            pY_3 <= add_ln354_fu_4164_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_924)) begin
            sX_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_922)) begin
            sX_3 <= select_ln361_fu_4134_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_828)) begin
            storemerge_i_reg_2097 <= 32'd0;
        end else if ((1'b1 == ap_condition_613)) begin
            storemerge_i_reg_2097 <= select_ln356_fu_4180_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln326_8_reg_5015 <= and_ln326_8_fu_2218_p2;
        icmp_ln326_10_reg_4998 <= icmp_ln326_10_fu_2160_p2;
        icmp_ln326_reg_4988 <= icmp_ln326_fu_2150_p2;
        pX_3_load_reg_5009 <= pX_3;
        pY_3_load_reg_5003 <= pY_3;
        sX_3_load_reg_4983 <= sX_3;
        sY_3_load_reg_4993 <= sY_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln326_8_reg_5015) & (1'b1 == ap_CS_fsm_state39))) begin
        i_ic_reg_5361 <= i_ic_fu_4102_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_4970 <= i_fu_2123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln324_reg_5019 <= icmp_ln324_fu_2224_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln338_fu_4096_p2 == 1'd1) | (1'd0 == and_ln326_8_reg_5015)))) begin
        icmp_ln346_reg_5371 <= icmp_ln346_fu_4113_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln346_reg_5371 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        sY_3 <= storemerge_i_reg_2097;
    end
end

always @ (*) begin
    if ((icmp_ln324_fu_2224_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_2117_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2129_p2 == 1'd0))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2129_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2129_p2 == 1'd0))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_2117_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_8_address0 = zext_ln332_fu_2236_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_8_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_output_V_address0;
    end else begin
        layer_in_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_8_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_output_V_ce0;
    end else begin
        layer_in_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_8_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_output_V_we0;
    end else begin
        layer_in_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address0 = zext_ln340_fu_4108_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address0 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address0 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address0 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address0 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address0 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address0 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address0 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address1 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address1 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address1 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address1 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address1 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address1 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address1 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address1 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d0 = acc_V_62_0_reg_1256;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d0 = acc_V_60_0_reg_1282;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d0 = acc_V_58_0_reg_1308;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d0 = acc_V_56_0_reg_1334;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d0 = acc_V_54_0_reg_1360;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d0 = acc_V_52_0_reg_1386;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d0 = acc_V_50_0_reg_1412;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d0 = acc_V_48_0_reg_1438;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d0 = acc_V_46_0_reg_1464;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d0 = acc_V_44_0_reg_1490;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d0 = acc_V_42_0_reg_1516;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d0 = acc_V_40_0_reg_1542;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d0 = acc_V_38_0_reg_1568;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d0 = acc_V_36_0_reg_1594;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = acc_V_34_0_reg_1620;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = acc_V_32_0_reg_1646;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = acc_V_30_0_reg_1672;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = acc_V_28_0_reg_1698;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = acc_V_26_0_reg_1724;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = acc_V_24_0_reg_1750;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = acc_V_22_0_reg_1776;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = acc_V_20_0_reg_1802;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = acc_V_18_0_reg_1828;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = acc_V_16_0_reg_1854;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = acc_V_14_0_reg_1880;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = acc_V_12_0_reg_1906;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = acc_V_10_0_reg_1932;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d0 = acc_V_8_0_reg_1958;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d0 = acc_V_6_0_reg_1984;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d0 = acc_V_4_0_reg_2010;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d0 = acc_V_2_0_reg_2036;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d0 = acc_V_0_0_reg_2062;
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d1 = acc_V_63_0_reg_1243;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d1 = acc_V_61_0_reg_1269;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d1 = acc_V_59_0_reg_1295;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d1 = acc_V_57_0_reg_1321;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d1 = acc_V_55_0_reg_1347;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d1 = acc_V_53_0_reg_1373;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d1 = acc_V_51_0_reg_1399;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d1 = acc_V_49_0_reg_1425;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d1 = acc_V_47_0_reg_1451;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d1 = acc_V_45_0_reg_1477;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d1 = acc_V_43_0_reg_1503;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d1 = acc_V_41_0_reg_1529;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d1 = acc_V_39_0_reg_1555;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d1 = acc_V_37_0_reg_1581;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = acc_V_35_0_reg_1607;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = acc_V_33_0_reg_1633;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = acc_V_31_0_reg_1659;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = acc_V_29_0_reg_1685;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = acc_V_27_0_reg_1711;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = acc_V_25_0_reg_1737;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = acc_V_23_0_reg_1763;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = acc_V_21_0_reg_1789;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = acc_V_19_0_reg_1815;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = acc_V_17_0_reg_1841;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = acc_V_15_0_reg_1867;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = acc_V_13_0_reg_1893;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = acc_V_11_0_reg_1919;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d1 = acc_V_9_0_reg_1945;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d1 = acc_V_7_0_reg_1971;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d1 = acc_V_5_0_reg_1997;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d1 = acc_V_3_0_reg_2023;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d1 = acc_V_1_0_reg_2049;
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2129_p2 == 1'd0))) begin
        tmpdata_V_address0 = zext_ln317_fu_2141_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2129_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2129_p2 == 1'd0))) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2129_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2129_p2 == 1'd0))) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w21_V_ce0 = 1'b1;
    end else begin
        w21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln313_fu_2117_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2129_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2129_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2129_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2129_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln326_8_fu_2218_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (1'd0 == and_ln326_8_fu_2218_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2224_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2224_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln338_fu_4096_p2 == 1'd1) | (1'd0 == and_ln326_8_reg_5015)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_3712_p2 = (acc_V_0_0_reg_2062 + trunc_ln_fu_2254_p4);

assign acc_10_V_fu_3772_p2 = (acc_V_10_0_reg_1932 + trunc_ln708_131_fu_2484_p4);

assign acc_11_V_fu_3778_p2 = (acc_V_11_0_reg_1919 + trunc_ln708_132_fu_2507_p4);

assign acc_12_V_fu_3784_p2 = (acc_V_12_0_reg_1906 + trunc_ln708_133_fu_2530_p4);

assign acc_13_V_fu_3790_p2 = (acc_V_13_0_reg_1893 + trunc_ln708_134_fu_2553_p4);

assign acc_14_V_fu_3796_p2 = (acc_V_14_0_reg_1880 + trunc_ln708_135_fu_2576_p4);

assign acc_15_V_fu_3802_p2 = (acc_V_15_0_reg_1867 + trunc_ln708_136_fu_2599_p4);

assign acc_16_V_fu_3808_p2 = (acc_V_16_0_reg_1854 + trunc_ln708_137_fu_2622_p4);

assign acc_17_V_fu_3814_p2 = (acc_V_17_0_reg_1841 + trunc_ln708_138_fu_2645_p4);

assign acc_18_V_fu_3820_p2 = (acc_V_18_0_reg_1828 + trunc_ln708_139_fu_2668_p4);

assign acc_19_V_fu_3826_p2 = (acc_V_19_0_reg_1815 + trunc_ln708_140_fu_2691_p4);

assign acc_1_V_fu_3718_p2 = (acc_V_1_0_reg_2049 + trunc_ln708_s_fu_2277_p4);

assign acc_20_V_fu_3832_p2 = (acc_V_20_0_reg_1802 + trunc_ln708_141_fu_2714_p4);

assign acc_21_V_fu_3838_p2 = (acc_V_21_0_reg_1789 + trunc_ln708_142_fu_2737_p4);

assign acc_22_V_fu_3844_p2 = (acc_V_22_0_reg_1776 + trunc_ln708_143_fu_2760_p4);

assign acc_23_V_fu_3850_p2 = (acc_V_23_0_reg_1763 + trunc_ln708_144_fu_2783_p4);

assign acc_24_V_fu_3856_p2 = (acc_V_24_0_reg_1750 + trunc_ln708_145_fu_2806_p4);

assign acc_25_V_fu_3862_p2 = (acc_V_25_0_reg_1737 + trunc_ln708_146_fu_2829_p4);

assign acc_26_V_fu_3868_p2 = (acc_V_26_0_reg_1724 + trunc_ln708_147_fu_2852_p4);

assign acc_27_V_fu_3874_p2 = (acc_V_27_0_reg_1711 + trunc_ln708_148_fu_2875_p4);

assign acc_28_V_fu_3880_p2 = (acc_V_28_0_reg_1698 + trunc_ln708_149_fu_2898_p4);

assign acc_29_V_fu_3886_p2 = (acc_V_29_0_reg_1685 + trunc_ln708_150_fu_2921_p4);

assign acc_2_V_fu_3724_p2 = (acc_V_2_0_reg_2036 + trunc_ln708_123_fu_2300_p4);

assign acc_30_V_fu_3892_p2 = (acc_V_30_0_reg_1672 + trunc_ln708_151_fu_2944_p4);

assign acc_31_V_fu_3898_p2 = (acc_V_31_0_reg_1659 + trunc_ln708_152_fu_2967_p4);

assign acc_32_V_fu_3904_p2 = (acc_V_32_0_reg_1646 + trunc_ln708_153_fu_2990_p4);

assign acc_33_V_fu_3910_p2 = (acc_V_33_0_reg_1633 + trunc_ln708_154_fu_3013_p4);

assign acc_34_V_fu_3916_p2 = (acc_V_34_0_reg_1620 + trunc_ln708_155_fu_3036_p4);

assign acc_35_V_fu_3922_p2 = (acc_V_35_0_reg_1607 + trunc_ln708_156_fu_3059_p4);

assign acc_36_V_fu_3928_p2 = (acc_V_36_0_reg_1594 + trunc_ln708_157_fu_3082_p4);

assign acc_37_V_fu_3934_p2 = (acc_V_37_0_reg_1581 + trunc_ln708_158_fu_3105_p4);

assign acc_38_V_fu_3940_p2 = (acc_V_38_0_reg_1568 + trunc_ln708_159_fu_3128_p4);

assign acc_39_V_fu_3946_p2 = (acc_V_39_0_reg_1555 + trunc_ln708_160_fu_3151_p4);

assign acc_3_V_fu_3730_p2 = (acc_V_3_0_reg_2023 + trunc_ln708_124_fu_2323_p4);

assign acc_40_V_fu_3952_p2 = (acc_V_40_0_reg_1542 + trunc_ln708_161_fu_3174_p4);

assign acc_41_V_fu_3958_p2 = (acc_V_41_0_reg_1529 + trunc_ln708_162_fu_3197_p4);

assign acc_42_V_fu_3964_p2 = (acc_V_42_0_reg_1516 + trunc_ln708_163_fu_3220_p4);

assign acc_43_V_fu_3970_p2 = (acc_V_43_0_reg_1503 + trunc_ln708_164_fu_3243_p4);

assign acc_44_V_fu_3976_p2 = (acc_V_44_0_reg_1490 + trunc_ln708_165_fu_3266_p4);

assign acc_45_V_fu_3982_p2 = (acc_V_45_0_reg_1477 + trunc_ln708_166_fu_3289_p4);

assign acc_46_V_fu_3988_p2 = (acc_V_46_0_reg_1464 + trunc_ln708_167_fu_3312_p4);

assign acc_47_V_fu_3994_p2 = (acc_V_47_0_reg_1451 + trunc_ln708_168_fu_3335_p4);

assign acc_48_V_fu_4000_p2 = (acc_V_48_0_reg_1438 + trunc_ln708_169_fu_3358_p4);

assign acc_49_V_fu_4006_p2 = (acc_V_49_0_reg_1425 + trunc_ln708_170_fu_3381_p4);

assign acc_4_V_fu_3736_p2 = (acc_V_4_0_reg_2010 + trunc_ln708_125_fu_2346_p4);

assign acc_50_V_fu_4012_p2 = (acc_V_50_0_reg_1412 + trunc_ln708_171_fu_3404_p4);

assign acc_51_V_fu_4018_p2 = (acc_V_51_0_reg_1399 + trunc_ln708_172_fu_3427_p4);

assign acc_52_V_fu_4024_p2 = (acc_V_52_0_reg_1386 + trunc_ln708_173_fu_3450_p4);

assign acc_53_V_fu_4030_p2 = (acc_V_53_0_reg_1373 + trunc_ln708_174_fu_3473_p4);

assign acc_54_V_fu_4036_p2 = (acc_V_54_0_reg_1360 + trunc_ln708_175_fu_3496_p4);

assign acc_55_V_fu_4042_p2 = (acc_V_55_0_reg_1347 + trunc_ln708_176_fu_3519_p4);

assign acc_56_V_fu_4048_p2 = (acc_V_56_0_reg_1334 + trunc_ln708_177_fu_3542_p4);

assign acc_57_V_fu_4054_p2 = (acc_V_57_0_reg_1321 + trunc_ln708_178_fu_3565_p4);

assign acc_58_V_fu_4060_p2 = (acc_V_58_0_reg_1308 + trunc_ln708_179_fu_3588_p4);

assign acc_59_V_fu_4066_p2 = (acc_V_59_0_reg_1295 + trunc_ln708_180_fu_3611_p4);

assign acc_5_V_fu_3742_p2 = (acc_V_5_0_reg_1997 + trunc_ln708_126_fu_2369_p4);

assign acc_60_V_fu_4072_p2 = (acc_V_60_0_reg_1282 + trunc_ln708_181_fu_3634_p4);

assign acc_61_V_fu_4078_p2 = (acc_V_61_0_reg_1269 + trunc_ln708_182_fu_3657_p4);

assign acc_62_V_fu_4084_p2 = (acc_V_62_0_reg_1256 + trunc_ln708_183_fu_3680_p4);

assign acc_63_V_fu_4090_p2 = (acc_V_63_0_reg_1243 + trunc_ln708_184_fu_3703_p4);

assign acc_6_V_fu_3748_p2 = (acc_V_6_0_reg_1984 + trunc_ln708_127_fu_2392_p4);

assign acc_7_V_fu_3754_p2 = (acc_V_7_0_reg_1971 + trunc_ln708_128_fu_2415_p4);

assign acc_8_V_fu_3760_p2 = (acc_V_8_0_reg_1958 + trunc_ln708_129_fu_2438_p4);

assign acc_9_V_fu_3766_p2 = (acc_V_9_0_reg_1945 + trunc_ln708_130_fu_2461_p4);

assign add_ln354_fu_4164_p2 = (pY_3_load_reg_5003 + 32'd1);

assign add_ln356_fu_4175_p2 = (sY_3_load_reg_4993 + 32'd1);

assign add_ln359_fu_4118_p2 = (pX_3_load_reg_5009 + 32'd1);

assign add_ln361_fu_4129_p2 = (sX_3_load_reg_4983 + 32'd1);

assign and_ln326_7_fu_2212_p2 = (icmp_ln326_12_fu_2200_p2 & icmp_ln326_11_fu_2180_p2);

assign and_ln326_8_fu_2218_p2 = (and_ln326_fu_2206_p2 & and_ln326_7_fu_2212_p2);

assign and_ln326_fu_2206_p2 = (icmp_ln326_fu_2150_p2 & icmp_ln326_10_fu_2160_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2129_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state3_ignore_call0 = ((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2129_p2 == 1'd0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_613 = (((icmp_ln346_fu_4113_p2 == 1'd1) & (icmp_ln350_fu_4159_p2 == 1'd0) & (1'd0 == and_ln326_8_reg_5015)) | ((icmp_ln346_fu_4113_p2 == 1'd1) & (icmp_ln338_fu_4096_p2 == 1'd1) & (icmp_ln350_fu_4159_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_828 = (((icmp_ln350_fu_4159_p2 == 1'd1) & (icmp_ln346_fu_4113_p2 == 1'd1) & (1'd0 == and_ln326_8_reg_5015)) | ((icmp_ln350_fu_4159_p2 == 1'd1) & (icmp_ln346_fu_4113_p2 == 1'd1) & (icmp_ln338_fu_4096_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_922 = (((icmp_ln346_fu_4113_p2 == 1'd0) & (1'd0 == and_ln326_8_reg_5015)) | ((icmp_ln338_fu_4096_p2 == 1'd1) & (icmp_ln346_fu_4113_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_924 = (((icmp_ln346_fu_4113_p2 == 1'd1) & (1'd0 == and_ln326_8_reg_5015)) | ((icmp_ln346_fu_4113_p2 == 1'd1) & (icmp_ln338_fu_4096_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_fu_2108_ap_start_reg;

assign i1_fu_2135_p2 = (i1_0_i_reg_1232 + 6'd1);

assign i_fu_2123_p2 = (i_0_i_reg_1221 + 7'd1);

assign i_ic_fu_4102_p2 = (i_ic_0_i_reg_2086 + 7'd1);

assign icmp_ln313_fu_2117_p2 = ((i_0_i_reg_1221 == 7'd100) ? 1'b1 : 1'b0);

assign icmp_ln315_fu_2129_p2 = ((i1_0_i_reg_1232 == 6'd48) ? 1'b1 : 1'b0);

assign icmp_ln324_fu_2224_p2 = ((in_index_reg_2075 == 9'd432) ? 1'b1 : 1'b0);

assign icmp_ln326_10_fu_2160_p2 = ((sY_3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln326_11_fu_2180_p2 = (($signed(tmp_9_fu_2170_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_12_fu_2200_p2 = (($signed(tmp_10_fu_2190_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_2150_p2 = ((sX_3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln338_fu_4096_p2 = ((i_ic_0_i_reg_2086 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln346_fu_4113_p2 = ((pX_3_load_reg_5009 == 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln350_fu_4159_p2 = ((pY_3_load_reg_5003 == 32'd9) ? 1'b1 : 1'b0);

assign ir_fu_2230_p2 = (in_index_reg_2075 + 9'd1);

assign mul_ln1118_130_fu_4206_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_131_fu_4213_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_132_fu_4220_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_133_fu_4227_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_134_fu_4234_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_135_fu_4241_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_136_fu_4248_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_137_fu_4255_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_138_fu_4262_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_139_fu_4269_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_140_fu_4276_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_141_fu_4283_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_142_fu_4290_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_143_fu_4297_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_144_fu_4304_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_145_fu_4311_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_146_fu_4318_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_147_fu_4325_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_148_fu_4332_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_149_fu_4339_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_150_fu_4346_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_151_fu_4353_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_152_fu_4360_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_153_fu_4367_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_154_fu_4374_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_155_fu_4381_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_156_fu_4388_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_157_fu_4395_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_158_fu_4402_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_159_fu_4409_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_160_fu_4416_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_161_fu_4423_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_162_fu_4430_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_163_fu_4437_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_164_fu_4444_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_165_fu_4451_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_166_fu_4458_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_167_fu_4465_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_168_fu_4472_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_169_fu_4479_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_170_fu_4486_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_171_fu_4493_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_172_fu_4500_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_173_fu_4507_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_174_fu_4514_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_175_fu_4521_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_176_fu_4528_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_177_fu_4535_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_178_fu_4542_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_179_fu_4549_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_180_fu_4556_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_181_fu_4563_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_182_fu_4570_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_183_fu_4577_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_184_fu_4584_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_185_fu_4591_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_186_fu_4598_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_187_fu_4605_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_188_fu_4612_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_189_fu_4619_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_190_fu_4626_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_191_fu_4633_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_192_fu_4640_p1 = sext_ln1116_cast_fu_2246_p1;

assign mul_ln1118_fu_4199_p1 = sext_ln1116_cast_fu_2246_p1;

assign res_V_V_din = layer_out_i_q0;

assign select_ln356_fu_4180_p3 = ((icmp_ln326_10_reg_4998[0:0] === 1'b1) ? 32'd2 : add_ln356_fu_4175_p2);

assign select_ln361_fu_4134_p3 = ((icmp_ln326_reg_4988[0:0] === 1'b1) ? 32'd2 : add_ln361_fu_4129_p2);

assign sext_ln1116_cast_fu_2246_p1 = $signed(layer_in_V_8_q0);

assign start_out = real_start;

assign tmp_10_fu_2190_p4 = {{pX_3[31:1]}};

assign tmp_175_fu_2263_p4 = {{w21_V_q0[27:14]}};

assign tmp_176_fu_2286_p4 = {{w21_V_q0[41:28]}};

assign tmp_177_fu_2309_p4 = {{w21_V_q0[55:42]}};

assign tmp_178_fu_2332_p4 = {{w21_V_q0[69:56]}};

assign tmp_179_fu_2355_p4 = {{w21_V_q0[83:70]}};

assign tmp_180_fu_2378_p4 = {{w21_V_q0[97:84]}};

assign tmp_181_fu_2401_p4 = {{w21_V_q0[111:98]}};

assign tmp_182_fu_2424_p4 = {{w21_V_q0[125:112]}};

assign tmp_183_fu_2447_p4 = {{w21_V_q0[139:126]}};

assign tmp_184_fu_2470_p4 = {{w21_V_q0[153:140]}};

assign tmp_185_fu_2493_p4 = {{w21_V_q0[167:154]}};

assign tmp_186_fu_2516_p4 = {{w21_V_q0[181:168]}};

assign tmp_187_fu_2539_p4 = {{w21_V_q0[195:182]}};

assign tmp_188_fu_2562_p4 = {{w21_V_q0[209:196]}};

assign tmp_189_fu_2585_p4 = {{w21_V_q0[223:210]}};

assign tmp_190_fu_2608_p4 = {{w21_V_q0[237:224]}};

assign tmp_191_fu_2631_p4 = {{w21_V_q0[251:238]}};

assign tmp_192_fu_2654_p4 = {{w21_V_q0[265:252]}};

assign tmp_193_fu_2677_p4 = {{w21_V_q0[279:266]}};

assign tmp_194_fu_2700_p4 = {{w21_V_q0[293:280]}};

assign tmp_195_fu_2723_p4 = {{w21_V_q0[307:294]}};

assign tmp_196_fu_2746_p4 = {{w21_V_q0[321:308]}};

assign tmp_197_fu_2769_p4 = {{w21_V_q0[335:322]}};

assign tmp_198_fu_2792_p4 = {{w21_V_q0[349:336]}};

assign tmp_199_fu_2815_p4 = {{w21_V_q0[363:350]}};

assign tmp_200_fu_2838_p4 = {{w21_V_q0[377:364]}};

assign tmp_201_fu_2861_p4 = {{w21_V_q0[391:378]}};

assign tmp_202_fu_2884_p4 = {{w21_V_q0[405:392]}};

assign tmp_203_fu_2907_p4 = {{w21_V_q0[419:406]}};

assign tmp_204_fu_2930_p4 = {{w21_V_q0[433:420]}};

assign tmp_205_fu_2953_p4 = {{w21_V_q0[447:434]}};

assign tmp_206_fu_2976_p4 = {{w21_V_q0[461:448]}};

assign tmp_207_fu_2999_p4 = {{w21_V_q0[475:462]}};

assign tmp_208_fu_3022_p4 = {{w21_V_q0[489:476]}};

assign tmp_209_fu_3045_p4 = {{w21_V_q0[503:490]}};

assign tmp_210_fu_3068_p4 = {{w21_V_q0[517:504]}};

assign tmp_211_fu_3091_p4 = {{w21_V_q0[531:518]}};

assign tmp_212_fu_3114_p4 = {{w21_V_q0[545:532]}};

assign tmp_213_fu_3137_p4 = {{w21_V_q0[559:546]}};

assign tmp_214_fu_3160_p4 = {{w21_V_q0[573:560]}};

assign tmp_215_fu_3183_p4 = {{w21_V_q0[587:574]}};

assign tmp_216_fu_3206_p4 = {{w21_V_q0[601:588]}};

assign tmp_217_fu_3229_p4 = {{w21_V_q0[615:602]}};

assign tmp_218_fu_3252_p4 = {{w21_V_q0[629:616]}};

assign tmp_219_fu_3275_p4 = {{w21_V_q0[643:630]}};

assign tmp_220_fu_3298_p4 = {{w21_V_q0[657:644]}};

assign tmp_221_fu_3321_p4 = {{w21_V_q0[671:658]}};

assign tmp_222_fu_3344_p4 = {{w21_V_q0[685:672]}};

assign tmp_223_fu_3367_p4 = {{w21_V_q0[699:686]}};

assign tmp_224_fu_3390_p4 = {{w21_V_q0[713:700]}};

assign tmp_225_fu_3413_p4 = {{w21_V_q0[727:714]}};

assign tmp_226_fu_3436_p4 = {{w21_V_q0[741:728]}};

assign tmp_227_fu_3459_p4 = {{w21_V_q0[755:742]}};

assign tmp_228_fu_3482_p4 = {{w21_V_q0[769:756]}};

assign tmp_229_fu_3505_p4 = {{w21_V_q0[783:770]}};

assign tmp_230_fu_3528_p4 = {{w21_V_q0[797:784]}};

assign tmp_231_fu_3551_p4 = {{w21_V_q0[811:798]}};

assign tmp_232_fu_3574_p4 = {{w21_V_q0[825:812]}};

assign tmp_233_fu_3597_p4 = {{w21_V_q0[839:826]}};

assign tmp_234_fu_3620_p4 = {{w21_V_q0[853:840]}};

assign tmp_235_fu_3643_p4 = {{w21_V_q0[867:854]}};

assign tmp_236_fu_3666_p4 = {{w21_V_q0[881:868]}};

assign tmp_4_fu_3689_p4 = {{w21_V_q0[894:882]}};

assign tmp_9_fu_2170_p4 = {{pY_3[31:1]}};

assign trunc_ln332_fu_2242_p1 = w21_V_q0[13:0];

assign trunc_ln708_123_fu_2300_p4 = {{mul_ln1118_131_fu_4213_p2[28:11]}};

assign trunc_ln708_124_fu_2323_p4 = {{mul_ln1118_132_fu_4220_p2[28:11]}};

assign trunc_ln708_125_fu_2346_p4 = {{mul_ln1118_133_fu_4227_p2[28:11]}};

assign trunc_ln708_126_fu_2369_p4 = {{mul_ln1118_134_fu_4234_p2[28:11]}};

assign trunc_ln708_127_fu_2392_p4 = {{mul_ln1118_135_fu_4241_p2[28:11]}};

assign trunc_ln708_128_fu_2415_p4 = {{mul_ln1118_136_fu_4248_p2[28:11]}};

assign trunc_ln708_129_fu_2438_p4 = {{mul_ln1118_137_fu_4255_p2[28:11]}};

assign trunc_ln708_130_fu_2461_p4 = {{mul_ln1118_138_fu_4262_p2[28:11]}};

assign trunc_ln708_131_fu_2484_p4 = {{mul_ln1118_139_fu_4269_p2[28:11]}};

assign trunc_ln708_132_fu_2507_p4 = {{mul_ln1118_140_fu_4276_p2[28:11]}};

assign trunc_ln708_133_fu_2530_p4 = {{mul_ln1118_141_fu_4283_p2[28:11]}};

assign trunc_ln708_134_fu_2553_p4 = {{mul_ln1118_142_fu_4290_p2[28:11]}};

assign trunc_ln708_135_fu_2576_p4 = {{mul_ln1118_143_fu_4297_p2[28:11]}};

assign trunc_ln708_136_fu_2599_p4 = {{mul_ln1118_144_fu_4304_p2[28:11]}};

assign trunc_ln708_137_fu_2622_p4 = {{mul_ln1118_145_fu_4311_p2[28:11]}};

assign trunc_ln708_138_fu_2645_p4 = {{mul_ln1118_146_fu_4318_p2[28:11]}};

assign trunc_ln708_139_fu_2668_p4 = {{mul_ln1118_147_fu_4325_p2[28:11]}};

assign trunc_ln708_140_fu_2691_p4 = {{mul_ln1118_148_fu_4332_p2[28:11]}};

assign trunc_ln708_141_fu_2714_p4 = {{mul_ln1118_149_fu_4339_p2[28:11]}};

assign trunc_ln708_142_fu_2737_p4 = {{mul_ln1118_150_fu_4346_p2[28:11]}};

assign trunc_ln708_143_fu_2760_p4 = {{mul_ln1118_151_fu_4353_p2[28:11]}};

assign trunc_ln708_144_fu_2783_p4 = {{mul_ln1118_152_fu_4360_p2[28:11]}};

assign trunc_ln708_145_fu_2806_p4 = {{mul_ln1118_153_fu_4367_p2[28:11]}};

assign trunc_ln708_146_fu_2829_p4 = {{mul_ln1118_154_fu_4374_p2[28:11]}};

assign trunc_ln708_147_fu_2852_p4 = {{mul_ln1118_155_fu_4381_p2[28:11]}};

assign trunc_ln708_148_fu_2875_p4 = {{mul_ln1118_156_fu_4388_p2[28:11]}};

assign trunc_ln708_149_fu_2898_p4 = {{mul_ln1118_157_fu_4395_p2[28:11]}};

assign trunc_ln708_150_fu_2921_p4 = {{mul_ln1118_158_fu_4402_p2[28:11]}};

assign trunc_ln708_151_fu_2944_p4 = {{mul_ln1118_159_fu_4409_p2[28:11]}};

assign trunc_ln708_152_fu_2967_p4 = {{mul_ln1118_160_fu_4416_p2[28:11]}};

assign trunc_ln708_153_fu_2990_p4 = {{mul_ln1118_161_fu_4423_p2[28:11]}};

assign trunc_ln708_154_fu_3013_p4 = {{mul_ln1118_162_fu_4430_p2[28:11]}};

assign trunc_ln708_155_fu_3036_p4 = {{mul_ln1118_163_fu_4437_p2[28:11]}};

assign trunc_ln708_156_fu_3059_p4 = {{mul_ln1118_164_fu_4444_p2[28:11]}};

assign trunc_ln708_157_fu_3082_p4 = {{mul_ln1118_165_fu_4451_p2[28:11]}};

assign trunc_ln708_158_fu_3105_p4 = {{mul_ln1118_166_fu_4458_p2[28:11]}};

assign trunc_ln708_159_fu_3128_p4 = {{mul_ln1118_167_fu_4465_p2[28:11]}};

assign trunc_ln708_160_fu_3151_p4 = {{mul_ln1118_168_fu_4472_p2[28:11]}};

assign trunc_ln708_161_fu_3174_p4 = {{mul_ln1118_169_fu_4479_p2[28:11]}};

assign trunc_ln708_162_fu_3197_p4 = {{mul_ln1118_170_fu_4486_p2[28:11]}};

assign trunc_ln708_163_fu_3220_p4 = {{mul_ln1118_171_fu_4493_p2[28:11]}};

assign trunc_ln708_164_fu_3243_p4 = {{mul_ln1118_172_fu_4500_p2[28:11]}};

assign trunc_ln708_165_fu_3266_p4 = {{mul_ln1118_173_fu_4507_p2[28:11]}};

assign trunc_ln708_166_fu_3289_p4 = {{mul_ln1118_174_fu_4514_p2[28:11]}};

assign trunc_ln708_167_fu_3312_p4 = {{mul_ln1118_175_fu_4521_p2[28:11]}};

assign trunc_ln708_168_fu_3335_p4 = {{mul_ln1118_176_fu_4528_p2[28:11]}};

assign trunc_ln708_169_fu_3358_p4 = {{mul_ln1118_177_fu_4535_p2[28:11]}};

assign trunc_ln708_170_fu_3381_p4 = {{mul_ln1118_178_fu_4542_p2[28:11]}};

assign trunc_ln708_171_fu_3404_p4 = {{mul_ln1118_179_fu_4549_p2[28:11]}};

assign trunc_ln708_172_fu_3427_p4 = {{mul_ln1118_180_fu_4556_p2[28:11]}};

assign trunc_ln708_173_fu_3450_p4 = {{mul_ln1118_181_fu_4563_p2[28:11]}};

assign trunc_ln708_174_fu_3473_p4 = {{mul_ln1118_182_fu_4570_p2[28:11]}};

assign trunc_ln708_175_fu_3496_p4 = {{mul_ln1118_183_fu_4577_p2[28:11]}};

assign trunc_ln708_176_fu_3519_p4 = {{mul_ln1118_184_fu_4584_p2[28:11]}};

assign trunc_ln708_177_fu_3542_p4 = {{mul_ln1118_185_fu_4591_p2[28:11]}};

assign trunc_ln708_178_fu_3565_p4 = {{mul_ln1118_186_fu_4598_p2[28:11]}};

assign trunc_ln708_179_fu_3588_p4 = {{mul_ln1118_187_fu_4605_p2[28:11]}};

assign trunc_ln708_180_fu_3611_p4 = {{mul_ln1118_188_fu_4612_p2[28:11]}};

assign trunc_ln708_181_fu_3634_p4 = {{mul_ln1118_189_fu_4619_p2[28:11]}};

assign trunc_ln708_182_fu_3657_p4 = {{mul_ln1118_190_fu_4626_p2[28:11]}};

assign trunc_ln708_183_fu_3680_p4 = {{mul_ln1118_191_fu_4633_p2[28:11]}};

assign trunc_ln708_184_fu_3703_p4 = {{mul_ln1118_192_fu_4640_p2[28:11]}};

assign trunc_ln708_s_fu_2277_p4 = {{mul_ln1118_130_fu_4206_p2[28:11]}};

assign trunc_ln_fu_2254_p4 = {{mul_ln1118_fu_4199_p2[28:11]}};

assign w21_V_address0 = zext_ln332_fu_2236_p1;

assign zext_ln317_fu_2141_p1 = i1_0_i_reg_1232;

assign zext_ln332_fu_2236_p1 = in_index_reg_2075;

assign zext_ln340_fu_4108_p1 = i_ic_0_i_reg_2086;

endmodule //conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config21_s
