{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2013.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "182.51"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "71", "@dc": "71", "@oc": "71", "@id": "40438891", "text": ":facetid:toc:db/conf/fpga/fpga2013.bht"}}, "hits": {"@total": "71", "@computed": "71", "@sent": "71", "@first": "0", "hit": [{"@score": "1", "@id": "3749625", "info": {"authors": {"author": [{"@pid": "27/7017-4", "text": "Peng Chen 0004"}, {"@pid": "w/ChaoWang3", "text": "Chao Wang 0003"}, {"@pid": "46/2311-3", "text": "Xi Li 0003"}, {"@pid": "53/2969", "text": "Xuehai Zhou"}]}, "title": "Acceleration of the long read mapping on a PC-FPGA architecture (abstract only).", "venue": "FPGA", "pages": "271", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/0004WLZ13", "doi": "10.1145/2435264.2435329", "ee": "https://doi.org/10.1145/2435264.2435329", "url": "https://dblp.org/rec/conf/fpga/0004WLZ13"}, "url": "URL#3749625"}, {"@score": "1", "@id": "3749626", "info": {"authors": {"author": [{"@pid": "46/4753", "text": "Jason Helge Anderson"}, {"@pid": "b/StephenDeanBrown", "text": "Stephen Dean Brown"}, {"@pid": "39/9240", "text": "Andrew Canis"}, {"@pid": "49/9240", "text": "Jongsok Choi"}]}, "title": "High-level synthesis with LegUp: a crash course for users and researchers.", "venue": "FPGA", "pages": "7-8", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AndersonBCC13", "doi": "10.1145/2435264.2435269", "ee": "https://doi.org/10.1145/2435264.2435269", "url": "https://dblp.org/rec/conf/fpga/AndersonBCC13"}, "url": "URL#3749626"}, {"@score": "1", "@id": "3749627", "info": {"authors": {"author": [{"@pid": "126/3467", "text": "Oluseyi A. Ayorinde"}, {"@pid": "15/4871", "text": "Benton H. Calhoun"}]}, "title": "Circuit optimizations to minimize energy in the global interconnect of a low-power-FPGA (abstract only).", "venue": "FPGA", "pages": "277", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AyorindeC13", "doi": "10.1145/2435264.2435341", "ee": "https://doi.org/10.1145/2435264.2435341", "url": "https://dblp.org/rec/conf/fpga/AyorindeC13"}, "url": "URL#3749627"}, {"@score": "1", "@id": "3749628", "info": {"authors": {"author": [{"@pid": "03/6325-4", "text": "Yu Bai 0004"}, {"@pid": "07/10086", "text": "Abigail Fuentes-Rivera"}, {"@pid": "92/3220", "text": "Mingjie Lin"}, {"@pid": "126/3526", "text": "Mike Riera"}]}, "title": "Exploiting algorithmic-level memory parallelism in distributed logic-memory architecture through hardware-assisted dynamic graph (abstract only).", "venue": "FPGA", "pages": "273", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BaiFLR13", "doi": "10.1145/2435264.2435333", "ee": "https://doi.org/10.1145/2435264.2435333", "url": "https://dblp.org/rec/conf/fpga/BaiFLR13"}, "url": "URL#3749628"}, {"@score": "1", "@id": "3749629", "info": {"authors": {"author": [{"@pid": "124/7102", "text": "Hasan Baig"}, {"@pid": "47/1839", "text": "Jeong-A Lee"}]}, "title": "A novel run-time auto-reconfigurable FPGA architecture for fast fault recovery with backward compatibility (abstract only).", "venue": "FPGA", "pages": "270", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BaigL13", "doi": "10.1145/2435264.2435325", "ee": "https://doi.org/10.1145/2435264.2435325", "url": "https://dblp.org/rec/conf/fpga/BaigL13"}, "url": "URL#3749629"}, {"@score": "1", "@id": "3749630", "info": {"authors": {"author": [{"@pid": "76/1530", "text": "Vaughn Betz"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Are FPGAs suffering from the innovator&apos;s dilemna?", "venue": "FPGA", "pages": "135-136", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BetzC13", "doi": "10.1145/2435264.2435289", "ee": "https://doi.org/10.1145/2435264.2435289", "url": "https://dblp.org/rec/conf/fpga/BetzC13"}, "url": "URL#3749630"}, {"@score": "1", "@id": "3749631", "info": {"authors": {"author": [{"@pid": "23/5076", "text": "David Boland"}, {"@pid": "38/1966", "text": "George A. Constantinides"}]}, "title": "Word-length optimization beyond straight line code.", "venue": "FPGA", "pages": "105-114", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BolandC13", "doi": "10.1145/2435264.2435285", "ee": "https://doi.org/10.1145/2435264.2435285", "url": "https://dblp.org/rec/conf/fpga/BolandC13"}, "url": "URL#3749631"}, {"@score": "1", "@id": "3749632", "info": {"authors": {"author": [{"@pid": "126/3562", "text": "Trevor Bunker"}, {"@pid": "97/3886", "text": "Steven Swanson"}]}, "title": "A latency-optimized hybrid network for clustering FPGAs (abstract only).", "venue": "FPGA", "pages": "266", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BunkerS13", "doi": "10.1145/2435264.2435312", "ee": "https://doi.org/10.1145/2435264.2435312", "url": "https://dblp.org/rec/conf/fpga/BunkerS13"}, "url": "URL#3749632"}, {"@score": "1", "@id": "3749633", "info": {"authors": {"author": [{"@pid": "15/665", "text": "Sai Rahul Chalamalasetti"}, {"@pid": "15/3043", "text": "Kevin T. Lim"}, {"@pid": "24/11281", "text": "Mitch Wright"}, {"@pid": "78/3693", "text": "Alvin AuYoung"}, {"@pid": "12/6848", "text": "Parthasarathy Ranganathan"}, {"@pid": "m/MartinMargala", "text": "Martin Margala"}]}, "title": "An FPGA memcached appliance.", "venue": "FPGA", "pages": "245-254", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChalamalasettiLWARM13", "doi": "10.1145/2435264.2435306", "ee": "https://doi.org/10.1145/2435264.2435306", "url": "https://dblp.org/rec/conf/fpga/ChalamalasettiLWARM13"}, "url": "URL#3749633"}, {"@score": "1", "@id": "3749634", "info": {"authors": {"author": [{"@pid": "28/3423", "text": "Chia-Hsiang Chen"}, {"@pid": "126/3589", "text": "Shiming Song"}, {"@pid": "17/5332", "text": "Zhengya Zhang"}]}, "title": "An FPGA-based transient error simulator for evaluating resilient system designs (abstract only).", "venue": "FPGA", "pages": "271", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenSZ13", "doi": "10.1145/2435264.2435328", "ee": "https://doi.org/10.1145/2435264.2435328", "url": "https://dblp.org/rec/conf/fpga/ChenSZ13"}, "url": "URL#3749634"}, {"@score": "1", "@id": "3749635", "info": {"authors": {"author": [{"@pid": "97/4140", "text": "Jungwook Choi"}, {"@pid": "r/RobARutenbar", "text": "Rob A. Rutenbar"}]}, "title": "Video-rate stereo matching using markov random field TRW-S inference on a hybrid CPU+FPGA computing platform.", "venue": "FPGA", "pages": "63-72", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChoiR13", "doi": "10.1145/2435264.2435278", "ee": "https://doi.org/10.1145/2435264.2435278", "url": "https://dblp.org/rec/conf/fpga/ChoiR13"}, "url": "URL#3749635"}, {"@score": "1", "@id": "3749636", "info": {"authors": {"author": [{"@pid": "29/3950", "text": "Eric S. Chung"}, {"@pid": "25/7037", "text": "Michael Papamichael"}]}, "title": "Towards automatic customization of interconnect and memory in the CoRAM abstraction (abstract only).", "venue": "FPGA", "pages": "265", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChungP13", "doi": "10.1145/2435264.2435311", "ee": "https://doi.org/10.1145/2435264.2435311", "url": "https://dblp.org/rec/conf/fpga/ChungP13"}, "url": "URL#3749636"}, {"@score": "1", "@id": "3749637", "info": {"authors": {"author": [{"@pid": "29/3950", "text": "Eric S. Chung"}, {"@pid": "25/7037", "text": "Michael Papamichael"}, {"@pid": "34/10927", "text": "Gabriel Weisz"}, {"@pid": "33/3960", "text": "James C. Hoe"}]}, "title": "Cross-platform FPGA accelerator development using CoRAM and CONNECT.", "venue": "FPGA", "pages": "3-4", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChungPWH13", "doi": "10.1145/2435264.2435267", "ee": "https://doi.org/10.1145/2435264.2435267", "url": "https://dblp.org/rec/conf/fpga/ChungPWH13"}, "url": "URL#3749637"}, {"@score": "1", "@id": "3749638", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "70/2554", "text": "Karthik Gururaj"}]}, "title": "Architecture support for custom instructions with memory operations.", "venue": "FPGA", "pages": "231-234", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongG13", "doi": "10.1145/2435264.2435303", "ee": "https://doi.org/10.1145/2435264.2435303", "url": "https://dblp.org/rec/conf/fpga/CongG13"}, "url": "URL#3749638"}, {"@score": "1", "@id": "3749639", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "47/10313", "text": "Muhuan Huang"}, {"@pid": "21/1048-7", "text": "Peng Zhang 0007"}]}, "title": "Efficient system-level mapping from streaming applications to FPGAs (abstract only).", "venue": "FPGA", "pages": "277", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongHZ13", "doi": "10.1145/2435264.2435342", "ee": "https://doi.org/10.1145/2435264.2435342", "url": "https://dblp.org/rec/conf/fpga/CongHZ13"}, "url": "URL#3749639"}, {"@score": "1", "@id": "3749640", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "30/8314", "text": "Bingjun Xiao"}]}, "title": "Defect recovery in nanodevice-based programmable interconnects (abstract only).", "venue": "FPGA", "pages": "277-278", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongX13", "doi": "10.1145/2435264.2435343", "ee": "https://doi.org/10.1145/2435264.2435343", "url": "https://dblp.org/rec/conf/fpga/CongX13"}, "url": "URL#3749640"}, {"@score": "1", "@id": "3749641", "info": {"authors": {"author": [{"@pid": "31/10927", "text": "Patrick Cooke"}, {"@pid": "26/10927", "text": "Jeremy Fowers"}, {"@pid": "126/3551", "text": "Lee Hunt"}, {"@pid": "15/1667", "text": "Greg Stitt"}]}, "title": "A high-performance, low-energy FPGA accelerator for correntropy-based feature tracking (abstract only).", "venue": "FPGA", "pages": "278", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CookeFHS13", "doi": "10.1145/2435264.2435344", "ee": "https://doi.org/10.1145/2435264.2435344", "url": "https://dblp.org/rec/conf/fpga/CookeFHS13"}, "url": "URL#3749641"}, {"@score": "1", "@id": "3749642", "info": {"authors": {"author": [{"@pid": "46/1998", "text": "Marc-Andr\u00e9 Daigneault"}, {"@pid": "81/170", "text": "Jean-Pierre David"}]}, "title": "Hardware description and synthesis of control-intensive reconfigurable dataflow architectures (abstract only).", "venue": "FPGA", "pages": "274-275", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DaigneaultD13", "doi": "10.1145/2435264.2435337", "ee": "https://doi.org/10.1145/2435264.2435337", "url": "https://dblp.org/rec/conf/fpga/DaigneaultD13"}, "url": "URL#3749642"}, {"@score": "1", "@id": "3749643", "info": {"authors": {"author": {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}}, "title": "Location, location, location: the role of spatial locality in asymptotic energy minimization.", "venue": "FPGA", "pages": "137-146", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DeHon13", "doi": "10.1145/2435264.2435291", "ee": "https://doi.org/10.1145/2435264.2435291", "url": "https://dblp.org/rec/conf/fpga/DeHon13"}, "url": "URL#3749643"}, {"@score": "1", "@id": "3749644", "info": {"authors": {"author": [{"@pid": "90/10406", "text": "Wenjuan Deng"}, {"@pid": "09/5293", "text": "Yiqun Zhu"}]}, "title": "A memory-efficient hardware architecture for real-time feature detection of the SIFT algorithm (abstract only).", "venue": "FPGA", "pages": "273", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DengZ13", "doi": "10.1145/2435264.2435332", "ee": "https://doi.org/10.1145/2435264.2435332", "url": "https://dblp.org/rec/conf/fpga/DengZ13"}, "url": "URL#3749644"}, {"@score": "1", "@id": "3749645", "info": {"authors": {"author": [{"@pid": "67/9978", "text": "Udit Dhawan"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}]}, "title": "Area-efficient near-associative memories on FPGAs.", "venue": "FPGA", "pages": "191-200", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DhawanD13", "doi": "10.1145/2435264.2435298", "ee": "https://doi.org/10.1145/2435264.2435298", "url": "https://dblp.org/rec/conf/fpga/DhawanD13"}, "url": "URL#3749645"}, {"@score": "1", "@id": "3749646", "info": {"authors": {"author": [{"@pid": "26/10927", "text": "Jeremy Fowers"}, {"@pid": "15/1667", "text": "Greg Stitt"}]}, "title": "Dynafuse: dynamic dependence analysis for FPGA pipeline fusion and locality optimizations.", "venue": "FPGA", "pages": "201-210", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FowersS13", "doi": "10.1145/2435264.2435300", "ee": "https://doi.org/10.1145/2435264.2435300", "url": "https://dblp.org/rec/conf/fpga/FowersS13"}, "url": "URL#3749646"}, {"@score": "1", "@id": "3749647", "info": {"authors": {"author": [{"@pid": "96/2694", "text": "Benjamin Gojman"}, {"@pid": "126/3590", "text": "Sirisha Nalmela"}, {"@pid": "38/6126", "text": "Nikil Mehta"}, {"@pid": "126/3541", "text": "Nicholas Howarth"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}]}, "title": "GROK-LAB: generating real on-chip knowledge for intra-cluster delays using timing extraction.", "venue": "FPGA", "pages": "81-90", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GojmanNMHD13", "doi": "10.1145/2435264.2435281", "ee": "https://doi.org/10.1145/2435264.2435281", "url": "https://dblp.org/rec/conf/fpga/GojmanNMHD13"}, "url": "URL#3749647"}, {"@score": "1", "@id": "3749648", "info": {"authors": {"author": [{"@pid": "30/3531", "text": "Sezer G\u00f6ren 0001"}, {"@pid": "126/3591", "text": "Yusuf Turk"}, {"@pid": "37/8360", "text": "Ozgur Ozkurt"}, {"@pid": "68/8360", "text": "Abdullah Yildiz"}, {"@pid": "22/2851", "text": "H. Fatih Ugurdag"}]}, "title": "Achieving modular dynamic partial reconfiguration with a difference-based flow (abstract only).", "venue": "FPGA", "pages": "270", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GorenTOYU13", "doi": "10.1145/2435264.2435324", "ee": "https://doi.org/10.1145/2435264.2435324", "url": "https://dblp.org/rec/conf/fpga/GorenTOYU13"}, "url": "URL#3749648"}, {"@score": "1", "@id": "3749649", "info": {"authors": {"author": [{"@pid": "22/9240", "text": "Peter Grossmann"}, {"@pid": "l/MiriamLeeser", "text": "Miriam Leeser"}, {"@pid": "67/9718", "text": "Marvin Onabajo"}]}, "title": "Minimum energy operation for clustered island-style FPGAs.", "venue": "FPGA", "pages": "157-166", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GrossmannLO13", "doi": "10.1145/2435264.2435293", "ee": "https://doi.org/10.1145/2435264.2435293", "url": "https://dblp.org/rec/conf/fpga/GrossmannLO13"}, "url": "URL#3749649"}, {"@score": "1", "@id": "3749650", "info": {"authors": {"author": [{"@pid": "125/2554", "text": "Swapnil Haria"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "AutoMapper: an automated tool for optimal hardware resource allocation for networking applications on FPGA (abstract only).", "venue": "FPGA", "pages": "274", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HariaP13", "doi": "10.1145/2435264.2435335", "ee": "https://doi.org/10.1145/2435264.2435335", "url": "https://dblp.org/rec/conf/fpga/HariaP13"}, "url": "URL#3749650"}, {"@score": "1", "@id": "3749651", "info": {"authors": {"author": [{"@pid": "39/4166", "text": "Masakazu Hioki"}, {"@pid": "68/5718", "text": "Toshihiro Sekigawa"}, {"@pid": "39/1722", "text": "Tadashi Nakagawa"}, {"@pid": "47/4728", "text": "Hanpei Koike"}, {"@pid": "16/2442", "text": "Yohei Matsumoto"}, {"@pid": "20/1990", "text": "Takashi Kawanami"}, {"@pid": "55/1827", "text": "Toshiyuki Tsutsumi"}]}, "title": "Fully-functional FPGA prototype with fine-grain programmable body biasing.", "venue": "FPGA", "pages": "73-80", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HiokiSNKMKT13", "doi": "10.1145/2435264.2435280", "ee": "https://doi.org/10.1145/2435264.2435280", "url": "https://dblp.org/rec/conf/fpga/HiokiSNKMKT13"}, "url": "URL#3749651"}, {"@score": "1", "@id": "3749652", "info": {"authors": {"author": [{"@pid": "92/10570", "text": "Anh-Tuan Hoang"}, {"@pid": "73/6457", "text": "Takeshi Fujino"}]}, "title": "Hybrid masking using intra-masking dual-rail memory on LUT for SCA-Resistant AES implementation on FPGA (abstract only).", "venue": "FPGA", "pages": "266-267", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HoangF13", "doi": "10.1145/2435264.2435315", "ee": "https://doi.org/10.1145/2435264.2435315", "url": "https://dblp.org/rec/conf/fpga/HoangF13"}, "url": "URL#3749652"}, {"@score": "1", "@id": "3749653", "info": {"authors": {"author": [{"@pid": "83/8165", "text": "Yuanjie Huang"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}, {"@pid": "35/1139", "text": "Olivier Temam"}, {"@pid": "48/474", "text": "Yunji Chen"}, {"@pid": "47/382", "text": "Chengyong Wu"}]}, "title": "Elastic CGRAs.", "venue": "FPGA", "pages": "171-180", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HuangITCW13", "doi": "10.1145/2435264.2435296", "ee": "https://doi.org/10.1145/2435264.2435296", "url": "https://dblp.org/rec/conf/fpga/HuangITCW13"}, "url": "URL#3749653"}, {"@score": "1", "@id": "3749654", "info": {"authors": {"author": [{"@pid": "16/4125", "text": "Eddie Hung"}, {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}]}, "title": "Towards simulator-like observability for FPGAs: a virtual overlay network for trace-buffers.", "venue": "FPGA", "pages": "19-28", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HungW13", "doi": "10.1145/2435264.2435272", "ee": "https://doi.org/10.1145/2435264.2435272", "url": "https://dblp.org/rec/conf/fpga/HungW13"}, "url": "URL#3749654"}, {"@score": "1", "@id": "3749655", "info": {"authors": {"author": [{"@pid": "76/1876", "text": "Jingfei Jiang"}, {"@pid": "30/8557", "text": "Rongdong Hu"}, {"@pid": "32/3102", "text": "Mikel Luj\u00e1n"}]}, "title": "Effect of fixed-point arithmetic on deep belief networks (abstract only).", "venue": "FPGA", "pages": "273", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JiangHL13", "doi": "10.1145/2435264.2435331", "ee": "https://doi.org/10.1145/2435264.2435331", "url": "https://dblp.org/rec/conf/fpga/JiangHL13"}, "url": "URL#3749655"}, {"@score": "1", "@id": "3749656", "info": {"authors": {"author": [{"@pid": "123/8612", "text": "Satoshi Jo"}, {"@pid": "58/2586", "text": "Amir Masoud Gharehbaghi"}, {"@pid": "06/4731", "text": "Takeshi Matsumoto"}, {"@pid": "56/1768", "text": "Masahiro Fujita"}]}, "title": "Rectification of advanced microprocessors without changing routing on FPGAs (abstract only).", "venue": "FPGA", "pages": "279", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JoGMF13", "doi": "10.1145/2435264.2435347", "ee": "https://doi.org/10.1145/2435264.2435347", "url": "https://dblp.org/rec/conf/fpga/JoGMF13"}, "url": "URL#3749656"}, {"@score": "1", "@id": "3749657", "info": {"authors": {"author": [{"@pid": "73/7116", "text": "Michel A. Kinsy"}, {"@pid": "22/3969", "text": "Michael Pellauer"}, {"@pid": "14/3973", "text": "Srinivas Devadas"}]}, "title": "Heracles: a tool for fast RTL-based design space exploration of multicore processors.", "venue": "FPGA", "pages": "125-134", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KinsyPD13", "doi": "10.1145/2435264.2435287", "ee": "https://doi.org/10.1145/2435264.2435287", "url": "https://dblp.org/rec/conf/fpga/KinsyPD13"}, "url": "URL#3749657"}, {"@score": "1", "@id": "3749658", "info": {"authors": {"author": [{"@pid": "95/9663", "text": "Christos Kyrkou"}, {"@pid": "74/5762", "text": "Christos-Savvas Bouganis"}, {"@pid": "59/3933", "text": "Theocharis Theocharides"}]}, "title": "FPGA-based acceleration of cascaded support vector machines for embedded applications (abstract only).", "venue": "FPGA", "pages": "267", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KyrkouBT13", "doi": "10.1145/2435264.2435316", "ee": "https://doi.org/10.1145/2435264.2435316", "url": "https://dblp.org/rec/conf/fpga/KyrkouBT13"}, "url": "URL#3749658"}, {"@score": "1", "@id": "3749659", "info": {"authors": {"author": [{"@pid": "86/4036", "text": "Martin Langhammer"}, {"@pid": "31/8122", "text": "Bogdan Pasca 0001"}]}, "title": "Faithful single-precision floating-point tangent for FPGAs.", "venue": "FPGA", "pages": "39-42", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LanghammerP13", "doi": "10.1145/2435264.2435274", "ee": "https://doi.org/10.1145/2435264.2435274", "url": "https://dblp.org/rec/conf/fpga/LanghammerP13"}, "url": "URL#3749659"}, {"@score": "1", "@id": "3749660", "info": {"authors": {"author": [{"@pid": "57/1113", "text": "David M. Lewis"}, {"@pid": "40/87", "text": "David Cashman"}, {"@pid": "95/5118", "text": "Mark Chan"}, {"@pid": "71/7863", "text": "Jeffrey Chromczak"}, {"@pid": "126/3449", "text": "Gary Lai"}, {"@pid": "26/1640", "text": "Andy Lee"}, {"@pid": "69/4160", "text": "Tim Vanderhoek"}, {"@pid": "116/1485", "text": "Haiming Yu"}]}, "title": "Architectural enhancements in Stratix V\u2122.", "venue": "FPGA", "pages": "147-156", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LewisCCCLLVY13", "doi": "10.1145/2435264.2435292", "ee": "https://doi.org/10.1145/2435264.2435292", "url": "https://dblp.org/rec/conf/fpga/LewisCCCLLVY13"}, "url": "URL#3749660"}, {"@score": "1", "@id": "3749661", "info": {"authors": {"author": [{"@pid": "126/3616", "text": "Andrew Love"}, {"@pid": "a/PeterAthanas", "text": "Peter Athanas"}]}, "title": "FPGA meta-data management system for accelerating implementation time with incremental compilation (abstract only).", "venue": "FPGA", "pages": "269", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LoveA13", "doi": "10.1145/2435264.2435323", "ee": "https://doi.org/10.1145/2435264.2435323", "url": "https://dblp.org/rec/conf/fpga/LoveA13"}, "url": "URL#3749661"}, {"@score": "1", "@id": "3749662", "info": {"authors": {"author": [{"@pid": "126/3453", "text": "Jinsong Mao"}, {"@pid": "63/778", "text": "Hao Zhou"}, {"@pid": "126/3566", "text": "Haijiang Ye"}, {"@pid": "50/2813", "text": "Jinmei Lai"}]}, "title": "FPGA bitstream compression and decompression using LZ and golomb coding (abstract only).", "venue": "FPGA", "pages": "265", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MaoZYL13", "doi": "10.1145/2435264.2435309", "ee": "https://doi.org/10.1145/2435264.2435309", "url": "https://dblp.org/rec/conf/fpga/MaoZYL13"}, "url": "URL#3749662"}, {"@score": "1", "@id": "3749663", "info": {"authors": {"author": [{"@pid": "126/3491", "text": "Nathaniel McVicar"}, {"@pid": "r/WalterLRuzzo", "text": "Walter L. Ruzzo"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "Accelerating ncRNA homology search with FPGAs.", "venue": "FPGA", "pages": "43-52", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/McVicarRH13", "doi": "10.1145/2435264.2435276", "ee": "https://doi.org/10.1145/2435264.2435276", "url": "https://dblp.org/rec/conf/fpga/McVicarRH13"}, "url": "URL#3749663"}, {"@score": "1", "@id": "3749664", "info": {"authors": {"author": [{"@pid": "10/7451", "text": "Bailey Miller"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}, {"@pid": "g/TonyGivargis", "text": "Tony Givargis"}]}, "title": "Embedding-based placement of processing element networks on FPGAs for physical model simulation.", "venue": "FPGA", "pages": "181-190", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MillerVG13", "doi": "10.1145/2435264.2435297", "ee": "https://doi.org/10.1145/2435264.2435297", "url": "https://dblp.org/rec/conf/fpga/MillerVG13"}, "url": "URL#3749664"}, {"@score": "1", "@id": "3749665", "info": {"authors": {"author": [{"@pid": "38/3348", "text": "Amir Moradi 0001"}, {"@pid": "190/2073", "text": "David F. Oswald"}, {"@pid": "p/ChristofPaar", "text": "Christof Paar"}, {"@pid": "126/3605", "text": "Pawel Swierczynski"}]}, "title": "Side-channel attacks on the bitstream encryption mechanism of Altera Stratix II: facilitating black-box analysis using software reverse-engineering.", "venue": "FPGA", "pages": "91-100", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MoradiOPS13", "doi": "10.1145/2435264.2435282", "ee": "https://doi.org/10.1145/2435264.2435282", "url": "https://dblp.org/rec/conf/fpga/MoradiOPS13"}, "url": "URL#3749665"}, {"@score": "1", "@id": "3749666", "info": {"authors": {"author": [{"@pid": "87/1366", "text": "Stephen Neuendorffer"}, {"@pid": "126/3451", "text": "Fernando Martinez-Vallina"}]}, "title": "Building zynq\u00ae accelerators with Vivado\u00ae high level synthesis.", "venue": "FPGA", "pages": "1-2", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NeuendorfferM13", "doi": "10.1145/2435264.2435266", "ee": "https://doi.org/10.1145/2435264.2435266", "url": "https://dblp.org/rec/conf/fpga/NeuendorfferM13"}, "url": "URL#3749666"}, {"@score": "1", "@id": "3749667", "info": {"authors": {"author": [{"@pid": "60/7863", "text": "Nick Ni"}, {"@pid": "58/2865", "text": "Yi Peng"}]}, "title": "Co-simulation framework of SystemC SoC virtual prototype and custom logic (abstract only).", "venue": "FPGA", "pages": "278", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NiP13", "doi": "10.1145/2435264.2435346", "ee": "https://doi.org/10.1145/2435264.2435346", "url": "https://dblp.org/rec/conf/fpga/NiP13"}, "url": "URL#3749667"}, {"@score": "1", "@id": "3749668", "info": {"authors": {"author": [{"@pid": "121/9821", "text": "Xinyu Niu"}, {"@pid": "18/5848", "text": "Thomas C. P. Chau"}, {"@pid": "02/6166", "text": "Qiwei Jin"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}, {"@pid": "61/3234-11", "text": "Qiang Liu 0011"}]}, "title": "Automating resource optimisation in reconfigurable design (abstract only).", "venue": "FPGA", "pages": "275", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NiuCJLL13", "doi": "10.1145/2435264.2435338", "ee": "https://doi.org/10.1145/2435264.2435338", "url": "https://dblp.org/rec/conf/fpga/NiuCJLL13"}, "url": "URL#3749668"}, {"@score": "1", "@id": "3749669", "info": {"authors": {"author": [{"@pid": "126/3574", "text": "Soon Ee Ong"}, {"@pid": "123/1795", "text": "Siaw Chen Lee"}, {"@pid": "82/1640", "text": "Noohul Basheer Zain Ali"}]}, "title": "Hardware implemented real-time operating system (abstract only).", "venue": "FPGA", "pages": "266", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/OngLA13", "doi": "10.1145/2435264.2435314", "ee": "https://doi.org/10.1145/2435264.2435314", "url": "https://dblp.org/rec/conf/fpga/OngLA13"}, "url": "URL#3749669"}, {"@score": "1", "@id": "3749670", "info": {"authors": {"author": [{"@pid": "92/3152", "text": "Hadi Parandeh-Afshar"}, {"@pid": "33/9240", "text": "Grace Zgheib"}, {"@pid": "87/4350", "text": "David Novo"}, {"@pid": "88/272", "text": "Madhura Purnaprajna"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Shadow AICs: reaping the benefits of and-inverter cones with minimal architectural impact (abstract only).", "venue": "FPGA", "pages": "279", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Parandeh-AfsharZNPI13", "doi": "10.1145/2435264.2435348", "ee": "https://doi.org/10.1145/2435264.2435348", "url": "https://dblp.org/rec/conf/fpga/Parandeh-AfsharZNPI13"}, "url": "URL#3749670"}, {"@score": "1", "@id": "3749671", "info": {"authors": {"author": [{"@pid": "41/5129", "text": "Louis-No\u00ebl Pouchet"}, {"@pid": "21/1048-7", "text": "Peng Zhang 0007"}, {"@pid": "s/PSadayappan", "text": "P. Sadayappan"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Polyhedral-based data reuse optimization for configurable computing.", "venue": "FPGA", "pages": "29-38", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PouchetZSC13", "doi": "10.1145/2435264.2435273", "ee": "https://doi.org/10.1145/2435264.2435273", "url": "https://dblp.org/rec/conf/fpga/PouchetZSC13"}, "url": "URL#3749671"}, {"@score": "1", "@id": "3749672", "info": {"authors": {"author": [{"@pid": "80/10774", "text": "Yun Qu"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "Scalable high-throughput architecture for large balanced tree structures on FPGA (abstract only).", "venue": "FPGA", "pages": "278", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/QuP13", "doi": "10.1145/2435264.2435345", "ee": "https://doi.org/10.1145/2435264.2435345", "url": "https://dblp.org/rec/conf/fpga/QuP13"}, "url": "URL#3749672"}, {"@score": "1", "@id": "3749673", "info": {"authors": {"author": [{"@pid": "85/7961", "text": "Seyyed Ahmad Razavi"}, {"@pid": "69/5980", "text": "Morteza Saheb Zamani"}]}, "title": "Improving bitstream compression by modifying FPGA architecture.", "venue": "FPGA", "pages": "167-170", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RazaviZ13", "doi": "10.1145/2435264.2435294", "ee": "https://doi.org/10.1145/2435264.2435294", "url": "https://dblp.org/rec/conf/fpga/RazaviZ13"}, "url": "URL#3749673"}, {"@score": "1", "@id": "3749674", "info": {"authors": {"author": [{"@pid": "95/11194", "text": "Bruno da Silva 0001"}, {"@pid": "10/3184", "text": "An Braeken"}, {"@pid": "12/1400", "text": "Erik H. D&apos;Hollander"}, {"@pid": "20/1555", "text": "Abdellah Touhafi"}, {"@pid": "46/2472g", "text": "Jan G. Cornelis"}, {"@pid": "86/3718", "text": "Jan Lemeire"}]}, "title": "Performance and toolchain of a combined GPU/FPGA desktop (abstract only).", "venue": "FPGA", "pages": "274", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SilvaBDTCL13", "doi": "10.1145/2435264.2435336", "ee": "https://doi.org/10.1145/2435264.2435336", "url": "https://dblp.org/rec/conf/fpga/SilvaBDTCL13"}, "url": "URL#3749674"}, {"@score": "1", "@id": "3749675", "info": {"authors": {"author": [{"@pid": "74/3215", "text": "Deshanand P. Singh"}, {"@pid": "95/3345", "text": "Tomasz S. Czajkowski"}, {"@pid": "08/3801", "text": "Andrew C. Ling"}]}, "title": "Harnessing the power of FPGAs using altera&apos;s OpenCL compiler.", "venue": "FPGA", "pages": "5-6", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SinghCL13", "doi": "10.1145/2435264.2435268", "ee": "https://doi.org/10.1145/2435264.2435268", "url": "https://dblp.org/rec/conf/fpga/SinghCL13"}, "url": "URL#3749675"}, {"@score": "1", "@id": "3749676", "info": {"authors": {"author": [{"@pid": "125/2560", "text": "Da Tong"}, {"@pid": "62/5798", "text": "Lu Sun"}, {"@pid": "28/9586", "text": "Kiran Kumar Matam"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "High throughput and programmable online trafficclassifier on FPGA.", "venue": "FPGA", "pages": "255-264", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TongSMP13", "doi": "10.1145/2435264.2435307", "ee": "https://doi.org/10.1145/2435264.2435307", "url": "https://dblp.org/rec/conf/fpga/TongSMP13"}, "url": "URL#3749676"}, {"@score": "1", "@id": "3749677", "info": {"authors": {"author": [{"@pid": "126/3528", "text": "David Uliana"}, {"@pid": "43/3516", "text": "Krzysztof Kepa"}, {"@pid": "a/PeterAthanas", "text": "Peter Athanas"}]}, "title": "FPGA-based HPC application design for non-experts (abstract only).", "venue": "FPGA", "pages": "274", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/UlianaKA13", "doi": "10.1145/2435264.2435334", "ee": "https://doi.org/10.1145/2435264.2435334", "url": "https://dblp.org/rec/conf/fpga/UlianaKA13"}, "url": "URL#3749677"}, {"@score": "1", "@id": "3749678", "info": {"authors": {"author": [{"@pid": "125/3287", "text": "Vivek Venugopal"}, {"@pid": "00/5146", "text": "Devu Manikantan Shila"}]}, "title": "Hardware acceleration of TEA and XTEA algorithms on FPGA, GPU and multi-core processors (abstract only).", "venue": "FPGA", "pages": "270", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/VenugopalS13", "doi": "10.1145/2435264.2435326", "ee": "https://doi.org/10.1145/2435264.2435326", "url": "https://dblp.org/rec/conf/fpga/VenugopalS13"}, "url": "URL#3749678"}, {"@score": "1", "@id": "3749679", "info": {"authors": {"author": [{"@pid": "42/898", "text": "Zilong Wang"}, {"@pid": "126/3480", "text": "Sitao Huang"}, {"@pid": "79/10976", "text": "Lanjun Wang"}, {"@pid": "17/5705", "text": "Hao Li"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "Accelerating subsequence similarity search based on dynamic time warping distance with FPGA.", "venue": "FPGA", "pages": "53-62", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangHWLWY13", "doi": "10.1145/2435264.2435277", "ee": "https://doi.org/10.1145/2435264.2435277", "url": "https://dblp.org/rec/conf/fpga/WangHWLWY13"}, "url": "URL#3749679"}, {"@score": "1", "@id": "3749680", "info": {"authors": {"author": [{"@pid": "181/2812", "text": "Hao Wang"}, {"@pid": "24/5106", "text": "Jyh-Charn Liu"}]}, "title": "An FPGA based parallel architecture for music melody matching.", "venue": "FPGA", "pages": "235-244", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangL13", "doi": "10.1145/2435264.2435305", "ee": "https://doi.org/10.1145/2435264.2435305", "url": "https://dblp.org/rec/conf/fpga/WangL13"}, "url": "URL#3749680"}, {"@score": "1", "@id": "3749681", "info": {"authors": {"author": [{"@pid": "w/ChaoWang3", "text": "Chao Wang 0003"}, {"@pid": "46/2311-3", "text": "Xi Li 0003"}, {"@pid": "28/8057", "text": "Huizhen Zhang"}, {"@pid": "69/10076", "text": "Jinsong Ji"}, {"@pid": "53/2969", "text": "Xuehai Zhou"}]}, "title": "Custom instruction generation and mapping for reconfigurable instruction set processors (abstract only).", "venue": "FPGA", "pages": "268", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangLZJZ13", "doi": "10.1145/2435264.2435318", "ee": "https://doi.org/10.1145/2435264.2435318", "url": "https://dblp.org/rec/conf/fpga/WangLZJZ13"}, "url": "URL#3749681"}, {"@score": "1", "@id": "3749682", "info": {"authors": {"author": [{"@pid": "w/ChaoWang3", "text": "Chao Wang 0003"}, {"@pid": "46/2311-3", "text": "Xi Li 0003"}, {"@pid": "53/2969", "text": "Xuehai Zhou"}, {"@pid": "48/3165", "text": "Jim Martin 0001"}, {"@pid": "96/2421", "text": "Ray C. C. Cheung"}]}, "title": "Genome sequencing using mapreduce on FPGA with multiple hardware accelerators (abstract only).", "venue": "FPGA", "pages": "266", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangLZMC13", "doi": "10.1145/2435264.2435313", "ee": "https://doi.org/10.1145/2435264.2435313", "url": "https://dblp.org/rec/conf/fpga/WangLZMC13"}, "url": "URL#3749682"}, {"@score": "1", "@id": "3749683", "info": {"authors": {"author": [{"@pid": "68/1041", "text": "Yuxin Wang"}, {"@pid": "83/6353-31", "text": "Peng Li 0031"}, {"@pid": "21/1048-7", "text": "Peng Zhang 0007"}, {"@pid": "94/4084-1", "text": "Chen Zhang 0001"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Automatic multidimensional memory partitioning for FPGA-based accelerators (abstract only).", "venue": "FPGA", "pages": "269", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangLZZC13", "doi": "10.1145/2435264.2435321", "ee": "https://doi.org/10.1145/2435264.2435321", "url": "https://dblp.org/rec/conf/fpga/WangLZZC13"}, "url": "URL#3749683"}, {"@score": "1", "@id": "3749684", "info": {"authors": {"author": [{"@pid": "54/3497-1", "text": "Sheng Wei 0001"}, {"@pid": "96/5026", "text": "Jason Xin Zheng"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}]}, "title": "Low power FPGA design using post-silicon device aging (abstract only).", "venue": "FPGA", "pages": "277", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WeiZP13", "doi": "10.1145/2435264.2435340", "ee": "https://doi.org/10.1145/2435264.2435340", "url": "https://dblp.org/rec/conf/fpga/WeiZP13"}, "url": "URL#3749684"}, {"@score": "1", "@id": "3749685", "info": {"authors": {"author": [{"@pid": "34/10927", "text": "Gabriel Weisz"}, {"@pid": "33/3960", "text": "James C. Hoe"}]}, "title": "C-to-CoRAM: compiling perfect loop nests to the portable CoRAM abstraction.", "venue": "FPGA", "pages": "221-230", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WeiszH13", "doi": "10.1145/2435264.2435302", "ee": "https://doi.org/10.1145/2435264.2435302", "url": "https://dblp.org/rec/conf/fpga/WeiszH13"}, "url": "URL#3749685"}, {"@score": "1", "@id": "3749686", "info": {"authors": {"author": [{"@pid": "18/9033", "text": "Ruediger Willenberg"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "A remote memory access infrastructure for global address space programming models in FPGAs.", "venue": "FPGA", "pages": "211-220", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WillenbergC13", "doi": "10.1145/2435264.2435301", "ee": "https://doi.org/10.1145/2435264.2435301", "url": "https://dblp.org/rec/conf/fpga/WillenbergC13"}, "url": "URL#3749686"}, {"@score": "1", "@id": "3749687", "info": {"authors": {"author": [{"@pid": "52/827", "text": "Michael J. Wirthlin"}, {"@pid": "82/10773", "text": "Joshua E. Jensen"}, {"@pid": "34/2179", "text": "Alex Wilson"}, {"@pid": "22/7957", "text": "William Howes"}, {"@pid": "12/7769", "text": "Shi-Jie Wen"}, {"@pid": "04/7260", "text": "Rick Wong"}]}, "title": "Placement of repair circuits for in-field FPGA repair.", "venue": "FPGA", "pages": "115-124", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WirthlinJWHWW13", "doi": "10.1145/2435264.2435286", "ee": "https://doi.org/10.1145/2435264.2435286", "url": "https://dblp.org/rec/conf/fpga/WirthlinJWHWW13"}, "url": "URL#3749687"}, {"@score": "1", "@id": "3749688", "info": {"authors": {"author": [{"@pid": "44/2761-13", "text": "Meng Yang 0013"}, {"@pid": "98/5026", "text": "Jiarong Tong"}, {"@pid": "18/1727", "text": "A. E. A. Almaini"}]}, "title": "Indirect connection aware attraction for FPGA clustering (abstract only).", "venue": "FPGA", "pages": "265", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YangTA13", "doi": "10.1145/2435264.2435310", "ee": "https://doi.org/10.1145/2435264.2435310", "url": "https://dblp.org/rec/conf/fpga/YangTA13"}, "url": "URL#3749688"}, {"@score": "1", "@id": "3749689", "info": {"authors": {"author": [{"@pid": "69/3392", "text": "Pavel Zemc\u00edk"}, {"@pid": "66/2607", "text": "Roman Jur\u00e1nek"}, {"@pid": "126/3440", "text": "Petr Musil"}, {"@pid": "126/3496", "text": "Martin Musil"}, {"@pid": "31/4629", "text": "Michal Hradis"}]}, "title": "High performance architecture for object detection in streamed video (abstract only).", "venue": "FPGA", "pages": "268", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZemcikJMMH13", "doi": "10.1145/2435264.2435319", "ee": "https://doi.org/10.1145/2435264.2435319", "url": "https://dblp.org/rec/conf/fpga/ZemcikJMMH13"}, "url": "URL#3749689"}, {"@score": "1", "@id": "3749690", "info": {"authors": {"author": [{"@pid": "82/4299-1", "text": "Qian Zhao 0001"}, {"@pid": "43/3856", "text": "Kazuki Inoue"}, {"@pid": "60/2499", "text": "Motoki Amagasaki"}, {"@pid": "85/2316", "text": "Masahiro Iida"}, {"@pid": "13/6433", "text": "Morihiro Kuga"}, {"@pid": "63/4349", "text": "Toshinori Sueyoshi"}]}, "title": "A novel FPGA design framework with VLSI post-routing performance analysis (abstract only).", "venue": "FPGA", "pages": "271", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhaoIAIKS13", "doi": "10.1145/2435264.2435327", "ee": "https://doi.org/10.1145/2435264.2435327", "url": "https://dblp.org/rec/conf/fpga/ZhaoIAIKS13"}, "url": "URL#3749690"}, {"@score": "1", "@id": "3749691", "info": {"authors": {"author": [{"@pid": "01/2356", "text": "Jing Zhou"}, {"@pid": "c/LeiChen0010", "text": "Lei Chen 0010"}, {"@pid": "63/1591", "text": "Shuo Wang"}]}, "title": "Precision fault injection method based on correspondence between configuration bitstream and architecture (abstract only).", "venue": "FPGA", "pages": "267", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhouCW13", "doi": "10.1145/2435264.2435317", "ee": "https://doi.org/10.1145/2435264.2435317", "url": "https://dblp.org/rec/conf/fpga/ZhouCW13"}, "url": "URL#3749691"}, {"@score": "1", "@id": "3749692", "info": {"authors": {"author": [{"@pid": "15/3633", "text": "Chun Zhu"}, {"@pid": "65/9281", "text": "Qiuli Li"}, {"@pid": "39/449-36", "text": "Jian Wang 0036"}, {"@pid": "50/2813", "text": "Jinmei Lai"}]}, "title": "A novel multithread routing method for FPGAs (abstract only).", "venue": "FPGA", "pages": "269", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhuLWL13", "doi": "10.1145/2435264.2435322", "ee": "https://doi.org/10.1145/2435264.2435322", "url": "https://dblp.org/rec/conf/fpga/ZhuLWL13"}, "url": "URL#3749692"}, {"@score": "1", "@id": "3749693", "info": {"authors": {"author": [{"@pid": "77/7785", "text": "Kenneth M. Zick"}, {"@pid": "97/5456", "text": "Meeta Srivastav"}, {"@pid": "10/4661-44", "text": "Wei Zhang 0044"}, {"@pid": "79/2027", "text": "Matthew French"}]}, "title": "Sensing nanosecond-scale voltage attacks and natural transients in FPGAs.", "venue": "FPGA", "pages": "101-104", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZickSZF13", "doi": "10.1145/2435264.2435283", "ee": "https://doi.org/10.1145/2435264.2435283", "url": "https://dblp.org/rec/conf/fpga/ZickSZF13"}, "url": "URL#3749693"}, {"@score": "1", "@id": "3749694", "info": {"authors": {"author": [{"@pid": "13/6778", "text": "Wei Zuo"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}, {"@pid": "83/6353-31", "text": "Peng Li 0031"}, {"@pid": "27/5122", "text": "Kyle Rupnow"}, {"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Improving high level synthesis optimization opportunity through polyhedral transformations.", "venue": "FPGA", "pages": "9-18", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZuoLLRCC13", "doi": "10.1145/2435264.2435271", "ee": "https://doi.org/10.1145/2435264.2435271", "url": "https://dblp.org/rec/conf/fpga/ZuoLLRCC13"}, "url": "URL#3749694"}, {"@score": "1", "@id": "3856092", "info": {"authors": {"author": [{"@pid": "h/BradLHutchings", "text": "Brad L. Hutchings"}, {"@pid": "76/1530", "text": "Vaughn Betz"}]}, "title": "The 2013 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA &apos;13, Monterey, CA, USA, February 11-13, 2013", "venue": "FPGA", "publisher": "ACM", "year": "2013", "type": "Editorship", "key": "conf/fpga/2013", "doi": "10.1145/2435264", "ee": "https://doi.org/10.1145/2435264", "url": "https://dblp.org/rec/conf/fpga/2013"}, "url": "URL#3856092"}]}}}