$date
	Thu Jul 13 17:34:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ s $end
$var wire 1 % ss $end
$var wire 1 & t1 $end
$var wire 1 ' t2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
1#
0"
0!
$end
#5
1!
0%
1'
1$
#10
0!
1%
0'
0$
#15
