# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FEB.gen/sources_1/ip/DPRAM_1Kx16/DPRAM_1Kx16_sim_netlist.v" \

# compile glbl module
verilog work "glbl.v"

# Do not sort compile order
nosort
