Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 17 08:43:34 2023
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
| Design       : main
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 163
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 24         |
| TIMING-17 | Warning  | Non-clocked sequential cell  | 123        |
| TIMING-20 | Warning  | Non-clocked latch            | 16         |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell C0/CARD/O_reg[18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) C2/C4/O_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell C0/CARD/O_reg[18]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) C2/C3/O_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell C0/CARD/O_reg[18]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) C2/C2/O_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell C0/CARD/O_reg[18]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) C2/C1/O_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell C0/CARD/O_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) C2/C4/O_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell C0/CARD/O_reg[18]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) C2/C3/O_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell C0/CARD/O_reg[18]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) C2/C2/O_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell C0/CARD/O_reg[18]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) C2/C1/O_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) C0/CARD/O_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[0]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) C0/PIN1/O_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) C0/CARD/O_reg[0]_C/CLR, C0/CARD/O_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[0]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) C0/PIN1/O_reg[0]_C/CLR, C0/PIN1/O_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[18]_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) C3/O_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[18]_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) C3/O_reg[18]_C/CLR, C3/O_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) C0/CARD/O_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[1]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) C0/PIN1/O_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) C0/CARD/O_reg[1]_C/CLR, C0/CARD/O_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[1]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) C0/PIN1/O_reg[1]_C/CLR, C0/PIN1/O_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) C0/CARD/O_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[2]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) C0/PIN1/O_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) C0/CARD/O_reg[2]_C/CLR, C0/CARD/O_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[2]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) C0/PIN1/O_reg[2]_C/CLR, C0/PIN1/O_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) C0/PIN1/O_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell C1/O_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) C0/PIN1/O_reg[3]_C/CLR, C0/PIN1/O_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/Col_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/Col_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/Col_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/Col_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/DecodeOut_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/DecodeOut_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/DecodeOut_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/DecodeOut_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin C0/C0/C0/sclk_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin C0/CARD/O_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin C0/CARD/O_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin C0/CARD/O_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin C0/CARD/O_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin C0/CARD/O_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin C0/CARD/O_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin C0/CARD/reg_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin C0/CARD/reg_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin C0/CARD/reg_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin C0/PIN1/O_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin C0/PIN1/O_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin C0/PIN1/O_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin C0/PIN1/O_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin C0/PIN1/O_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin C0/PIN1/O_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin C0/PIN1/O_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin C0/PIN1/O_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin C0/PIN1/reg_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin C0/PIN1/reg_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin C0/PIN1/reg_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin C0/PIN1/reg_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin C0/PIN2/DATA_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin C0/PIN2/DATA_out_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin C0/PIN2/DATA_out_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin C0/PIN2/DATA_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin C0/PIN2/DATA_out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin C0/PIN2/DATA_out_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin C0/PIN2/DATA_out_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin C0/PIN2/DATA_out_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin C0/PIN2/DATA_out_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin C0/PIN2/DATA_out_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin C0/PIN2/DATA_out_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin C0/PIN2/DATA_out_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin C1/FSM_sequential_curr_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin C1/FSM_sequential_curr_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin C1/FSM_sequential_curr_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin C1/FSM_sequential_curr_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin C2/C1/O_reg[18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin C2/C1/reg_data_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin C2/C2/O_reg[18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin C2/C2/reg_data_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin C2/C3/O_reg[18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin C2/C3/reg_data_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin C2/C4/O_reg[18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin C2/C4/reg_data_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin C3/O_reg[18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin C3/O_reg[18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin C3/reg_data_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin C5/C1/COUNT_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Warning
Non-clocked sequential cell  
The clock pin freq_divider/NR_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch C0/CARD/O_reg[0]_LDC cannot be properly analyzed as its control pin C0/CARD/O_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch C0/CARD/O_reg[1]_LDC cannot be properly analyzed as its control pin C0/CARD/O_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch C0/CARD/O_reg[2]_LDC cannot be properly analyzed as its control pin C0/CARD/O_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch C0/PIN1/O_reg[0]_LDC cannot be properly analyzed as its control pin C0/PIN1/O_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch C0/PIN1/O_reg[1]_LDC cannot be properly analyzed as its control pin C0/PIN1/O_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch C0/PIN1/O_reg[2]_LDC cannot be properly analyzed as its control pin C0/PIN1/O_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch C0/PIN1/O_reg[3]_LDC cannot be properly analyzed as its control pin C0/PIN1/O_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch C1/FSM_sequential_next_state_reg[0] cannot be properly analyzed as its control pin C1/FSM_sequential_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch C1/FSM_sequential_next_state_reg[1] cannot be properly analyzed as its control pin C1/FSM_sequential_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch C1/FSM_sequential_next_state_reg[2] cannot be properly analyzed as its control pin C1/FSM_sequential_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch C1/FSM_sequential_next_state_reg[3] cannot be properly analyzed as its control pin C1/FSM_sequential_next_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch C2/C1/O_reg[18]_LDC cannot be properly analyzed as its control pin C2/C1/O_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch C2/C2/O_reg[18]_LDC cannot be properly analyzed as its control pin C2/C2/O_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch C2/C3/O_reg[18]_LDC cannot be properly analyzed as its control pin C2/C3/O_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch C2/C4/O_reg[18]_LDC cannot be properly analyzed as its control pin C2/C4/O_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch C3/O_reg[18]_LDC cannot be properly analyzed as its control pin C3/O_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>


