\hypertarget{struct_s_i_m___mem_map}{}\section{S\+I\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_i_m___mem_map}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a1152a6ef88c78e762df97badf10b5050}{S\+O\+P\+T1}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a9b6ea6819e80eeaa90754b6e91fcc808}{S\+O\+P\+T1\+C\+F\+G}
\item 
\hypertarget{struct_s_i_m___mem_map_afaf8190e210f8ed4ae7309c0ef700304}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4092\mbox{]}\label{struct_s_i_m___mem_map_afaf8190e210f8ed4ae7309c0ef700304}

\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_ae4c4bf827aeca9c2de082cdfafdea3d1}{S\+O\+P\+T2}
\item 
\hypertarget{struct_s_i_m___mem_map_ae97b8ef108928032cc6070216fec02ec}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}4\mbox{]}\label{struct_s_i_m___mem_map_ae97b8ef108928032cc6070216fec02ec}

\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_adf28cda65cea7072379ec6064d0d93cc}{S\+O\+P\+T4}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a19e2ddf391b1d9c03240be8267fdf781}{S\+O\+P\+T5}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_aa8030cdf04fef86a5fd4b10f7686e5fa}{S\+O\+P\+T6}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a04a22056fd7d08179705d29cda1b9e2a}{S\+O\+P\+T7}
\item 
\hypertarget{struct_s_i_m___mem_map_ad2fdee624a3af7bd030a350a9632a6a9}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}8\mbox{]}\label{struct_s_i_m___mem_map_ad2fdee624a3af7bd030a350a9632a6a9}

\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a536b8d3e185149c51e88387350e20fb3}{S\+D\+I\+D}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a60b8b2dca489117a38ffb151a9811a16}{S\+C\+G\+C1}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a24daa19260e48fdf48c35cf7ed920d3a}{S\+C\+G\+C2}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a5001a137aa37a5970e622219a5703956}{S\+C\+G\+C3}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a96c123ab70356a131990c9ae3812834e}{S\+C\+G\+C4}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_ae9d560d3862eb171c739acaf92daa8aa}{S\+C\+G\+C5}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_ad40dd833ac37056f5341b692039a5f10}{S\+C\+G\+C6}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_aa35362a8c756eedb82b8cf00f98c43da}{S\+C\+G\+C7}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_afa315c39ebd4ef380b7f8d67a88d4f82}{C\+L\+K\+D\+I\+V1}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a5596e21e5998efdcd3e29354487d8f2d}{C\+L\+K\+D\+I\+V2}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a2b78edd16e6d046eb3399182216bf816}{F\+C\+F\+G1}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_afd105923b2815e01119a5bc195ceebd6}{F\+C\+F\+G2}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a28fe54037c53da17fa24c0b361dbdfa3}{U\+I\+D\+H}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_af4fb6d5bc3fa71f9c905570d87a2e93f}{U\+I\+D\+M\+H}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a51e871d8ac13db8b605b6ec1b3292be4}{U\+I\+D\+M\+L}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_ac23a694afa8d84e55fc43ff0c0ec1b29}{U\+I\+D\+L}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_a57a92b8e7ec91080a8a0731746ac9650}{C\+L\+K\+D\+I\+V3}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_af62cba904c04181d78d6ae12d49289a6}{C\+L\+K\+D\+I\+V4}
\item 
uint32\+\_\+t \hyperlink{struct_s_i_m___mem_map_ae4061f7766a366a84137bea8ad8ca0ae}{M\+C\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+I\+M -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_s_i_m___mem_map_afa315c39ebd4ef380b7f8d67a88d4f82}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!C\+L\+K\+D\+I\+V1@{C\+L\+K\+D\+I\+V1}}
\index{C\+L\+K\+D\+I\+V1@{C\+L\+K\+D\+I\+V1}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+K\+D\+I\+V1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+C\+L\+K\+D\+I\+V1}\label{struct_s_i_m___mem_map_afa315c39ebd4ef380b7f8d67a88d4f82}
System Clock Divider Register 1, offset\+: 0x1044 \hypertarget{struct_s_i_m___mem_map_a5596e21e5998efdcd3e29354487d8f2d}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!C\+L\+K\+D\+I\+V2@{C\+L\+K\+D\+I\+V2}}
\index{C\+L\+K\+D\+I\+V2@{C\+L\+K\+D\+I\+V2}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+K\+D\+I\+V2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+C\+L\+K\+D\+I\+V2}\label{struct_s_i_m___mem_map_a5596e21e5998efdcd3e29354487d8f2d}
System Clock Divider Register 2, offset\+: 0x1048 \hypertarget{struct_s_i_m___mem_map_a57a92b8e7ec91080a8a0731746ac9650}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!C\+L\+K\+D\+I\+V3@{C\+L\+K\+D\+I\+V3}}
\index{C\+L\+K\+D\+I\+V3@{C\+L\+K\+D\+I\+V3}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+K\+D\+I\+V3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+C\+L\+K\+D\+I\+V3}\label{struct_s_i_m___mem_map_a57a92b8e7ec91080a8a0731746ac9650}
System Clock Divider Register 3, offset\+: 0x1064 \hypertarget{struct_s_i_m___mem_map_af62cba904c04181d78d6ae12d49289a6}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!C\+L\+K\+D\+I\+V4@{C\+L\+K\+D\+I\+V4}}
\index{C\+L\+K\+D\+I\+V4@{C\+L\+K\+D\+I\+V4}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+K\+D\+I\+V4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+C\+L\+K\+D\+I\+V4}\label{struct_s_i_m___mem_map_af62cba904c04181d78d6ae12d49289a6}
System Clock Divider Register 4, offset\+: 0x1068 \hypertarget{struct_s_i_m___mem_map_a2b78edd16e6d046eb3399182216bf816}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!F\+C\+F\+G1@{F\+C\+F\+G1}}
\index{F\+C\+F\+G1@{F\+C\+F\+G1}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{F\+C\+F\+G1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+F\+C\+F\+G1}\label{struct_s_i_m___mem_map_a2b78edd16e6d046eb3399182216bf816}
Flash Configuration Register 1, offset\+: 0x104\+C \hypertarget{struct_s_i_m___mem_map_afd105923b2815e01119a5bc195ceebd6}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!F\+C\+F\+G2@{F\+C\+F\+G2}}
\index{F\+C\+F\+G2@{F\+C\+F\+G2}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{F\+C\+F\+G2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+F\+C\+F\+G2}\label{struct_s_i_m___mem_map_afd105923b2815e01119a5bc195ceebd6}
Flash Configuration Register 2, offset\+: 0x1050 \hypertarget{struct_s_i_m___mem_map_ae4061f7766a366a84137bea8ad8ca0ae}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!M\+C\+R@{M\+C\+R}}
\index{M\+C\+R@{M\+C\+R}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{M\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+M\+C\+R}\label{struct_s_i_m___mem_map_ae4061f7766a366a84137bea8ad8ca0ae}
Misc Control Register, offset\+: 0x106\+C \hypertarget{struct_s_i_m___mem_map_a60b8b2dca489117a38ffb151a9811a16}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+C\+G\+C1@{S\+C\+G\+C1}}
\index{S\+C\+G\+C1@{S\+C\+G\+C1}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+G\+C1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+C\+G\+C1}\label{struct_s_i_m___mem_map_a60b8b2dca489117a38ffb151a9811a16}
System Clock Gating Control Register 1, offset\+: 0x1028 \hypertarget{struct_s_i_m___mem_map_a24daa19260e48fdf48c35cf7ed920d3a}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+C\+G\+C2@{S\+C\+G\+C2}}
\index{S\+C\+G\+C2@{S\+C\+G\+C2}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+G\+C2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+C\+G\+C2}\label{struct_s_i_m___mem_map_a24daa19260e48fdf48c35cf7ed920d3a}
System Clock Gating Control Register 2, offset\+: 0x102\+C \hypertarget{struct_s_i_m___mem_map_a5001a137aa37a5970e622219a5703956}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+C\+G\+C3@{S\+C\+G\+C3}}
\index{S\+C\+G\+C3@{S\+C\+G\+C3}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+G\+C3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+C\+G\+C3}\label{struct_s_i_m___mem_map_a5001a137aa37a5970e622219a5703956}
System Clock Gating Control Register 3, offset\+: 0x1030 \hypertarget{struct_s_i_m___mem_map_a96c123ab70356a131990c9ae3812834e}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+C\+G\+C4@{S\+C\+G\+C4}}
\index{S\+C\+G\+C4@{S\+C\+G\+C4}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+G\+C4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+C\+G\+C4}\label{struct_s_i_m___mem_map_a96c123ab70356a131990c9ae3812834e}
System Clock Gating Control Register 4, offset\+: 0x1034 \hypertarget{struct_s_i_m___mem_map_ae9d560d3862eb171c739acaf92daa8aa}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+C\+G\+C5@{S\+C\+G\+C5}}
\index{S\+C\+G\+C5@{S\+C\+G\+C5}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+G\+C5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+C\+G\+C5}\label{struct_s_i_m___mem_map_ae9d560d3862eb171c739acaf92daa8aa}
System Clock Gating Control Register 5, offset\+: 0x1038 \hypertarget{struct_s_i_m___mem_map_ad40dd833ac37056f5341b692039a5f10}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+C\+G\+C6@{S\+C\+G\+C6}}
\index{S\+C\+G\+C6@{S\+C\+G\+C6}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+G\+C6}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+C\+G\+C6}\label{struct_s_i_m___mem_map_ad40dd833ac37056f5341b692039a5f10}
System Clock Gating Control Register 6, offset\+: 0x103\+C \hypertarget{struct_s_i_m___mem_map_aa35362a8c756eedb82b8cf00f98c43da}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+C\+G\+C7@{S\+C\+G\+C7}}
\index{S\+C\+G\+C7@{S\+C\+G\+C7}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+G\+C7}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+C\+G\+C7}\label{struct_s_i_m___mem_map_aa35362a8c756eedb82b8cf00f98c43da}
System Clock Gating Control Register 7, offset\+: 0x1040 \hypertarget{struct_s_i_m___mem_map_a536b8d3e185149c51e88387350e20fb3}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+D\+I\+D@{S\+D\+I\+D}}
\index{S\+D\+I\+D@{S\+D\+I\+D}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+D\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+D\+I\+D}\label{struct_s_i_m___mem_map_a536b8d3e185149c51e88387350e20fb3}
System Device Identification Register, offset\+: 0x1024 \hypertarget{struct_s_i_m___mem_map_a1152a6ef88c78e762df97badf10b5050}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T1@{S\+O\+P\+T1}}
\index{S\+O\+P\+T1@{S\+O\+P\+T1}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+O\+P\+T1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+O\+P\+T1}\label{struct_s_i_m___mem_map_a1152a6ef88c78e762df97badf10b5050}
System Options Register 1, offset\+: 0x0 \hypertarget{struct_s_i_m___mem_map_a9b6ea6819e80eeaa90754b6e91fcc808}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T1\+C\+F\+G@{S\+O\+P\+T1\+C\+F\+G}}
\index{S\+O\+P\+T1\+C\+F\+G@{S\+O\+P\+T1\+C\+F\+G}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+O\+P\+T1\+C\+F\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+O\+P\+T1\+C\+F\+G}\label{struct_s_i_m___mem_map_a9b6ea6819e80eeaa90754b6e91fcc808}
S\+O\+P\+T1 Configuration Register, offset\+: 0x4 \hypertarget{struct_s_i_m___mem_map_ae4c4bf827aeca9c2de082cdfafdea3d1}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T2@{S\+O\+P\+T2}}
\index{S\+O\+P\+T2@{S\+O\+P\+T2}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+O\+P\+T2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+O\+P\+T2}\label{struct_s_i_m___mem_map_ae4c4bf827aeca9c2de082cdfafdea3d1}
System Options Register 2, offset\+: 0x1004 \hypertarget{struct_s_i_m___mem_map_adf28cda65cea7072379ec6064d0d93cc}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T4@{S\+O\+P\+T4}}
\index{S\+O\+P\+T4@{S\+O\+P\+T4}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+O\+P\+T4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+O\+P\+T4}\label{struct_s_i_m___mem_map_adf28cda65cea7072379ec6064d0d93cc}
System Options Register 4, offset\+: 0x100\+C \hypertarget{struct_s_i_m___mem_map_a19e2ddf391b1d9c03240be8267fdf781}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T5@{S\+O\+P\+T5}}
\index{S\+O\+P\+T5@{S\+O\+P\+T5}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+O\+P\+T5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+O\+P\+T5}\label{struct_s_i_m___mem_map_a19e2ddf391b1d9c03240be8267fdf781}
System Options Register 5, offset\+: 0x1010 \hypertarget{struct_s_i_m___mem_map_aa8030cdf04fef86a5fd4b10f7686e5fa}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T6@{S\+O\+P\+T6}}
\index{S\+O\+P\+T6@{S\+O\+P\+T6}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+O\+P\+T6}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+O\+P\+T6}\label{struct_s_i_m___mem_map_aa8030cdf04fef86a5fd4b10f7686e5fa}
System Options Register 6, offset\+: 0x1014 \hypertarget{struct_s_i_m___mem_map_a04a22056fd7d08179705d29cda1b9e2a}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!S\+O\+P\+T7@{S\+O\+P\+T7}}
\index{S\+O\+P\+T7@{S\+O\+P\+T7}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+O\+P\+T7}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+S\+O\+P\+T7}\label{struct_s_i_m___mem_map_a04a22056fd7d08179705d29cda1b9e2a}
System Options Register 7, offset\+: 0x1018 \hypertarget{struct_s_i_m___mem_map_a28fe54037c53da17fa24c0b361dbdfa3}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!U\+I\+D\+H@{U\+I\+D\+H}}
\index{U\+I\+D\+H@{U\+I\+D\+H}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{U\+I\+D\+H}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+U\+I\+D\+H}\label{struct_s_i_m___mem_map_a28fe54037c53da17fa24c0b361dbdfa3}
Unique Identification Register High, offset\+: 0x1054 \hypertarget{struct_s_i_m___mem_map_ac23a694afa8d84e55fc43ff0c0ec1b29}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!U\+I\+D\+L@{U\+I\+D\+L}}
\index{U\+I\+D\+L@{U\+I\+D\+L}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{U\+I\+D\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+U\+I\+D\+L}\label{struct_s_i_m___mem_map_ac23a694afa8d84e55fc43ff0c0ec1b29}
Unique Identification Register Low, offset\+: 0x1060 \hypertarget{struct_s_i_m___mem_map_af4fb6d5bc3fa71f9c905570d87a2e93f}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!U\+I\+D\+M\+H@{U\+I\+D\+M\+H}}
\index{U\+I\+D\+M\+H@{U\+I\+D\+M\+H}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{U\+I\+D\+M\+H}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+U\+I\+D\+M\+H}\label{struct_s_i_m___mem_map_af4fb6d5bc3fa71f9c905570d87a2e93f}
Unique Identification Register Mid-\/\+High, offset\+: 0x1058 \hypertarget{struct_s_i_m___mem_map_a51e871d8ac13db8b605b6ec1b3292be4}{}\index{S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}!U\+I\+D\+M\+L@{U\+I\+D\+M\+L}}
\index{U\+I\+D\+M\+L@{U\+I\+D\+M\+L}!S\+I\+M\+\_\+\+Mem\+Map@{S\+I\+M\+\_\+\+Mem\+Map}}
\subsubsection[{U\+I\+D\+M\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+I\+M\+\_\+\+Mem\+Map\+::\+U\+I\+D\+M\+L}\label{struct_s_i_m___mem_map_a51e871d8ac13db8b605b6ec1b3292be4}
Unique Identification Register Mid Low, offset\+: 0x105\+C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
