<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-at91 › include › mach › at91sam9260_matrix.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>at91sam9260_matrix.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-at91/include/mach/at91sam9260_matrix.h</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2007 Atmel Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * Memory Controllers (MATRIX, EBI) - System peripherals registers.</span>
<span class="cm"> * Based on AT91SAM9260 datasheet revision B.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef AT91SAM9260_MATRIX_H</span>
<span class="cp">#define AT91SAM9260_MATRIX_H</span>

<span class="cp">#define AT91_MATRIX_MCFG0	0x00			</span><span class="cm">/* Master Configuration Register 0 */</span><span class="cp"></span>
<span class="cp">#define AT91_MATRIX_MCFG1	0x04			</span><span class="cm">/* Master Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define AT91_MATRIX_MCFG2	0x08			</span><span class="cm">/* Master Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define AT91_MATRIX_MCFG3	0x0C			</span><span class="cm">/* Master Configuration Register 3 */</span><span class="cp"></span>
<span class="cp">#define AT91_MATRIX_MCFG4	0x10			</span><span class="cm">/* Master Configuration Register 4 */</span><span class="cp"></span>
<span class="cp">#define AT91_MATRIX_MCFG5	0x14			</span><span class="cm">/* Master Configuration Register 5 */</span><span class="cp"></span>
<span class="cp">#define		AT91_MATRIX_ULBT		(7 &lt;&lt; 0)	</span><span class="cm">/* Undefined Length Burst Type */</span><span class="cp"></span>
<span class="cp">#define			AT91_MATRIX_ULBT_INFINITE	(0 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_MATRIX_ULBT_SINGLE		(1 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_MATRIX_ULBT_FOUR		(2 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_MATRIX_ULBT_EIGHT		(3 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_MATRIX_ULBT_SIXTEEN	(4 &lt;&lt; 0)</span>

<span class="cp">#define AT91_MATRIX_SCFG0	0x40			</span><span class="cm">/* Slave Configuration Register 0 */</span><span class="cp"></span>
<span class="cp">#define AT91_MATRIX_SCFG1	0x44			</span><span class="cm">/* Slave Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define AT91_MATRIX_SCFG2	0x48			</span><span class="cm">/* Slave Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define AT91_MATRIX_SCFG3	0x4C			</span><span class="cm">/* Slave Configuration Register 3 */</span><span class="cp"></span>
<span class="cp">#define AT91_MATRIX_SCFG4	0x50			</span><span class="cm">/* Slave Configuration Register 4 */</span><span class="cp"></span>
<span class="cp">#define		AT91_MATRIX_SLOT_CYCLE		(0xff &lt;&lt;  0)	</span><span class="cm">/* Maximum Number of Allowed Cycles for a Burst */</span><span class="cp"></span>
<span class="cp">#define		AT91_MATRIX_DEFMSTR_TYPE	(3    &lt;&lt; 16)	</span><span class="cm">/* Default Master Type */</span><span class="cp"></span>
<span class="cp">#define			AT91_MATRIX_DEFMSTR_TYPE_NONE	(0 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_MATRIX_DEFMSTR_TYPE_LAST	(1 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_MATRIX_DEFMSTR_TYPE_FIXED	(2 &lt;&lt; 16)</span>
<span class="cp">#define		AT91_MATRIX_FIXED_DEFMSTR	(7    &lt;&lt; 18)	</span><span class="cm">/* Fixed Index of Default Master */</span><span class="cp"></span>
<span class="cp">#define		AT91_MATRIX_ARBT		(3    &lt;&lt; 24)	</span><span class="cm">/* Arbitration Type */</span><span class="cp"></span>
<span class="cp">#define			AT91_MATRIX_ARBT_ROUND_ROBIN	(0 &lt;&lt; 24)</span>
<span class="cp">#define			AT91_MATRIX_ARBT_FIXED_PRIORITY	(1 &lt;&lt; 24)</span>

<span class="cp">#define AT91_MATRIX_PRAS0	0x80			</span><span class="cm">/* Priority Register A for Slave 0 */</span><span class="cp"></span>
<span class="cp">#define AT91_MATRIX_PRAS1	0x88			</span><span class="cm">/* Priority Register A for Slave 1 */</span><span class="cp"></span>
<span class="cp">#define AT91_MATRIX_PRAS2	0x90			</span><span class="cm">/* Priority Register A for Slave 2 */</span><span class="cp"></span>
<span class="cp">#define AT91_MATRIX_PRAS3	0x98			</span><span class="cm">/* Priority Register A for Slave 3 */</span><span class="cp"></span>
<span class="cp">#define AT91_MATRIX_PRAS4	0xA0			</span><span class="cm">/* Priority Register A for Slave 4 */</span><span class="cp"></span>
<span class="cp">#define		AT91_MATRIX_M0PR		(3 &lt;&lt; 0)	</span><span class="cm">/* Master 0 Priority */</span><span class="cp"></span>
<span class="cp">#define		AT91_MATRIX_M1PR		(3 &lt;&lt; 4)	</span><span class="cm">/* Master 1 Priority */</span><span class="cp"></span>
<span class="cp">#define		AT91_MATRIX_M2PR		(3 &lt;&lt; 8)	</span><span class="cm">/* Master 2 Priority */</span><span class="cp"></span>
<span class="cp">#define		AT91_MATRIX_M3PR		(3 &lt;&lt; 12)	</span><span class="cm">/* Master 3 Priority */</span><span class="cp"></span>
<span class="cp">#define		AT91_MATRIX_M4PR		(3 &lt;&lt; 16)	</span><span class="cm">/* Master 4 Priority */</span><span class="cp"></span>
<span class="cp">#define		AT91_MATRIX_M5PR		(3 &lt;&lt; 20)	</span><span class="cm">/* Master 5 Priority */</span><span class="cp"></span>

<span class="cp">#define AT91_MATRIX_MRCR	0x100			</span><span class="cm">/* Master Remap Control Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_MATRIX_RCB0		(1 &lt;&lt; 0)	</span><span class="cm">/* Remap Command for AHB Master 0 (ARM926EJ-S Instruction Master) */</span><span class="cp"></span>
<span class="cp">#define		AT91_MATRIX_RCB1		(1 &lt;&lt; 1)	</span><span class="cm">/* Remap Command for AHB Master 1 (ARM926EJ-S Data Master) */</span><span class="cp"></span>

<span class="cp">#define AT91_MATRIX_EBICSA	0x11C			</span><span class="cm">/* EBI Chip Select Assignment Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_MATRIX_CS1A		(1 &lt;&lt; 1)	</span><span class="cm">/* Chip Select 1 Assignment */</span><span class="cp"></span>
<span class="cp">#define			AT91_MATRIX_CS1A_SMC		(0 &lt;&lt; 1)</span>
<span class="cp">#define			AT91_MATRIX_CS1A_SDRAMC		(1 &lt;&lt; 1)</span>
<span class="cp">#define		AT91_MATRIX_CS3A		(1 &lt;&lt; 3)	</span><span class="cm">/* Chip Select 3 Assignment */</span><span class="cp"></span>
<span class="cp">#define			AT91_MATRIX_CS3A_SMC		(0 &lt;&lt; 3)</span>
<span class="cp">#define			AT91_MATRIX_CS3A_SMC_SMARTMEDIA	(1 &lt;&lt; 3)</span>
<span class="cp">#define		AT91_MATRIX_CS4A		(1 &lt;&lt; 4)	</span><span class="cm">/* Chip Select 4 Assignment */</span><span class="cp"></span>
<span class="cp">#define			AT91_MATRIX_CS4A_SMC		(0 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_MATRIX_CS4A_SMC_CF1	(1 &lt;&lt; 4)</span>
<span class="cp">#define		AT91_MATRIX_CS5A		(1 &lt;&lt; 5)	</span><span class="cm">/* Chip Select 5 Assignment */</span><span class="cp"></span>
<span class="cp">#define			AT91_MATRIX_CS5A_SMC		(0 &lt;&lt; 5)</span>
<span class="cp">#define			AT91_MATRIX_CS5A_SMC_CF2	(1 &lt;&lt; 5)</span>
<span class="cp">#define		AT91_MATRIX_DBPUC		(1 &lt;&lt; 8)	</span><span class="cm">/* Data Bus Pull-up Configuration */</span><span class="cp"></span>
<span class="cp">#define		AT91_MATRIX_VDDIOMSEL		(1 &lt;&lt; 16)	</span><span class="cm">/* Memory voltage selection */</span><span class="cp"></span>
<span class="cp">#define			AT91_MATRIX_VDDIOMSEL_1_8V	(0 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_MATRIX_VDDIOMSEL_3_3V	(1 &lt;&lt; 16)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
