
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.08

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srcb[124] (input port clocked by clk)
Endpoint: result[92] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.02    0.00    0.00    4.00 ^ srcb[124] (in)
                                         srcb[124] (net)
                  0.00    0.00    4.00 ^ input168/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.14    0.28    0.22    4.22 ^ input168/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net168 (net)
                  0.28    0.00    4.22 ^ _2816_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.15    0.11    4.33 v _2816_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _0770_ (net)
                  0.15    0.00    4.33 v _2892_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.00    0.09    0.09    4.42 ^ _2892_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         net404 (net)
                  0.09    0.00    4.42 ^ output404/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.08    0.56    4.98 ^ output404/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         result[92] (net)
                  0.08    0.00    4.98 ^ result[92] (out)
                                  4.98   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -4.00   -4.00   output external delay
                                 -4.00   data required time
-----------------------------------------------------------------------------
                                 -4.00   data required time
                                 -4.98   data arrival time
-----------------------------------------------------------------------------
                                  8.98   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_greater_osize_vector[4] (input port clocked by clk)
Endpoint: result[122] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v is_greater_osize_vector[4] (in)
                                         is_greater_osize_vector[4] (net)
                  0.00    0.00    4.00 v input5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.70    4.70 v input5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net5 (net)
                  0.17    0.00    4.70 v _1538_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.22    4.92 v _1538_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0978_ (net)
                  0.09    0.00    4.92 v _1539_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
    66    1.49    1.61    1.12    6.04 v _1539_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0979_ (net)
                  1.61    0.00    6.04 v _2342_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.03    0.54    0.68    6.72 ^ _2342_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0349_ (net)
                  0.54    0.00    6.72 ^ _2343_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.22    0.13    6.86 v _2343_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0350_ (net)
                  0.22    0.00    6.86 v _2347_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.03    0.26    0.20    7.05 ^ _2347_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0354_ (net)
                  0.26    0.00    7.05 ^ _2348_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     2    0.04    0.63    0.17    7.22 v _2348_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _0355_ (net)
                  0.63    0.00    7.22 v _2420_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     3    0.05    0.20    0.46    7.69 v _2420_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _0424_ (net)
                  0.20    0.00    7.69 v _2424_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.43    0.31    8.00 ^ _2424_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0427_ (net)
                  0.43    0.00    8.00 ^ _2425_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.01    0.19    0.13    8.13 v _2425_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _0428_ (net)
                  0.19    0.00    8.13 v _2431_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     6    0.07    0.19    0.32    8.45 v _2431_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net410 (net)
                  0.19    0.00    8.45 v _2707_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.03    0.17    0.40    8.85 v _2707_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0679_ (net)
                  0.17    0.00    8.85 v _2796_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.41    0.27    9.12 ^ _2796_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0753_ (net)
                  0.41    0.00    9.12 ^ _2798_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.16    0.08    9.20 v _2798_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         net310 (net)
                  0.16    0.00    9.20 v output310/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.72    9.92 v output310/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         result[122] (net)
                  0.14    0.00    9.92 v result[122] (out)
                                  9.92   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -9.92   data arrival time
-----------------------------------------------------------------------------
                                  6.08   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_greater_osize_vector[4] (input port clocked by clk)
Endpoint: result[122] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v is_greater_osize_vector[4] (in)
                                         is_greater_osize_vector[4] (net)
                  0.00    0.00    4.00 v input5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.70    4.70 v input5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net5 (net)
                  0.17    0.00    4.70 v _1538_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.22    4.92 v _1538_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0978_ (net)
                  0.09    0.00    4.92 v _1539_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
    66    1.49    1.61    1.12    6.04 v _1539_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0979_ (net)
                  1.61    0.00    6.04 v _2342_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.03    0.54    0.68    6.72 ^ _2342_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0349_ (net)
                  0.54    0.00    6.72 ^ _2343_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.22    0.13    6.86 v _2343_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0350_ (net)
                  0.22    0.00    6.86 v _2347_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.03    0.26    0.20    7.05 ^ _2347_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0354_ (net)
                  0.26    0.00    7.05 ^ _2348_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     2    0.04    0.63    0.17    7.22 v _2348_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _0355_ (net)
                  0.63    0.00    7.22 v _2420_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     3    0.05    0.20    0.46    7.69 v _2420_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _0424_ (net)
                  0.20    0.00    7.69 v _2424_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.43    0.31    8.00 ^ _2424_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0427_ (net)
                  0.43    0.00    8.00 ^ _2425_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.01    0.19    0.13    8.13 v _2425_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _0428_ (net)
                  0.19    0.00    8.13 v _2431_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     6    0.07    0.19    0.32    8.45 v _2431_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net410 (net)
                  0.19    0.00    8.45 v _2707_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.03    0.17    0.40    8.85 v _2707_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0679_ (net)
                  0.17    0.00    8.85 v _2796_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.41    0.27    9.12 ^ _2796_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0753_ (net)
                  0.41    0.00    9.12 ^ _2798_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.16    0.08    9.20 v _2798_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         net310 (net)
                  0.16    0.00    9.20 v output310/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.72    9.92 v output310/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         result[122] (net)
                  0.14    0.00    9.92 v result[122] (out)
                                  9.92   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -9.92   data arrival time
-----------------------------------------------------------------------------
                                  6.08   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.03693601116538048

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0132

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.021572262048721313

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
1.5089999437332153

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0143

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
9.9170

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
6.0830

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
61.339115

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.02e-02   7.80e-03   4.35e-07   1.80e-02 100.0%
Clock                  0.00e+00   0.00e+00   1.33e-07   1.33e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.02e-02   7.80e-03   5.68e-07   1.80e-02 100.0%
                          56.6%      43.4%       0.0%
