# vsim -c work.testbench 
# Start time: 12:53:30 on Apr 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.apb_if(fast)
# ** Warning: (vsim-3764) apb_drv.sv(16): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /testbench_sv_unit::apb_drv File: testbench.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test apb_test...
# include_coverage not located
#   did you mean recording_detail?
# include_coverage not located
#   did you mean recording_detail?
# include_coverage not located
#   did you mean recording_detail?
# include_coverage not located
#   did you mean recording_detail?
# include_coverage not located
#   did you mean recording_detail?
# UVM_INFO apb_test.sv(21) @ 0: uvm_test_top [TEST] -------------------------------------------------------------------------
# Name                       Type                               Size  Value
# -------------------------------------------------------------------------
# uvm_test_top               apb_test                           -     @471 
#   env                      apb_env                            -     @478 
#     agent                  apb_agent                          -     @489 
#       drv                  apb_drv                            -     @661 
#         rsp_port           uvm_analysis_port                  -     @676 
#         seq_item_port      uvm_seq_item_pull_port             -     @668 
#       mon                  apb_mon                            -     @684 
#         mon_ap             uvm_analysis_port                  -     @700 
#       sqr                  apb_sqr                            -     @552 
#         rsp_export         uvm_analysis_export                -     @559 
#         seq_item_export    uvm_seq_item_pull_imp              -     @653 
#         arbitration_queue  array                              0     -    
#         lock_queue         array                              0     -    
#         num_last_reqs      integral                           32    'd1  
#         num_last_rsps      integral                           32    'd1  
#     predictor_inst         uvm_reg_predictor #(apb_seq_item)  -     @506 
#       bus_in               uvm_analysis_imp                   -     @513 
#       reg_ap               uvm_analysis_port                  -     @521 
#     scb                    apb_scb                            -     @499 
#       recv                 uvm_analysis_imp                   -     @714 
# -------------------------------------------------------------------------
# 
# UVM_INFO apb_seq_se_up_mr.sv(12) @ 0: uvm_test_top.env.agent.sqr@@seq [[SEQ]:] set ctrl_register -> Desired Value: 1 & Mirrored Value: 0 
# UVM_INFO apb_drv.sv(46) @ 30: uvm_test_top.env.agent.drv [driver Write ] WDATA =1 ADDR : 0
# UVM_INFO apb_mon.sv(38) @ 70: uvm_test_top.env.agent.mon [MONITOR]  Write WDATA : 1 ADDR : 0
# UVM_INFO apb_scb.sv(24) @ 70: uvm_test_top.env.scb [SCO] DATA Stored Addr : 0 Data :1
# ----------------------------------------------------------------
# UVM_INFO apb_seq_se_up_mr.sv(16) @ 70: uvm_test_top.env.agent.sqr@@seq [[SEQ]:] update ctrl_register -> Desired Value: 1 & Mirrored Value: 1 
# UVM_INFO apb_mon.sv(45) @ 150: uvm_test_top.env.agent.mon [MONITOR]  Read  ADDR : 0 RDATA : 1
# UVM_INFO apb_scb.sv(32) @ 150: uvm_test_top.env.scb [SCO] Test Passed -> Addr : 0 tempData :1 prdata=1
# ----------------------------------------------------------------
# UVM_INFO apb_drv.sv(72) @ 150: uvm_test_top.env.agent.drv [driver Read]  ADDR : 0
# UVM_INFO apb_seq_se_up_mr.sv(20) @ 170: uvm_test_top.env.agent.sqr@@seq [[SEQ]:] mirror ctrl_register -> Desired Value: 1 & Mirrored Value: 1
# UVM_INFO apb_mon.sv(45) @ 190: uvm_test_top.env.agent.mon [MONITOR]  Read  ADDR : 0 RDATA : 1
# UVM_INFO apb_scb.sv(32) @ 190: uvm_test_top.env.scb [SCO] Test Passed -> Addr : 0 tempData :1 prdata=1
# ----------------------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 270: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   16
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [MONITOR]     3
# [Questa UVM]     2
# [RNTST]     1
# [SCO]     3
# [TEST]     1
# [TEST_DONE]     1
# [[SEQ]:]     3
# [driver Read]     1
# [driver Write ]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 270 ns  Iteration: 54  Instance: /testbench
# End time: 12:53:41 on Apr 10,2025, Elapsed time: 0:00:11
# Errors: 0, Warnings: 1
