Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Dec 20 22:33:58 2025
| Host         : dt-wypark running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.252        0.000                      0                10322        0.042        0.000                      0                10322        3.000        0.000                       0                  4472  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 8.772}      17.544          57.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.252        0.000                      0                10322        0.042        0.000                      0                10322        8.272        0.000                       0                  4468  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.547ns  (logic 5.579ns (33.716%)  route 10.968ns (66.284%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.990 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.606    -0.906    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.548 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.972     2.520    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][2]
    SLICE_X53Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.644 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=5, routed)           1.107     3.751    INST3/INST4/doutb[26]
    SLICE_X46Y13         LUT5 (Prop_lut5_I2_O)        0.124     3.875 r  INST3/INST4/reg_file[31][10]_i_4/O
                         net (fo=1, routed)           0.711     4.587    INST3/INST4/INST10/p_0_in[10]
    SLICE_X46Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.711 r  INST3/INST4/reg_file[31][10]_i_3/O
                         net (fo=1, routed)           0.447     5.158    INST3/INST4/INST10/DMEM_result[10]
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.282 r  INST3/INST4/reg_file[31][10]_i_2/O
                         net (fo=37, routed)          0.796     6.078    INST3/WB_rd_write_data[10]
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  INST3/MEM_ALU_result[10]_i_11/O
                         net (fo=1, routed)           0.505     6.706    INST3/EX_rs2_fwd_data[10]
    SLICE_X36Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.830 r  INST3/MEM_ALU_result[10]_i_6/O
                         net (fo=7, routed)           0.507     7.338    INST3/EX_op2[10]
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.462    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.842 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.842    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.959 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.959    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.282 f  INST3/MEM_ALU_result_reg[19]_i_20/O[1]
                         net (fo=1, routed)           0.804     9.085    INST3/MEM_ALU_result_reg[19]_i_20_n_6
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.306     9.391 f  INST3/MEM_ALU_result[17]_i_8/O
                         net (fo=1, routed)           0.000     9.391    INST3/MEM_ALU_result[17]_i_8_n_0
    SLICE_X35Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     9.603 f  INST3/MEM_ALU_result_reg[17]_i_4/O
                         net (fo=1, routed)           1.094    10.697    INST3/MEM_ALU_result_reg[17]_i_4_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I4_O)        0.299    10.996 f  INST3/MEM_ALU_result[17]_i_1/O
                         net (fo=3, routed)           0.893    11.889    INST3/EX_ALU_result[17]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    12.013 r  INST3/gh[0]_i_10/O
                         net (fo=1, routed)           0.481    12.494    INST3/gh[0]_i_10_n_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.124    12.618 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.660    13.278    INST3/gh[0]_i_3_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.402 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.430    13.831    INST3/EX_branch_taken
    SLICE_X47Y11         LUT5 (Prop_lut5_I1_O)        0.124    13.955 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.524    14.479    INST3/IF_pc[31]_i_5_n_0
    SLICE_X47Y12         LUT3 (Prop_lut3_I1_O)        0.124    14.603 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          1.038    15.641    INST3/ID_branch_prediction[0]
    SLICE_X52Y19         FDRE                                         r  INST3/ID_pc_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.441    15.990    INST3/clk_out1
    SLICE_X52Y19         FDRE                                         r  INST3/ID_pc_reg[8]/C
                         clock pessimism              0.564    16.553    
                         clock uncertainty           -0.136    16.418    
    SLICE_X52Y19         FDRE (Setup_fdre_C_R)       -0.524    15.894    INST3/ID_pc_reg[8]
  -------------------------------------------------------------------
                         required time                         15.894    
                         arrival time                         -15.641    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.541ns  (logic 5.579ns (33.728%)  route 10.962ns (66.272%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.994 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.606    -0.906    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.548 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.972     2.520    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][2]
    SLICE_X53Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.644 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=5, routed)           1.107     3.751    INST3/INST4/doutb[26]
    SLICE_X46Y13         LUT5 (Prop_lut5_I2_O)        0.124     3.875 r  INST3/INST4/reg_file[31][10]_i_4/O
                         net (fo=1, routed)           0.711     4.587    INST3/INST4/INST10/p_0_in[10]
    SLICE_X46Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.711 r  INST3/INST4/reg_file[31][10]_i_3/O
                         net (fo=1, routed)           0.447     5.158    INST3/INST4/INST10/DMEM_result[10]
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.282 r  INST3/INST4/reg_file[31][10]_i_2/O
                         net (fo=37, routed)          0.796     6.078    INST3/WB_rd_write_data[10]
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  INST3/MEM_ALU_result[10]_i_11/O
                         net (fo=1, routed)           0.505     6.706    INST3/EX_rs2_fwd_data[10]
    SLICE_X36Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.830 r  INST3/MEM_ALU_result[10]_i_6/O
                         net (fo=7, routed)           0.507     7.338    INST3/EX_op2[10]
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.462    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.842 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.842    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.959 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.959    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.282 f  INST3/MEM_ALU_result_reg[19]_i_20/O[1]
                         net (fo=1, routed)           0.804     9.085    INST3/MEM_ALU_result_reg[19]_i_20_n_6
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.306     9.391 f  INST3/MEM_ALU_result[17]_i_8/O
                         net (fo=1, routed)           0.000     9.391    INST3/MEM_ALU_result[17]_i_8_n_0
    SLICE_X35Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     9.603 f  INST3/MEM_ALU_result_reg[17]_i_4/O
                         net (fo=1, routed)           1.094    10.697    INST3/MEM_ALU_result_reg[17]_i_4_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I4_O)        0.299    10.996 f  INST3/MEM_ALU_result[17]_i_1/O
                         net (fo=3, routed)           0.893    11.889    INST3/EX_ALU_result[17]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    12.013 r  INST3/gh[0]_i_10/O
                         net (fo=1, routed)           0.481    12.494    INST3/gh[0]_i_10_n_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.124    12.618 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.660    13.278    INST3/gh[0]_i_3_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.402 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.430    13.831    INST3/EX_branch_taken
    SLICE_X47Y11         LUT5 (Prop_lut5_I1_O)        0.124    13.955 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.524    14.479    INST3/IF_pc[31]_i_5_n_0
    SLICE_X47Y12         LUT3 (Prop_lut3_I1_O)        0.124    14.603 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          1.032    15.635    INST3/ID_branch_prediction[0]
    SLICE_X50Y16         FDRE                                         r  INST3/ID_pc_4_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.445    15.994    INST3/clk_out1
    SLICE_X50Y16         FDRE                                         r  INST3/ID_pc_4_reg[13]/C
                         clock pessimism              0.564    16.557    
                         clock uncertainty           -0.136    16.422    
    SLICE_X50Y16         FDRE (Setup_fdre_C_R)       -0.524    15.898    INST3/ID_pc_4_reg[13]
  -------------------------------------------------------------------
                         required time                         15.898    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.541ns  (logic 5.579ns (33.728%)  route 10.962ns (66.272%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.994 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.606    -0.906    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.548 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.972     2.520    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][2]
    SLICE_X53Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.644 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=5, routed)           1.107     3.751    INST3/INST4/doutb[26]
    SLICE_X46Y13         LUT5 (Prop_lut5_I2_O)        0.124     3.875 r  INST3/INST4/reg_file[31][10]_i_4/O
                         net (fo=1, routed)           0.711     4.587    INST3/INST4/INST10/p_0_in[10]
    SLICE_X46Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.711 r  INST3/INST4/reg_file[31][10]_i_3/O
                         net (fo=1, routed)           0.447     5.158    INST3/INST4/INST10/DMEM_result[10]
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.282 r  INST3/INST4/reg_file[31][10]_i_2/O
                         net (fo=37, routed)          0.796     6.078    INST3/WB_rd_write_data[10]
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  INST3/MEM_ALU_result[10]_i_11/O
                         net (fo=1, routed)           0.505     6.706    INST3/EX_rs2_fwd_data[10]
    SLICE_X36Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.830 r  INST3/MEM_ALU_result[10]_i_6/O
                         net (fo=7, routed)           0.507     7.338    INST3/EX_op2[10]
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.462    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.842 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.842    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.959 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.959    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.282 f  INST3/MEM_ALU_result_reg[19]_i_20/O[1]
                         net (fo=1, routed)           0.804     9.085    INST3/MEM_ALU_result_reg[19]_i_20_n_6
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.306     9.391 f  INST3/MEM_ALU_result[17]_i_8/O
                         net (fo=1, routed)           0.000     9.391    INST3/MEM_ALU_result[17]_i_8_n_0
    SLICE_X35Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     9.603 f  INST3/MEM_ALU_result_reg[17]_i_4/O
                         net (fo=1, routed)           1.094    10.697    INST3/MEM_ALU_result_reg[17]_i_4_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I4_O)        0.299    10.996 f  INST3/MEM_ALU_result[17]_i_1/O
                         net (fo=3, routed)           0.893    11.889    INST3/EX_ALU_result[17]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    12.013 r  INST3/gh[0]_i_10/O
                         net (fo=1, routed)           0.481    12.494    INST3/gh[0]_i_10_n_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.124    12.618 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.660    13.278    INST3/gh[0]_i_3_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.402 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.430    13.831    INST3/EX_branch_taken
    SLICE_X47Y11         LUT5 (Prop_lut5_I1_O)        0.124    13.955 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.524    14.479    INST3/IF_pc[31]_i_5_n_0
    SLICE_X47Y12         LUT3 (Prop_lut3_I1_O)        0.124    14.603 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          1.032    15.635    INST3/ID_branch_prediction[0]
    SLICE_X50Y16         FDRE                                         r  INST3/ID_pc_4_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.445    15.994    INST3/clk_out1
    SLICE_X50Y16         FDRE                                         r  INST3/ID_pc_4_reg[14]/C
                         clock pessimism              0.564    16.557    
                         clock uncertainty           -0.136    16.422    
    SLICE_X50Y16         FDRE (Setup_fdre_C_R)       -0.524    15.898    INST3/ID_pc_4_reg[14]
  -------------------------------------------------------------------
                         required time                         15.898    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.541ns  (logic 5.579ns (33.728%)  route 10.962ns (66.272%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.994 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.606    -0.906    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.548 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.972     2.520    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][2]
    SLICE_X53Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.644 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=5, routed)           1.107     3.751    INST3/INST4/doutb[26]
    SLICE_X46Y13         LUT5 (Prop_lut5_I2_O)        0.124     3.875 r  INST3/INST4/reg_file[31][10]_i_4/O
                         net (fo=1, routed)           0.711     4.587    INST3/INST4/INST10/p_0_in[10]
    SLICE_X46Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.711 r  INST3/INST4/reg_file[31][10]_i_3/O
                         net (fo=1, routed)           0.447     5.158    INST3/INST4/INST10/DMEM_result[10]
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.282 r  INST3/INST4/reg_file[31][10]_i_2/O
                         net (fo=37, routed)          0.796     6.078    INST3/WB_rd_write_data[10]
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  INST3/MEM_ALU_result[10]_i_11/O
                         net (fo=1, routed)           0.505     6.706    INST3/EX_rs2_fwd_data[10]
    SLICE_X36Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.830 r  INST3/MEM_ALU_result[10]_i_6/O
                         net (fo=7, routed)           0.507     7.338    INST3/EX_op2[10]
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.462    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.842 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.842    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.959 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.959    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.282 f  INST3/MEM_ALU_result_reg[19]_i_20/O[1]
                         net (fo=1, routed)           0.804     9.085    INST3/MEM_ALU_result_reg[19]_i_20_n_6
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.306     9.391 f  INST3/MEM_ALU_result[17]_i_8/O
                         net (fo=1, routed)           0.000     9.391    INST3/MEM_ALU_result[17]_i_8_n_0
    SLICE_X35Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     9.603 f  INST3/MEM_ALU_result_reg[17]_i_4/O
                         net (fo=1, routed)           1.094    10.697    INST3/MEM_ALU_result_reg[17]_i_4_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I4_O)        0.299    10.996 f  INST3/MEM_ALU_result[17]_i_1/O
                         net (fo=3, routed)           0.893    11.889    INST3/EX_ALU_result[17]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    12.013 r  INST3/gh[0]_i_10/O
                         net (fo=1, routed)           0.481    12.494    INST3/gh[0]_i_10_n_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.124    12.618 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.660    13.278    INST3/gh[0]_i_3_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.402 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.430    13.831    INST3/EX_branch_taken
    SLICE_X47Y11         LUT5 (Prop_lut5_I1_O)        0.124    13.955 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.524    14.479    INST3/IF_pc[31]_i_5_n_0
    SLICE_X47Y12         LUT3 (Prop_lut3_I1_O)        0.124    14.603 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          1.032    15.635    INST3/ID_branch_prediction[0]
    SLICE_X50Y16         FDRE                                         r  INST3/ID_pc_4_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.445    15.994    INST3/clk_out1
    SLICE_X50Y16         FDRE                                         r  INST3/ID_pc_4_reg[15]/C
                         clock pessimism              0.564    16.557    
                         clock uncertainty           -0.136    16.422    
    SLICE_X50Y16         FDRE (Setup_fdre_C_R)       -0.524    15.898    INST3/ID_pc_4_reg[15]
  -------------------------------------------------------------------
                         required time                         15.898    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.541ns  (logic 5.579ns (33.728%)  route 10.962ns (66.272%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.994 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.606    -0.906    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.548 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.972     2.520    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][2]
    SLICE_X53Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.644 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=5, routed)           1.107     3.751    INST3/INST4/doutb[26]
    SLICE_X46Y13         LUT5 (Prop_lut5_I2_O)        0.124     3.875 r  INST3/INST4/reg_file[31][10]_i_4/O
                         net (fo=1, routed)           0.711     4.587    INST3/INST4/INST10/p_0_in[10]
    SLICE_X46Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.711 r  INST3/INST4/reg_file[31][10]_i_3/O
                         net (fo=1, routed)           0.447     5.158    INST3/INST4/INST10/DMEM_result[10]
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.282 r  INST3/INST4/reg_file[31][10]_i_2/O
                         net (fo=37, routed)          0.796     6.078    INST3/WB_rd_write_data[10]
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  INST3/MEM_ALU_result[10]_i_11/O
                         net (fo=1, routed)           0.505     6.706    INST3/EX_rs2_fwd_data[10]
    SLICE_X36Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.830 r  INST3/MEM_ALU_result[10]_i_6/O
                         net (fo=7, routed)           0.507     7.338    INST3/EX_op2[10]
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.462    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.842 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.842    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.959 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.959    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.282 f  INST3/MEM_ALU_result_reg[19]_i_20/O[1]
                         net (fo=1, routed)           0.804     9.085    INST3/MEM_ALU_result_reg[19]_i_20_n_6
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.306     9.391 f  INST3/MEM_ALU_result[17]_i_8/O
                         net (fo=1, routed)           0.000     9.391    INST3/MEM_ALU_result[17]_i_8_n_0
    SLICE_X35Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     9.603 f  INST3/MEM_ALU_result_reg[17]_i_4/O
                         net (fo=1, routed)           1.094    10.697    INST3/MEM_ALU_result_reg[17]_i_4_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I4_O)        0.299    10.996 f  INST3/MEM_ALU_result[17]_i_1/O
                         net (fo=3, routed)           0.893    11.889    INST3/EX_ALU_result[17]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    12.013 r  INST3/gh[0]_i_10/O
                         net (fo=1, routed)           0.481    12.494    INST3/gh[0]_i_10_n_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.124    12.618 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.660    13.278    INST3/gh[0]_i_3_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.402 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.430    13.831    INST3/EX_branch_taken
    SLICE_X47Y11         LUT5 (Prop_lut5_I1_O)        0.124    13.955 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.524    14.479    INST3/IF_pc[31]_i_5_n_0
    SLICE_X47Y12         LUT3 (Prop_lut3_I1_O)        0.124    14.603 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          1.032    15.635    INST3/ID_branch_prediction[0]
    SLICE_X50Y16         FDRE                                         r  INST3/ID_pc_4_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.445    15.994    INST3/clk_out1
    SLICE_X50Y16         FDRE                                         r  INST3/ID_pc_4_reg[16]/C
                         clock pessimism              0.564    16.557    
                         clock uncertainty           -0.136    16.422    
    SLICE_X50Y16         FDRE (Setup_fdre_C_R)       -0.524    15.898    INST3/ID_pc_4_reg[16]
  -------------------------------------------------------------------
                         required time                         15.898    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.488ns  (logic 5.579ns (33.836%)  route 10.909ns (66.164%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.990 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.606    -0.906    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.548 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.972     2.520    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][2]
    SLICE_X53Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.644 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=5, routed)           1.107     3.751    INST3/INST4/doutb[26]
    SLICE_X46Y13         LUT5 (Prop_lut5_I2_O)        0.124     3.875 r  INST3/INST4/reg_file[31][10]_i_4/O
                         net (fo=1, routed)           0.711     4.587    INST3/INST4/INST10/p_0_in[10]
    SLICE_X46Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.711 r  INST3/INST4/reg_file[31][10]_i_3/O
                         net (fo=1, routed)           0.447     5.158    INST3/INST4/INST10/DMEM_result[10]
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.282 r  INST3/INST4/reg_file[31][10]_i_2/O
                         net (fo=37, routed)          0.796     6.078    INST3/WB_rd_write_data[10]
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  INST3/MEM_ALU_result[10]_i_11/O
                         net (fo=1, routed)           0.505     6.706    INST3/EX_rs2_fwd_data[10]
    SLICE_X36Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.830 r  INST3/MEM_ALU_result[10]_i_6/O
                         net (fo=7, routed)           0.507     7.338    INST3/EX_op2[10]
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.462    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.842 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.842    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.959 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.959    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.282 f  INST3/MEM_ALU_result_reg[19]_i_20/O[1]
                         net (fo=1, routed)           0.804     9.085    INST3/MEM_ALU_result_reg[19]_i_20_n_6
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.306     9.391 f  INST3/MEM_ALU_result[17]_i_8/O
                         net (fo=1, routed)           0.000     9.391    INST3/MEM_ALU_result[17]_i_8_n_0
    SLICE_X35Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     9.603 f  INST3/MEM_ALU_result_reg[17]_i_4/O
                         net (fo=1, routed)           1.094    10.697    INST3/MEM_ALU_result_reg[17]_i_4_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I4_O)        0.299    10.996 f  INST3/MEM_ALU_result[17]_i_1/O
                         net (fo=3, routed)           0.893    11.889    INST3/EX_ALU_result[17]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    12.013 r  INST3/gh[0]_i_10/O
                         net (fo=1, routed)           0.481    12.494    INST3/gh[0]_i_10_n_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.124    12.618 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.660    13.278    INST3/gh[0]_i_3_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.402 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.430    13.831    INST3/EX_branch_taken
    SLICE_X47Y11         LUT5 (Prop_lut5_I1_O)        0.124    13.955 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.524    14.479    INST3/IF_pc[31]_i_5_n_0
    SLICE_X47Y12         LUT3 (Prop_lut3_I1_O)        0.124    14.603 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.979    15.582    INST3/ID_branch_prediction[0]
    SLICE_X50Y19         FDRE                                         r  INST3/ID_pc_4_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.441    15.990    INST3/clk_out1
    SLICE_X50Y19         FDRE                                         r  INST3/ID_pc_4_reg[25]/C
                         clock pessimism              0.564    16.553    
                         clock uncertainty           -0.136    16.418    
    SLICE_X50Y19         FDRE (Setup_fdre_C_R)       -0.524    15.894    INST3/ID_pc_4_reg[25]
  -------------------------------------------------------------------
                         required time                         15.894    
                         arrival time                         -15.582    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.488ns  (logic 5.579ns (33.836%)  route 10.909ns (66.164%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.990 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.606    -0.906    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.548 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.972     2.520    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][2]
    SLICE_X53Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.644 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=5, routed)           1.107     3.751    INST3/INST4/doutb[26]
    SLICE_X46Y13         LUT5 (Prop_lut5_I2_O)        0.124     3.875 r  INST3/INST4/reg_file[31][10]_i_4/O
                         net (fo=1, routed)           0.711     4.587    INST3/INST4/INST10/p_0_in[10]
    SLICE_X46Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.711 r  INST3/INST4/reg_file[31][10]_i_3/O
                         net (fo=1, routed)           0.447     5.158    INST3/INST4/INST10/DMEM_result[10]
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.282 r  INST3/INST4/reg_file[31][10]_i_2/O
                         net (fo=37, routed)          0.796     6.078    INST3/WB_rd_write_data[10]
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  INST3/MEM_ALU_result[10]_i_11/O
                         net (fo=1, routed)           0.505     6.706    INST3/EX_rs2_fwd_data[10]
    SLICE_X36Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.830 r  INST3/MEM_ALU_result[10]_i_6/O
                         net (fo=7, routed)           0.507     7.338    INST3/EX_op2[10]
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.462    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.842 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.842    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.959 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.959    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.282 f  INST3/MEM_ALU_result_reg[19]_i_20/O[1]
                         net (fo=1, routed)           0.804     9.085    INST3/MEM_ALU_result_reg[19]_i_20_n_6
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.306     9.391 f  INST3/MEM_ALU_result[17]_i_8/O
                         net (fo=1, routed)           0.000     9.391    INST3/MEM_ALU_result[17]_i_8_n_0
    SLICE_X35Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     9.603 f  INST3/MEM_ALU_result_reg[17]_i_4/O
                         net (fo=1, routed)           1.094    10.697    INST3/MEM_ALU_result_reg[17]_i_4_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I4_O)        0.299    10.996 f  INST3/MEM_ALU_result[17]_i_1/O
                         net (fo=3, routed)           0.893    11.889    INST3/EX_ALU_result[17]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    12.013 r  INST3/gh[0]_i_10/O
                         net (fo=1, routed)           0.481    12.494    INST3/gh[0]_i_10_n_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.124    12.618 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.660    13.278    INST3/gh[0]_i_3_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.402 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.430    13.831    INST3/EX_branch_taken
    SLICE_X47Y11         LUT5 (Prop_lut5_I1_O)        0.124    13.955 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.524    14.479    INST3/IF_pc[31]_i_5_n_0
    SLICE_X47Y12         LUT3 (Prop_lut3_I1_O)        0.124    14.603 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.979    15.582    INST3/ID_branch_prediction[0]
    SLICE_X50Y19         FDRE                                         r  INST3/ID_pc_4_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.441    15.990    INST3/clk_out1
    SLICE_X50Y19         FDRE                                         r  INST3/ID_pc_4_reg[26]/C
                         clock pessimism              0.564    16.553    
                         clock uncertainty           -0.136    16.418    
    SLICE_X50Y19         FDRE (Setup_fdre_C_R)       -0.524    15.894    INST3/ID_pc_4_reg[26]
  -------------------------------------------------------------------
                         required time                         15.894    
                         arrival time                         -15.582    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.488ns  (logic 5.579ns (33.836%)  route 10.909ns (66.164%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.990 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.606    -0.906    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.548 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.972     2.520    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][2]
    SLICE_X53Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.644 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=5, routed)           1.107     3.751    INST3/INST4/doutb[26]
    SLICE_X46Y13         LUT5 (Prop_lut5_I2_O)        0.124     3.875 r  INST3/INST4/reg_file[31][10]_i_4/O
                         net (fo=1, routed)           0.711     4.587    INST3/INST4/INST10/p_0_in[10]
    SLICE_X46Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.711 r  INST3/INST4/reg_file[31][10]_i_3/O
                         net (fo=1, routed)           0.447     5.158    INST3/INST4/INST10/DMEM_result[10]
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.282 r  INST3/INST4/reg_file[31][10]_i_2/O
                         net (fo=37, routed)          0.796     6.078    INST3/WB_rd_write_data[10]
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  INST3/MEM_ALU_result[10]_i_11/O
                         net (fo=1, routed)           0.505     6.706    INST3/EX_rs2_fwd_data[10]
    SLICE_X36Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.830 r  INST3/MEM_ALU_result[10]_i_6/O
                         net (fo=7, routed)           0.507     7.338    INST3/EX_op2[10]
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.462    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.842 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.842    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.959 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.959    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.282 f  INST3/MEM_ALU_result_reg[19]_i_20/O[1]
                         net (fo=1, routed)           0.804     9.085    INST3/MEM_ALU_result_reg[19]_i_20_n_6
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.306     9.391 f  INST3/MEM_ALU_result[17]_i_8/O
                         net (fo=1, routed)           0.000     9.391    INST3/MEM_ALU_result[17]_i_8_n_0
    SLICE_X35Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     9.603 f  INST3/MEM_ALU_result_reg[17]_i_4/O
                         net (fo=1, routed)           1.094    10.697    INST3/MEM_ALU_result_reg[17]_i_4_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I4_O)        0.299    10.996 f  INST3/MEM_ALU_result[17]_i_1/O
                         net (fo=3, routed)           0.893    11.889    INST3/EX_ALU_result[17]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    12.013 r  INST3/gh[0]_i_10/O
                         net (fo=1, routed)           0.481    12.494    INST3/gh[0]_i_10_n_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.124    12.618 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.660    13.278    INST3/gh[0]_i_3_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.402 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.430    13.831    INST3/EX_branch_taken
    SLICE_X47Y11         LUT5 (Prop_lut5_I1_O)        0.124    13.955 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.524    14.479    INST3/IF_pc[31]_i_5_n_0
    SLICE_X47Y12         LUT3 (Prop_lut3_I1_O)        0.124    14.603 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.979    15.582    INST3/ID_branch_prediction[0]
    SLICE_X50Y19         FDRE                                         r  INST3/ID_pc_4_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.441    15.990    INST3/clk_out1
    SLICE_X50Y19         FDRE                                         r  INST3/ID_pc_4_reg[27]/C
                         clock pessimism              0.564    16.553    
                         clock uncertainty           -0.136    16.418    
    SLICE_X50Y19         FDRE (Setup_fdre_C_R)       -0.524    15.894    INST3/ID_pc_4_reg[27]
  -------------------------------------------------------------------
                         required time                         15.894    
                         arrival time                         -15.582    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.488ns  (logic 5.579ns (33.836%)  route 10.909ns (66.164%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.990 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.606    -0.906    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.548 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.972     2.520    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][2]
    SLICE_X53Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.644 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=5, routed)           1.107     3.751    INST3/INST4/doutb[26]
    SLICE_X46Y13         LUT5 (Prop_lut5_I2_O)        0.124     3.875 r  INST3/INST4/reg_file[31][10]_i_4/O
                         net (fo=1, routed)           0.711     4.587    INST3/INST4/INST10/p_0_in[10]
    SLICE_X46Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.711 r  INST3/INST4/reg_file[31][10]_i_3/O
                         net (fo=1, routed)           0.447     5.158    INST3/INST4/INST10/DMEM_result[10]
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.282 r  INST3/INST4/reg_file[31][10]_i_2/O
                         net (fo=37, routed)          0.796     6.078    INST3/WB_rd_write_data[10]
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  INST3/MEM_ALU_result[10]_i_11/O
                         net (fo=1, routed)           0.505     6.706    INST3/EX_rs2_fwd_data[10]
    SLICE_X36Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.830 r  INST3/MEM_ALU_result[10]_i_6/O
                         net (fo=7, routed)           0.507     7.338    INST3/EX_op2[10]
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.462    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.842 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.842    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.959 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.959    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.282 f  INST3/MEM_ALU_result_reg[19]_i_20/O[1]
                         net (fo=1, routed)           0.804     9.085    INST3/MEM_ALU_result_reg[19]_i_20_n_6
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.306     9.391 f  INST3/MEM_ALU_result[17]_i_8/O
                         net (fo=1, routed)           0.000     9.391    INST3/MEM_ALU_result[17]_i_8_n_0
    SLICE_X35Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     9.603 f  INST3/MEM_ALU_result_reg[17]_i_4/O
                         net (fo=1, routed)           1.094    10.697    INST3/MEM_ALU_result_reg[17]_i_4_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I4_O)        0.299    10.996 f  INST3/MEM_ALU_result[17]_i_1/O
                         net (fo=3, routed)           0.893    11.889    INST3/EX_ALU_result[17]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    12.013 r  INST3/gh[0]_i_10/O
                         net (fo=1, routed)           0.481    12.494    INST3/gh[0]_i_10_n_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.124    12.618 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.660    13.278    INST3/gh[0]_i_3_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.402 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.430    13.831    INST3/EX_branch_taken
    SLICE_X47Y11         LUT5 (Prop_lut5_I1_O)        0.124    13.955 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.524    14.479    INST3/IF_pc[31]_i_5_n_0
    SLICE_X47Y12         LUT3 (Prop_lut3_I1_O)        0.124    14.603 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.979    15.582    INST3/ID_branch_prediction[0]
    SLICE_X50Y19         FDRE                                         r  INST3/ID_pc_4_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.441    15.990    INST3/clk_out1
    SLICE_X50Y19         FDRE                                         r  INST3/ID_pc_4_reg[28]/C
                         clock pessimism              0.564    16.553    
                         clock uncertainty           -0.136    16.418    
    SLICE_X50Y19         FDRE (Setup_fdre_C_R)       -0.524    15.894    INST3/ID_pc_4_reg[28]
  -------------------------------------------------------------------
                         required time                         15.894    
                         arrival time                         -15.582    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.481ns  (logic 5.579ns (33.850%)  route 10.902ns (66.150%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.990 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.606    -0.906    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.548 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.972     2.520    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][2]
    SLICE_X53Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.644 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=5, routed)           1.107     3.751    INST3/INST4/doutb[26]
    SLICE_X46Y13         LUT5 (Prop_lut5_I2_O)        0.124     3.875 r  INST3/INST4/reg_file[31][10]_i_4/O
                         net (fo=1, routed)           0.711     4.587    INST3/INST4/INST10/p_0_in[10]
    SLICE_X46Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.711 r  INST3/INST4/reg_file[31][10]_i_3/O
                         net (fo=1, routed)           0.447     5.158    INST3/INST4/INST10/DMEM_result[10]
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.282 r  INST3/INST4/reg_file[31][10]_i_2/O
                         net (fo=37, routed)          0.796     6.078    INST3/WB_rd_write_data[10]
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  INST3/MEM_ALU_result[10]_i_11/O
                         net (fo=1, routed)           0.505     6.706    INST3/EX_rs2_fwd_data[10]
    SLICE_X36Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.830 r  INST3/MEM_ALU_result[10]_i_6/O
                         net (fo=7, routed)           0.507     7.338    INST3/EX_op2[10]
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  INST3/MEM_ALU_result[11]_i_23/O
                         net (fo=1, routed)           0.000     7.462    INST3/MEM_ALU_result[11]_i_23_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.842 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.842    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.959 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.959    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.282 f  INST3/MEM_ALU_result_reg[19]_i_20/O[1]
                         net (fo=1, routed)           0.804     9.085    INST3/MEM_ALU_result_reg[19]_i_20_n_6
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.306     9.391 f  INST3/MEM_ALU_result[17]_i_8/O
                         net (fo=1, routed)           0.000     9.391    INST3/MEM_ALU_result[17]_i_8_n_0
    SLICE_X35Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     9.603 f  INST3/MEM_ALU_result_reg[17]_i_4/O
                         net (fo=1, routed)           1.094    10.697    INST3/MEM_ALU_result_reg[17]_i_4_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I4_O)        0.299    10.996 f  INST3/MEM_ALU_result[17]_i_1/O
                         net (fo=3, routed)           0.893    11.889    INST3/EX_ALU_result[17]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    12.013 r  INST3/gh[0]_i_10/O
                         net (fo=1, routed)           0.481    12.494    INST3/gh[0]_i_10_n_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.124    12.618 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.660    13.278    INST3/gh[0]_i_3_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.402 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.430    13.831    INST3/EX_branch_taken
    SLICE_X47Y11         LUT5 (Prop_lut5_I1_O)        0.124    13.955 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.524    14.479    INST3/IF_pc[31]_i_5_n_0
    SLICE_X47Y12         LUT3 (Prop_lut3_I1_O)        0.124    14.603 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.972    15.575    INST3/ID_branch_prediction[0]
    SLICE_X50Y20         FDRE                                         r  INST3/ID_pc_4_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.441    15.990    INST3/clk_out1
    SLICE_X50Y20         FDRE                                         r  INST3/ID_pc_4_reg[29]/C
                         clock pessimism              0.564    16.553    
                         clock uncertainty           -0.136    16.418    
    SLICE_X50Y20         FDRE (Setup_fdre_C_R)       -0.524    15.894    INST3/ID_pc_4_reg[29]
  -------------------------------------------------------------------
                         required time                         15.894    
                         arrival time                         -15.575    
  -------------------------------------------------------------------
                         slack                                  0.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 INST5/read_frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/ADDR_HIGH_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.046%)  route 0.220ns (60.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.564    -0.617    INST5/clk
    SLICE_X36Y1          FDRE                                         r  INST5/read_frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  INST5/read_frame_reg[10]/Q
                         net (fo=2, routed)           0.220    -0.256    INST5/read_frame_reg_n_0_[10]
    SLICE_X33Y2          FDSE                                         r  INST5/ADDR_HIGH_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.833    -0.857    INST5/clk
    SLICE_X33Y2          FDSE                                         r  INST5/ADDR_HIGH_reg[10]/C
                         clock pessimism              0.503    -0.353    
    SLICE_X33Y2          FDSE (Hold_fdse_C_D)         0.055    -0.298    INST5/ADDR_HIGH_reg[10]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 INST5/write_frame_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/dia_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.858%)  route 0.220ns (54.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.561    -0.620    INST5/clk
    SLICE_X35Y8          FDRE                                         r  INST5/write_frame_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  INST5/write_frame_reg[24]/Q
                         net (fo=2, routed)           0.220    -0.260    INST5/write_frame_reg_n_0_[24]
    SLICE_X36Y8          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 r  INST5/dia[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    INST5/dia[0]_i_1_n_0
    SLICE_X36Y8          FDRE                                         r  INST5/dia_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.831    -0.859    INST5/clk
    SLICE_X36Y8          FDRE                                         r  INST5/dia_reg[0]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.091    -0.264    INST5/dia_reg[0]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 INST3/MEM_ValidReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/WB_ValidReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.821%)  route 0.248ns (60.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.553    -0.628    INST3/clk_out1
    SLICE_X38Y22         FDRE                                         r  INST3/MEM_ValidReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  INST3/MEM_ValidReg_reg[0]/Q
                         net (fo=3, routed)           0.248    -0.217    INST3/MEM_ValidReg[0]
    SLICE_X31Y21         FDRE                                         r  INST3/WB_ValidReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.820    -0.870    INST3/clk_out1
    SLICE_X31Y21         FDRE                                         r  INST3/WB_ValidReg_reg[0]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.070    -0.296    INST3/WB_ValidReg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 INST3/EX_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/MEM_rd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.332%)  route 0.282ns (66.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.554    -0.627    INST3/clk_out1
    SLICE_X47Y22         FDRE                                         r  INST3/EX_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  INST3/EX_rd_reg[3]/Q
                         net (fo=4, routed)           0.282    -0.204    INST3/EX_rd[3]
    SLICE_X35Y22         FDRE                                         r  INST3/MEM_rd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.818    -0.872    INST3/clk_out1
    SLICE_X35Y22         FDRE                                         r  INST3/MEM_rd_reg[3]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.075    -0.293    INST3/MEM_rd_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 INST5/write_frame_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/dia_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.231ns (47.203%)  route 0.258ns (52.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.562    -0.619    INST5/clk
    SLICE_X35Y5          FDRE                                         r  INST5/write_frame_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  INST5/write_frame_reg[45]/Q
                         net (fo=2, routed)           0.258    -0.233    INST5/write_frame_reg_n_0_[45]
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.103    -0.130 r  INST5/dia[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    INST5/dia[21]_i_1_n_0
    SLICE_X38Y4          FDRE                                         r  INST5/dia_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.832    -0.858    INST5/clk
    SLICE_X38Y4          FDRE                                         r  INST5/dia_reg[21]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X38Y4          FDRE (Hold_fdre_C_D)         0.131    -0.223    INST5/dia_reg[21]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 INST3/MEM_ALU_result_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/WB_ALU_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.893%)  route 0.275ns (66.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.559    -0.622    INST3/clk_out1
    SLICE_X31Y14         FDRE                                         r  INST3/MEM_ALU_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  INST3/MEM_ALU_result_reg[10]/Q
                         net (fo=4, routed)           0.275    -0.206    INST3/addrb_cpu[10]
    SLICE_X42Y17         FDRE                                         r  INST3/WB_ALU_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.825    -0.865    INST3/clk_out1
    SLICE_X42Y17         FDRE                                         r  INST3/WB_ALU_result_reg[10]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.059    -0.302    INST3/WB_ALU_result_reg[10]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 INST5/dia_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.784%)  route 0.174ns (55.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.565    -0.616    INST5/clk
    SLICE_X49Y7          FDRE                                         r  INST5/dia_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  INST5/dia_reg[2]/Q
                         net (fo=2, routed)           0.174    -0.302    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.877    -0.812    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.403    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 INST3/WB_rd_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/INST4/reg_file_reg[11][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.034%)  route 0.267ns (58.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.555    -0.626    INST3/clk_out1
    SLICE_X36Y30         FDRE                                         r  INST3/WB_rd_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  INST3/WB_rd_reg[2]_rep__6/Q
                         net (fo=122, routed)         0.267    -0.218    INST3/INST4/reg_file_reg[8][2]_0
    SLICE_X35Y28         LUT5 (Prop_lut5_I3_O)        0.045    -0.173 r  INST3/INST4/reg_file[11][14]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    INST3/INST4/reg_file[11][14]_i_1_n_0
    SLICE_X35Y28         FDRE                                         r  INST3/INST4/reg_file_reg[11][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.819    -0.871    INST3/INST4/clk_out1
    SLICE_X35Y28         FDRE                                         r  INST3/INST4/reg_file_reg[11][14]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.091    -0.276    INST3/INST4/reg_file_reg[11][14]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 INST5/write_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/wea_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.227ns (47.627%)  route 0.250ns (52.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.561    -0.620    INST5/clk
    SLICE_X35Y8          FDRE                                         r  INST5/write_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  INST5/write_frame_reg[17]/Q
                         net (fo=2, routed)           0.250    -0.243    INST5/write_frame_reg_n_0_[17]
    SLICE_X36Y8          LUT2 (Prop_lut2_I1_O)        0.099    -0.144 r  INST5/wea[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    INST5/wea[1]_i_1_n_0
    SLICE_X36Y8          FDRE                                         r  INST5/wea_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.831    -0.859    INST5/clk
    SLICE_X36Y8          FDRE                                         r  INST5/wea_reg[1]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.107    -0.248    INST5/wea_reg[1]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 INST3/EX_RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/MEM_RegWrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.181%)  route 0.284ns (66.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.555    -0.626    INST3/clk_out1
    SLICE_X45Y20         FDRE                                         r  INST3/EX_RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  INST3/EX_RegWrite_reg/Q
                         net (fo=2, routed)           0.284    -0.201    INST3/EX_RegWrite
    SLICE_X30Y20         FDRE                                         r  INST3/MEM_RegWrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.821    -0.869    INST3/clk_out1
    SLICE_X30Y20         FDRE                                         r  INST3/MEM_RegWrite_reg/C
                         clock pessimism              0.503    -0.365    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.059    -0.306    INST3/MEM_RegWrite_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.772 }
Period(ns):         17.544
Sources:            { INST1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y1      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y1      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y0      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y0      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y3      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y3      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y4      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y4      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X2Y2      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X2Y2      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       17.544      195.816    MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y6      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y6      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X53Y13     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X53Y13     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X42Y6      INST3/BHT_reg[0][0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X42Y6      INST3/BHT_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X40Y6      INST3/BHT_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X40Y6      INST3/BHT_reg[0][1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X53Y2      INST3/BHT_reg[100][0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X53Y2      INST3/BHT_reg[100][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y6      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X48Y6      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X53Y13     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X53Y13     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X42Y6      INST3/BHT_reg[0][0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X42Y6      INST3/BHT_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X40Y6      INST3/BHT_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X40Y6      INST3/BHT_reg[0][1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X53Y2      INST3/BHT_reg[100][0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X53Y2      INST3/BHT_reg[100][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { INST1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    INST1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.147ns  (logic 7.309ns (40.280%)  route 10.837ns (59.720%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.404     2.959    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3][1]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.152     3.111 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.654     3.764    INST3/INST2/douta[17]
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.326     4.090 r  INST3/INST2/EX_rs1[2]_i_1/O
                         net (fo=133, routed)         1.506     5.596    INST3/ID_rs1[17]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.720 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.667     6.387    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.511 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     6.944    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.619     7.687    INST3/INST13/Stall13_out
    SLICE_X43Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.811 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.579     9.389    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X57Y26         LUT3 (Prop_lut3_I1_O)        0.152     9.541 r  INST3/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.977    13.518    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.729    17.247 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.247    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.038ns  (logic 7.056ns (39.118%)  route 10.982ns (60.882%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.404     2.959    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3][1]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.152     3.111 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.654     3.764    INST3/INST2/douta[17]
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.326     4.090 r  INST3/INST2/EX_rs1[2]_i_1/O
                         net (fo=133, routed)         1.506     5.596    INST3/ID_rs1[17]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.720 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.667     6.387    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.511 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     6.944    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.619     7.687    INST3/INST13/Stall13_out
    SLICE_X43Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.811 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         2.123     9.934    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.058 r  INST3/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.577    13.635    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    17.139 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.139    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.023ns  (logic 7.322ns (40.629%)  route 10.700ns (59.371%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.404     2.959    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3][1]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.152     3.111 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.654     3.764    INST3/INST2/douta[17]
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.326     4.090 r  INST3/INST2/EX_rs1[2]_i_1/O
                         net (fo=133, routed)         1.506     5.596    INST3/ID_rs1[17]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.720 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.667     6.387    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.511 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     6.944    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.619     7.687    INST3/INST13/Stall13_out
    SLICE_X43Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.811 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.802     9.613    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X56Y26         LUT3 (Prop_lut3_I1_O)        0.156     9.769 r  INST3/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.616    13.385    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.738    17.123 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.123    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.889ns  (logic 7.283ns (40.710%)  route 10.606ns (59.290%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.404     2.959    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3][1]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.152     3.111 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.654     3.764    INST3/INST2/douta[17]
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.326     4.090 r  INST3/INST2/EX_rs1[2]_i_1/O
                         net (fo=133, routed)         1.506     5.596    INST3/ID_rs1[17]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.720 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.667     6.387    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.511 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     6.944    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.619     7.687    INST3/INST13/Stall13_out
    SLICE_X43Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.811 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         2.099     9.909    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X49Y9          LUT3 (Prop_lut3_I1_O)        0.152    10.061 r  INST3/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.226    13.287    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.703    16.990 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.990    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.722ns  (logic 7.070ns (39.894%)  route 10.652ns (60.106%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.404     2.959    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3][1]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.152     3.111 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.654     3.764    INST3/INST2/douta[17]
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.326     4.090 r  INST3/INST2/EX_rs1[2]_i_1/O
                         net (fo=133, routed)         1.506     5.596    INST3/ID_rs1[17]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.720 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.667     6.387    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.511 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     6.944    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.619     7.687    INST3/INST13/Stall13_out
    SLICE_X43Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.811 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.802     9.613    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X56Y26         LUT3 (Prop_lut3_I1_O)        0.124     9.737 r  INST3/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.568    13.305    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    16.823 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.823    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.676ns  (logic 7.058ns (39.930%)  route 10.618ns (60.070%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.404     2.959    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3][1]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.152     3.111 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.654     3.764    INST3/INST2/douta[17]
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.326     4.090 r  INST3/INST2/EX_rs1[2]_i_1/O
                         net (fo=133, routed)         1.506     5.596    INST3/ID_rs1[17]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.720 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.667     6.387    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.511 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     6.944    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.619     7.687    INST3/INST13/Stall13_out
    SLICE_X43Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.811 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         2.099     9.909    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X49Y9          LUT3 (Prop_lut3_I1_O)        0.124    10.033 r  INST3/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.238    13.271    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    16.777 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.777    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.471ns  (logic 7.296ns (41.761%)  route 10.175ns (58.239%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.404     2.959    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3][1]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.152     3.111 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.654     3.764    INST3/INST2/douta[17]
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.326     4.090 r  INST3/INST2/EX_rs1[2]_i_1/O
                         net (fo=133, routed)         1.506     5.596    INST3/ID_rs1[17]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.720 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.667     6.387    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.511 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     6.944    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.619     7.687    INST3/INST13/Stall13_out
    SLICE_X43Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.811 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         2.123     9.934    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X54Y14         LUT3 (Prop_lut3_I1_O)        0.153    10.087 r  INST3/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.770    12.857    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.715    16.572 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.572    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.962ns  (logic 7.294ns (43.002%)  route 9.668ns (56.998%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.404     2.959    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3][1]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.152     3.111 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.654     3.764    INST3/INST2/douta[17]
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.326     4.090 r  INST3/INST2/EX_rs1[2]_i_1/O
                         net (fo=133, routed)         1.506     5.596    INST3/ID_rs1[17]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.720 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.667     6.387    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.511 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     6.944    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.619     7.687    INST3/INST13/Stall13_out
    SLICE_X43Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.811 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.255     9.066    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X49Y19         LUT3 (Prop_lut3_I1_O)        0.149     9.215 r  INST3/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.131    12.346    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.717    16.063 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.063    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.882ns  (logic 7.067ns (41.863%)  route 9.815ns (58.137%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.404     2.959    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3][1]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.152     3.111 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.654     3.764    INST3/INST2/douta[17]
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.326     4.090 r  INST3/INST2/EX_rs1[2]_i_1/O
                         net (fo=133, routed)         1.506     5.596    INST3/ID_rs1[17]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.720 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.667     6.387    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.511 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     6.944    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.619     7.687    INST3/INST13/Stall13_out
    SLICE_X43Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.811 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.579     9.389    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X57Y26         LUT3 (Prop_lut3_I1_O)        0.124     9.513 r  INST3/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.954    12.468    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    15.983 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.983    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.421ns  (logic 7.283ns (44.356%)  route 9.137ns (55.644%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.404     2.959    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_imm_reg[3][1]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.152     3.111 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.654     3.764    INST3/INST2/douta[17]
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.326     4.090 r  INST3/INST2/EX_rs1[2]_i_1/O
                         net (fo=133, routed)         1.506     5.596    INST3/ID_rs1[17]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.720 f  INST3/led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.667     6.387    INST3/led_OBUF[15]_inst_i_8_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.511 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433     6.944    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.068 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.619     7.687    INST3/INST13/Stall13_out
    SLICE_X43Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.811 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         0.960     8.771    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X46Y17         LUT3 (Prop_lut3_I1_O)        0.117     8.888 r  INST3/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.896    11.783    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.738    15.522 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.522    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INST5/TX_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.347ns (62.011%)  route 0.825ns (37.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.564    -0.617    INST5/clk
    SLICE_X28Y0          FDRE                                         r  INST5/TX_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  INST5/TX_enable_reg/Q
                         net (fo=7, routed)           0.825     0.349    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.555 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.555    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 1.507ns (56.567%)  route 1.157ns (43.433%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.562    -0.619    INST3/clk_out1
    SLICE_X53Y14         FDRE                                         r  INST3/ID_pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  INST3/ID_pc_reg[9]/Q
                         net (fo=36, routed)          0.288    -0.203    INST3/ID_pc[9]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.102    -0.101 r  INST3/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.869     0.768    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.277     2.045 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.045    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.475ns (55.105%)  route 1.202ns (44.895%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.562    -0.619    INST3/clk_out1
    SLICE_X52Y13         FDRE                                         r  INST3/IF_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  INST3/IF_pc_reg[11]/Q
                         net (fo=6, routed)           0.636     0.181    INST3/IF_pc_reg_n_0_[11]
    SLICE_X57Y26         LUT3 (Prop_lut3_I2_O)        0.044     0.225 r  INST3/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.565     0.790    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.267     2.057 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.057    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST4/byte_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.372ns (50.252%)  route 1.358ns (49.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.563    -0.618    INST4/clk
    SLICE_X29Y3          FDRE                                         r  INST4/byte_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  INST4/byte_done_reg/Q
                         net (fo=17, routed)          1.358     0.881    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.111 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.111    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.752ns  (logic 1.412ns (51.316%)  route 1.340ns (48.684%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.563    -0.618    INST3/clk_out1
    SLICE_X49Y12         FDRE                                         r  INST3/IF_pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  INST3/IF_pc_reg[10]/Q
                         net (fo=6, routed)           0.689     0.211    INST3/IF_pc_reg_n_0_[10]
    SLICE_X57Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.256 r  INST3/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.651     0.908    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.134 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.134    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.448ns (50.856%)  route 1.399ns (49.144%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.562    -0.619    INST3/clk_out1
    SLICE_X52Y14         FDRE                                         r  INST3/ID_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  INST3/ID_pc_reg[2]/Q
                         net (fo=40, routed)          0.480     0.009    INST3/ID_pc[2]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.098     0.107 r  INST3/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.919     1.026    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.228 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.228    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.900ns  (logic 1.475ns (50.850%)  route 1.425ns (49.150%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.563    -0.618    INST3/clk_out1
    SLICE_X48Y12         FDRE                                         r  INST3/IF_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  INST3/IF_pc_reg[5]/Q
                         net (fo=124, routed)         0.506     0.028    INST3/p_0_in[3]
    SLICE_X46Y17         LUT3 (Prop_lut3_I2_O)        0.045     0.073 r  INST3/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.920     0.993    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.289     2.281 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.281    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 1.433ns (48.707%)  route 1.509ns (51.293%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.562    -0.619    INST3/clk_out1
    SLICE_X51Y15         FDRE                                         r  INST3/ID_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  INST3/ID_pc_reg[6]/Q
                         net (fo=36, routed)          0.376    -0.116    INST3/ID_pc[6]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.098    -0.018 r  INST3/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.134     1.116    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.323 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.323    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST4/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 1.360ns (45.762%)  route 1.612ns (54.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.563    -0.618    INST4/clk
    SLICE_X29Y4          FDSE                                         r  INST4/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDSE (Prop_fdse_C_Q)         0.141    -0.477 r  INST4/TX_reg/Q
                         net (fo=1, routed)           1.612     1.134    TX_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     2.353 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     2.353    TX
    A18                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.018ns  (logic 1.402ns (46.467%)  route 1.616ns (53.533%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.562    -0.619    INST3/clk_out1
    SLICE_X51Y13         FDRE                                         r  INST3/IF_pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  INST3/IF_pc_reg[14]/Q
                         net (fo=6, routed)           0.705     0.227    INST3/IF_pc_reg_n_0_[14]
    SLICE_X57Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  INST3/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.910     1.182    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.399 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.399    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          6978 Endpoints
Min Delay          6978 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[114][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.330ns  (logic 1.585ns (9.148%)  route 15.745ns (90.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         7.632     9.093    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.217 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        8.113    17.330    INST3/INST2_n_13
    SLICE_X50Y3          FDRE                                         r  INST3/BHT_reg[114][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.452    -1.543    INST3/clk_out1
    SLICE_X50Y3          FDRE                                         r  INST3/BHT_reg[114][1]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[65][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.330ns  (logic 1.585ns (9.148%)  route 15.745ns (90.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         7.632     9.093    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.217 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        8.113    17.330    INST3/INST2_n_13
    SLICE_X51Y3          FDRE                                         r  INST3/BHT_reg[65][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.452    -1.543    INST3/clk_out1
    SLICE_X51Y3          FDRE                                         r  INST3/BHT_reg[65][1]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[84][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.330ns  (logic 1.585ns (9.148%)  route 15.745ns (90.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         7.632     9.093    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.217 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        8.113    17.330    INST3/INST2_n_13
    SLICE_X51Y3          FDRE                                         r  INST3/BHT_reg[84][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.452    -1.543    INST3/clk_out1
    SLICE_X51Y3          FDRE                                         r  INST3/BHT_reg[84][1]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[100][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.184ns  (logic 1.585ns (9.225%)  route 15.599ns (90.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         7.632     9.093    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.217 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        7.967    17.184    INST3/INST2_n_13
    SLICE_X51Y2          FDRE                                         r  INST3/BHT_reg[100][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.453    -1.542    INST3/clk_out1
    SLICE_X51Y2          FDRE                                         r  INST3/BHT_reg[100][1]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[103][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.184ns  (logic 1.585ns (9.225%)  route 15.599ns (90.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         7.632     9.093    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.217 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        7.967    17.184    INST3/INST2_n_13
    SLICE_X51Y2          FDRE                                         r  INST3/BHT_reg[103][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.453    -1.542    INST3/clk_out1
    SLICE_X51Y2          FDRE                                         r  INST3/BHT_reg[103][1]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[96][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.184ns  (logic 1.585ns (9.225%)  route 15.599ns (90.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         7.632     9.093    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.217 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        7.967    17.184    INST3/INST2_n_13
    SLICE_X50Y2          FDRE                                         r  INST3/BHT_reg[96][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.453    -1.542    INST3/clk_out1
    SLICE_X50Y2          FDRE                                         r  INST3/BHT_reg[96][1]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[100][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.149ns  (logic 1.585ns (9.244%)  route 15.564ns (90.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         7.632     9.093    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.217 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        7.932    17.149    INST3/INST2_n_13
    SLICE_X53Y2          FDSE                                         r  INST3/BHT_reg[100][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.453    -1.542    INST3/clk_out1
    SLICE_X53Y2          FDSE                                         r  INST3/BHT_reg[100][0]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[101][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.149ns  (logic 1.585ns (9.244%)  route 15.564ns (90.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         7.632     9.093    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.217 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        7.932    17.149    INST3/INST2_n_13
    SLICE_X53Y2          FDSE                                         r  INST3/BHT_reg[101][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.453    -1.542    INST3/clk_out1
    SLICE_X53Y2          FDSE                                         r  INST3/BHT_reg[101][0]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[101][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.149ns  (logic 1.585ns (9.244%)  route 15.564ns (90.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         7.632     9.093    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.217 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        7.932    17.149    INST3/INST2_n_13
    SLICE_X52Y2          FDRE                                         r  INST3/BHT_reg[101][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.453    -1.542    INST3/clk_out1
    SLICE_X52Y2          FDRE                                         r  INST3/BHT_reg[101][1]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[114][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.149ns  (logic 1.585ns (9.244%)  route 15.564ns (90.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         7.632     9.093    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.124     9.217 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        7.932    17.149    INST3/INST2_n_13
    SLICE_X53Y2          FDSE                                         r  INST3/BHT_reg[114][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        1.453    -1.542    INST3/clk_out1
    SLICE_X53Y2          FDSE                                         r  INST3/BHT_reg[114][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.274ns (22.232%)  route 0.960ns (77.768%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         0.960     1.189    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.234 r  INST3/INST4/reg_file[6][15]_i_1/O
                         net (fo=1, routed)           0.000     1.234    INST3/INST4/reg_file[6][15]_i_1_n_0
    SLICE_X28Y23         FDRE                                         r  INST3/INST4/reg_file_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.818    -0.872    INST3/INST4/clk_out1
    SLICE_X28Y23         FDRE                                         r  INST3/INST4/reg_file_reg[6][15]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[12][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.274ns (22.090%)  route 0.968ns (77.910%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         0.968     1.197    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X30Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.242 r  INST3/INST4/reg_file[12][11]_i_1/O
                         net (fo=1, routed)           0.000     1.242    INST3/INST4/reg_file[12][11]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  INST3/INST4/reg_file_reg[12][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.816    -0.874    INST3/INST4/clk_out1
    SLICE_X30Y24         FDRE                                         r  INST3/INST4/reg_file_reg[12][11]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[12][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.274ns (20.817%)  route 1.044ns (79.183%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         1.044     1.273    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X30Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.318 r  INST3/INST4/reg_file[12][15]_i_1/O
                         net (fo=1, routed)           0.000     1.318    INST3/INST4/reg_file[12][15]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  INST3/INST4/reg_file_reg[12][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.816    -0.874    INST3/INST4/clk_out1
    SLICE_X30Y24         FDRE                                         r  INST3/INST4/reg_file_reg[12][15]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[6][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.274ns (20.594%)  route 1.058ns (79.406%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         1.058     1.287    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.332 r  INST3/INST4/reg_file[6][29]_i_1/O
                         net (fo=1, routed)           0.000     1.332    INST3/INST4/reg_file[6][29]_i_1_n_0
    SLICE_X32Y21         FDRE                                         r  INST3/INST4/reg_file_reg[6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.820    -0.870    INST3/INST4/clk_out1
    SLICE_X32Y21         FDRE                                         r  INST3/INST4/reg_file_reg[6][29]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[12][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.274ns (20.338%)  route 1.075ns (79.662%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         1.075     1.304    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X30Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.349 r  INST3/INST4/reg_file[12][29]_i_1/O
                         net (fo=1, routed)           0.000     1.349    INST3/INST4/reg_file[12][29]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  INST3/INST4/reg_file_reg[12][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.816    -0.874    INST3/INST4/clk_out1
    SLICE_X30Y24         FDRE                                         r  INST3/INST4/reg_file_reg[12][29]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.274ns (20.337%)  route 1.075ns (79.663%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         1.075     1.304    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.349 r  INST3/INST4/reg_file[7][11]_i_1/O
                         net (fo=1, routed)           0.000     1.349    INST3/INST4/reg_file[7][11]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  INST3/INST4/reg_file_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.815    -0.875    INST3/INST4/clk_out1
    SLICE_X34Y24         FDRE                                         r  INST3/INST4/reg_file_reg[7][11]/C

Slack:                    inf
  Source:                 rst_n_mem
                            (input port)
  Destination:            INST4/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.266ns (19.576%)  route 1.093ns (80.424%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n_mem (IN)
                         net (fo=0)                   0.000     0.000    rst_n_mem
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_mem_IBUF_inst/O
                         net (fo=3, routed)           0.964     1.185    INST4/rst_n
    SLICE_X29Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.230 r  INST4/baud_count[5]_i_1/O
                         net (fo=6, routed)           0.129     1.359    INST4/baud_count[5]_i_1_n_0
    SLICE_X29Y1          FDRE                                         r  INST4/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.834    -0.856    INST4/clk
    SLICE_X29Y1          FDRE                                         r  INST4/baud_count_reg[0]/C

Slack:                    inf
  Source:                 rst_n_mem
                            (input port)
  Destination:            INST4/baud_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.266ns (19.576%)  route 1.093ns (80.424%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n_mem (IN)
                         net (fo=0)                   0.000     0.000    rst_n_mem
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_mem_IBUF_inst/O
                         net (fo=3, routed)           0.964     1.185    INST4/rst_n
    SLICE_X29Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.230 r  INST4/baud_count[5]_i_1/O
                         net (fo=6, routed)           0.129     1.359    INST4/baud_count[5]_i_1_n_0
    SLICE_X29Y1          FDRE                                         r  INST4/baud_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.834    -0.856    INST4/clk
    SLICE_X29Y1          FDRE                                         r  INST4/baud_count_reg[1]/C

Slack:                    inf
  Source:                 rst_n_mem
                            (input port)
  Destination:            INST4/baud_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.266ns (19.576%)  route 1.093ns (80.424%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n_mem (IN)
                         net (fo=0)                   0.000     0.000    rst_n_mem
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_mem_IBUF_inst/O
                         net (fo=3, routed)           0.964     1.185    INST4/rst_n
    SLICE_X29Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.230 r  INST4/baud_count[5]_i_1/O
                         net (fo=6, routed)           0.129     1.359    INST4/baud_count[5]_i_1_n_0
    SLICE_X29Y1          FDRE                                         r  INST4/baud_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.834    -0.856    INST4/clk
    SLICE_X29Y1          FDRE                                         r  INST4/baud_count_reg[5]/C

Slack:                    inf
  Source:                 rst_n_mem
                            (input port)
  Destination:            INST4/baud_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.266ns (19.514%)  route 1.097ns (80.486%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n_mem (IN)
                         net (fo=0)                   0.000     0.000    rst_n_mem
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_mem_IBUF_inst/O
                         net (fo=3, routed)           0.964     1.185    INST4/rst_n
    SLICE_X29Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.230 r  INST4/baud_count[5]_i_1/O
                         net (fo=6, routed)           0.133     1.363    INST4/baud_count[5]_i_1_n_0
    SLICE_X28Y1          FDRE                                         r  INST4/baud_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4466, routed)        0.834    -0.856    INST4/clk
    SLICE_X28Y1          FDRE                                         r  INST4/baud_count_reg[2]/C





