Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jun 15 15:15:22 2023
| Host         : LAPTOP-IT23Q15D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                       Violations  
------  --------  --------------------------------  ----------  
HPDR-1  Warning   Port pin direction inconsistency  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.980        0.000                      0                 2517        0.158        0.000                      0                 2517        3.000        0.000                       0                  2271  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
i_clck               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50hz  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50hz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clck                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_50hz        5.980        0.000                      0                 2517        0.158        0.000                      0                 2517        9.500        0.000                       0                  2267  
  clkfbout_clk_50hz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out1_clk_50hz                     
(none)             clkfbout_clk_50hz                     
(none)                                clk_out1_clk_50hz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clck
  To Clock:  i_clck

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clck
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clck }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50hz
  To Clock:  clk_out1_clk_50hz

Setup :            0  Failing Endpoints,  Worst Slack        5.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 r_SM_DISPLAY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[415]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        13.869ns  (logic 0.940ns (6.778%)  route 12.929ns (93.222%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.610    -0.930    w_CLOCK_OUT1
    SLICE_X69Y134        FDRE                                         r  r_SM_DISPLAY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  r_SM_DISPLAY_reg[2]/Q
                         net (fo=29, routed)          1.653     1.179    r_SM_DISPLAY_reg_n_0_[2]
    SLICE_X74Y132        LUT3 (Prop_lut3_I2_O)        0.153     1.332 r  r_DRAW_COUNTER[0]_i_1/O
                         net (fo=2081, routed)       11.276    12.608    r_DRAW_COUNTER[0]_i_1_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I0_O)        0.331    12.939 r  r_DISPLAY_BUFFER[415]_i_1/O
                         net (fo=1, routed)           0.000    12.939    r_DISPLAY_BUFFER[415]_i_1_n_0
    SLICE_X61Y99         FDRE                                         r  r_DISPLAY_BUFFER_reg[415]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.510    18.490    w_CLOCK_OUT1
    SLICE_X61Y99         FDRE                                         r  r_DISPLAY_BUFFER_reg[415]/C
                         clock pessimism              0.480    18.970    
                         clock uncertainty           -0.084    18.887    
    SLICE_X61Y99         FDRE (Setup_fdre_C_D)        0.032    18.919    r_DISPLAY_BUFFER_reg[415]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 r_SM_DISPLAY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[1839]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        13.834ns  (logic 0.940ns (6.795%)  route 12.894ns (93.205%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.610    -0.930    w_CLOCK_OUT1
    SLICE_X69Y134        FDRE                                         r  r_SM_DISPLAY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  r_SM_DISPLAY_reg[2]/Q
                         net (fo=29, routed)          1.653     1.179    r_SM_DISPLAY_reg_n_0_[2]
    SLICE_X74Y132        LUT3 (Prop_lut3_I2_O)        0.153     1.332 r  r_DRAW_COUNTER[0]_i_1/O
                         net (fo=2081, routed)       11.241    12.573    r_DRAW_COUNTER[0]_i_1_n_0
    SLICE_X57Y104        LUT6 (Prop_lut6_I0_O)        0.331    12.904 r  r_DISPLAY_BUFFER[1839]_i_1/O
                         net (fo=1, routed)           0.000    12.904    r_DISPLAY_BUFFER[1839]_i_1_n_0
    SLICE_X57Y104        FDRE                                         r  r_DISPLAY_BUFFER_reg[1839]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.489    18.468    w_CLOCK_OUT1
    SLICE_X57Y104        FDRE                                         r  r_DISPLAY_BUFFER_reg[1839]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.084    18.944    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)        0.029    18.973    r_DISPLAY_BUFFER_reg[1839]
  -------------------------------------------------------------------
                         required time                         18.973    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 r_SM_DISPLAY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[1871]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        13.833ns  (logic 0.940ns (6.795%)  route 12.893ns (93.205%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.610    -0.930    w_CLOCK_OUT1
    SLICE_X69Y134        FDRE                                         r  r_SM_DISPLAY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  r_SM_DISPLAY_reg[2]/Q
                         net (fo=29, routed)          1.653     1.179    r_SM_DISPLAY_reg_n_0_[2]
    SLICE_X74Y132        LUT3 (Prop_lut3_I2_O)        0.153     1.332 r  r_DRAW_COUNTER[0]_i_1/O
                         net (fo=2081, routed)       11.240    12.572    r_DRAW_COUNTER[0]_i_1_n_0
    SLICE_X57Y104        LUT6 (Prop_lut6_I0_O)        0.331    12.903 r  r_DISPLAY_BUFFER[1871]_i_1/O
                         net (fo=1, routed)           0.000    12.903    r_DISPLAY_BUFFER[1871]_i_1_n_0
    SLICE_X57Y104        FDRE                                         r  r_DISPLAY_BUFFER_reg[1871]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.489    18.468    w_CLOCK_OUT1
    SLICE_X57Y104        FDRE                                         r  r_DISPLAY_BUFFER_reg[1871]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.084    18.944    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)        0.031    18.975    r_DISPLAY_BUFFER_reg[1871]
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 r_SM_DISPLAY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[303]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        13.708ns  (logic 0.940ns (6.857%)  route 12.768ns (93.143%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.610    -0.930    w_CLOCK_OUT1
    SLICE_X69Y134        FDRE                                         r  r_SM_DISPLAY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  r_SM_DISPLAY_reg[2]/Q
                         net (fo=29, routed)          1.653     1.179    r_SM_DISPLAY_reg_n_0_[2]
    SLICE_X74Y132        LUT3 (Prop_lut3_I2_O)        0.153     1.332 r  r_DRAW_COUNTER[0]_i_1/O
                         net (fo=2081, routed)       11.115    12.447    r_DRAW_COUNTER[0]_i_1_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.331    12.778 r  r_DISPLAY_BUFFER[303]_i_1/O
                         net (fo=1, routed)           0.000    12.778    r_DISPLAY_BUFFER[303]_i_1_n_0
    SLICE_X59Y99         FDRE                                         r  r_DISPLAY_BUFFER_reg[303]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.510    18.490    w_CLOCK_OUT1
    SLICE_X59Y99         FDRE                                         r  r_DISPLAY_BUFFER_reg[303]/C
                         clock pessimism              0.480    18.970    
                         clock uncertainty           -0.084    18.887    
    SLICE_X59Y99         FDRE (Setup_fdre_C_D)        0.029    18.916    r_DISPLAY_BUFFER_reg[303]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 r_SM_DISPLAY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[463]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        13.708ns  (logic 0.940ns (6.857%)  route 12.768ns (93.143%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.610    -0.930    w_CLOCK_OUT1
    SLICE_X69Y134        FDRE                                         r  r_SM_DISPLAY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  r_SM_DISPLAY_reg[2]/Q
                         net (fo=29, routed)          1.653     1.179    r_SM_DISPLAY_reg_n_0_[2]
    SLICE_X74Y132        LUT3 (Prop_lut3_I2_O)        0.153     1.332 r  r_DRAW_COUNTER[0]_i_1/O
                         net (fo=2081, routed)       11.115    12.447    r_DRAW_COUNTER[0]_i_1_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.331    12.778 r  r_DISPLAY_BUFFER[463]_i_1/O
                         net (fo=1, routed)           0.000    12.778    r_DISPLAY_BUFFER[463]_i_1_n_0
    SLICE_X59Y99         FDRE                                         r  r_DISPLAY_BUFFER_reg[463]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.510    18.490    w_CLOCK_OUT1
    SLICE_X59Y99         FDRE                                         r  r_DISPLAY_BUFFER_reg[463]/C
                         clock pessimism              0.480    18.970    
                         clock uncertainty           -0.084    18.887    
    SLICE_X59Y99         FDRE (Setup_fdre_C_D)        0.031    18.918    r_DISPLAY_BUFFER_reg[463]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 r_SM_DISPLAY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[447]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        13.707ns  (logic 0.940ns (6.858%)  route 12.767ns (93.142%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.610    -0.930    w_CLOCK_OUT1
    SLICE_X69Y134        FDRE                                         r  r_SM_DISPLAY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  r_SM_DISPLAY_reg[2]/Q
                         net (fo=29, routed)          1.653     1.179    r_SM_DISPLAY_reg_n_0_[2]
    SLICE_X74Y132        LUT3 (Prop_lut3_I2_O)        0.153     1.332 r  r_DRAW_COUNTER[0]_i_1/O
                         net (fo=2081, routed)       11.114    12.446    r_DRAW_COUNTER[0]_i_1_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.331    12.777 r  r_DISPLAY_BUFFER[447]_i_1/O
                         net (fo=1, routed)           0.000    12.777    r_DISPLAY_BUFFER[447]_i_1_n_0
    SLICE_X59Y99         FDRE                                         r  r_DISPLAY_BUFFER_reg[447]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.510    18.490    w_CLOCK_OUT1
    SLICE_X59Y99         FDRE                                         r  r_DISPLAY_BUFFER_reg[447]/C
                         clock pessimism              0.480    18.970    
                         clock uncertainty           -0.084    18.887    
    SLICE_X59Y99         FDRE (Setup_fdre_C_D)        0.031    18.918    r_DISPLAY_BUFFER_reg[447]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 r_SM_DISPLAY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[1455]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        13.643ns  (logic 0.940ns (6.890%)  route 12.703ns (93.110%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.610    -0.930    w_CLOCK_OUT1
    SLICE_X69Y134        FDRE                                         r  r_SM_DISPLAY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  r_SM_DISPLAY_reg[2]/Q
                         net (fo=29, routed)          1.653     1.179    r_SM_DISPLAY_reg_n_0_[2]
    SLICE_X74Y132        LUT3 (Prop_lut3_I2_O)        0.153     1.332 r  r_DRAW_COUNTER[0]_i_1/O
                         net (fo=2081, routed)       11.049    12.382    r_DRAW_COUNTER[0]_i_1_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I0_O)        0.331    12.713 r  r_DISPLAY_BUFFER[1455]_i_1/O
                         net (fo=1, routed)           0.000    12.713    r_DISPLAY_BUFFER[1455]_i_1_n_0
    SLICE_X64Y97         FDRE                                         r  r_DISPLAY_BUFFER_reg[1455]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.513    18.493    w_CLOCK_OUT1
    SLICE_X64Y97         FDRE                                         r  r_DISPLAY_BUFFER_reg[1455]/C
                         clock pessimism              0.480    18.973    
                         clock uncertainty           -0.084    18.890    
    SLICE_X64Y97         FDRE (Setup_fdre_C_D)        0.029    18.919    r_DISPLAY_BUFFER_reg[1455]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 r_SM_DISPLAY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[1447]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        13.635ns  (logic 0.940ns (6.894%)  route 12.695ns (93.106%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.610    -0.930    w_CLOCK_OUT1
    SLICE_X69Y134        FDRE                                         r  r_SM_DISPLAY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  r_SM_DISPLAY_reg[2]/Q
                         net (fo=29, routed)          1.653     1.179    r_SM_DISPLAY_reg_n_0_[2]
    SLICE_X74Y132        LUT3 (Prop_lut3_I2_O)        0.153     1.332 r  r_DRAW_COUNTER[0]_i_1/O
                         net (fo=2081, routed)       11.042    12.374    r_DRAW_COUNTER[0]_i_1_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.331    12.705 r  r_DISPLAY_BUFFER[1447]_i_1/O
                         net (fo=1, routed)           0.000    12.705    r_DISPLAY_BUFFER[1447]_i_1_n_0
    SLICE_X65Y97         FDRE                                         r  r_DISPLAY_BUFFER_reg[1447]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.513    18.493    w_CLOCK_OUT1
    SLICE_X65Y97         FDRE                                         r  r_DISPLAY_BUFFER_reg[1447]/C
                         clock pessimism              0.480    18.973    
                         clock uncertainty           -0.084    18.890    
    SLICE_X65Y97         FDRE (Setup_fdre_C_D)        0.031    18.921    r_DISPLAY_BUFFER_reg[1447]
  -------------------------------------------------------------------
                         required time                         18.921    
                         arrival time                         -12.705    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 r_SM_DISPLAY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[1111]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        13.720ns  (logic 0.940ns (6.851%)  route 12.780ns (93.149%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.610    -0.930    w_CLOCK_OUT1
    SLICE_X69Y134        FDRE                                         r  r_SM_DISPLAY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  r_SM_DISPLAY_reg[2]/Q
                         net (fo=29, routed)          1.653     1.179    r_SM_DISPLAY_reg_n_0_[2]
    SLICE_X74Y132        LUT3 (Prop_lut3_I2_O)        0.153     1.332 r  r_DRAW_COUNTER[0]_i_1/O
                         net (fo=2081, routed)       11.127    12.459    r_DRAW_COUNTER[0]_i_1_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I0_O)        0.331    12.790 r  r_DISPLAY_BUFFER[1111]_i_1/O
                         net (fo=1, routed)           0.000    12.790    r_DISPLAY_BUFFER[1111]_i_1_n_0
    SLICE_X70Y101        FDRE                                         r  r_DISPLAY_BUFFER_reg[1111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.497    18.476    w_CLOCK_OUT1
    SLICE_X70Y101        FDRE                                         r  r_DISPLAY_BUFFER_reg[1111]/C
                         clock pessimism              0.560    19.036    
                         clock uncertainty           -0.084    18.952    
    SLICE_X70Y101        FDRE (Setup_fdre_C_D)        0.077    19.029    r_DISPLAY_BUFFER_reg[1111]
  -------------------------------------------------------------------
                         required time                         19.029    
                         arrival time                         -12.790    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 r_SM_DISPLAY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[271]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        13.687ns  (logic 0.940ns (6.868%)  route 12.747ns (93.132%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.610    -0.930    w_CLOCK_OUT1
    SLICE_X69Y134        FDRE                                         r  r_SM_DISPLAY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  r_SM_DISPLAY_reg[2]/Q
                         net (fo=29, routed)          1.653     1.179    r_SM_DISPLAY_reg_n_0_[2]
    SLICE_X74Y132        LUT3 (Prop_lut3_I2_O)        0.153     1.332 r  r_DRAW_COUNTER[0]_i_1/O
                         net (fo=2081, routed)       11.094    12.426    r_DRAW_COUNTER[0]_i_1_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I0_O)        0.331    12.757 r  r_DISPLAY_BUFFER[271]_i_1/O
                         net (fo=1, routed)           0.000    12.757    r_DISPLAY_BUFFER[271]_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  r_DISPLAY_BUFFER_reg[271]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.494    18.473    w_CLOCK_OUT1
    SLICE_X60Y100        FDRE                                         r  r_DISPLAY_BUFFER_reg[271]/C
                         clock pessimism              0.560    19.033    
                         clock uncertainty           -0.084    18.949    
    SLICE_X60Y100        FDRE (Setup_fdre_C_D)        0.077    19.026    r_DISPLAY_BUFFER_reg[271]
  -------------------------------------------------------------------
                         required time                         19.026    
                         arrival time                         -12.757    
  -------------------------------------------------------------------
                         slack                                  6.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.502%)  route 0.128ns (47.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.584    -0.580    w_CLOCK_OUT1
    SLICE_X73Y133        FDRE                                         r  r_DATA_WR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  r_DATA_WR_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.312    I2C_CONTROLLER/Q[2]
    SLICE_X75Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.857    -0.816    I2C_CONTROLLER/clk_out1
    SLICE_X75Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[2]/C
                         clock pessimism              0.275    -0.541    
    SLICE_X75Y133        FDRE (Hold_fdre_C_D)         0.072    -0.469    I2C_CONTROLLER/data_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.251%)  route 0.129ns (47.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.583    -0.581    w_CLOCK_OUT1
    SLICE_X73Y132        FDRE                                         r  r_DATA_WR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  r_DATA_WR_reg[4]/Q
                         net (fo=2, routed)           0.129    -0.311    I2C_CONTROLLER/Q[4]
    SLICE_X74Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.857    -0.816    I2C_CONTROLLER/clk_out1
    SLICE_X74Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[4]/C
                         clock pessimism              0.275    -0.541    
    SLICE_X74Y133        FDRE (Hold_fdre_C_D)         0.059    -0.482    I2C_CONTROLLER/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.585    -0.579    w_CLOCK_OUT1
    SLICE_X74Y132        FDRE                                         r  r_DATA_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y132        FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  r_DATA_WR_reg[0]/Q
                         net (fo=2, routed)           0.121    -0.294    I2C_CONTROLLER/Q[0]
    SLICE_X75Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.857    -0.816    I2C_CONTROLLER/clk_out1
    SLICE_X75Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[0]/C
                         clock pessimism              0.252    -0.564    
    SLICE_X75Y133        FDRE (Hold_fdre_C_D)         0.066    -0.498    I2C_CONTROLLER/data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.160%)  route 0.186ns (56.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.583    -0.581    w_CLOCK_OUT1
    SLICE_X72Y132        FDRE                                         r  r_DATA_WR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  r_DATA_WR_reg[3]/Q
                         net (fo=2, routed)           0.186    -0.254    I2C_CONTROLLER/Q[3]
    SLICE_X75Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.857    -0.816    I2C_CONTROLLER/clk_out1
    SLICE_X75Y133        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[3]/C
                         clock pessimism              0.275    -0.541    
    SLICE_X75Y133        FDRE (Hold_fdre_C_D)         0.076    -0.465    I2C_CONTROLLER/data_tx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 r_DISPLAY_BUFFER_reg[1432]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[1432]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.484%)  route 0.125ns (37.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.583    -0.581    w_CLOCK_OUT1
    SLICE_X76Y119        FDRE                                         r  r_DISPLAY_BUFFER_reg[1432]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  r_DISPLAY_BUFFER_reg[1432]/Q
                         net (fo=2, routed)           0.125    -0.292    r_DISPLAY_BUFFER[1432]
    SLICE_X76Y119        LUT6 (Prop_lut6_I5_O)        0.045    -0.247 r  r_DISPLAY_BUFFER[1432]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    r_DISPLAY_BUFFER[1432]_i_1_n_0
    SLICE_X76Y119        FDRE                                         r  r_DISPLAY_BUFFER_reg[1432]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.854    -0.819    w_CLOCK_OUT1
    SLICE_X76Y119        FDRE                                         r  r_DISPLAY_BUFFER_reg[1432]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X76Y119        FDRE (Hold_fdre_C_D)         0.121    -0.460    r_DISPLAY_BUFFER_reg[1432]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 r_DISPLAY_BUFFER_reg[1823]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[1823]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.484%)  route 0.125ns (37.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.559    -0.605    w_CLOCK_OUT1
    SLICE_X56Y103        FDRE                                         r  r_DISPLAY_BUFFER_reg[1823]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  r_DISPLAY_BUFFER_reg[1823]/Q
                         net (fo=2, routed)           0.125    -0.316    r_DISPLAY_BUFFER[1823]
    SLICE_X56Y103        LUT6 (Prop_lut6_I5_O)        0.045    -0.271 r  r_DISPLAY_BUFFER[1823]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    r_DISPLAY_BUFFER[1823]_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  r_DISPLAY_BUFFER_reg[1823]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.829    -0.844    w_CLOCK_OUT1
    SLICE_X56Y103        FDRE                                         r  r_DISPLAY_BUFFER_reg[1823]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X56Y103        FDRE (Hold_fdre_C_D)         0.121    -0.484    r_DISPLAY_BUFFER_reg[1823]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 r_DISPLAY_BUFFER_reg[239]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[239]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.484%)  route 0.125ns (37.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.562    -0.602    w_CLOCK_OUT1
    SLICE_X62Y103        FDRE                                         r  r_DISPLAY_BUFFER_reg[239]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  r_DISPLAY_BUFFER_reg[239]/Q
                         net (fo=2, routed)           0.125    -0.313    r_DISPLAY_BUFFER[239]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.045    -0.268 r  r_DISPLAY_BUFFER[239]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    r_DISPLAY_BUFFER[239]_i_1_n_0
    SLICE_X62Y103        FDRE                                         r  r_DISPLAY_BUFFER_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.832    -0.840    w_CLOCK_OUT1
    SLICE_X62Y103        FDRE                                         r  r_DISPLAY_BUFFER_reg[239]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X62Y103        FDRE (Hold_fdre_C_D)         0.121    -0.481    r_DISPLAY_BUFFER_reg[239]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 r_DISPLAY_BUFFER_reg[600]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[600]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.484%)  route 0.125ns (37.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.589    -0.575    w_CLOCK_OUT1
    SLICE_X78Y116        FDRE                                         r  r_DISPLAY_BUFFER_reg[600]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  r_DISPLAY_BUFFER_reg[600]/Q
                         net (fo=2, routed)           0.125    -0.286    r_DISPLAY_BUFFER[600]
    SLICE_X78Y116        LUT6 (Prop_lut6_I5_O)        0.045    -0.241 r  r_DISPLAY_BUFFER[600]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    r_DISPLAY_BUFFER[600]_i_1_n_0
    SLICE_X78Y116        FDRE                                         r  r_DISPLAY_BUFFER_reg[600]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.859    -0.814    w_CLOCK_OUT1
    SLICE_X78Y116        FDRE                                         r  r_DISPLAY_BUFFER_reg[600]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X78Y116        FDRE (Hold_fdre_C_D)         0.121    -0.454    r_DISPLAY_BUFFER_reg[600]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 r_DISPLAY_BUFFER_reg[863]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[863]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.484%)  route 0.125ns (37.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.560    -0.604    w_CLOCK_OUT1
    SLICE_X60Y103        FDRE                                         r  r_DISPLAY_BUFFER_reg[863]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  r_DISPLAY_BUFFER_reg[863]/Q
                         net (fo=2, routed)           0.125    -0.315    r_DISPLAY_BUFFER[863]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  r_DISPLAY_BUFFER[863]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    r_DISPLAY_BUFFER[863]_i_1_n_0
    SLICE_X60Y103        FDRE                                         r  r_DISPLAY_BUFFER_reg[863]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.831    -0.842    w_CLOCK_OUT1
    SLICE_X60Y103        FDRE                                         r  r_DISPLAY_BUFFER_reg[863]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X60Y103        FDRE (Hold_fdre_C_D)         0.121    -0.483    r_DISPLAY_BUFFER_reg[863]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 r_DISPLAY_BUFFER_reg[1993]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DISPLAY_BUFFER_reg[1993]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.454%)  route 0.126ns (37.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.588    -0.576    w_CLOCK_OUT1
    SLICE_X76Y112        FDRE                                         r  r_DISPLAY_BUFFER_reg[1993]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  r_DISPLAY_BUFFER_reg[1993]/Q
                         net (fo=2, routed)           0.126    -0.287    r_DISPLAY_BUFFER[1993]
    SLICE_X76Y112        LUT6 (Prop_lut6_I5_O)        0.045    -0.242 r  r_DISPLAY_BUFFER[1993]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    r_DISPLAY_BUFFER[1993]_i_1_n_0
    SLICE_X76Y112        FDRE                                         r  r_DISPLAY_BUFFER_reg[1993]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.860    -0.813    w_CLOCK_OUT1
    SLICE_X76Y112        FDRE                                         r  r_DISPLAY_BUFFER_reg[1993]/C
                         clock pessimism              0.237    -0.576    
    SLICE_X76Y112        FDRE (Hold_fdre_C_D)         0.121    -0.455    r_DISPLAY_BUFFER_reg[1993]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50hz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   CLOCK_50HZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y131    r_COM_COUNTER_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y133    r_COM_COUNTER_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y133    r_COM_COUNTER_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y134    r_COM_COUNTER_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y134    r_COM_COUNTER_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y134    r_COM_COUNTER_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y134    r_COM_COUNTER_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y135    r_COM_COUNTER_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y131    r_COM_COUNTER_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y131    r_COM_COUNTER_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y133    r_COM_COUNTER_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y133    r_COM_COUNTER_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y133    r_COM_COUNTER_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y133    r_COM_COUNTER_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y134    r_COM_COUNTER_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y134    r_COM_COUNTER_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y134    r_COM_COUNTER_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y134    r_COM_COUNTER_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y131    r_COM_COUNTER_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y131    r_COM_COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y133    r_COM_COUNTER_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y133    r_COM_COUNTER_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y133    r_COM_COUNTER_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y133    r_COM_COUNTER_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y134    r_COM_COUNTER_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y134    r_COM_COUNTER_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y134    r_COM_COUNTER_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y134    r_COM_COUNTER_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50hz
  To Clock:  clkfbout_clk_50hz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50hz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK_50HZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_50hz
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 4.503ns (56.226%)  route 3.506ns (43.774%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.694    -0.846    I2C_CONTROLLER/clk_out1
    SLICE_X76Y134        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  I2C_CONTROLLER/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           1.016     0.648    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[8]
    SLICE_X77Y135        LUT4 (Prop_lut4_I1_O)        0.324     0.972 f  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_2/O
                         net (fo=1, routed)           2.490     3.462    o_oled_sda_TRI
    F5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.701     7.163 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     7.163    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 4.147ns (60.239%)  route 2.737ns (39.761%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.696    -0.844    I2C_CONTROLLER/clk_out1
    SLICE_X77Y135        FDRE                                         r  I2C_CONTROLLER/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  I2C_CONTROLLER/scl_ena_reg/Q
                         net (fo=2, routed)           0.889     0.501    I2C_CONTROLLER/scl_ena_reg_n_0
    SLICE_X84Y135        LUT2 (Prop_lut2_I0_O)        0.124     0.625 f  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.848     2.473    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.567     6.040 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.040    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.010ns (51.566%)  route 0.949ns (48.434%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.596    -0.568    I2C_CONTROLLER/clk_out1
    SLICE_X83Y135        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  I2C_CONTROLLER/scl_clk_reg/Q
                         net (fo=1, routed)           0.268    -0.159    I2C_CONTROLLER/scl_clk_reg_n_0
    SLICE_X84Y135        LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.680     0.566    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.390 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.390    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/sda_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.073ns (46.786%)  route 1.220ns (53.214%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.587    -0.577    I2C_CONTROLLER/clk_out1
    SLICE_X77Y134        FDRE                                         r  I2C_CONTROLLER/sda_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  I2C_CONTROLLER/sda_int_reg/Q
                         net (fo=3, routed)           0.202    -0.234    I2C_CONTROLLER/sda_int_reg_n_0
    SLICE_X77Y135        LUT4 (Prop_lut4_I0_O)        0.046    -0.188 r  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_2/O
                         net (fo=1, routed)           1.018     0.830    o_oled_sda_TRI
    F5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.886     1.716 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     1.716    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_50hz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  i_clck (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_50hz

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 1.649ns (42.227%)  route 2.256ns (57.773%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.591     3.088    I2C_CONTROLLER/stretch_reg_0
    SLICE_X83Y135        LUT4 (Prop_lut4_I0_O)        0.152     3.240 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.665     3.904    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X83Y135        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        1.589    -1.432    I2C_CONTROLLER/clk_out1
    SLICE_X83Y135        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.309ns (24.991%)  route 0.929ns (75.009%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         0.264     0.264 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.590     0.855    I2C_CONTROLLER/stretch_reg_0
    SLICE_X83Y135        LUT4 (Prop_lut4_I0_O)        0.045     0.900 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.339     1.238    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X83Y135        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=2265, routed)        0.866    -0.806    I2C_CONTROLLER/clk_out1
    SLICE_X83Y135        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





