// Seed: 1543154403
module module_0;
  wire id_1;
  `define pp_2 0
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5
);
  generate
    wire id_7;
  endgenerate
  if (1'b0) begin
    always @(*);
  end else begin
    wire id_8;
  end
  module_0();
endmodule
module module_2;
  supply1 id_1 = 1;
  module_0();
endmodule
module module_3 (
    input wor id_0,
    output uwire id_1,
    output supply0 id_2#(1'b0, 1'b0),
    input uwire id_3,
    input supply0 id_4,
    output uwire id_5
);
  wand id_7;
  module_0();
  assign id_7 = 1;
endmodule
