/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [8:0] _03_;
  wire [6:0] _04_;
  reg [6:0] _05_;
  wire [19:0] _06_;
  wire [4:0] _07_;
  wire [8:0] _08_;
  wire [7:0] _09_;
  wire [5:0] _10_;
  reg [11:0] _11_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [22:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [15:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire [5:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [26:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[42] ? in_data[60] : in_data[3];
  assign celloutsig_0_5z = celloutsig_0_3z ? celloutsig_0_3z : celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_10z[1] ? celloutsig_0_18z : celloutsig_0_9z[2];
  assign celloutsig_0_3z = ~(celloutsig_0_1z[0] & celloutsig_0_1z[7]);
  assign celloutsig_0_15z = ~(in_data[43] & celloutsig_0_12z);
  assign celloutsig_0_12z = !(celloutsig_0_0z ? celloutsig_0_5z : celloutsig_0_9z[3]);
  assign celloutsig_0_6z = ~celloutsig_0_4z;
  assign celloutsig_1_19z = ~celloutsig_1_1z;
  assign celloutsig_0_24z = ~((celloutsig_0_21z | celloutsig_0_14z) & celloutsig_0_13z[9]);
  assign celloutsig_0_35z = ~(celloutsig_0_31z[0] ^ celloutsig_0_4z);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _05_ <= 7'h00;
    else _05_ <= { _04_[6], celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_5z };
  reg [4:0] _23_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 5'h00;
    else _23_ <= celloutsig_1_0z[8:4];
  assign { _07_[4:3], _00_, _07_[1:0] } = _23_;
  reg [8:0] _24_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _24_ <= 9'h000;
    else _24_ <= { celloutsig_0_1z[10:3], celloutsig_0_5z };
  assign { _08_[8:7], _02_, _08_[5:0] } = _24_;
  reg [7:0] _25_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _25_ <= 8'h00;
    else _25_ <= { in_data[15:13], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_0z };
  assign { _09_[7:5], _03_[8:7], _09_[2:0] } = _25_;
  reg [5:0] _26_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _26_ <= 6'h00;
    else _26_ <= { celloutsig_0_4z, celloutsig_0_9z };
  assign { _10_[5:1], _01_ } = _26_;
  reg [19:0] _27_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _27_ <= 20'h00000;
    else _27_ <= { celloutsig_0_1z[9:3], celloutsig_0_1z, celloutsig_0_0z };
  assign { _06_[19:4], _04_[6], _06_[2:0] } = _27_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _11_ <= 12'h000;
    else _11_ <= { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_1_1z = in_data[185:179] >= in_data[154:148];
  assign celloutsig_1_4z = { celloutsig_1_3z, _07_[4:3], _00_, _07_[1:0], celloutsig_1_1z } >= { in_data[178:174], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_20z = { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z } >= celloutsig_0_13z[7:2];
  assign celloutsig_0_37z = { celloutsig_0_25z[21:8], celloutsig_0_32z } > { _03_[8:7], _09_[2], celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_15z, _10_[5:1], _01_, celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_1_18z = { in_data[125:113], celloutsig_1_13z } > { in_data[185:180], celloutsig_1_4z, celloutsig_1_13z, _07_[4:3], _00_, _07_[1:0], celloutsig_1_7z };
  assign celloutsig_0_18z = { _06_[19:4], _04_[6], _06_[2:0], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_12z } > { _03_[7], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_14z = { in_data[77:75], celloutsig_0_12z } <= _08_[5:2];
  assign celloutsig_0_21z = ! { _06_[12:7], celloutsig_0_14z };
  assign celloutsig_0_29z = ! { _11_, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_21z };
  assign celloutsig_1_3z = in_data[162:158] || { _07_[4:3], _00_, _07_[1:0] };
  assign celloutsig_0_79z = { celloutsig_0_13z[8:5], celloutsig_0_69z, celloutsig_0_20z } % { 1'h1, celloutsig_0_31z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z } % { 1'h1, in_data[72:71] };
  assign celloutsig_0_28z = { celloutsig_0_26z[4:1], celloutsig_0_20z } != { _10_[4:1], celloutsig_0_5z };
  assign celloutsig_1_6z = - { celloutsig_1_0z[7:2], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, _07_[4:3], _00_, _07_[1:0], celloutsig_1_4z };
  assign celloutsig_1_10z = - celloutsig_1_9z[8:3];
  assign celloutsig_0_11z = - { _02_, _08_[5:4] };
  assign celloutsig_0_31z = { _08_[4:2], celloutsig_0_21z, celloutsig_0_29z } | { _06_[11], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[110:99] | in_data[139:128];
  assign celloutsig_0_9z = celloutsig_0_1z[8:4] | _08_[5:1];
  assign celloutsig_0_25z = { celloutsig_0_9z[3:2], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_11z } | { celloutsig_0_13z[11:5], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_16z, _08_[8:7], _02_, _08_[5:0] };
  assign celloutsig_0_26z = { in_data[3:0], celloutsig_0_12z, celloutsig_0_3z } | { _10_[4:1], _01_, celloutsig_0_21z };
  assign celloutsig_0_4z = & _06_[18:4];
  assign celloutsig_1_5z = & { celloutsig_1_4z, celloutsig_1_0z[3:0] };
  assign celloutsig_0_32z = ^ celloutsig_0_13z[10:2];
  assign celloutsig_0_34z = ^ { in_data[16:14], celloutsig_0_3z };
  assign celloutsig_0_69z = ^ celloutsig_0_42z[5:0];
  assign celloutsig_0_7z = ^ _06_[18:15];
  assign celloutsig_0_78z = ^ _05_[4:2];
  assign celloutsig_1_13z = ^ { celloutsig_1_10z[5:2], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_16z = ^ in_data[70:62];
  assign celloutsig_0_1z = in_data[79:68] >> in_data[26:15];
  assign celloutsig_1_9z = { celloutsig_1_0z[10:5], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z } >>> celloutsig_1_0z[11:3];
  assign celloutsig_0_13z = { in_data[36:28], celloutsig_0_10z } >>> _06_[15:4];
  assign celloutsig_0_36z = { _06_[16:4], _04_[6], _06_[2:1] } - { _08_[7], _11_, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_0_42z = { celloutsig_0_36z[13:8], celloutsig_0_37z } - { _08_[5:4], celloutsig_0_34z, celloutsig_0_35z, celloutsig_0_11z };
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_6z[14]) | celloutsig_1_5z);
  assign celloutsig_0_23z = ~((celloutsig_0_5z & celloutsig_0_0z) | celloutsig_0_16z);
  assign { _03_[6], _03_[1:0] } = { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_32z };
  assign _04_[5:0] = { celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_5z };
  assign _06_[3] = _04_[6];
  assign _07_[2] = _00_;
  assign _08_[6] = _02_;
  assign _09_[4:3] = _03_[8:7];
  assign _10_[0] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
