
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003692                       # Number of seconds simulated
sim_ticks                                  3691681401                       # Number of ticks simulated
final_tick                               533263025655                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 303787                       # Simulator instruction rate (inst/s)
host_op_rate                                   393283                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 283041                       # Simulator tick rate (ticks/s)
host_mem_usage                               16933168                       # Number of bytes of host memory used
host_seconds                                 13042.94                       # Real time elapsed on the host
sim_insts                                  3962278283                       # Number of instructions simulated
sim_ops                                    5129571770                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       239488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       199296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        60160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       133120                       # Number of bytes read from this memory
system.physmem.bytes_read::total               654336                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       238208                       # Number of bytes written to this memory
system.physmem.bytes_written::total            238208                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1871                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1557                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          470                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1040                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5112                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1861                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1861                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1456247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64872337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1594937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53985157                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1456247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16296097                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1525592                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     36059450                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               177246065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1456247                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1594937                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1456247                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1525592                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6033023                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          64525612                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               64525612                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          64525612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1456247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64872337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1594937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53985157                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1456247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16296097                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1525592                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     36059450                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              241771676                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8852954                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3082965                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2530976                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206403                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1306934                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1196008                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299386                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8826                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320294                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16799273                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3082965                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495394                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597276                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038058                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        833810                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633364                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8579781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.400948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.309436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4982505     58.07%     58.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354798      4.14%     62.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337088      3.93%     66.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          317029      3.70%     69.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260492      3.04%     72.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187896      2.19%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          136410      1.59%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208864      2.43%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794699     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8579781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.348241                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.897590                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475844                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       800312                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3438029                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41047                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824546                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496197                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3874                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19953100                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10452                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824546                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3658726                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         420111                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        99997                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289482                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286916                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19356047                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        153314                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82880                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26835209                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90169864                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90169864                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10040031                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3723                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2009                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           704459                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1896017                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1018849                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23379                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412987                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18041868                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3621                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14612551                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23174                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5710939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17429732                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          369                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8579781                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.703138                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838723                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3095403     36.08%     36.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1714446     19.98%     56.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1355468     15.80%     71.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       818000      9.53%     81.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836210      9.75%     91.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379771      4.43%     95.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243780      2.84%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        66830      0.78%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69873      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8579781                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63418     58.56%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20276     18.72%     77.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24607     22.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012244     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200516      1.37%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1548375     10.60%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849822      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14612551                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.650585                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108301                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007412                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37936356                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23756649                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14241118                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14720852                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45852                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       663654                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          442                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       236880                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824546                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         331800                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14014                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18045490                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        79577                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1896017                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1018849                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1999                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9529                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1440                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237948                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14372222                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1470073                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240327                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2305798                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020183                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835725                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.623438                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14251731                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14241118                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201583                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24883663                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.608629                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369784                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5807127                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205650                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7755235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.578184                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.108032                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3162196     40.77%     40.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050982     26.45%     67.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851628     10.98%     78.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       432746      5.58%     83.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       448528      5.78%     89.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227426      2.93%     92.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154415      1.99%     94.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89529      1.15%     95.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337785      4.36%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7755235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337785                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25463612                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36917742                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 273173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.885295                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.885295                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.129566                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.129566                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64974544                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19481171                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18740875                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8852954                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3076511                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2678223                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202041                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1532602                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1484533                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217384                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6226                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3749898                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17071767                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3076511                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1701917                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3619997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         938400                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        388379                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1843781                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96264                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8493386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.320285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4873389     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          644963      7.59%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          321810      3.79%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          237576      2.80%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          194599      2.29%     73.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170046      2.00%     75.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           58935      0.69%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213012      2.51%     79.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1779056     20.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8493386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.347512                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.928370                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3883780                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       362653                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3497288                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17602                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        732059                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341702                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3068                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19113815                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4654                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        732059                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4044978                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         164132                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45577                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3352240                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       154396                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18515387                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77568                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63286                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24551929                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84348009                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84348009                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16153623                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8398268                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2301                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1209                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           395103                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2815393                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       648278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8165                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       207549                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17426503                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2309                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14862492                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19881                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4993497                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13653638                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           90                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8493386                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.749890                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.859763                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3032233     35.70%     35.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1811270     21.33%     57.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       918192     10.81%     67.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1073139     12.63%     80.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       804760      9.48%     89.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514713      6.06%     96.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       221938      2.61%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65940      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51201      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8493386                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63616     73.09%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13494     15.50%     88.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9931     11.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11678627     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119252      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1088      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2525633     16.99%     96.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       537892      3.62%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14862492                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.678817                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              87041                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005856                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38325289                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22422424                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14353631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14949533                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24328                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       783768                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169715                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        732059                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         100660                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7352                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17428812                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        66655                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2815393                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       648278                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1202                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4039                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           51                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       101985                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119529                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221514                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14543608                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2416855                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318881                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2940566                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2178678                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            523711                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.642797                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14380205                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14353631                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8652488                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21388225                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.621338                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404544                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10816032                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12311648                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5117264                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2219                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200145                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7761327                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.586281                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.295157                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3608856     46.50%     46.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1663747     21.44%     67.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       901063     11.61%     79.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329638      4.25%     83.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       284049      3.66%     87.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126025      1.62%     89.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       305668      3.94%     93.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81716      1.05%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       460565      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7761327                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10816032                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12311648                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2510181                       # Number of memory references committed
system.switch_cpus1.commit.loads              2031618                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1924567                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10754909                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168294                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       460565                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24729570                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35590891                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 359568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10816032                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12311648                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10816032                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.818503                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.818503                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.221743                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.221743                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67304832                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18860324                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19679433                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2214                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8852954                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3259390                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2655526                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       220597                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1334665                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1270139                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          344251                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9786                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3417107                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17787099                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3259390                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1614390                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3944328                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1133789                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        549584                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1674376                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        89709                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8822221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.493525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.320334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4877893     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          412175      4.67%     59.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          407392      4.62%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          505728      5.73%     70.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          154135      1.75%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          198363      2.25%     74.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          166871      1.89%     76.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          152611      1.73%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1947053     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8822221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368170                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.009171                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3582933                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       521993                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3770648                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35753                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        910887                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       551788                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          306                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21207536                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1822                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        910887                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3745214                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          50358                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       283503                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3641893                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       190359                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20480308                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        118269                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        50895                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28766351                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     95418874                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     95418874                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17865193                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10901114                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3810                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2031                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           521292                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1896072                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       981410                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9282                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       297236                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19254267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3823                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15508878                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        32756                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6412421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19369218                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          201                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8822221                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.757934                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909372                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3169987     35.93%     35.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1824607     20.68%     56.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1214527     13.77%     70.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       847425      9.61%     79.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       842675      9.55%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       402959      4.57%     94.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       385523      4.37%     98.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        61835      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        72683      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8822221                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          98132     75.81%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15974     12.34%     88.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15347     11.86%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12961310     83.57%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       193927      1.25%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1772      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1535838      9.90%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       816031      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15508878                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.751831                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             129453                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008347                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40002184                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25670641                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15075878                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15638331                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18896                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       730047                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       241189                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        910887                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          26754                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4565                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19258094                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        41944                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1896072                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       981410                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2019                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3561                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       133765                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       124153                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       257918                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15241199                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1433051                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       267677                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2222006                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2176614                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            788955                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.721595                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15093431                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15075878                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9789156                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27627284                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.702921                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354329                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10391818                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12809950                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6448169                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3622                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       222227                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7911334                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.619190                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.158553                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3147679     39.79%     39.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2146275     27.13%     66.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       873187     11.04%     77.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       474468      6.00%     83.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       416270      5.26%     89.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       169425      2.14%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       189274      2.39%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       112000      1.42%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       382756      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7911334                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10391818                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12809950                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1906246                       # Number of memory references committed
system.switch_cpus2.commit.loads              1166025                       # Number of loads committed
system.switch_cpus2.commit.membars               1800                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1858976                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11531469                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       264749                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       382756                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26786515                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39428021                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  30733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10391818                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12809950                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10391818                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851916                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851916                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.173825                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173825                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68413669                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20957011                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19589430                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3616                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8852954                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3152326                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2567230                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211285                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1300646                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1221518                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          333807                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9451                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3147117                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17409278                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3152326                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1555325                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3832723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1134790                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        687410                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1541174                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89837                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8586786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.508375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.303973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4754063     55.36%     55.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          334407      3.89%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          274051      3.19%     62.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          658220      7.67%     70.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          176786      2.06%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          238718      2.78%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163741      1.91%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95869      1.12%     77.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1890931     22.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8586786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.356076                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.966494                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3284886                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       673448                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3685862                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23367                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        919221                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       535717                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          326                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20852034                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1654                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        919221                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3525599                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         104680                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       222051                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3463506                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       351724                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20114305                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139959                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       114745                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28119149                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93923673                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93923673                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17285974                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10833171                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4214                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2523                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           985025                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1889980                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       981675                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19905                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       328546                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18998815                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4214                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15077509                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30993                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6523895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20113053                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          774                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8586786                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755897                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895275                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3024162     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1832971     21.35%     56.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1187156     13.83%     70.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       886403     10.32%     80.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       770026      8.97%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       401950      4.68%     94.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       341812      3.98%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        68157      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74149      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8586786                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          89304     69.64%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19614     15.29%     84.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19323     15.07%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12530789     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       210531      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1685      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1507183     10.00%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       827321      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15077509                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.703105                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             128242                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008506                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38901039                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25527111                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14693160                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15205751                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57368                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       744911                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          361                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       247480                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           78                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        919221                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          56953                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8077                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19003031                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44673                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1889980                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       981675                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2500                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127905                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120473                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       248378                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14840922                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1412680                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       236587                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2218987                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2091097                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            806307                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.676381                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14703224                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14693160                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9556765                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27151100                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.659690                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351984                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10129753                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12450664                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6552524                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       214750                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7667565                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.623809                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143778                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2995223     39.06%     39.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2114798     27.58%     66.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       853920     11.14%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       491592      6.41%     84.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       392000      5.11%     89.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       164320      2.14%     91.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       193147      2.52%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        95752      1.25%     95.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       366813      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7667565                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10129753                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12450664                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1879264                       # Number of memory references committed
system.switch_cpus3.commit.loads              1145069                       # Number of loads committed
system.switch_cpus3.commit.membars               1710                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1785996                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11221923                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       253866                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       366813                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26303771                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38926183                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 266168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10129753                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12450664                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10129753                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.873956                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.873956                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.144223                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.144223                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66773844                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20288248                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19232940                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3434                       # number of misc regfile writes
system.l20.replacements                          1913                       # number of replacements
system.l20.tagsinuse                      8190.961303                       # Cycle average of tags in use
system.l20.total_refs                          629510                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10105                       # Sample count of references to valid blocks.
system.l20.avg_refs                         62.296883                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           28.082291                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.130353                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   930.264392                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7194.484267                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003428                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004655                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.113558                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.878233                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999873                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         8468                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8469                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1889                       # number of Writeback hits
system.l20.Writeback_hits::total                 1889                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         8516                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8517                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         8516                       # number of overall hits
system.l20.overall_hits::total                   8517                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1871                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1913                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1871                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1913                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1871                       # number of overall misses
system.l20.overall_misses::total                 1913                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     12001166                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    303658607                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      315659773                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     12001166                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    303658607                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       315659773                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     12001166                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    303658607                       # number of overall miss cycles
system.l20.overall_miss_latency::total      315659773                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10339                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10382                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1889                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1889                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10387                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10430                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10387                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10430                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.180965                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.184261                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.180129                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.183413                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.180129                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.183413                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 285742.047619                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 162297.491716                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 165007.722426                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 285742.047619                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 162297.491716                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 165007.722426                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 285742.047619                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 162297.491716                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 165007.722426                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 510                       # number of writebacks
system.l20.writebacks::total                      510                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1871                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1913                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1871                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1913                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1871                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1913                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     11524949                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    282365343                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    293890292                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     11524949                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    282365343                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    293890292                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     11524949                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    282365343                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    293890292                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.180965                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.184261                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.180129                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.183413                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.180129                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.183413                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 274403.547619                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150916.805452                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 153627.962363                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 274403.547619                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 150916.805452                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 153627.962363                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 274403.547619                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 150916.805452                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 153627.962363                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1601                       # number of replacements
system.l21.tagsinuse                      8191.403519                       # Cycle average of tags in use
system.l21.total_refs                          164981                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9793                       # Sample count of references to valid blocks.
system.l21.avg_refs                         16.846829                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          213.195571                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    40.043416                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   809.925157                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7128.239375                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.026025                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004888                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.098868                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.870146                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999927                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4091                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4094                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1102                       # number of Writeback hits
system.l21.Writeback_hits::total                 1102                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4115                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4118                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4115                       # number of overall hits
system.l21.overall_hits::total                   4118                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1557                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1603                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1557                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1603                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1557                       # number of overall misses
system.l21.overall_misses::total                 1603                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     15182299                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    214057106                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      229239405                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     15182299                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    214057106                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       229239405                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     15182299                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    214057106                       # number of overall miss cycles
system.l21.overall_miss_latency::total      229239405                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           49                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5648                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5697                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1102                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1102                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5672                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5721                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5672                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5721                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.938776                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275673                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.281376                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.938776                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.274506                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.280196                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.938776                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.274506                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.280196                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 330049.978261                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 137480.479127                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 143006.490954                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 330049.978261                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 137480.479127                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 143006.490954                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 330049.978261                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 137480.479127                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 143006.490954                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 288                       # number of writebacks
system.l21.writebacks::total                      288                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1557                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1603                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1557                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1603                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1557                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1603                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     14643421                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    195543888                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    210187309                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     14643421                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    195543888                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    210187309                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     14643421                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    195543888                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    210187309                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.938776                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275673                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.281376                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.938776                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.274506                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.280196                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.938776                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.274506                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.280196                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 318335.239130                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 125590.165703                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 131121.215845                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 318335.239130                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 125590.165703                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 131121.215845                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 318335.239130                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 125590.165703                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 131121.215845                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           511                       # number of replacements
system.l22.tagsinuse                      8190.575945                       # Cycle average of tags in use
system.l22.total_refs                          324117                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8703                       # Sample count of references to valid blocks.
system.l22.avg_refs                         37.241986                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          393.966953                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    39.416284                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   253.624786                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7503.567922                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.048092                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004812                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.030960                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.915963                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999826                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3570                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3571                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1114                       # number of Writeback hits
system.l22.Writeback_hits::total                 1114                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           40                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   40                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3610                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3611                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3610                       # number of overall hits
system.l22.overall_hits::total                   3611                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          470                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  512                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          470                       # number of demand (read+write) misses
system.l22.demand_misses::total                   512                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          470                       # number of overall misses
system.l22.overall_misses::total                  512                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     17241317                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     79727831                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       96969148                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     17241317                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     79727831                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        96969148                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     17241317                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     79727831                       # number of overall miss cycles
system.l22.overall_miss_latency::total       96969148                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4040                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4083                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1114                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1114                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           40                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               40                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4080                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4123                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4080                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4123                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.116337                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.125398                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.115196                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.124181                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.115196                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.124181                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 410507.547619                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169633.682979                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 189392.867188                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 410507.547619                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169633.682979                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 189392.867188                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 410507.547619                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169633.682979                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 189392.867188                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 343                       # number of writebacks
system.l22.writebacks::total                      343                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          470                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             512                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          470                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              512                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          470                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             512                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     16764045                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     74375741                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     91139786                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     16764045                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     74375741                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     91139786                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     16764045                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     74375741                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     91139786                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.116337                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.125398                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.115196                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.124181                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.115196                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.124181                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 399143.928571                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 158246.257447                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 178007.394531                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 399143.928571                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 158246.257447                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 178007.394531                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 399143.928571                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 158246.257447                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 178007.394531                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1084                       # number of replacements
system.l23.tagsinuse                      8190.223853                       # Cycle average of tags in use
system.l23.total_refs                          520325                       # Total number of references to valid blocks.
system.l23.sampled_refs                          9275                       # Sample count of references to valid blocks.
system.l23.avg_refs                         56.099730                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          539.198707                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    40.311278                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   542.618442                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7068.095426                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.065820                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004921                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.066238                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.862805                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999783                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4542                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4543                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2688                       # number of Writeback hits
system.l23.Writeback_hits::total                 2688                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4594                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4595                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4594                       # number of overall hits
system.l23.overall_hits::total                   4595                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1039                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1083                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1040                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1084                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1040                       # number of overall misses
system.l23.overall_misses::total                 1084                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     13982406                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    153368242                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      167350648                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       128084                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       128084                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     13982406                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    153496326                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       167478732                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     13982406                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    153496326                       # number of overall miss cycles
system.l23.overall_miss_latency::total      167478732                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5581                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5626                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2688                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2688                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5634                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5679                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5634                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5679                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.186167                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.192499                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.018868                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.184594                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.190879                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.184594                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.190879                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 317781.954545                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147611.397498                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 154525.067405                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       128084                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       128084                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 317781.954545                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147592.621154                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 154500.675277                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 317781.954545                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147592.621154                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 154500.675277                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 720                       # number of writebacks
system.l23.writebacks::total                      720                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1039                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1083                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1040                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1084                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1040                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1084                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     13480608                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    141491756                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    154972364                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       116754                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       116754                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     13480608                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    141608510                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    155089118                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     13480608                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    141608510                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    155089118                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.186167                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.192499                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.184594                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.190879                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.184594                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.190879                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 306377.454545                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 136180.708373                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 143095.442290                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       116754                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       116754                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 306377.454545                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 136162.028846                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 143071.142066                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 306377.454545                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 136162.028846                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 143071.142066                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               578.190745                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641993                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1715140.398973                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.069655                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   539.121090                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062612                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863976                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926588                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633299                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633299                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633299                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633299                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633299                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633299                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           65                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           65                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           65                       # number of overall misses
system.cpu0.icache.overall_misses::total           65                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     19098130                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     19098130                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     19098130                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     19098130                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     19098130                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     19098130                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633364                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633364                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633364                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633364                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 293817.384615                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 293817.384615                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 293817.384615                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 293817.384615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 293817.384615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 293817.384615                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     12216287                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     12216287                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     12216287                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     12216287                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     12216287                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     12216287                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 284099.697674                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 284099.697674                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 284099.697674                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 284099.697674                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 284099.697674                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 284099.697674                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10387                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174379056                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10643                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16384.389364                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.243704                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.756296                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899389                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100611                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1134250                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1134250                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778473                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1805                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1805                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1912723                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1912723                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1912723                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1912723                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36325                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36325                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          172                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36497                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36497                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36497                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36497                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1816219734                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1816219734                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6198193                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6198193                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1822417927                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1822417927                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1822417927                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1822417927                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1170575                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1170575                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1949220                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1949220                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1949220                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1949220                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031032                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031032                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000221                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000221                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018724                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018724                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018724                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018724                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49999.166800                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49999.166800                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36036.005814                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36036.005814                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49933.362386                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49933.362386                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49933.362386                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49933.362386                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1889                       # number of writebacks
system.cpu0.dcache.writebacks::total             1889                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        25986                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        25986                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          124                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          124                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26110                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26110                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10339                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10339                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10387                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10387                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10387                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10387                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    382893170                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    382893170                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       913196                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       913196                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    383806366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    383806366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    383806366                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    383806366                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008832                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008832                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005329                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005329                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005329                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005329                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 37033.868846                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37033.868846                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19024.916667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19024.916667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 36950.646577                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 36950.646577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 36950.646577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 36950.646577                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               559.072614                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913285032                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1610731.978836                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.953013                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.119601                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.070438                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825512                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.895950                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1843723                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1843723                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1843723                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1843723                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1843723                       # number of overall hits
system.cpu1.icache.overall_hits::total        1843723                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     17743999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     17743999                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     17743999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     17743999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     17743999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     17743999                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1843781                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1843781                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1843781                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1843781                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1843781                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1843781                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 305931.017241                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 305931.017241                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 305931.017241                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 305931.017241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 305931.017241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 305931.017241                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     15415638                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     15415638                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     15415638                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     15415638                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     15415638                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     15415638                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 314604.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 314604.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 314604.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 314604.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 314604.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 314604.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5672                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206885866                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5928                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34899.774966                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.417080                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.582920                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.802410                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.197590                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2198909                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2198909                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       476203                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        476203                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1181                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1181                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1107                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1107                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2675112                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2675112                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2675112                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2675112                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17433                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17433                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           77                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17510                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17510                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17510                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17510                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1403121627                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1403121627                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2531134                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2531134                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1405652761                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1405652761                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1405652761                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1405652761                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2216342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2216342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       476280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2692622                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2692622                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2692622                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2692622                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007866                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007866                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000162                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000162                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006503                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006503                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006503                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006503                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 80486.527104                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80486.527104                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32871.870130                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32871.870130                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 80277.142262                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80277.142262                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 80277.142262                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80277.142262                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1102                       # number of writebacks
system.cpu1.dcache.writebacks::total             1102                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11785                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11785                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           53                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11838                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11838                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11838                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11838                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5648                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5648                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5672                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5672                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    246032760                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    246032760                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       515003                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       515003                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    246547763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    246547763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    246547763                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    246547763                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 43561.041076                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43561.041076                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21458.458333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21458.458333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 43467.518159                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43467.518159                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 43467.518159                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43467.518159                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               509.176613                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008007064                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   511                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1972616.563601                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.176613                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065988                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.815988                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1674316                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1674316                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1674316                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1674316                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1674316                       # number of overall hits
system.cpu2.icache.overall_hits::total        1674316                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           60                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           60                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           60                       # number of overall misses
system.cpu2.icache.overall_misses::total           60                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     24994734                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24994734                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     24994734                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24994734                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     24994734                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24994734                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1674376                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1674376                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1674376                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1674376                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1674376                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1674376                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 416578.900000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 416578.900000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 416578.900000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 416578.900000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 416578.900000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 416578.900000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     17385193                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     17385193                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     17385193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     17385193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     17385193                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     17385193                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 404306.813953                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 404306.813953                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 404306.813953                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 404306.813953                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 404306.813953                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 404306.813953                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4080                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148937244                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4336                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34348.995387                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.235752                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.764248                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.872015                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.127985                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1123422                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1123422                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       736318                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        736318                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1957                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1957                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1808                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1808                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1859740                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1859740                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1859740                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1859740                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7878                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7878                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          169                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          169                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8047                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8047                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8047                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8047                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    312797196                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    312797196                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6070950                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6070950                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    318868146                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    318868146                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    318868146                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    318868146                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1131300                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1131300                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       736487                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       736487                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1867787                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1867787                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1867787                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1867787                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006964                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006964                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000229                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000229                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004308                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004308                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004308                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004308                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39705.153085                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39705.153085                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 35922.781065                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35922.781065                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39625.717162                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39625.717162                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39625.717162                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39625.717162                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1114                       # number of writebacks
system.cpu2.dcache.writebacks::total             1114                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3838                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3838                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          129                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3967                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3967                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3967                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3967                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4040                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4040                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4080                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4080                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4080                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4080                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    113210984                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    113210984                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1032816                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1032816                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    114243800                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    114243800                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    114243800                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    114243800                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003571                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003571                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002184                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002184                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002184                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002184                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 28022.520792                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28022.520792                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 25820.400000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 25820.400000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 28000.931373                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28000.931373                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 28000.931373                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28000.931373                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               515.982637                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004757766                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1935949.452794                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.982637                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067280                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.826895                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1541102                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1541102                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1541102                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1541102                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1541102                       # number of overall hits
system.cpu3.icache.overall_hits::total        1541102                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           72                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           72                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           72                       # number of overall misses
system.cpu3.icache.overall_misses::total           72                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     20804055                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     20804055                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     20804055                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     20804055                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     20804055                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     20804055                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1541174                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1541174                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1541174                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1541174                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1541174                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1541174                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 288945.208333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 288945.208333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 288945.208333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 288945.208333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 288945.208333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 288945.208333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           27                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           27                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           27                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     14122110                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     14122110                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     14122110                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     14122110                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     14122110                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     14122110                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 313824.666667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 313824.666667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 313824.666667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 313824.666667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 313824.666667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 313824.666667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5634                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158220371                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5890                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26862.541766                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.670621                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.329379                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881526                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118474                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1073170                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1073170                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       730007                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        730007                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1876                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1876                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1717                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1717                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1803177                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1803177                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1803177                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1803177                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14025                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14025                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          578                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          578                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14603                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14603                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14603                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14603                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    806232819                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    806232819                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     61865692                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     61865692                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    868098511                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    868098511                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    868098511                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    868098511                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1087195                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1087195                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       730585                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       730585                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1717                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1717                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1817780                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1817780                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1817780                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1817780                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012900                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012900                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000791                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000791                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008033                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008033                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008033                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008033                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 57485.405989                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 57485.405989                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 107034.069204                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 107034.069204                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 59446.587071                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 59446.587071                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 59446.587071                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 59446.587071                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       328793                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 109597.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2688                       # number of writebacks
system.cpu3.dcache.writebacks::total             2688                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8444                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8444                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          525                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          525                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8969                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8969                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8969                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8969                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5581                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5581                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5634                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5634                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5634                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5634                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    194035732                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    194035732                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1244244                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1244244                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    195279976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    195279976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    195279976                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    195279976                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005133                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005133                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003099                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003099                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003099                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003099                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 34767.197993                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 34767.197993                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23476.301887                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23476.301887                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 34660.982606                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34660.982606                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 34660.982606                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 34660.982606                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
