{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2009 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 23 13:12:06 2014 " "Info: Processing started: Wed Jul 23 13:12:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit kirsch --effort=fast --part=EP2C35F672C7 " "Info: Command: quartus_fit kirsch --effort=fast --part=EP2C35F672C7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "kirsch EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"kirsch\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "95 95 " "Warning: No exact pin location assignment(s) for 95 pins of 95 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_valid " "Info: Pin o_valid not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_valid } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4813 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_valid } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_edge " "Info: Pin o_edge not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_edge } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4837 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_edge } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_dir\[0\] " "Info: Pin o_dir\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_dir[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4861 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_dir[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_dir\[1\] " "Info: Pin o_dir\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_dir[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4853 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_dir[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_dir\[2\] " "Info: Pin o_dir\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_dir[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4845 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_dir[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_mode\[0\] " "Info: Pin o_mode\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_mode[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4829 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_mode[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_mode\[1\] " "Info: Pin o_mode\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_mode[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4821 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_mode[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[0\] " "Info: Pin o_row\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4997 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[1\] " "Info: Pin o_row\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4989 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[2\] " "Info: Pin o_row\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4981 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[3\] " "Info: Pin o_row\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4973 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[4\] " "Info: Pin o_row\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[4] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4965 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[5\] " "Info: Pin o_row\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[5] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4957 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[6\] " "Info: Pin o_row\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[6] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4949 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[7\] " "Info: Pin o_row\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[7] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4941 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[0\] " "Info: Pin debug_led_red\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5349 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[1\] " "Info: Pin debug_led_red\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5341 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[2\] " "Info: Pin debug_led_red\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5269 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[3\] " "Info: Pin debug_led_red\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5261 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[4\] " "Info: Pin debug_led_red\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[4] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5253 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[5\] " "Info: Pin debug_led_red\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[5] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5245 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[6\] " "Info: Pin debug_led_red\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[6] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5237 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[7\] " "Info: Pin debug_led_red\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[7] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5229 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[8\] " "Info: Pin debug_led_red\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[8] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5221 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[9\] " "Info: Pin debug_led_red\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[9] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5213 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[10\] " "Info: Pin debug_led_red\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[10] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5333 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[11\] " "Info: Pin debug_led_red\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[11] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5325 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[12\] " "Info: Pin debug_led_red\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[12] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5317 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[13\] " "Info: Pin debug_led_red\[13\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[13] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5309 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[14\] " "Info: Pin debug_led_red\[14\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[14] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5301 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[15\] " "Info: Pin debug_led_red\[15\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[15] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5293 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[16\] " "Info: Pin debug_led_red\[16\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[16] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5285 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[17\] " "Info: Pin debug_led_red\[17\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[17] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5277 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[0\] " "Info: Pin debug_led_grn\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5397 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[1\] " "Info: Pin debug_led_grn\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5389 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[2\] " "Info: Pin debug_led_grn\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5381 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[3\] " "Info: Pin debug_led_grn\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5373 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[4\] " "Info: Pin debug_led_grn\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[4] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5365 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[5\] " "Info: Pin debug_led_grn\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[5] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5357 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_0\[0\] " "Info: Pin debug_num_0\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_0[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5205 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_0\[1\] " "Info: Pin debug_num_0\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_0[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5197 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_0\[2\] " "Info: Pin debug_num_0\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_0[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5189 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_0\[3\] " "Info: Pin debug_num_0\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_0[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5181 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_1\[0\] " "Info: Pin debug_num_1\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_1[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5173 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_1\[1\] " "Info: Pin debug_num_1\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_1[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5165 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_1\[2\] " "Info: Pin debug_num_1\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_1[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5157 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_1\[3\] " "Info: Pin debug_num_1\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_1[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5149 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[0\] " "Info: Pin debug_num_2\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5141 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[1\] " "Info: Pin debug_num_2\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5133 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[2\] " "Info: Pin debug_num_2\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5125 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[3\] " "Info: Pin debug_num_2\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5117 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[0\] " "Info: Pin debug_num_3\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5109 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[1\] " "Info: Pin debug_num_3\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5101 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[2\] " "Info: Pin debug_num_3\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5093 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[3\] " "Info: Pin debug_num_3\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5085 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[0\] " "Info: Pin debug_num_4\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5077 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[1\] " "Info: Pin debug_num_4\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5069 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[2\] " "Info: Pin debug_num_4\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5061 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[3\] " "Info: Pin debug_num_4\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5053 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[0\] " "Info: Pin debug_num_5\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5045 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[1\] " "Info: Pin debug_num_5\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5037 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[2\] " "Info: Pin debug_num_5\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5029 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[3\] " "Info: Pin debug_num_5\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5021 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_clock " "Info: Pin i_clock not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_clock } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5013 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_reset " "Info: Pin i_reset not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_reset } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5005 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_valid " "Info: Pin i_valid not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_valid } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4869 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_valid } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[7\] " "Info: Pin i_pixel\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[7] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4877 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[6\] " "Info: Pin i_pixel\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[6] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4885 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[5\] " "Info: Pin i_pixel\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[5] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4893 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[4\] " "Info: Pin i_pixel\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[4] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4901 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[3\] " "Info: Pin i_pixel\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4909 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[2\] " "Info: Pin i_pixel\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4917 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[1\] " "Info: Pin i_pixel\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4925 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[0\] " "Info: Pin i_pixel\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4933 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_key\[1\] " "Info: Pin debug_key\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_key[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4479 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_key[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_key\[2\] " "Info: Pin debug_key\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_key[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4479 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_key[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_key\[3\] " "Info: Pin debug_key\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_key[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4479 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_key[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[0\] " "Info: Pin debug_switch\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[1\] " "Info: Pin debug_switch\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[2\] " "Info: Pin debug_switch\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[3\] " "Info: Pin debug_switch\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[4\] " "Info: Pin debug_switch\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[4] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[5\] " "Info: Pin debug_switch\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[5] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[6\] " "Info: Pin debug_switch\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[6] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[7\] " "Info: Pin debug_switch\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[7] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[8\] " "Info: Pin debug_switch\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[8] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[9\] " "Info: Pin debug_switch\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[9] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[10\] " "Info: Pin debug_switch\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[10] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[11\] " "Info: Pin debug_switch\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[11] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[12\] " "Info: Pin debug_switch\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[12] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[13\] " "Info: Pin debug_switch\[13\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[13] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[14\] " "Info: Pin debug_switch\[14\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[14] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[15\] " "Info: Pin debug_switch\[15\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[15] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[16\] " "Info: Pin debug_switch\[16\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[16] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[17\] " "Info: Pin debug_switch\[17\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[17] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node i_clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_clock } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5013 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "94 unused 3.3V 31 63 0 " "Info: Number of I/O pins in group: 94 (unused VREF, 3.3V VCCIO, 31 input, 63 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register validBit_0_ register r9_7_ -6.22 ns " "Info: Slack time is -6.22 ns between source register \"validBit_0_\" and destination register \"r9_7_\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.761 ns + Largest register register " "Info: + Largest register to register requirement is 0.761 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clock destination 2.672 ns   Shortest register " "Info:   Shortest clock path from clock \"i_clock\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns i_clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'i_clock'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4465 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns i_clock~clkctrl 2 COMB Unassigned 571 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 571; COMB Node = 'i_clock~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { i_clock i_clock~clkctrl } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4465 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns r9_7_ 3 REG Unassigned 4 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'r9_7_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { i_clock~clkctrl r9_7_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 6742 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4465 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clock destination 2.672 ns   Longest register " "Info:   Longest clock path from clock \"i_clock\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns i_clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'i_clock'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4465 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns i_clock~clkctrl 2 COMB Unassigned 571 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 571; COMB Node = 'i_clock~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { i_clock i_clock~clkctrl } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4465 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns r9_7_ 3 REG Unassigned 4 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'r9_7_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { i_clock~clkctrl r9_7_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 6742 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4465 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clock source 2.672 ns   Shortest register " "Info:   Shortest clock path from clock \"i_clock\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns i_clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'i_clock'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4465 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns i_clock~clkctrl 2 COMB Unassigned 571 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 571; COMB Node = 'i_clock~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { i_clock i_clock~clkctrl } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4465 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns validBit_0_ 3 REG Unassigned 26 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 26; REG Node = 'validBit_0_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { i_clock~clkctrl validBit_0_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 6993 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4465 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clock source 2.672 ns   Longest register " "Info:   Longest clock path from clock \"i_clock\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns i_clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'i_clock'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4465 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns i_clock~clkctrl 2 COMB Unassigned 571 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 571; COMB Node = 'i_clock~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { i_clock i_clock~clkctrl } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4465 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns validBit_0_ 3 REG Unassigned 26 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 26; REG Node = 'validBit_0_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { i_clock~clkctrl validBit_0_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 6993 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4465 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns   " "Info:   Micro clock to output delay of source is 0.277 ns" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 6993 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns   " "Info:   Micro setup delay of destination is -0.038 ns" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 6742 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.981 ns - Longest register register " "Info: - Longest register to register delay is 6.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns validBit_0_ 1 REG Unassigned 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 26; REG Node = 'validBit_0_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { validBit_0_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 6993 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.322 ns) 1.326 ns nx51677z11 2 COMB Unassigned 16 " "Info: 2: + IC(1.004 ns) + CELL(0.322 ns) = 1.326 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'nx51677z11'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.326 ns" { validBit_0_ nx51677z11 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 9209 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.521 ns) 2.236 ns nx51677z18 3 COMB Unassigned 1 " "Info: 3: + IC(0.389 ns) + CELL(0.521 ns) = 2.236 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'nx51677z18'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.910 ns" { nx51677z11 nx51677z18 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 8292 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.178 ns) 3.486 ns r2_6n3s1f2_2_ 4 COMB Unassigned 2 " "Info: 4: + IC(1.072 ns) + CELL(0.178 ns) = 3.486 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'r2_6n3s1f2_2_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.250 ns" { nx51677z18 r2_6n3s1f2_2_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 8131 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.517 ns) 5.062 ns add_8_0:r2_add8_6i49\|nx44952z16 5 COMB Unassigned 2 " "Info: 5: + IC(1.059 ns) + CELL(0.517 ns) = 5.062 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'add_8_0:r2_add8_6i49\|nx44952z16'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.576 ns" { r2_6n3s1f2_2_ add_8_0:r2_add8_6i49|nx44952z16 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2117 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.142 ns add_8_0:r2_add8_6i49\|nx44952z13 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.142 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'add_8_0:r2_add8_6i49\|nx44952z13'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { add_8_0:r2_add8_6i49|nx44952z16 add_8_0:r2_add8_6i49|nx44952z13 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2125 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.222 ns add_8_0:r2_add8_6i49\|nx44952z10 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.222 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'add_8_0:r2_add8_6i49\|nx44952z10'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { add_8_0:r2_add8_6i49|nx44952z13 add_8_0:r2_add8_6i49|nx44952z10 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2133 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.302 ns add_8_0:r2_add8_6i49\|nx44952z7 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.302 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'add_8_0:r2_add8_6i49\|nx44952z7'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { add_8_0:r2_add8_6i49|nx44952z10 add_8_0:r2_add8_6i49|nx44952z7 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2141 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.382 ns add_8_0:r2_add8_6i49\|nx44952z4 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.382 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'add_8_0:r2_add8_6i49\|nx44952z4'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { add_8_0:r2_add8_6i49|nx44952z7 add_8_0:r2_add8_6i49|nx44952z4 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2149 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.840 ns add_8_0:r2_add8_6i49\|nx44952z1 10 COMB Unassigned 3 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 5.840 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'add_8_0:r2_add8_6i49\|nx44952z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { add_8_0:r2_add8_6i49|nx44952z4 add_8_0:r2_add8_6i49|nx44952z1 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2153 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.096 ns) 6.981 ns r9_7_ 11 REG Unassigned 4 " "Info: 11: + IC(1.045 ns) + CELL(0.096 ns) = 6.981 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'r9_7_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.141 ns" { add_8_0:r2_add8_6i49|nx44952z1 r9_7_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 6742 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.412 ns ( 34.55 % ) " "Info: Total cell delay = 2.412 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.569 ns ( 65.45 % ) " "Info: Total interconnect delay = 4.569 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.981 ns" { validBit_0_ nx51677z11 nx51677z18 r2_6n3s1f2_2_ add_8_0:r2_add8_6i49|nx44952z16 add_8_0:r2_add8_6i49|nx44952z13 add_8_0:r2_add8_6i49|nx44952z10 add_8_0:r2_add8_6i49|nx44952z7 add_8_0:r2_add8_6i49|nx44952z4 add_8_0:r2_add8_6i49|nx44952z1 r9_7_ } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.981 ns" { validBit_0_ nx51677z11 nx51677z18 r2_6n3s1f2_2_ add_8_0:r2_add8_6i49|nx44952z16 add_8_0:r2_add8_6i49|nx44952z13 add_8_0:r2_add8_6i49|nx44952z10 add_8_0:r2_add8_6i49|nx44952z7 add_8_0:r2_add8_6i49|nx44952z4 add_8_0:r2_add8_6i49|nx44952z1 r9_7_ } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.981 ns register register " "Info: Estimated most critical path is register to register delay of 6.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns validBit_0_ 1 REG LAB_X53_Y14 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X53_Y14; Fanout = 26; REG Node = 'validBit_0_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { validBit_0_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 6993 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.322 ns) 1.326 ns nx51677z11 2 COMB LAB_X54_Y17 16 " "Info: 2: + IC(1.004 ns) + CELL(0.322 ns) = 1.326 ns; Loc. = LAB_X54_Y17; Fanout = 16; COMB Node = 'nx51677z11'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.326 ns" { validBit_0_ nx51677z11 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 9209 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.521 ns) 2.236 ns nx51677z18 3 COMB LAB_X55_Y17 1 " "Info: 3: + IC(0.389 ns) + CELL(0.521 ns) = 2.236 ns; Loc. = LAB_X55_Y17; Fanout = 1; COMB Node = 'nx51677z18'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.910 ns" { nx51677z11 nx51677z18 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 8292 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.178 ns) 3.486 ns r2_6n3s1f2_2_ 4 COMB LAB_X54_Y16 2 " "Info: 4: + IC(1.072 ns) + CELL(0.178 ns) = 3.486 ns; Loc. = LAB_X54_Y16; Fanout = 2; COMB Node = 'r2_6n3s1f2_2_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.250 ns" { nx51677z18 r2_6n3s1f2_2_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 8131 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.517 ns) 5.062 ns add_8_0:r2_add8_6i49\|nx44952z16 5 COMB LAB_X54_Y14 2 " "Info: 5: + IC(1.059 ns) + CELL(0.517 ns) = 5.062 ns; Loc. = LAB_X54_Y14; Fanout = 2; COMB Node = 'add_8_0:r2_add8_6i49\|nx44952z16'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.576 ns" { r2_6n3s1f2_2_ add_8_0:r2_add8_6i49|nx44952z16 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2117 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.142 ns add_8_0:r2_add8_6i49\|nx44952z13 6 COMB LAB_X54_Y14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.142 ns; Loc. = LAB_X54_Y14; Fanout = 2; COMB Node = 'add_8_0:r2_add8_6i49\|nx44952z13'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { add_8_0:r2_add8_6i49|nx44952z16 add_8_0:r2_add8_6i49|nx44952z13 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2125 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.222 ns add_8_0:r2_add8_6i49\|nx44952z10 7 COMB LAB_X54_Y14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.222 ns; Loc. = LAB_X54_Y14; Fanout = 2; COMB Node = 'add_8_0:r2_add8_6i49\|nx44952z10'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { add_8_0:r2_add8_6i49|nx44952z13 add_8_0:r2_add8_6i49|nx44952z10 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2133 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.302 ns add_8_0:r2_add8_6i49\|nx44952z7 8 COMB LAB_X54_Y14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.302 ns; Loc. = LAB_X54_Y14; Fanout = 2; COMB Node = 'add_8_0:r2_add8_6i49\|nx44952z7'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { add_8_0:r2_add8_6i49|nx44952z10 add_8_0:r2_add8_6i49|nx44952z7 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2141 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.382 ns add_8_0:r2_add8_6i49\|nx44952z4 9 COMB LAB_X54_Y14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.382 ns; Loc. = LAB_X54_Y14; Fanout = 2; COMB Node = 'add_8_0:r2_add8_6i49\|nx44952z4'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { add_8_0:r2_add8_6i49|nx44952z7 add_8_0:r2_add8_6i49|nx44952z4 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2149 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.840 ns add_8_0:r2_add8_6i49\|nx44952z1 10 COMB LAB_X54_Y14 3 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 5.840 ns; Loc. = LAB_X54_Y14; Fanout = 3; COMB Node = 'add_8_0:r2_add8_6i49\|nx44952z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { add_8_0:r2_add8_6i49|nx44952z4 add_8_0:r2_add8_6i49|nx44952z1 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2153 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.096 ns) 6.981 ns r9_7_ 11 REG LAB_X54_Y13 4 " "Info: 11: + IC(1.045 ns) + CELL(0.096 ns) = 6.981 ns; Loc. = LAB_X54_Y13; Fanout = 4; REG Node = 'r9_7_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.141 ns" { add_8_0:r2_add8_6i49|nx44952z1 r9_7_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 6742 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.412 ns ( 34.55 % ) " "Info: Total cell delay = 2.412 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.569 ns ( 65.45 % ) " "Info: Total interconnect delay = 4.569 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.981 ns" { validBit_0_ nx51677z11 nx51677z18 r2_6n3s1f2_2_ add_8_0:r2_add8_6i49|nx44952z16 add_8_0:r2_add8_6i49|nx44952z13 add_8_0:r2_add8_6i49|nx44952z10 add_8_0:r2_add8_6i49|nx44952z7 add_8_0:r2_add8_6i49|nx44952z4 add_8_0:r2_add8_6i49|nx44952z1 r9_7_ } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X44_Y12 X54_Y23 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "63 " "Warning: Found 63 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_valid 0 " "Info: Pin \"o_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_edge 0 " "Info: Pin \"o_edge\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_dir\[0\] 0 " "Info: Pin \"o_dir\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_dir\[1\] 0 " "Info: Pin \"o_dir\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_dir\[2\] 0 " "Info: Pin \"o_dir\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_mode\[0\] 0 " "Info: Pin \"o_mode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_mode\[1\] 0 " "Info: Pin \"o_mode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[0\] 0 " "Info: Pin \"o_row\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[1\] 0 " "Info: Pin \"o_row\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[2\] 0 " "Info: Pin \"o_row\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[3\] 0 " "Info: Pin \"o_row\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[4\] 0 " "Info: Pin \"o_row\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[5\] 0 " "Info: Pin \"o_row\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[6\] 0 " "Info: Pin \"o_row\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[7\] 0 " "Info: Pin \"o_row\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[0\] 0 " "Info: Pin \"debug_led_red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[1\] 0 " "Info: Pin \"debug_led_red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[2\] 0 " "Info: Pin \"debug_led_red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[3\] 0 " "Info: Pin \"debug_led_red\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[4\] 0 " "Info: Pin \"debug_led_red\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[5\] 0 " "Info: Pin \"debug_led_red\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[6\] 0 " "Info: Pin \"debug_led_red\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[7\] 0 " "Info: Pin \"debug_led_red\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[8\] 0 " "Info: Pin \"debug_led_red\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[9\] 0 " "Info: Pin \"debug_led_red\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[10\] 0 " "Info: Pin \"debug_led_red\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[11\] 0 " "Info: Pin \"debug_led_red\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[12\] 0 " "Info: Pin \"debug_led_red\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[13\] 0 " "Info: Pin \"debug_led_red\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[14\] 0 " "Info: Pin \"debug_led_red\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[15\] 0 " "Info: Pin \"debug_led_red\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[16\] 0 " "Info: Pin \"debug_led_red\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[17\] 0 " "Info: Pin \"debug_led_red\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[0\] 0 " "Info: Pin \"debug_led_grn\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[1\] 0 " "Info: Pin \"debug_led_grn\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[2\] 0 " "Info: Pin \"debug_led_grn\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[3\] 0 " "Info: Pin \"debug_led_grn\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[4\] 0 " "Info: Pin \"debug_led_grn\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[5\] 0 " "Info: Pin \"debug_led_grn\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_0\[0\] 0 " "Info: Pin \"debug_num_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_0\[1\] 0 " "Info: Pin \"debug_num_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_0\[2\] 0 " "Info: Pin \"debug_num_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_0\[3\] 0 " "Info: Pin \"debug_num_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_1\[0\] 0 " "Info: Pin \"debug_num_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_1\[1\] 0 " "Info: Pin \"debug_num_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_1\[2\] 0 " "Info: Pin \"debug_num_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_1\[3\] 0 " "Info: Pin \"debug_num_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[0\] 0 " "Info: Pin \"debug_num_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[1\] 0 " "Info: Pin \"debug_num_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[2\] 0 " "Info: Pin \"debug_num_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[3\] 0 " "Info: Pin \"debug_num_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[0\] 0 " "Info: Pin \"debug_num_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[1\] 0 " "Info: Pin \"debug_num_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[2\] 0 " "Info: Pin \"debug_num_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[3\] 0 " "Info: Pin \"debug_num_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[0\] 0 " "Info: Pin \"debug_num_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[1\] 0 " "Info: Pin \"debug_num_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[2\] 0 " "Info: Pin \"debug_num_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[3\] 0 " "Info: Pin \"debug_num_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[0\] 0 " "Info: Pin \"debug_num_5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[1\] 0 " "Info: Pin \"debug_num_5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[2\] 0 " "Info: Pin \"debug_num_5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[3\] 0 " "Info: Pin \"debug_num_5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "48 " "Warning: Following 48 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[0\] GND " "Info: Pin debug_led_red\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5349 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[1\] GND " "Info: Pin debug_led_red\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5341 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[2\] GND " "Info: Pin debug_led_red\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5269 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[3\] GND " "Info: Pin debug_led_red\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5261 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[4\] GND " "Info: Pin debug_led_red\[4\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[4] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5253 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[5\] GND " "Info: Pin debug_led_red\[5\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[5] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5245 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[6\] GND " "Info: Pin debug_led_red\[6\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[6] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5237 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[7\] GND " "Info: Pin debug_led_red\[7\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[7] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5229 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[8\] GND " "Info: Pin debug_led_red\[8\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[8] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5221 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[9\] GND " "Info: Pin debug_led_red\[9\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[9] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5213 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[10\] GND " "Info: Pin debug_led_red\[10\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[10] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5333 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[11\] GND " "Info: Pin debug_led_red\[11\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[11] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5325 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[12\] GND " "Info: Pin debug_led_red\[12\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[12] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5317 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[13\] GND " "Info: Pin debug_led_red\[13\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[13] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5309 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[14\] GND " "Info: Pin debug_led_red\[14\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[14] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5301 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[15\] GND " "Info: Pin debug_led_red\[15\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[15] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5293 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[16\] GND " "Info: Pin debug_led_red\[16\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[16] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5285 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[17\] GND " "Info: Pin debug_led_red\[17\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[17] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5277 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[0\] GND " "Info: Pin debug_led_grn\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5397 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[1\] GND " "Info: Pin debug_led_grn\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5389 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[2\] GND " "Info: Pin debug_led_grn\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5381 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[3\] GND " "Info: Pin debug_led_grn\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5373 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[4\] GND " "Info: Pin debug_led_grn\[4\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[4] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5365 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[5\] GND " "Info: Pin debug_led_grn\[5\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[5] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5357 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_0\[0\] GND " "Info: Pin debug_num_0\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_0[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5205 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_0\[1\] GND " "Info: Pin debug_num_0\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_0[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5197 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_0\[2\] GND " "Info: Pin debug_num_0\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_0[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5189 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_0\[3\] GND " "Info: Pin debug_num_0\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_0[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5181 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_1\[0\] GND " "Info: Pin debug_num_1\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_1[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5173 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_1\[1\] GND " "Info: Pin debug_num_1\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_1[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5165 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_1\[2\] GND " "Info: Pin debug_num_1\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_1[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5157 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_1\[3\] GND " "Info: Pin debug_num_1\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_1[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5149 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_2\[0\] GND " "Info: Pin debug_num_2\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5141 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_2\[1\] GND " "Info: Pin debug_num_2\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5133 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_2\[2\] GND " "Info: Pin debug_num_2\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5125 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_2\[3\] GND " "Info: Pin debug_num_2\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5117 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[0\] GND " "Info: Pin debug_num_3\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5109 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[1\] GND " "Info: Pin debug_num_3\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5101 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[2\] GND " "Info: Pin debug_num_3\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5093 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[3\] GND " "Info: Pin debug_num_3\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5085 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[0\] GND " "Info: Pin debug_num_4\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5077 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[1\] GND " "Info: Pin debug_num_4\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5069 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[2\] GND " "Info: Pin debug_num_4\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5061 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[3\] GND " "Info: Pin debug_num_4\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5053 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[0\] GND " "Info: Pin debug_num_5\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[0] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5045 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[1\] GND " "Info: Pin debug_num_5\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[1] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5037 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[2\] GND " "Info: Pin debug_num_5\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[2] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5029 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[3\] GND " "Info: Pin debug_num_5\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[3] } } } { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 5021 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Info: Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 23 13:12:14 2014 " "Info: Processing ended: Wed Jul 23 13:12:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
