
ATMEL-ES49503.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000073fc  00004000  00004000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .physicalsection 0000000b  00003000  00003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .ARM.attributes 00000028  00000000  00000000  00010070  2**0
                  CONTENTS, READONLY
  3 .comment      00000059  00000000  00000000  00010098  2**0
                  CONTENTS, READONLY
  4 .relocate     00000070  20000000  0000b3fc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000f54  20000070  0000b46c  00010070  2**2
                  ALLOC
  6 .stack        00002004  20000fc4  0000c3c0  00010070  2**0
                  ALLOC
  7 .debug_info   00043f2b  00000000  00000000  000100f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000066b3  00000000  00000000  0005401c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000bd18  00000000  00000000  0005a6cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a80  00000000  00000000  000663e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000f00  00000000  00000000  00066e67  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00028925  00000000  00000000  00067d67  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001ef1e  00000000  00000000  0009068c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000a5b66  00000000  00000000  000af5aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000020e0  00000000  00000000  00155110  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_sfixed>:
    4000:	20002fc8 	.word	0x20002fc8
    4004:	00009685 	.word	0x00009685
    4008:	00009681 	.word	0x00009681
    400c:	00009681 	.word	0x00009681
	...
    402c:	00009681 	.word	0x00009681
	...
    4038:	00009681 	.word	0x00009681
    403c:	00009681 	.word	0x00009681
    4040:	00009681 	.word	0x00009681
    4044:	0000411d 	.word	0x0000411d
    4048:	00009681 	.word	0x00009681
    404c:	00007795 	.word	0x00007795
    4050:	00009681 	.word	0x00009681
    4054:	00009681 	.word	0x00009681
    4058:	00009681 	.word	0x00009681
    405c:	00009681 	.word	0x00009681
    4060:	00009681 	.word	0x00009681
    4064:	00008105 	.word	0x00008105
    4068:	00008115 	.word	0x00008115
    406c:	00008125 	.word	0x00008125
    4070:	00008135 	.word	0x00008135
    4074:	00008145 	.word	0x00008145
    4078:	00008155 	.word	0x00008155
    407c:	00004f79 	.word	0x00004f79
    4080:	00009681 	.word	0x00009681
    4084:	00009681 	.word	0x00009681
    4088:	00009681 	.word	0x00009681
    408c:	00009681 	.word	0x00009681
    4090:	00009681 	.word	0x00009681
    4094:	00009681 	.word	0x00009681
    4098:	00009681 	.word	0x00009681
    409c:	00009681 	.word	0x00009681
    40a0:	00009681 	.word	0x00009681
    40a4:	00009681 	.word	0x00009681
    40a8:	00009681 	.word	0x00009681
    40ac:	00009681 	.word	0x00009681
    40b0:	00009681 	.word	0x00009681
    40b4:	00009681 	.word	0x00009681
    40b8:	00009681 	.word	0x00009681

000040bc <__do_global_dtors_aux>:
    40bc:	b510      	push	{r4, lr}
    40be:	4c06      	ldr	r4, [pc, #24]	; (40d8 <__do_global_dtors_aux+0x1c>)
    40c0:	7823      	ldrb	r3, [r4, #0]
    40c2:	2b00      	cmp	r3, #0
    40c4:	d107      	bne.n	40d6 <__do_global_dtors_aux+0x1a>
    40c6:	4b05      	ldr	r3, [pc, #20]	; (40dc <__do_global_dtors_aux+0x20>)
    40c8:	2b00      	cmp	r3, #0
    40ca:	d002      	beq.n	40d2 <__do_global_dtors_aux+0x16>
    40cc:	4804      	ldr	r0, [pc, #16]	; (40e0 <__do_global_dtors_aux+0x24>)
    40ce:	e000      	b.n	40d2 <__do_global_dtors_aux+0x16>
    40d0:	bf00      	nop
    40d2:	2301      	movs	r3, #1
    40d4:	7023      	strb	r3, [r4, #0]
    40d6:	bd10      	pop	{r4, pc}
    40d8:	20000070 	.word	0x20000070
    40dc:	00000000 	.word	0x00000000
    40e0:	0000b3fc 	.word	0x0000b3fc

000040e4 <frame_dummy>:
    40e4:	4b08      	ldr	r3, [pc, #32]	; (4108 <frame_dummy+0x24>)
    40e6:	b510      	push	{r4, lr}
    40e8:	2b00      	cmp	r3, #0
    40ea:	d003      	beq.n	40f4 <frame_dummy+0x10>
    40ec:	4907      	ldr	r1, [pc, #28]	; (410c <frame_dummy+0x28>)
    40ee:	4808      	ldr	r0, [pc, #32]	; (4110 <frame_dummy+0x2c>)
    40f0:	e000      	b.n	40f4 <frame_dummy+0x10>
    40f2:	bf00      	nop
    40f4:	4807      	ldr	r0, [pc, #28]	; (4114 <frame_dummy+0x30>)
    40f6:	6803      	ldr	r3, [r0, #0]
    40f8:	2b00      	cmp	r3, #0
    40fa:	d100      	bne.n	40fe <frame_dummy+0x1a>
    40fc:	bd10      	pop	{r4, pc}
    40fe:	4b06      	ldr	r3, [pc, #24]	; (4118 <frame_dummy+0x34>)
    4100:	2b00      	cmp	r3, #0
    4102:	d0fb      	beq.n	40fc <frame_dummy+0x18>
    4104:	4798      	blx	r3
    4106:	e7f9      	b.n	40fc <frame_dummy+0x18>
    4108:	00000000 	.word	0x00000000
    410c:	20000074 	.word	0x20000074
    4110:	0000b3fc 	.word	0x0000b3fc
    4114:	0000b3fc 	.word	0x0000b3fc
    4118:	00000000 	.word	0x00000000

0000411c <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
    411c:	b510      	push	{r4, lr}
 */
static inline void wdt_clear_early_warning(void)
{
	Wdt *const WDT_module = WDT;

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
    411e:	2201      	movs	r2, #1
    4120:	4b03      	ldr	r3, [pc, #12]	; (4130 <WDT_Handler+0x14>)
    4122:	719a      	strb	r2, [r3, #6]
	wdt_clear_early_warning();

	if (wdt_early_warning_callback) {
    4124:	4b03      	ldr	r3, [pc, #12]	; (4134 <WDT_Handler+0x18>)
    4126:	681b      	ldr	r3, [r3, #0]
    4128:	2b00      	cmp	r3, #0
    412a:	d000      	beq.n	412e <WDT_Handler+0x12>
		wdt_early_warning_callback();
    412c:	4798      	blx	r3
	}
}
    412e:	bd10      	pop	{r4, pc}
    4130:	40002000 	.word	0x40002000
    4134:	20000ccc 	.word	0x20000ccc

00004138 <Configure_Adc>:
#include "adc.h"

struct adc_module adc_instance;

void Configure_Adc(void)
{
    4138:	b510      	push	{r4, lr}
    413a:	b08c      	sub	sp, #48	; 0x30
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    413c:	a90b      	add	r1, sp, #44	; 0x2c
    413e:	2301      	movs	r3, #1
    4140:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    4142:	2400      	movs	r4, #0
    4144:	708c      	strb	r4, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    4146:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(PIN_PB06, &pin_conf);
    4148:	2026      	movs	r0, #38	; 0x26
    414a:	4b13      	ldr	r3, [pc, #76]	; (4198 <Configure_Adc+0x60>)
    414c:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    414e:	2240      	movs	r2, #64	; 0x40
    4150:	4b12      	ldr	r3, [pc, #72]	; (419c <Configure_Adc+0x64>)
    4152:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(PIN_PB06, false);
	
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    4154:	4668      	mov	r0, sp
    4156:	4b12      	ldr	r3, [pc, #72]	; (41a0 <Configure_Adc+0x68>)
    4158:	4798      	blx	r3
	config_adc.reference = ADC_REFERENCE_AREFA;
    415a:	2303      	movs	r3, #3
    415c:	466a      	mov	r2, sp
    415e:	7053      	strb	r3, [r2, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
    4160:	7114      	strb	r4, [r2, #4]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV256;
    4162:	2307      	movs	r3, #7
    4164:	7093      	strb	r3, [r2, #2]
	adc_init(&adc_instance, ADC0, &config_adc);
    4166:	4c0f      	ldr	r4, [pc, #60]	; (41a4 <Configure_Adc+0x6c>)
    4168:	490f      	ldr	r1, [pc, #60]	; (41a8 <Configure_Adc+0x70>)
    416a:	0020      	movs	r0, r4
    416c:	4b0f      	ldr	r3, [pc, #60]	; (41ac <Configure_Adc+0x74>)
    416e:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    4170:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->SYNCBUSY.reg) {
    4172:	8c13      	ldrh	r3, [r2, #32]
    4174:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    4176:	2b00      	cmp	r3, #0
    4178:	d1fb      	bne.n	4172 <Configure_Adc+0x3a>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    417a:	3307      	adds	r3, #7
    417c:	7113      	strb	r3, [r2, #4]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    417e:	7193      	strb	r3, [r2, #6]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    4180:	7811      	ldrb	r1, [r2, #0]
    4182:	3b05      	subs	r3, #5
    4184:	430b      	orrs	r3, r1
    4186:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    4188:	4b06      	ldr	r3, [pc, #24]	; (41a4 <Configure_Adc+0x6c>)
    418a:	681a      	ldr	r2, [r3, #0]

	if (adc_module->SYNCBUSY.reg) {
    418c:	8c13      	ldrh	r3, [r2, #32]
    418e:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    4190:	2b00      	cmp	r3, #0
    4192:	d1fb      	bne.n	418c <Configure_Adc+0x54>
	adc_enable(&adc_instance);
}
    4194:	b00c      	add	sp, #48	; 0x30
    4196:	bd10      	pop	{r4, pc}
    4198:	00007c71 	.word	0x00007c71
    419c:	41000080 	.word	0x41000080
    41a0:	00006e61 	.word	0x00006e61
    41a4:	20000cd0 	.word	0x20000cd0
    41a8:	42004400 	.word	0x42004400
    41ac:	00006ea5 	.word	0x00006ea5

000041b0 <Adc_Read_AdcValue>:

void Adc_Read_AdcValue(uint16_t *result)
{
    41b0:	b570      	push	{r4, r5, r6, lr}
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    41b2:	4b19      	ldr	r3, [pc, #100]	; (4218 <Adc_Read_AdcValue+0x68>)
    41b4:	681c      	ldr	r4, [r3, #0]
    41b6:	8c23      	ldrh	r3, [r4, #32]
    41b8:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    41ba:	2b00      	cmp	r3, #0
    41bc:	d1fb      	bne.n	41b6 <Adc_Read_AdcValue+0x6>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    41be:	7e22      	ldrb	r2, [r4, #24]
    41c0:	3302      	adds	r3, #2
    41c2:	4313      	orrs	r3, r2
    41c4:	7623      	strb	r3, [r4, #24]
    41c6:	8c23      	ldrh	r3, [r4, #32]
    41c8:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    41ca:	2b00      	cmp	r3, #0
    41cc:	d1fb      	bne.n	41c6 <Adc_Read_AdcValue+0x16>

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;
    41ce:	2101      	movs	r1, #1
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    41d0:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
    41d2:	2502      	movs	r5, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
    41d4:	79a3      	ldrb	r3, [r4, #6]
    41d6:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;
    41d8:	000a      	movs	r2, r1
    41da:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    41dc:	421e      	tst	r6, r3
    41de:	d000      	beq.n	41e2 <Adc_Read_AdcValue+0x32>
		status_flags |= ADC_STATUS_WINDOW;
    41e0:	432a      	orrs	r2, r5
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    41e2:	421d      	tst	r5, r3
    41e4:	d000      	beq.n	41e8 <Adc_Read_AdcValue+0x38>
		status_flags |= ADC_STATUS_OVERRUN;
    41e6:	4332      	orrs	r2, r6
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    41e8:	4211      	tst	r1, r2
    41ea:	d0f3      	beq.n	41d4 <Adc_Read_AdcValue+0x24>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    41ec:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
    41ee:	8003      	strh	r3, [r0, #0]
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    41f0:	4b09      	ldr	r3, [pc, #36]	; (4218 <Adc_Read_AdcValue+0x68>)
    41f2:	6819      	ldr	r1, [r3, #0]
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    41f4:	2301      	movs	r3, #1
    41f6:	718b      	strb	r3, [r1, #6]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
    41f8:	798a      	ldrb	r2, [r1, #6]
    41fa:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;
    41fc:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    41fe:	0750      	lsls	r0, r2, #29
    4200:	d501      	bpl.n	4206 <Adc_Read_AdcValue+0x56>
		status_flags |= ADC_STATUS_WINDOW;
    4202:	2002      	movs	r0, #2
    4204:	4303      	orrs	r3, r0
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    4206:	0792      	lsls	r2, r2, #30
    4208:	d501      	bpl.n	420e <Adc_Read_AdcValue+0x5e>
		status_flags |= ADC_STATUS_OVERRUN;
    420a:	2204      	movs	r2, #4
    420c:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    420e:	075b      	lsls	r3, r3, #29
    4210:	d501      	bpl.n	4216 <Adc_Read_AdcValue+0x66>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    4212:	2302      	movs	r3, #2
    4214:	718b      	strb	r3, [r1, #6]
	adc_start_conversion(&adc_instance);
	do {
		/* Wait for conversion to be done and read out result */
	} while (adc_read(&adc_instance, result) == STATUS_BUSY);
    4216:	bd70      	pop	{r4, r5, r6, pc}
    4218:	20000cd0 	.word	0x20000cd0

0000421c <vAPI_IndexNtcTemp>:
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
    421c:	4b09      	ldr	r3, [pc, #36]	; (4244 <vAPI_IndexNtcTemp+0x28>)
    421e:	4298      	cmp	r0, r3
    4220:	d80b      	bhi.n	423a <vAPI_IndexNtcTemp+0x1e>
    4222:	4a09      	ldr	r2, [pc, #36]	; (4248 <vAPI_IndexNtcTemp+0x2c>)
    4224:	3202      	adds	r2, #2
		{
            break;
        } 
		else 
		{
            low++;
    4226:	2301      	movs	r3, #1
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
    4228:	8811      	ldrh	r1, [r2, #0]
    422a:	4281      	cmp	r1, r0
    422c:	d906      	bls.n	423c <vAPI_IndexNtcTemp+0x20>
		{
            break;
        } 
		else 
		{
            low++;
    422e:	3301      	adds	r3, #1
    4230:	b2db      	uxtb	r3, r3
    4232:	3202      	adds	r2, #2
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
    4234:	2b8d      	cmp	r3, #141	; 0x8d
    4236:	d1f7      	bne.n	4228 <vAPI_IndexNtcTemp+0xc>
    4238:	e000      	b.n	423c <vAPI_IndexNtcTemp+0x20>
UPDATE			:
DATE			: 14/10/21
 *****************************************************************************/
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    423a:	2300      	movs	r3, #0
		else 
		{
            low++;
        }
    }
    return TEMP_TABLE[low];
    423c:	4a03      	ldr	r2, [pc, #12]	; (424c <vAPI_IndexNtcTemp+0x30>)
    423e:	56d0      	ldrsb	r0, [r2, r3]
}
    4240:	4770      	bx	lr
    4242:	46c0      	nop			; (mov r8, r8)
    4244:	00003b98 	.word	0x00003b98
    4248:	0000aca8 	.word	0x0000aca8
    424c:	0000adc4 	.word	0x0000adc4

00004250 <vAPI_ADC_Read_Data_bal_1>:
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_1(void) 
{
    4250:	b570      	push	{r4, r5, r6, lr}
//        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
    4252:	4c25      	ldr	r4, [pc, #148]	; (42e8 <vAPI_ADC_Read_Data_bal_1+0x98>)
    4254:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    4256:	5ce0      	ldrb	r0, [r4, r3]
    4258:	0200      	lsls	r0, r0, #8
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    425a:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    425c:	5ce3      	ldrb	r3, [r4, r3]
    425e:	1818      	adds	r0, r3, r0
    4260:	b280      	uxth	r0, r0
    4262:	4d22      	ldr	r5, [pc, #136]	; (42ec <vAPI_ADC_Read_Data_bal_1+0x9c>)
    4264:	47a8      	blx	r5
    4266:	4b22      	ldr	r3, [pc, #136]	; (42f0 <vAPI_ADC_Read_Data_bal_1+0xa0>)
    4268:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
    426a:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    426c:	5ce0      	ldrb	r0, [r4, r3]
    426e:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    4270:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    4272:	5ce3      	ldrb	r3, [r4, r3]
    4274:	1818      	adds	r0, r3, r0
    4276:	b280      	uxth	r0, r0
    4278:	47a8      	blx	r5
    427a:	4b1e      	ldr	r3, [pc, #120]	; (42f4 <vAPI_ADC_Read_Data_bal_1+0xa4>)
    427c:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
    427e:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    4280:	5ce0      	ldrb	r0, [r4, r3]
    4282:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    4284:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    4286:	5ce3      	ldrb	r3, [r4, r3]
    4288:	1818      	adds	r0, r3, r0
    428a:	b280      	uxth	r0, r0
    428c:	47a8      	blx	r5
    428e:	4b1a      	ldr	r3, [pc, #104]	; (42f8 <vAPI_ADC_Read_Data_bal_1+0xa8>)
    4290:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
    4292:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    4294:	5ce0      	ldrb	r0, [r4, r3]
    4296:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    4298:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    429a:	5ce3      	ldrb	r3, [r4, r3]
    429c:	1818      	adds	r0, r3, r0
    429e:	b280      	uxth	r0, r0
    42a0:	47a8      	blx	r5
    42a2:	4b16      	ldr	r3, [pc, #88]	; (42fc <vAPI_ADC_Read_Data_bal_1+0xac>)
    42a4:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
    42a6:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    42a8:	5ce0      	ldrb	r0, [r4, r3]
    42aa:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    42ac:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    42ae:	5ce3      	ldrb	r3, [r4, r3]
    42b0:	1818      	adds	r0, r3, r0
    42b2:	b280      	uxth	r0, r0
    42b4:	47a8      	blx	r5
    42b6:	4b12      	ldr	r3, [pc, #72]	; (4300 <vAPI_ADC_Read_Data_bal_1+0xb0>)
    42b8:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
    42ba:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    42bc:	5ce3      	ldrb	r3, [r4, r3]
    42be:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    42c0:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
    42c2:	5ca2      	ldrb	r2, [r4, r2]
    42c4:	18d3      	adds	r3, r2, r3
    42c6:	4a0f      	ldr	r2, [pc, #60]	; (4304 <vAPI_ADC_Read_Data_bal_1+0xb4>)
    42c8:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    42ca:	2386      	movs	r3, #134	; 0x86
    42cc:	5ce3      	ldrb	r3, [r4, r3]
    42ce:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    42d0:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    42d2:	5ca2      	ldrb	r2, [r4, r2]
    42d4:	18d3      	adds	r3, r2, r3
    42d6:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
    42d8:	4a0b      	ldr	r2, [pc, #44]	; (4308 <vAPI_ADC_Read_Data_bal_1+0xb8>)
    42da:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
    42dc:	4a0b      	ldr	r2, [pc, #44]	; (430c <vAPI_ADC_Read_Data_bal_1+0xbc>)
    42de:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
    42e0:	4a0b      	ldr	r2, [pc, #44]	; (4310 <vAPI_ADC_Read_Data_bal_1+0xc0>)
    42e2:	8013      	strh	r3, [r2, #0]
//    vAPI_CalcCell();      //第二部分使用
//    vAPI_CalcTempture();
//    vAPI_Uart_Load();
//    His_Data_Save();
    //	vAPI_CalcFetTh();
}
    42e4:	bd70      	pop	{r4, r5, r6, pc}
    42e6:	46c0      	nop			; (mov r8, r8)
    42e8:	20000e18 	.word	0x20000e18
    42ec:	0000421d 	.word	0x0000421d
    42f0:	20000cd8 	.word	0x20000cd8
    42f4:	20000cdb 	.word	0x20000cdb
    42f8:	20000cdc 	.word	0x20000cdc
    42fc:	20000cda 	.word	0x20000cda
    4300:	20000cd9 	.word	0x20000cd9
    4304:	20000f0a 	.word	0x20000f0a
    4308:	20000094 	.word	0x20000094
    430c:	20000092 	.word	0x20000092
    4310:	2000008c 	.word	0x2000008c

00004314 <vAPI_CalcCell>:
UPDATE			:
DATE			: 14/09/11
 *****************************************************************************/

void vAPI_CalcCell(void) 
{
    4314:	b5f0      	push	{r4, r5, r6, r7, lr}
    4316:	b089      	sub	sp, #36	; 0x24
    uint8_t i, j;
    uint16_t temp;
    uint16_t Cell_Volt_temp[16];
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
    4318:	4b4d      	ldr	r3, [pc, #308]	; (4450 <vAPI_CalcCell+0x13c>)
    431a:	781b      	ldrb	r3, [r3, #0]
    431c:	2b00      	cmp	r3, #0
    431e:	d116      	bne.n	434e <vAPI_CalcCell+0x3a>
	{
        cell_first_read = 1;
    4320:	2201      	movs	r2, #1
    4322:	4b4b      	ldr	r3, [pc, #300]	; (4450 <vAPI_CalcCell+0x13c>)
    4324:	701a      	strb	r2, [r3, #0]
    4326:	4a4b      	ldr	r2, [pc, #300]	; (4454 <vAPI_CalcCell+0x140>)
    4328:	494b      	ldr	r1, [pc, #300]	; (4458 <vAPI_CalcCell+0x144>)
    432a:	0008      	movs	r0, r1
    432c:	3040      	adds	r0, #64	; 0x40
    432e:	0015      	movs	r5, r2
    4330:	3520      	adds	r5, #32
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
            }
            nADC_Cell_Value[i] = 0;
    4332:	2400      	movs	r4, #0
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
    4334:	8813      	ldrh	r3, [r2, #0]
    4336:	089b      	lsrs	r3, r3, #2
    4338:	800b      	strh	r3, [r1, #0]
    433a:	840b      	strh	r3, [r1, #32]
    433c:	8003      	strh	r3, [r0, #0]
    433e:	8403      	strh	r3, [r0, #32]
            }
            nADC_Cell_Value[i] = 0;
    4340:	8014      	strh	r4, [r2, #0]
    4342:	3202      	adds	r2, #2
    4344:	3102      	adds	r1, #2
    4346:	3002      	adds	r0, #2
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
	{
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
    4348:	42aa      	cmp	r2, r5
    434a:	d1f3      	bne.n	4334 <vAPI_CalcCell+0x20>
    434c:	e00f      	b.n	436e <vAPI_CalcCell+0x5a>
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    434e:	4b43      	ldr	r3, [pc, #268]	; (445c <vAPI_CalcCell+0x148>)
    4350:	7818      	ldrb	r0, [r3, #0]
    4352:	0140      	lsls	r0, r0, #5
    4354:	4b40      	ldr	r3, [pc, #256]	; (4458 <vAPI_CalcCell+0x144>)
    4356:	18c0      	adds	r0, r0, r3
    4358:	2300      	movs	r3, #0
    435a:	4d3e      	ldr	r5, [pc, #248]	; (4454 <vAPI_CalcCell+0x140>)
            nADC_Cell_Value[i] = 0;
    435c:	2400      	movs	r4, #0
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    435e:	1959      	adds	r1, r3, r5
    4360:	880a      	ldrh	r2, [r1, #0]
    4362:	0892      	lsrs	r2, r2, #2
    4364:	52c2      	strh	r2, [r0, r3]
            nADC_Cell_Value[i] = 0;
    4366:	800c      	strh	r4, [r1, #0]
    4368:	3302      	adds	r3, #2
            nADC_Cell_Value[i] = 0;
        }
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
    436a:	2b20      	cmp	r3, #32
    436c:	d1f7      	bne.n	435e <vAPI_CalcCell+0x4a>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
    436e:	4b3b      	ldr	r3, [pc, #236]	; (445c <vAPI_CalcCell+0x148>)
    4370:	781b      	ldrb	r3, [r3, #0]
    4372:	3301      	adds	r3, #1
    4374:	b2db      	uxtb	r3, r3
    if (cell_index > 3) 
    4376:	2b03      	cmp	r3, #3
    4378:	d802      	bhi.n	4380 <vAPI_CalcCell+0x6c>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
    437a:	4a38      	ldr	r2, [pc, #224]	; (445c <vAPI_CalcCell+0x148>)
    437c:	7013      	strb	r3, [r2, #0]
    437e:	e002      	b.n	4386 <vAPI_CalcCell+0x72>
    if (cell_index > 3) 
	{
        cell_index = 0;
    4380:	2200      	movs	r2, #0
    4382:	4b36      	ldr	r3, [pc, #216]	; (445c <vAPI_CalcCell+0x148>)
    4384:	701a      	strb	r2, [r3, #0]
    4386:	4834      	ldr	r0, [pc, #208]	; (4458 <vAPI_CalcCell+0x144>)
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    4388:	2100      	movs	r1, #0
    438a:	0007      	movs	r7, r0
    438c:	4e31      	ldr	r6, [pc, #196]	; (4454 <vAPI_CalcCell+0x140>)
    438e:	19ca      	adds	r2, r1, r7

    for (i = 0; i < 16; i++) 
	{
        for (j = 0; j < 4; j++) 
		{
            nADC_Cell_Value[i] += Cell_Value[j][i];
    4390:	8c04      	ldrh	r4, [r0, #32]
    4392:	8803      	ldrh	r3, [r0, #0]
    4394:	18e3      	adds	r3, r4, r3
    4396:	198d      	adds	r5, r1, r6
    4398:	882c      	ldrh	r4, [r5, #0]
    439a:	191b      	adds	r3, r3, r4
    439c:	0014      	movs	r4, r2
    439e:	3440      	adds	r4, #64	; 0x40
    43a0:	8824      	ldrh	r4, [r4, #0]
    43a2:	191b      	adds	r3, r3, r4
    43a4:	3260      	adds	r2, #96	; 0x60
    43a6:	8812      	ldrh	r2, [r2, #0]
    43a8:	189b      	adds	r3, r3, r2
    43aa:	b29b      	uxth	r3, r3
    43ac:	802b      	strh	r3, [r5, #0]
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    43ae:	466a      	mov	r2, sp
    43b0:	528b      	strh	r3, [r1, r2]
    43b2:	3102      	adds	r1, #2
    43b4:	3002      	adds	r0, #2
    if (cell_index > 3) 
	{
        cell_index = 0;
    }

    for (i = 0; i < 16; i++) 
    43b6:	2920      	cmp	r1, #32
    43b8:	d1e9      	bne.n	438e <vAPI_CalcCell+0x7a>
    43ba:	270f      	movs	r7, #15
    43bc:	e014      	b.n	43e8 <vAPI_CalcCell+0xd4>
    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
		{
            if (Cell_Volt_temp[j] > Cell_Volt_temp[j + 1]) 
    43be:	0051      	lsls	r1, r2, #1
    43c0:	4668      	mov	r0, sp
    43c2:	5a08      	ldrh	r0, [r1, r0]
    43c4:	1c51      	adds	r1, r2, #1
    43c6:	004d      	lsls	r5, r1, #1
    43c8:	466c      	mov	r4, sp
    43ca:	5b2d      	ldrh	r5, [r5, r4]
    43cc:	42a8      	cmp	r0, r5
    43ce:	d903      	bls.n	43d8 <vAPI_CalcCell+0xc4>
			{
                temp = Cell_Volt_temp[j];
                Cell_Volt_temp[j] = Cell_Volt_temp[j + 1];
    43d0:	0052      	lsls	r2, r2, #1
    43d2:	5315      	strh	r5, [r2, r4]
                Cell_Volt_temp[j + 1] = temp;
    43d4:	0049      	lsls	r1, r1, #1
    43d6:	5308      	strh	r0, [r1, r4]
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
    43d8:	3301      	adds	r3, #1
    43da:	b2db      	uxtb	r3, r3
    43dc:	1e1a      	subs	r2, r3, #0
    43de:	42b2      	cmp	r2, r6
    43e0:	dbed      	blt.n	43be <vAPI_CalcCell+0xaa>
    43e2:	3f01      	subs	r7, #1
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    43e4:	2f00      	cmp	r7, #0
    43e6:	d005      	beq.n	43f4 <vAPI_CalcCell+0xe0>
    {
        for (j = 0; j < 15 - i; j++) 
    43e8:	003e      	movs	r6, r7
    43ea:	2200      	movs	r2, #0
    43ec:	2300      	movs	r3, #0
    43ee:	2f00      	cmp	r7, #0
    43f0:	dce5      	bgt.n	43be <vAPI_CalcCell+0xaa>
    43f2:	e7f6      	b.n	43e2 <vAPI_CalcCell+0xce>
    43f4:	466b      	mov	r3, sp
    43f6:	3306      	adds	r3, #6
    43f8:	a908      	add	r1, sp, #32
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    43fa:	2000      	movs	r0, #0
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
    {
        total_volt += Cell_Volt_temp[i];
    43fc:	881a      	ldrh	r2, [r3, #0]
    43fe:	1880      	adds	r0, r0, r2
    4400:	3302      	adds	r3, #2
                Cell_Volt_temp[j + 1] = temp;
            }
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
    4402:	4299      	cmp	r1, r3
    4404:	d1fa      	bne.n	43fc <vAPI_CalcCell+0xe8>
    {
        total_volt += Cell_Volt_temp[i];
    }
    Total_VBAT = total_volt / 13; //zzy20161020 
    4406:	210d      	movs	r1, #13
    4408:	4b15      	ldr	r3, [pc, #84]	; (4460 <vAPI_CalcCell+0x14c>)
    440a:	4798      	blx	r3
    440c:	4b15      	ldr	r3, [pc, #84]	; (4464 <vAPI_CalcCell+0x150>)
    440e:	8018      	strh	r0, [r3, #0]
    nADC_CELL_MAX = Cell_Volt_temp[15]; // max cell voltage
    4410:	466b      	mov	r3, sp
    4412:	8bda      	ldrh	r2, [r3, #30]
    4414:	4b14      	ldr	r3, [pc, #80]	; (4468 <vAPI_CalcCell+0x154>)
    4416:	801a      	strh	r2, [r3, #0]
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
    4418:	466b      	mov	r3, sp
    441a:	88da      	ldrh	r2, [r3, #6]
    441c:	4b13      	ldr	r3, [pc, #76]	; (446c <vAPI_CalcCell+0x158>)
    441e:	801a      	strh	r2, [r3, #0]
	
    // 平均电流
    if (nADC_CURRENT < 0) 
    4420:	4b13      	ldr	r3, [pc, #76]	; (4470 <vAPI_CalcCell+0x15c>)
    4422:	2200      	movs	r2, #0
    4424:	5e9b      	ldrsh	r3, [r3, r2]
    4426:	2b00      	cmp	r3, #0
    4428:	da10      	bge.n	444c <vAPI_CalcCell+0x138>
	{
        ave_cnt++;
    442a:	4a12      	ldr	r2, [pc, #72]	; (4474 <vAPI_CalcCell+0x160>)
    442c:	7812      	ldrb	r2, [r2, #0]
    442e:	3201      	adds	r2, #1
    4430:	b2d2      	uxtb	r2, r2
        if (ave_cnt > 3) 
    4432:	2a03      	cmp	r2, #3
    4434:	d802      	bhi.n	443c <vAPI_CalcCell+0x128>
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
	
    // 平均电流
    if (nADC_CURRENT < 0) 
	{
        ave_cnt++;
    4436:	490f      	ldr	r1, [pc, #60]	; (4474 <vAPI_CalcCell+0x160>)
    4438:	700a      	strb	r2, [r1, #0]
    443a:	e002      	b.n	4442 <vAPI_CalcCell+0x12e>
        if (ave_cnt > 3) 
		{
            ave_cnt = 0;
    443c:	2100      	movs	r1, #0
    443e:	4a0d      	ldr	r2, [pc, #52]	; (4474 <vAPI_CalcCell+0x160>)
    4440:	7011      	strb	r1, [r2, #0]
        }
        AVE_CURRENT[ave_cnt] = nADC_CURRENT;
    4442:	4a0c      	ldr	r2, [pc, #48]	; (4474 <vAPI_CalcCell+0x160>)
    4444:	7812      	ldrb	r2, [r2, #0]
    4446:	0052      	lsls	r2, r2, #1
    4448:	490b      	ldr	r1, [pc, #44]	; (4478 <vAPI_CalcCell+0x164>)
    444a:	5253      	strh	r3, [r2, r1]
    }
}
    444c:	b009      	add	sp, #36	; 0x24
    444e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4450:	20000090 	.word	0x20000090
    4454:	20000fa0 	.word	0x20000fa0
    4458:	20000ce0 	.word	0x20000ce0
    445c:	2000008f 	.word	0x2000008f
    4460:	00009855 	.word	0x00009855
    4464:	20000ec8 	.word	0x20000ec8
    4468:	20000ef8 	.word	0x20000ef8
    446c:	20000eca 	.word	0x20000eca
    4470:	20000f0a 	.word	0x20000f0a
    4474:	2000008e 	.word	0x2000008e
    4478:	20000f54 	.word	0x20000f54

0000447c <vAPI_CalcTempture>:
DATE			: 14/10/21
#endif
 *****************************************************************************/
void vAPI_CalcTempture(void) 
{
    if (TEMP_1_PCB > TEMP_2_PCB) 
    447c:	4b2f      	ldr	r3, [pc, #188]	; (453c <vAPI_CalcTempture+0xc0>)
    447e:	2200      	movs	r2, #0
    4480:	569a      	ldrsb	r2, [r3, r2]
    4482:	4b2f      	ldr	r3, [pc, #188]	; (4540 <vAPI_CalcTempture+0xc4>)
    4484:	781b      	ldrb	r3, [r3, #0]
    4486:	b25b      	sxtb	r3, r3
    4488:	429a      	cmp	r2, r3
    448a:	dd02      	ble.n	4492 <vAPI_CalcTempture+0x16>
	{
        nADC_TMONI_PCB_MAX = TEMP_1_PCB;
    448c:	4b2d      	ldr	r3, [pc, #180]	; (4544 <vAPI_CalcTempture+0xc8>)
    448e:	801a      	strh	r2, [r3, #0]
    4490:	e001      	b.n	4496 <vAPI_CalcTempture+0x1a>
        //nADC_TMONI_PCB_MIN = TEMP_2_PCB;
    } else 
	{
        nADC_TMONI_PCB_MAX = TEMP_2_PCB;
    4492:	4a2c      	ldr	r2, [pc, #176]	; (4544 <vAPI_CalcTempture+0xc8>)
    4494:	8013      	strh	r3, [r2, #0]
        //nADC_TMONI_PCB_MIN = TEMP_1_PCB;
    }
    if (TEMP_3_BAT > TEMP_4_BAT) 
    4496:	4b2c      	ldr	r3, [pc, #176]	; (4548 <vAPI_CalcTempture+0xcc>)
    4498:	2200      	movs	r2, #0
    449a:	569a      	ldrsb	r2, [r3, r2]
    449c:	4b2b      	ldr	r3, [pc, #172]	; (454c <vAPI_CalcTempture+0xd0>)
    449e:	781b      	ldrb	r3, [r3, #0]
    44a0:	b25b      	sxtb	r3, r3
    44a2:	429a      	cmp	r2, r3
    44a4:	dd0a      	ble.n	44bc <vAPI_CalcTempture+0x40>
	{
        if (TEMP_3_BAT > TEMP_5_BAT) 
    44a6:	492a      	ldr	r1, [pc, #168]	; (4550 <vAPI_CalcTempture+0xd4>)
    44a8:	7809      	ldrb	r1, [r1, #0]
    44aa:	b249      	sxtb	r1, r1
    44ac:	428a      	cmp	r2, r1
    44ae:	dd02      	ble.n	44b6 <vAPI_CalcTempture+0x3a>
		{
            nADC_TMONI_BAT_MAX = TEMP_3_BAT;
    44b0:	4928      	ldr	r1, [pc, #160]	; (4554 <vAPI_CalcTempture+0xd8>)
    44b2:	800a      	strh	r2, [r1, #0]
    44b4:	e00c      	b.n	44d0 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
    44b6:	4827      	ldr	r0, [pc, #156]	; (4554 <vAPI_CalcTempture+0xd8>)
    44b8:	8001      	strh	r1, [r0, #0]
    44ba:	e009      	b.n	44d0 <vAPI_CalcTempture+0x54>
        }
    } 
	else 
	{
        if (TEMP_4_BAT > TEMP_5_BAT) 
    44bc:	4924      	ldr	r1, [pc, #144]	; (4550 <vAPI_CalcTempture+0xd4>)
    44be:	7809      	ldrb	r1, [r1, #0]
    44c0:	b249      	sxtb	r1, r1
    44c2:	428b      	cmp	r3, r1
    44c4:	dd02      	ble.n	44cc <vAPI_CalcTempture+0x50>
		{
            nADC_TMONI_BAT_MAX = TEMP_4_BAT;
    44c6:	4923      	ldr	r1, [pc, #140]	; (4554 <vAPI_CalcTempture+0xd8>)
    44c8:	800b      	strh	r3, [r1, #0]
    44ca:	e001      	b.n	44d0 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
    44cc:	4821      	ldr	r0, [pc, #132]	; (4554 <vAPI_CalcTempture+0xd8>)
    44ce:	8001      	strh	r1, [r0, #0]
        }
    }
    if (TEMP_3_BAT <-28) 
    44d0:	321c      	adds	r2, #28
    44d2:	da01      	bge.n	44d8 <vAPI_CalcTempture+0x5c>
	{
        TEMP_3_BAT = TEMP_4_BAT;
    44d4:	4a1c      	ldr	r2, [pc, #112]	; (4548 <vAPI_CalcTempture+0xcc>)
    44d6:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_4_BAT <-28) 
    44d8:	331c      	adds	r3, #28
    44da:	da03      	bge.n	44e4 <vAPI_CalcTempture+0x68>
	{
        TEMP_4_BAT = TEMP_5_BAT;
    44dc:	4b1c      	ldr	r3, [pc, #112]	; (4550 <vAPI_CalcTempture+0xd4>)
    44de:	781a      	ldrb	r2, [r3, #0]
    44e0:	4b1a      	ldr	r3, [pc, #104]	; (454c <vAPI_CalcTempture+0xd0>)
    44e2:	701a      	strb	r2, [r3, #0]
    }
    if (TEMP_5_BAT <-28) 
    44e4:	4b1a      	ldr	r3, [pc, #104]	; (4550 <vAPI_CalcTempture+0xd4>)
    44e6:	781b      	ldrb	r3, [r3, #0]
    44e8:	b25b      	sxtb	r3, r3
    44ea:	001a      	movs	r2, r3
    44ec:	321c      	adds	r2, #28
    44ee:	da0a      	bge.n	4506 <vAPI_CalcTempture+0x8a>
	{
        TEMP_5_BAT = TEMP_4_BAT;
    44f0:	4b16      	ldr	r3, [pc, #88]	; (454c <vAPI_CalcTempture+0xd0>)
    44f2:	781b      	ldrb	r3, [r3, #0]
    44f4:	b25b      	sxtb	r3, r3
    44f6:	4a16      	ldr	r2, [pc, #88]	; (4550 <vAPI_CalcTempture+0xd4>)
    44f8:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_3_BAT < TEMP_4_BAT) 
    44fa:	4a13      	ldr	r2, [pc, #76]	; (4548 <vAPI_CalcTempture+0xcc>)
    44fc:	7812      	ldrb	r2, [r2, #0]
    44fe:	b252      	sxtb	r2, r2
    4500:	4293      	cmp	r3, r2
    4502:	dc0d      	bgt.n	4520 <vAPI_CalcTempture+0xa4>
    4504:	e017      	b.n	4536 <vAPI_CalcTempture+0xba>
    4506:	4a10      	ldr	r2, [pc, #64]	; (4548 <vAPI_CalcTempture+0xcc>)
    4508:	7812      	ldrb	r2, [r2, #0]
    450a:	b252      	sxtb	r2, r2
    450c:	490f      	ldr	r1, [pc, #60]	; (454c <vAPI_CalcTempture+0xd0>)
    450e:	7809      	ldrb	r1, [r1, #0]
    4510:	b249      	sxtb	r1, r1
    4512:	428a      	cmp	r2, r1
    4514:	da0a      	bge.n	452c <vAPI_CalcTempture+0xb0>
	{
        if (TEMP_3_BAT < TEMP_5_BAT) 
    4516:	4b0e      	ldr	r3, [pc, #56]	; (4550 <vAPI_CalcTempture+0xd4>)
    4518:	781b      	ldrb	r3, [r3, #0]
    451a:	b25b      	sxtb	r3, r3
    451c:	429a      	cmp	r2, r3
    451e:	da02      	bge.n	4526 <vAPI_CalcTempture+0xaa>
		{
            nADC_TMONI_BAT_MIN = TEMP_3_BAT;
    4520:	4b0d      	ldr	r3, [pc, #52]	; (4558 <vAPI_CalcTempture+0xdc>)
    4522:	801a      	strh	r2, [r3, #0]
    4524:	e009      	b.n	453a <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
    4526:	4a0c      	ldr	r2, [pc, #48]	; (4558 <vAPI_CalcTempture+0xdc>)
    4528:	8013      	strh	r3, [r2, #0]
    452a:	e006      	b.n	453a <vAPI_CalcTempture+0xbe>
        }
    } 
	else 
	{
        if (TEMP_4_BAT < TEMP_5_BAT) 
    452c:	428b      	cmp	r3, r1
    452e:	dd02      	ble.n	4536 <vAPI_CalcTempture+0xba>
		{
            nADC_TMONI_BAT_MIN = TEMP_4_BAT;
    4530:	4b09      	ldr	r3, [pc, #36]	; (4558 <vAPI_CalcTempture+0xdc>)
    4532:	8019      	strh	r1, [r3, #0]
    4534:	e001      	b.n	453a <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
    4536:	4a08      	ldr	r2, [pc, #32]	; (4558 <vAPI_CalcTempture+0xdc>)
    4538:	8013      	strh	r3, [r2, #0]
        }
    }
}
    453a:	4770      	bx	lr
    453c:	20000cd8 	.word	0x20000cd8
    4540:	20000cdb 	.word	0x20000cdb
    4544:	20000f7c 	.word	0x20000f7c
    4548:	20000cdc 	.word	0x20000cdc
    454c:	20000cda 	.word	0x20000cda
    4550:	20000cd9 	.word	0x20000cd9
    4554:	20000f70 	.word	0x20000f70
    4558:	20000e14 	.word	0x20000e14

0000455c <vAPI_ADC_Read_Data_bal_2>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_2(void) 
{
    455c:	b510      	push	{r4, lr}
    455e:	4a0a      	ldr	r2, [pc, #40]	; (4588 <vAPI_ADC_Read_Data_bal_2+0x2c>)
    4560:	490a      	ldr	r1, [pc, #40]	; (458c <vAPI_ADC_Read_Data_bal_2+0x30>)
    4562:	0014      	movs	r4, r2
    4564:	3420      	adds	r4, #32
    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
	{
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    4566:	7813      	ldrb	r3, [r2, #0]
    4568:	021b      	lsls	r3, r3, #8
    456a:	7850      	ldrb	r0, [r2, #1]
    456c:	18c3      	adds	r3, r0, r3
    456e:	800b      	strh	r3, [r1, #0]
    4570:	3202      	adds	r2, #2
    4572:	3102      	adds	r1, #2
{
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
    4574:	42a2      	cmp	r2, r4
    4576:	d1f6      	bne.n	4566 <vAPI_ADC_Read_Data_bal_2+0xa>
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    
    vAPI_CalcCell();
    4578:	4b05      	ldr	r3, [pc, #20]	; (4590 <vAPI_ADC_Read_Data_bal_2+0x34>)
    457a:	4798      	blx	r3
    vAPI_CalcTempture();
    457c:	4b05      	ldr	r3, [pc, #20]	; (4594 <vAPI_ADC_Read_Data_bal_2+0x38>)
    457e:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
    4580:	4b05      	ldr	r3, [pc, #20]	; (4598 <vAPI_ADC_Read_Data_bal_2+0x3c>)
    4582:	4798      	blx	r3
}
    4584:	bd10      	pop	{r4, pc}
    4586:	46c0      	nop			; (mov r8, r8)
    4588:	20000e7e 	.word	0x20000e7e
    458c:	20000fa0 	.word	0x20000fa0
    4590:	00004315 	.word	0x00004315
    4594:	0000447d 	.word	0x0000447d
    4598:	00005525 	.word	0x00005525

0000459c <vAPI_ADC_Read_Data>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data(void) {
    459c:	b570      	push	{r4, r5, r6, lr}
    459e:	4a2e      	ldr	r2, [pc, #184]	; (4658 <vAPI_ADC_Read_Data+0xbc>)
    45a0:	492e      	ldr	r1, [pc, #184]	; (465c <vAPI_ADC_Read_Data+0xc0>)
    45a2:	0014      	movs	r4, r2
    45a4:	3420      	adds	r4, #32

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    45a6:	7813      	ldrb	r3, [r2, #0]
    45a8:	021b      	lsls	r3, r3, #8
    45aa:	7850      	ldrb	r0, [r2, #1]
    45ac:	18c3      	adds	r3, r0, r3
    45ae:	800b      	strh	r3, [r1, #0]
    45b0:	3202      	adds	r2, #2
    45b2:	3102      	adds	r1, #2
void vAPI_ADC_Read_Data(void) {
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
    45b4:	42a2      	cmp	r2, r4
    45b6:	d1f6      	bne.n	45a6 <vAPI_ADC_Read_Data+0xa>
	//#ifdef OS_DEBUG
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
    45b8:	4c29      	ldr	r4, [pc, #164]	; (4660 <vAPI_ADC_Read_Data+0xc4>)
    45ba:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    45bc:	5ce0      	ldrb	r0, [r4, r3]
    45be:	0200      	lsls	r0, r0, #8
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    45c0:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    45c2:	5ce3      	ldrb	r3, [r4, r3]
    45c4:	1818      	adds	r0, r3, r0
    45c6:	b280      	uxth	r0, r0
    45c8:	4d26      	ldr	r5, [pc, #152]	; (4664 <vAPI_ADC_Read_Data+0xc8>)
    45ca:	47a8      	blx	r5
    45cc:	4b26      	ldr	r3, [pc, #152]	; (4668 <vAPI_ADC_Read_Data+0xcc>)
    45ce:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
    45d0:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    45d2:	5ce0      	ldrb	r0, [r4, r3]
    45d4:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    45d6:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    45d8:	5ce3      	ldrb	r3, [r4, r3]
    45da:	1818      	adds	r0, r3, r0
    45dc:	b280      	uxth	r0, r0
    45de:	47a8      	blx	r5
    45e0:	4b22      	ldr	r3, [pc, #136]	; (466c <vAPI_ADC_Read_Data+0xd0>)
    45e2:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
    45e4:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    45e6:	5ce0      	ldrb	r0, [r4, r3]
    45e8:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    45ea:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    45ec:	5ce3      	ldrb	r3, [r4, r3]
    45ee:	1818      	adds	r0, r3, r0
    45f0:	b280      	uxth	r0, r0
    45f2:	47a8      	blx	r5
    45f4:	4b1e      	ldr	r3, [pc, #120]	; (4670 <vAPI_ADC_Read_Data+0xd4>)
    45f6:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
    45f8:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    45fa:	5ce0      	ldrb	r0, [r4, r3]
    45fc:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    45fe:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    4600:	5ce3      	ldrb	r3, [r4, r3]
    4602:	1818      	adds	r0, r3, r0
    4604:	b280      	uxth	r0, r0
    4606:	47a8      	blx	r5
    4608:	4b1a      	ldr	r3, [pc, #104]	; (4674 <vAPI_ADC_Read_Data+0xd8>)
    460a:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
    460c:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    460e:	5ce0      	ldrb	r0, [r4, r3]
    4610:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    4612:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    4614:	5ce3      	ldrb	r3, [r4, r3]
    4616:	1818      	adds	r0, r3, r0
    4618:	b280      	uxth	r0, r0
    461a:	47a8      	blx	r5
    461c:	4b16      	ldr	r3, [pc, #88]	; (4678 <vAPI_ADC_Read_Data+0xdc>)
    461e:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
    4620:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    4622:	5ce3      	ldrb	r3, [r4, r3]
    4624:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    4626:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
    4628:	5ca2      	ldrb	r2, [r4, r2]
    462a:	18d3      	adds	r3, r2, r3
    462c:	4a13      	ldr	r2, [pc, #76]	; (467c <vAPI_ADC_Read_Data+0xe0>)
    462e:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    4630:	2386      	movs	r3, #134	; 0x86
    4632:	5ce3      	ldrb	r3, [r4, r3]
    4634:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    4636:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    4638:	5ca2      	ldrb	r2, [r4, r2]
    463a:	18d3      	adds	r3, r2, r3
    463c:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
    463e:	4a10      	ldr	r2, [pc, #64]	; (4680 <vAPI_ADC_Read_Data+0xe4>)
    4640:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
    4642:	4a10      	ldr	r2, [pc, #64]	; (4684 <vAPI_ADC_Read_Data+0xe8>)
    4644:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
    4646:	4a10      	ldr	r2, [pc, #64]	; (4688 <vAPI_ADC_Read_Data+0xec>)
    4648:	8013      	strh	r3, [r2, #0]
    vAPI_CalcCell();
    464a:	4b10      	ldr	r3, [pc, #64]	; (468c <vAPI_ADC_Read_Data+0xf0>)
    464c:	4798      	blx	r3
    vAPI_CalcTempture();
    464e:	4b10      	ldr	r3, [pc, #64]	; (4690 <vAPI_ADC_Read_Data+0xf4>)
    4650:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
    4652:	4b10      	ldr	r3, [pc, #64]	; (4694 <vAPI_ADC_Read_Data+0xf8>)
    4654:	4798      	blx	r3
    //	vAPI_CalcFetTh();
}
    4656:	bd70      	pop	{r4, r5, r6, pc}
    4658:	20000e7e 	.word	0x20000e7e
    465c:	20000fa0 	.word	0x20000fa0
    4660:	20000e18 	.word	0x20000e18
    4664:	0000421d 	.word	0x0000421d
    4668:	20000cd8 	.word	0x20000cd8
    466c:	20000cdb 	.word	0x20000cdb
    4670:	20000cdc 	.word	0x20000cdc
    4674:	20000cda 	.word	0x20000cda
    4678:	20000cd9 	.word	0x20000cd9
    467c:	20000f0a 	.word	0x20000f0a
    4680:	20000094 	.word	0x20000094
    4684:	20000092 	.word	0x20000092
    4688:	2000008c 	.word	0x2000008c
    468c:	00004315 	.word	0x00004315
    4690:	0000447d 	.word	0x0000447d
    4694:	00005525 	.word	0x00005525

00004698 <AFE_HardwareProtection_Write>:
OUTPUT			: 完成标志,0为完成
NOTICE			: 仅操作一次以免出现某次操作异常,需要写入后读取校对
DATE			: 2016/06/24
*****************************************************************************/
uint8_t AFE_HardwareProtection_Write(void)
{
    4698:	b570      	push	{r4, r5, r6, lr}
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    469a:	4a42      	ldr	r2, [pc, #264]	; (47a4 <AFE_HardwareProtection_Write+0x10c>)
    469c:	210b      	movs	r1, #11
    469e:	20e0      	movs	r0, #224	; 0xe0
    46a0:	4c41      	ldr	r4, [pc, #260]	; (47a8 <AFE_HardwareProtection_Write+0x110>)
    46a2:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL1_ADDR,AFE_HARDWARE_ALARM_EN);   // en SCD OCD OCC CP  假如BIT15 = 1,那么只针对短路告警
    46a4:	220f      	movs	r2, #15
    46a6:	2111      	movs	r1, #17
    46a8:	20e0      	movs	r0, #224	; 0xe0
    46aa:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_AMARM2_EN);   //enable GPIO5 ADIR&GPIO6 ALARM2
    46ac:	4a3f      	ldr	r2, [pc, #252]	; (47ac <AFE_HardwareProtection_Write+0x114>)
    46ae:	2117      	movs	r1, #23
    46b0:	20e0      	movs	r0, #224	; 0xe0
    46b2:	47a0      	blx	r4
	
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL2_ADDR,AFE_200A_75A_40A);   //zzy20161026 50mV/DIV 50A SCD/短路  25mV/DIV 25A OCD/过流 10A OCC/充电过流  10mV/DIV   默认值，不设置
    46b4:	4a3e      	ldr	r2, [pc, #248]	; (47b0 <AFE_HardwareProtection_Write+0x118>)
    46b6:	2112      	movs	r1, #18
    46b8:	20e0      	movs	r0, #224	; 0xe0
    46ba:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL3_ADDR,AFE_50us_1ms_1ms);   //保护时间  544  00000 50us SCD   0000 1ms OCD  0000 1ms  OCC                 默认值，不设置
    46bc:	22f0      	movs	r2, #240	; 0xf0
    46be:	32ff      	adds	r2, #255	; 0xff
    46c0:	2113      	movs	r1, #19
    46c2:	20e0      	movs	r0, #224	; 0xe0
    46c4:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_H420V_L275V);   //  10110 50mV/DIV 4.2V  10110 2.7V
    46c6:	4a3b      	ldr	r2, [pc, #236]	; (47b4 <AFE_HardwareProtection_Write+0x11c>)
    46c8:	2106      	movs	r1, #6
    46ca:	20e0      	movs	r0, #224	; 0xe0
    46cc:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_UV_350mV_1S);   //  延迟和解除值  默认100mV 1S
    46ce:	22c0      	movs	r2, #192	; 0xc0
    46d0:	0092      	lsls	r2, r2, #2
    46d2:	2107      	movs	r1, #7
    46d4:	20e0      	movs	r0, #224	; 0xe0
    46d6:	47a0      	blx	r4
	//15S --
	ucSPI_Write(MAC_SPI_DEV,CVSEL_ADDR,AFE_CELL13S);   //  15S       zzy20161020
    46d8:	4a37      	ldr	r2, [pc, #220]	; (47b8 <AFE_HardwareProtection_Write+0x120>)
    46da:	2104      	movs	r1, #4
    46dc:	20e0      	movs	r0, #224	; 0xe0
    46de:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
    46e0:	25e0      	movs	r5, #224	; 0xe0
    46e2:	006d      	lsls	r5, r5, #1
    46e4:	002a      	movs	r2, r5
    46e6:	2108      	movs	r1, #8
    46e8:	20e0      	movs	r0, #224	; 0xe0
    46ea:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
    46ec:	002a      	movs	r2, r5
    46ee:	2109      	movs	r1, #9
    46f0:	20e0      	movs	r0, #224	; 0xe0
    46f2:	47a0      	blx	r4
	//15S END
	//FET CONTROL
	ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //  硬件保护开启
    46f4:	2280      	movs	r2, #128	; 0x80
    46f6:	0212      	lsls	r2, r2, #8
    46f8:	2103      	movs	r1, #3
    46fa:	20e0      	movs	r0, #224	; 0xe0
    46fc:	47a0      	blx	r4
	
	ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value);
    46fe:	4d2f      	ldr	r5, [pc, #188]	; (47bc <AFE_HardwareProtection_Write+0x124>)
    4700:	002a      	movs	r2, r5
    4702:	2101      	movs	r1, #1
    4704:	20e0      	movs	r0, #224	; 0xe0
    4706:	4e2e      	ldr	r6, [pc, #184]	; (47c0 <AFE_HardwareProtection_Write+0x128>)
    4708:	47b0      	blx	r6
	PWR_VALUE = spi_read_value[0]|AFE_ADC_EN_CONT;
    470a:	882b      	ldrh	r3, [r5, #0]
    470c:	22d2      	movs	r2, #210	; 0xd2
    470e:	0092      	lsls	r2, r2, #2
    4710:	431a      	orrs	r2, r3
    4712:	4b2c      	ldr	r3, [pc, #176]	; (47c4 <AFE_HardwareProtection_Write+0x12c>)
    4714:	801a      	strh	r2, [r3, #0]
	ucSPI_Write(MAC_SPI_DEV,PWR_CTRL_ADDR,PWR_VALUE);   //enable AD conti
    4716:	2101      	movs	r1, #1
    4718:	20e0      	movs	r0, #224	; 0xe0
    471a:	47a0      	blx	r4
	
	
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    471c:	2200      	movs	r2, #0
    471e:	210b      	movs	r1, #11
    4720:	20e0      	movs	r0, #224	; 0xe0
    4722:	47a0      	blx	r4
	
	delay_us(100);
    4724:	2064      	movs	r0, #100	; 0x64
    4726:	4b28      	ldr	r3, [pc, #160]	; (47c8 <AFE_HardwareProtection_Write+0x130>)
    4728:	4798      	blx	r3
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
    472a:	002a      	movs	r2, r5
    472c:	2103      	movs	r1, #3
    472e:	20e0      	movs	r0, #224	; 0xe0
    4730:	47b0      	blx	r6
    4732:	2800      	cmp	r0, #0
    4734:	d105      	bne.n	4742 <AFE_HardwareProtection_Write+0xaa>
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
    4736:	4b21      	ldr	r3, [pc, #132]	; (47bc <AFE_HardwareProtection_Write+0x124>)
    4738:	2200      	movs	r2, #0
    473a:	5e9b      	ldrsh	r3, [r3, r2]
		{
			return 1;
    473c:	3001      	adds	r0, #1
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
	
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
    473e:	2b00      	cmp	r3, #0
    4740:	da2e      	bge.n	47a0 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
    4742:	4a1e      	ldr	r2, [pc, #120]	; (47bc <AFE_HardwareProtection_Write+0x124>)
    4744:	2111      	movs	r1, #17
    4746:	20e0      	movs	r0, #224	; 0xe0
    4748:	4b1d      	ldr	r3, [pc, #116]	; (47c0 <AFE_HardwareProtection_Write+0x128>)
    474a:	4798      	blx	r3
    474c:	2800      	cmp	r0, #0
    474e:	d104      	bne.n	475a <AFE_HardwareProtection_Write+0xc2>
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
    4750:	4b1a      	ldr	r3, [pc, #104]	; (47bc <AFE_HardwareProtection_Write+0x124>)
    4752:	881b      	ldrh	r3, [r3, #0]
		{
			return 1;
    4754:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
    4756:	071b      	lsls	r3, r3, #28
    4758:	d022      	beq.n	47a0 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
    475a:	4a18      	ldr	r2, [pc, #96]	; (47bc <AFE_HardwareProtection_Write+0x124>)
    475c:	2101      	movs	r1, #1
    475e:	20e0      	movs	r0, #224	; 0xe0
    4760:	4b17      	ldr	r3, [pc, #92]	; (47c0 <AFE_HardwareProtection_Write+0x128>)
    4762:	4798      	blx	r3
    4764:	2800      	cmp	r0, #0
    4766:	d106      	bne.n	4776 <AFE_HardwareProtection_Write+0xde>
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
    4768:	4b14      	ldr	r3, [pc, #80]	; (47bc <AFE_HardwareProtection_Write+0x124>)
    476a:	881a      	ldrh	r2, [r3, #0]
		{
			return 1;
    476c:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
    476e:	23d2      	movs	r3, #210	; 0xd2
    4770:	009b      	lsls	r3, r3, #2
    4772:	421a      	tst	r2, r3
    4774:	d014      	beq.n	47a0 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
    4776:	22d2      	movs	r2, #210	; 0xd2
    4778:	0092      	lsls	r2, r2, #2
    477a:	4b12      	ldr	r3, [pc, #72]	; (47c4 <AFE_HardwareProtection_Write+0x12c>)
    477c:	801a      	strh	r2, [r3, #0]
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
    477e:	4a0f      	ldr	r2, [pc, #60]	; (47bc <AFE_HardwareProtection_Write+0x124>)
    4780:	2106      	movs	r1, #6
    4782:	20e0      	movs	r0, #224	; 0xe0
    4784:	4b0e      	ldr	r3, [pc, #56]	; (47c0 <AFE_HardwareProtection_Write+0x128>)
    4786:	4798      	blx	r3
    4788:	0003      	movs	r3, r0
		else
		{
			return 1;
		}
	}
	return 1;
    478a:	2001      	movs	r0, #1
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
    478c:	2b00      	cmp	r3, #0
    478e:	d107      	bne.n	47a0 <AFE_HardwareProtection_Write+0x108>
	{
		if(spi_read_value[0] == AFE_H420V_L275V)
    4790:	4b0a      	ldr	r3, [pc, #40]	; (47bc <AFE_HardwareProtection_Write+0x124>)
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
		{
			return 1;
    4792:	8818      	ldrh	r0, [r3, #0]
    4794:	4b0d      	ldr	r3, [pc, #52]	; (47cc <AFE_HardwareProtection_Write+0x134>)
    4796:	469c      	mov	ip, r3
    4798:	4460      	add	r0, ip
    479a:	1e43      	subs	r3, r0, #1
    479c:	4198      	sbcs	r0, r3
    479e:	b2c0      	uxtb	r0, r0
		{
			return 1;
		}
	}
	return 1;
}
    47a0:	bd70      	pop	{r4, r5, r6, pc}
    47a2:	46c0      	nop			; (mov r8, r8)
    47a4:	0000e3b5 	.word	0x0000e3b5
    47a8:	00006aa1 	.word	0x00006aa1
    47ac:	00002442 	.word	0x00002442
    47b0:	00000c43 	.word	0x00000c43
    47b4:	00002e2d 	.word	0x00002e2d
    47b8:	0000fe3f 	.word	0x0000fe3f
    47bc:	20000f04 	.word	0x20000f04
    47c0:	00006b7d 	.word	0x00006b7d
    47c4:	20000f7a 	.word	0x20000f7a
    47c8:	00006ddd 	.word	0x00006ddd
    47cc:	ffffd1d3 	.word	0xffffd1d3

000047d0 <AFE_Init>:
  * @param  None
  * @retval None
  */

void AFE_Init(void)
{
    47d0:	b510      	push	{r4, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    47d2:	4a0d      	ldr	r2, [pc, #52]	; (4808 <AFE_Init+0x38>)
    47d4:	210b      	movs	r1, #11
    47d6:	20e0      	movs	r0, #224	; 0xe0
    47d8:	4c0c      	ldr	r4, [pc, #48]	; (480c <AFE_Init+0x3c>)
    47da:	47a0      	blx	r4
    //上电清AD值
    //    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL4_ADDR,AFE_TM_PULLUP);   //set tm1~5 pullup
    47dc:	22f8      	movs	r2, #248	; 0xf8
    47de:	0152      	lsls	r2, r2, #5
    47e0:	210f      	movs	r1, #15
    47e2:	20e0      	movs	r0, #224	; 0xe0
    47e4:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GVSEL_ADDR,AFE_OTHER_AD_ALL_ON);   //enable other AD
    47e6:	4a0a      	ldr	r2, [pc, #40]	; (4810 <AFE_Init+0x40>)
    47e8:	2105      	movs	r1, #5
    47ea:	20e0      	movs	r0, #224	; 0xe0
    47ec:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL1_ADDR,AFE_GPIO456_GPIO1_EN);   //enable GPIO1 INPUT GPIO5 OUTPUT
    47ee:	4a09      	ldr	r2, [pc, #36]	; (4814 <AFE_Init+0x44>)
    47f0:	210c      	movs	r1, #12
    47f2:	20e0      	movs	r0, #224	; 0xe0
    47f4:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_EN);   //enable GPIO5 ADIR
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_OV45_UV30);   //set OV UV value
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_ALARM_3V5);   //set Alarm Volt value
    
    //    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIH_EN);   //enable High Speed Cur AD
    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIL_EN);   //enable low Speed Cur AD
    47f6:	4a08      	ldr	r2, [pc, #32]	; (4818 <AFE_Init+0x48>)
    47f8:	211a      	movs	r1, #26
    47fa:	20e0      	movs	r0, #224	; 0xe0
    47fc:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    47fe:	2200      	movs	r2, #0
    4800:	210b      	movs	r1, #11
    4802:	20e0      	movs	r0, #224	; 0xe0
    4804:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_ADC_EN_TRG);   //enable AD one short
    //ucSPI_Read(MAC_SPI_DEV,ADCTRL2_ADDR,spi_read_value);        //zzy?
}
    4806:	bd10      	pop	{r4, pc}
    4808:	0000e3b5 	.word	0x0000e3b5
    480c:	00006aa1 	.word	0x00006aa1
    4810:	00000fff 	.word	0x00000fff
    4814:	00000703 	.word	0x00000703
    4818:	00001032 	.word	0x00001032

0000481c <Cells_Bal_Close>:
NOTICE			: 设置关闭、取消电池电芯选定、关闭平衡、开启OVUV、设置5VLDO为低功耗
                    设置活动模式还是休眠模式
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Close(void)
{
    481c:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    481e:	4a12      	ldr	r2, [pc, #72]	; (4868 <Cells_Bal_Close+0x4c>)
    4820:	210b      	movs	r1, #11
    4822:	20e0      	movs	r0, #224	; 0xe0
    4824:	4c11      	ldr	r4, [pc, #68]	; (486c <Cells_Bal_Close+0x50>)
    4826:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH );   //设置关闭             
    4828:	4a11      	ldr	r2, [pc, #68]	; (4870 <Cells_Bal_Close+0x54>)
    482a:	210a      	movs	r1, #10
    482c:	20e0      	movs	r0, #224	; 0xe0
    482e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,0x0000 );            //取消电池选定  
    4830:	2200      	movs	r2, #0
    4832:	2115      	movs	r1, #21
    4834:	20e0      	movs	r0, #224	; 0xe0
    4836:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_Dis );  //关闭均衡       
    4838:	2201      	movs	r2, #1
    483a:	2114      	movs	r1, #20
    483c:	20e0      	movs	r0, #224	; 0xe0
    483e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV
    4840:	25e0      	movs	r5, #224	; 0xe0
    4842:	006d      	lsls	r5, r5, #1
    4844:	002a      	movs	r2, r5
    4846:	2108      	movs	r1, #8
    4848:	20e0      	movs	r0, #224	; 0xe0
    484a:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV        
    484c:	002a      	movs	r2, r5
    484e:	2109      	movs	r1, #9
    4850:	20e0      	movs	r0, #224	; 0xe0
    4852:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //NM50_EN   AFE_SPI_NM50
    4854:	4a07      	ldr	r2, [pc, #28]	; (4874 <Cells_Bal_Close+0x58>)
    4856:	2118      	movs	r1, #24
    4858:	20e0      	movs	r0, #224	; 0xe0
    485a:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    485c:	2200      	movs	r2, #0
    485e:	210b      	movs	r1, #11
    4860:	20e0      	movs	r0, #224	; 0xe0
    4862:	47a0      	blx	r4
}
    4864:	bd70      	pop	{r4, r5, r6, pc}
    4866:	46c0      	nop			; (mov r8, r8)
    4868:	0000e3b5 	.word	0x0000e3b5
    486c:	00006aa1 	.word	0x00006aa1
    4870:	00004007 	.word	0x00004007
    4874:	00000711 	.word	0x00000711

00004878 <AFE_ONE_VPC_ADC>:
OUTPUT			: None
NOTICE			: 读取的AD值为开启预充电150ms以后的AD值（猜测）
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
    4878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    487a:	24c8      	movs	r4, #200	; 0xc8
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    487c:	4d12      	ldr	r5, [pc, #72]	; (48c8 <AFE_ONE_VPC_ADC+0x50>)
    487e:	4e13      	ldr	r6, [pc, #76]	; (48cc <AFE_ONE_VPC_ADC+0x54>)
			delay_ms(10);
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
			vpc = spi_read_value[0];
			break;
		}
		delay_ms(1);
    4880:	4f13      	ldr	r7, [pc, #76]	; (48d0 <AFE_ONE_VPC_ADC+0x58>)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4882:	002a      	movs	r2, r5
    4884:	2130      	movs	r1, #48	; 0x30
    4886:	20e0      	movs	r0, #224	; 0xe0
    4888:	47b0      	blx	r6
		if(spi_read_value[0]&0x0001)
    488a:	882b      	ldrh	r3, [r5, #0]
    488c:	07db      	lsls	r3, r3, #31
    488e:	d513      	bpl.n	48b8 <AFE_ONE_VPC_ADC+0x40>
		{
			ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,0x0001);   //clear VAD_DONE
    4890:	2201      	movs	r2, #1
    4892:	2130      	movs	r1, #48	; 0x30
    4894:	20e0      	movs	r0, #224	; 0xe0
    4896:	4c0f      	ldr	r4, [pc, #60]	; (48d4 <AFE_ONE_VPC_ADC+0x5c>)
    4898:	47a0      	blx	r4
			ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,0x4001);   //END AD
    489a:	4a0f      	ldr	r2, [pc, #60]	; (48d8 <AFE_ONE_VPC_ADC+0x60>)
    489c:	210a      	movs	r1, #10
    489e:	20e0      	movs	r0, #224	; 0xe0
    48a0:	47a0      	blx	r4
			delay_ms(10);
    48a2:	200a      	movs	r0, #10
    48a4:	4b0a      	ldr	r3, [pc, #40]	; (48d0 <AFE_ONE_VPC_ADC+0x58>)
    48a6:	4798      	blx	r3
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
    48a8:	4c07      	ldr	r4, [pc, #28]	; (48c8 <AFE_ONE_VPC_ADC+0x50>)
    48aa:	0022      	movs	r2, r4
    48ac:	214a      	movs	r1, #74	; 0x4a
    48ae:	20e0      	movs	r0, #224	; 0xe0
    48b0:	4b06      	ldr	r3, [pc, #24]	; (48cc <AFE_ONE_VPC_ADC+0x54>)
    48b2:	4798      	blx	r3
			vpc = spi_read_value[0];
    48b4:	8820      	ldrh	r0, [r4, #0]
			break;
    48b6:	e006      	b.n	48c6 <AFE_ONE_VPC_ADC+0x4e>
		}
		delay_ms(1);
    48b8:	2001      	movs	r0, #1
    48ba:	47b8      	blx	r7
    48bc:	3c01      	subs	r4, #1
    48be:	b2e4      	uxtb	r4, r4
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
    48c0:	2c00      	cmp	r4, #0
    48c2:	d1de      	bne.n	4882 <AFE_ONE_VPC_ADC+0xa>
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
    48c4:	2000      	movs	r0, #0
			break;
		}
		delay_ms(1);
	}
	return vpc;
}
    48c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    48c8:	20000f04 	.word	0x20000f04
    48cc:	00006b7d 	.word	0x00006b7d
    48d0:	00006e09 	.word	0x00006e09
    48d4:	00006aa1 	.word	0x00006aa1
    48d8:	00004001 	.word	0x00004001

000048dc <SPI_AllReg_WR>:
NOTICE			: 收到电流完成标志--退出STB模式--开启通信--读取AD完成标志,清除，判断--读取AD值
DATE			: 2016/06/24
*****************************************************************************/

void SPI_AllReg_WR(void)
{
    48dc:	b530      	push	{r4, r5, lr}
    48de:	b083      	sub	sp, #12
    if(sys_flags.val.afe_adirq2_flag == 1)
    48e0:	4b63      	ldr	r3, [pc, #396]	; (4a70 <SPI_AllReg_WR+0x194>)
    48e2:	785b      	ldrb	r3, [r3, #1]
    48e4:	07db      	lsls	r3, r3, #31
    48e6:	d400      	bmi.n	48ea <SPI_AllReg_WR+0xe>
    48e8:	e0c0      	b.n	4a6c <SPI_AllReg_WR+0x190>
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    48ea:	2382      	movs	r3, #130	; 0x82
    48ec:	05db      	lsls	r3, r3, #23
    48ee:	001a      	movs	r2, r3
    48f0:	3280      	adds	r2, #128	; 0x80
    48f2:	2180      	movs	r1, #128	; 0x80
    48f4:	0089      	lsls	r1, r1, #2
    48f6:	61d1      	str	r1, [r2, #28]
    48f8:	2220      	movs	r2, #32
    48fa:	61da      	str	r2, [r3, #28]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    48fc:	2280      	movs	r2, #128	; 0x80
    48fe:	0112      	lsls	r2, r2, #4
    4900:	615a      	str	r2, [r3, #20]
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    4902:	6a1b      	ldr	r3, [r3, #32]
		#ifdef OS_DEBUG
		//Usart_process();
		MCU_STOP_Toggle();
		ID_OUT_Toggle();
		COM_RES_Low();
		if(ID_IN_Read()) printf("ID_IN 高. \r\n");
    4904:	06db      	lsls	r3, r3, #27
    4906:	d503      	bpl.n	4910 <SPI_AllReg_WR+0x34>
    4908:	485a      	ldr	r0, [pc, #360]	; (4a74 <SPI_AllReg_WR+0x198>)
    490a:	4b5b      	ldr	r3, [pc, #364]	; (4a78 <SPI_AllReg_WR+0x19c>)
    490c:	4798      	blx	r3
    490e:	e002      	b.n	4916 <SPI_AllReg_WR+0x3a>
		else printf("ID_IN 低. \r\n");
    4910:	485a      	ldr	r0, [pc, #360]	; (4a7c <SPI_AllReg_WR+0x1a0>)
    4912:	4b59      	ldr	r3, [pc, #356]	; (4a78 <SPI_AllReg_WR+0x19c>)
    4914:	4798      	blx	r3
    4916:	2382      	movs	r3, #130	; 0x82
    4918:	05db      	lsls	r3, r3, #23
    491a:	6a1b      	ldr	r3, [r3, #32]
		if(ID_END_Read()) printf("ID_END 高. \r\n");
    491c:	065b      	lsls	r3, r3, #25
    491e:	d503      	bpl.n	4928 <SPI_AllReg_WR+0x4c>
    4920:	4857      	ldr	r0, [pc, #348]	; (4a80 <SPI_AllReg_WR+0x1a4>)
    4922:	4b55      	ldr	r3, [pc, #340]	; (4a78 <SPI_AllReg_WR+0x19c>)
    4924:	4798      	blx	r3
    4926:	e002      	b.n	492e <SPI_AllReg_WR+0x52>
		else printf("ID_END 低. \r\n");
    4928:	4856      	ldr	r0, [pc, #344]	; (4a84 <SPI_AllReg_WR+0x1a8>)
    492a:	4b53      	ldr	r3, [pc, #332]	; (4a78 <SPI_AllReg_WR+0x19c>)
    492c:	4798      	blx	r3
    492e:	4b56      	ldr	r3, [pc, #344]	; (4a88 <SPI_AllReg_WR+0x1ac>)
    4930:	6a1b      	ldr	r3, [r3, #32]
		if(SOV_Read()) printf("SOV 高. \r\n");
    4932:	06db      	lsls	r3, r3, #27
    4934:	d503      	bpl.n	493e <SPI_AllReg_WR+0x62>
    4936:	4855      	ldr	r0, [pc, #340]	; (4a8c <SPI_AllReg_WR+0x1b0>)
    4938:	4b4f      	ldr	r3, [pc, #316]	; (4a78 <SPI_AllReg_WR+0x19c>)
    493a:	4798      	blx	r3
    493c:	e002      	b.n	4944 <SPI_AllReg_WR+0x68>
		else printf("SOV 低. \r\n");
    493e:	4854      	ldr	r0, [pc, #336]	; (4a90 <SPI_AllReg_WR+0x1b4>)
    4940:	4b4d      	ldr	r3, [pc, #308]	; (4a78 <SPI_AllReg_WR+0x19c>)
    4942:	4798      	blx	r3
		uint16_t adc_value = 0;
    4944:	466b      	mov	r3, sp
    4946:	1d9c      	adds	r4, r3, #6
    4948:	2300      	movs	r3, #0
    494a:	8023      	strh	r3, [r4, #0]
		Adc_Read_AdcValue(&adc_value);
    494c:	0020      	movs	r0, r4
    494e:	4b51      	ldr	r3, [pc, #324]	; (4a94 <SPI_AllReg_WR+0x1b8>)
    4950:	4798      	blx	r3
		printf("ADC = %d. \r\n",adc_value);
    4952:	8821      	ldrh	r1, [r4, #0]
    4954:	4850      	ldr	r0, [pc, #320]	; (4a98 <SPI_AllReg_WR+0x1bc>)
    4956:	4b51      	ldr	r3, [pc, #324]	; (4a9c <SPI_AllReg_WR+0x1c0>)
    4958:	4798      	blx	r3
		#endif
	    sys_flags.val.afe_adirq2_flag =0;
    495a:	4b45      	ldr	r3, [pc, #276]	; (4a70 <SPI_AllReg_WR+0x194>)
    495c:	785a      	ldrb	r2, [r3, #1]
    495e:	2101      	movs	r1, #1
    4960:	438a      	bics	r2, r1
    4962:	705a      	strb	r2, [r3, #1]
	    sys_flags.val.afe_connect_flag =0;
    4964:	781a      	ldrb	r2, [r3, #0]
    4966:	438a      	bics	r2, r1
    4968:	701a      	strb	r2, [r3, #0]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    496a:	2280      	movs	r2, #128	; 0x80
    496c:	00d2      	lsls	r2, r2, #3
    496e:	2382      	movs	r3, #130	; 0x82
    4970:	05db      	lsls	r3, r3, #23
    4972:	615a      	str	r2, [r3, #20]
	    //Wdt_Clear(); //应该在AFE响应一次以后喂狗，以防AFE复位导致芯片无法跟AFE契合工作
		STB_Low();
		SPI_Slave_High();		//开启通信需要延迟2ms以上
    4974:	4b4a      	ldr	r3, [pc, #296]	; (4aa0 <SPI_AllReg_WR+0x1c4>)
    4976:	4798      	blx	r3
	    delay_ms(3);
    4978:	2003      	movs	r0, #3
    497a:	4b4a      	ldr	r3, [pc, #296]	; (4aa4 <SPI_AllReg_WR+0x1c8>)
    497c:	4798      	blx	r3

	    sleep_delay_cycle++; //休眠延迟,第一次读取不一定是正确值,防止错误进入休眠无法唤醒
    497e:	4a4a      	ldr	r2, [pc, #296]	; (4aa8 <SPI_AllReg_WR+0x1cc>)
    4980:	7813      	ldrb	r3, [r2, #0]
    4982:	3301      	adds	r3, #1
    4984:	b2db      	uxtb	r3, r3
    4986:	7013      	strb	r3, [r2, #0]
	    if(afe_flags.val.afe_CellBalance == 1)
    4988:	4b48      	ldr	r3, [pc, #288]	; (4aac <SPI_AllReg_WR+0x1d0>)
    498a:	785b      	ldrb	r3, [r3, #1]
    498c:	065b      	lsls	r3, r3, #25
    498e:	d533      	bpl.n	49f8 <SPI_AllReg_WR+0x11c>
	    {
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启
    4990:	4a47      	ldr	r2, [pc, #284]	; (4ab0 <SPI_AllReg_WR+0x1d4>)
    4992:	210a      	movs	r1, #10
    4994:	20e0      	movs	r0, #224	; 0xe0
    4996:	4d47      	ldr	r5, [pc, #284]	; (4ab4 <SPI_AllReg_WR+0x1d8>)
    4998:	47a8      	blx	r5
		    Cells_Bal_Close();
    499a:	4b47      	ldr	r3, [pc, #284]	; (4ab8 <SPI_AllReg_WR+0x1dc>)
    499c:	4798      	blx	r3
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    499e:	4c47      	ldr	r4, [pc, #284]	; (4abc <SPI_AllReg_WR+0x1e0>)
    49a0:	0022      	movs	r2, r4
    49a2:	2130      	movs	r1, #48	; 0x30
    49a4:	20e0      	movs	r0, #224	; 0xe0
    49a6:	4b46      	ldr	r3, [pc, #280]	; (4ac0 <SPI_AllReg_WR+0x1e4>)
    49a8:	4798      	blx	r3
		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    49aa:	2207      	movs	r2, #7
    49ac:	2130      	movs	r1, #48	; 0x30
    49ae:	20e0      	movs	r0, #224	; 0xe0
    49b0:	47a8      	blx	r5
		    delay_us(100);
    49b2:	2064      	movs	r0, #100	; 0x64
    49b4:	4b43      	ldr	r3, [pc, #268]	; (4ac4 <SPI_AllReg_WR+0x1e8>)
    49b6:	4798      	blx	r3
		    //确实是AD完成,读取数据
		    if((spi_read_value[0]&0x0005) == 0x0005)
    49b8:	8823      	ldrh	r3, [r4, #0]
    49ba:	2205      	movs	r2, #5
    49bc:	4013      	ands	r3, r2
    49be:	2b05      	cmp	r3, #5
    49c0:	d106      	bne.n	49d0 <SPI_AllReg_WR+0xf4>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    49c2:	3251      	adds	r2, #81	; 0x51
    49c4:	2101      	movs	r1, #1
    49c6:	20e0      	movs	r0, #224	; 0xe0
    49c8:	4b3f      	ldr	r3, [pc, #252]	; (4ac8 <SPI_AllReg_WR+0x1ec>)
    49ca:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_1();
    49cc:	4b3f      	ldr	r3, [pc, #252]	; (4acc <SPI_AllReg_WR+0x1f0>)
    49ce:	4798      	blx	r3
		    }
		    delay_us(200);
    49d0:	20c8      	movs	r0, #200	; 0xc8
    49d2:	4b3c      	ldr	r3, [pc, #240]	; (4ac4 <SPI_AllReg_WR+0x1e8>)
    49d4:	4798      	blx	r3
		    delay_ms(1);
    49d6:	2001      	movs	r0, #1
    49d8:	4b32      	ldr	r3, [pc, #200]	; (4aa4 <SPI_AllReg_WR+0x1c8>)
    49da:	4798      	blx	r3
		    AFE_ONE_VPC_ADC();
    49dc:	4b3c      	ldr	r3, [pc, #240]	; (4ad0 <SPI_AllReg_WR+0x1f4>)
    49de:	4798      	blx	r3
		    if((spi_read_value[0]&0x0001) == 0x0001)
    49e0:	4b36      	ldr	r3, [pc, #216]	; (4abc <SPI_AllReg_WR+0x1e0>)
    49e2:	881b      	ldrh	r3, [r3, #0]
    49e4:	07db      	lsls	r3, r3, #31
    49e6:	d525      	bpl.n	4a34 <SPI_AllReg_WR+0x158>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    49e8:	2256      	movs	r2, #86	; 0x56
    49ea:	2101      	movs	r1, #1
    49ec:	20e0      	movs	r0, #224	; 0xe0
    49ee:	4b36      	ldr	r3, [pc, #216]	; (4ac8 <SPI_AllReg_WR+0x1ec>)
    49f0:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_2();
    49f2:	4b38      	ldr	r3, [pc, #224]	; (4ad4 <SPI_AllReg_WR+0x1f8>)
    49f4:	4798      	blx	r3
    49f6:	e01d      	b.n	4a34 <SPI_AllReg_WR+0x158>
		    }
	    }
	    else
	    {	
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    49f8:	4a37      	ldr	r2, [pc, #220]	; (4ad8 <SPI_AllReg_WR+0x1fc>)
    49fa:	210a      	movs	r1, #10
    49fc:	20e0      	movs	r0, #224	; 0xe0
    49fe:	4d2d      	ldr	r5, [pc, #180]	; (4ab4 <SPI_AllReg_WR+0x1d8>)
    4a00:	47a8      	blx	r5
		    
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4a02:	4c2e      	ldr	r4, [pc, #184]	; (4abc <SPI_AllReg_WR+0x1e0>)
    4a04:	0022      	movs	r2, r4
    4a06:	2130      	movs	r1, #48	; 0x30
    4a08:	20e0      	movs	r0, #224	; 0xe0
    4a0a:	4b2d      	ldr	r3, [pc, #180]	; (4ac0 <SPI_AllReg_WR+0x1e4>)
    4a0c:	4798      	blx	r3

		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    4a0e:	2207      	movs	r2, #7
    4a10:	2130      	movs	r1, #48	; 0x30
    4a12:	20e0      	movs	r0, #224	; 0xe0
    4a14:	47a8      	blx	r5
		    delay_us(100);
    4a16:	2064      	movs	r0, #100	; 0x64
    4a18:	4b2a      	ldr	r3, [pc, #168]	; (4ac4 <SPI_AllReg_WR+0x1e8>)
    4a1a:	4798      	blx	r3
		    //确实是AD完成,读取数据

		    if((spi_read_value[0]&0x0005) == 0x0005)
    4a1c:	8823      	ldrh	r3, [r4, #0]
    4a1e:	2205      	movs	r2, #5
    4a20:	4013      	ands	r3, r2
    4a22:	2b05      	cmp	r3, #5
    4a24:	d106      	bne.n	4a34 <SPI_AllReg_WR+0x158>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    4a26:	3251      	adds	r2, #81	; 0x51
    4a28:	2101      	movs	r1, #1
    4a2a:	20e0      	movs	r0, #224	; 0xe0
    4a2c:	4b26      	ldr	r3, [pc, #152]	; (4ac8 <SPI_AllReg_WR+0x1ec>)
    4a2e:	4798      	blx	r3
			    vAPI_ADC_Read_Data();
    4a30:	4b2a      	ldr	r3, [pc, #168]	; (4adc <SPI_AllReg_WR+0x200>)
    4a32:	4798      	blx	r3
		    }
	    }
	    AFE_Init();
    4a34:	4b2a      	ldr	r3, [pc, #168]	; (4ae0 <SPI_AllReg_WR+0x204>)
    4a36:	4798      	blx	r3
	    AFE_Control();
    4a38:	4b2a      	ldr	r3, [pc, #168]	; (4ae4 <SPI_AllReg_WR+0x208>)
    4a3a:	4798      	blx	r3

	    if(afe_flags.val.afe_CellBalance == 1)
    4a3c:	4b1b      	ldr	r3, [pc, #108]	; (4aac <SPI_AllReg_WR+0x1d0>)
    4a3e:	785b      	ldrb	r3, [r3, #1]
    4a40:	065b      	lsls	r3, r3, #25
    4a42:	d505      	bpl.n	4a50 <SPI_AllReg_WR+0x174>
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //LP50_EN   AFE_SPI_LP50  cellzzy
    4a44:	4a28      	ldr	r2, [pc, #160]	; (4ae8 <SPI_AllReg_WR+0x20c>)
    4a46:	2118      	movs	r1, #24
    4a48:	20e0      	movs	r0, #224	; 0xe0
    4a4a:	4b1a      	ldr	r3, [pc, #104]	; (4ab4 <SPI_AllReg_WR+0x1d8>)
    4a4c:	4798      	blx	r3
    4a4e:	e004      	b.n	4a5a <SPI_AllReg_WR+0x17e>
	    }
	    else
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //LP50_EN   AFE_SPI_LP50  cellzzy
    4a50:	4a26      	ldr	r2, [pc, #152]	; (4aec <SPI_AllReg_WR+0x210>)
    4a52:	2118      	movs	r1, #24
    4a54:	20e0      	movs	r0, #224	; 0xe0
    4a56:	4b17      	ldr	r3, [pc, #92]	; (4ab4 <SPI_AllReg_WR+0x1d8>)
    4a58:	4798      	blx	r3
	    }
	    SPI_Slave_Low();
    4a5a:	4b25      	ldr	r3, [pc, #148]	; (4af0 <SPI_AllReg_WR+0x214>)
    4a5c:	4798      	blx	r3
	    delay_ms(3);
    4a5e:	2003      	movs	r0, #3
    4a60:	4b10      	ldr	r3, [pc, #64]	; (4aa4 <SPI_AllReg_WR+0x1c8>)
    4a62:	4798      	blx	r3
    
	    NormalCapacityProc();//容量更新
    4a64:	4b23      	ldr	r3, [pc, #140]	; (4af4 <SPI_AllReg_WR+0x218>)
    4a66:	4798      	blx	r3
	    Sys_250ms_tick();    //系统250ms更新
    4a68:	4b23      	ldr	r3, [pc, #140]	; (4af8 <SPI_AllReg_WR+0x21c>)
    4a6a:	4798      	blx	r3
	    //        if(low_power_cnt>8)         //zzy20161101  运行3次（11-8）
	    //            {
	    //                low_power_cnt++;
	    //            }
    }
}
    4a6c:	b003      	add	sp, #12
    4a6e:	bd30      	pop	{r4, r5, pc}
    4a70:	20000f0c 	.word	0x20000f0c
    4a74:	0000ae54 	.word	0x0000ae54
    4a78:	00009d01 	.word	0x00009d01
    4a7c:	0000ae60 	.word	0x0000ae60
    4a80:	0000ae6c 	.word	0x0000ae6c
    4a84:	0000ae7c 	.word	0x0000ae7c
    4a88:	41000080 	.word	0x41000080
    4a8c:	0000ae8c 	.word	0x0000ae8c
    4a90:	0000ae98 	.word	0x0000ae98
    4a94:	000041b1 	.word	0x000041b1
    4a98:	0000aea4 	.word	0x0000aea4
    4a9c:	00009c09 	.word	0x00009c09
    4aa0:	00006a2d 	.word	0x00006a2d
    4aa4:	00006e09 	.word	0x00006e09
    4aa8:	20000f08 	.word	0x20000f08
    4aac:	20000f78 	.word	0x20000f78
    4ab0:	00004107 	.word	0x00004107
    4ab4:	00006aa1 	.word	0x00006aa1
    4ab8:	0000481d 	.word	0x0000481d
    4abc:	20000f04 	.word	0x20000f04
    4ac0:	00006b7d 	.word	0x00006b7d
    4ac4:	00006ddd 	.word	0x00006ddd
    4ac8:	00006c75 	.word	0x00006c75
    4acc:	00004251 	.word	0x00004251
    4ad0:	00004879 	.word	0x00004879
    4ad4:	0000455d 	.word	0x0000455d
    4ad8:	00004007 	.word	0x00004007
    4adc:	0000459d 	.word	0x0000459d
    4ae0:	000047d1 	.word	0x000047d1
    4ae4:	00005d95 	.word	0x00005d95
    4ae8:	00000701 	.word	0x00000701
    4aec:	00000711 	.word	0x00000711
    4af0:	000068b1 	.word	0x000068b1
    4af4:	00006711 	.word	0x00006711
    4af8:	00005e3d 	.word	0x00005e3d

00004afc <AFE_Reg_Read>:
 *                     将SPI读取到的内容处理以及分类和校准
 *                                ↓
 *                           再次回到开头→↑
******************************************************************************/
void AFE_Reg_Read(void)
{
    4afc:	b510      	push	{r4, lr}
	SPI_AllReg_WR();        //zzy20161101 除此之外为增加项目
    4afe:	4b01      	ldr	r3, [pc, #4]	; (4b04 <AFE_Reg_Read+0x8>)
    4b00:	4798      	blx	r3
}
    4b02:	bd10      	pop	{r4, pc}
    4b04:	000048dd 	.word	0x000048dd

00004b08 <AFE_HardwareProtection_Read>:
NOTICE			: 直接读取STAT寄存器,OV,UV属于电压达到自动解除,所以定期清除标志
*                 SCD,OCD,OCC为硬件保护,软件清除,需要软件锁住放电,再清除标志位,硬件恢复完毕,软件开启放电
DATE			: 2016/06/24
*****************************************************************************/
void AFE_HardwareProtection_Read(void)
{
    4b08:	b570      	push	{r4, r5, r6, lr}
	uint16_t flag;
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
    4b0a:	4a7c      	ldr	r2, [pc, #496]	; (4cfc <AFE_HardwareProtection_Read+0x1f4>)
    4b0c:	7853      	ldrb	r3, [r2, #1]
    4b0e:	2104      	movs	r1, #4
    4b10:	438b      	bics	r3, r1
    4b12:	7053      	strb	r3, [r2, #1]
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
    4b14:	4a7a      	ldr	r2, [pc, #488]	; (4d00 <AFE_HardwareProtection_Read+0x1f8>)
    4b16:	312c      	adds	r1, #44	; 0x2c
    4b18:	20e0      	movs	r0, #224	; 0xe0
    4b1a:	4b7a      	ldr	r3, [pc, #488]	; (4d04 <AFE_HardwareProtection_Read+0x1fc>)
    4b1c:	4798      	blx	r3
    4b1e:	2800      	cmp	r0, #0
    4b20:	d123      	bne.n	4b6a <AFE_HardwareProtection_Read+0x62>
	{
		flag = spi_read_value[0]&ST_PROTECT;
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
    4b22:	4c76      	ldr	r4, [pc, #472]	; (4cfc <AFE_HardwareProtection_Read+0x1f4>)
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
	{
		flag = spi_read_value[0]&ST_PROTECT;
    4b24:	4b76      	ldr	r3, [pc, #472]	; (4d00 <AFE_HardwareProtection_Read+0x1f8>)
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
    4b26:	8819      	ldrh	r1, [r3, #0]
    4b28:	23dc      	movs	r3, #220	; 0xdc
    4b2a:	009b      	lsls	r3, r3, #2
    4b2c:	4019      	ands	r1, r3
    4b2e:	8823      	ldrh	r3, [r4, #0]
    4b30:	4a75      	ldr	r2, [pc, #468]	; (4d08 <AFE_HardwareProtection_Read+0x200>)
    4b32:	4013      	ands	r3, r2
    4b34:	430b      	orrs	r3, r1
    4b36:	8023      	strh	r3, [r4, #0]
		//保护恢复
		ucSPI_Write(MAC_SPI_DEV,OVL_STAT_ADDR,0x0000);   //clear OV
    4b38:	2200      	movs	r2, #0
    4b3a:	2152      	movs	r1, #82	; 0x52
    4b3c:	30e0      	adds	r0, #224	; 0xe0
    4b3e:	4d73      	ldr	r5, [pc, #460]	; (4d0c <AFE_HardwareProtection_Read+0x204>)
    4b40:	47a8      	blx	r5
		ucSPI_Write(MAC_SPI_DEV,UVL_STAT_ADDR,0x0000);   //clear UV
    4b42:	2200      	movs	r2, #0
    4b44:	2153      	movs	r1, #83	; 0x53
    4b46:	20e0      	movs	r0, #224	; 0xe0
    4b48:	47a8      	blx	r5
		if((afe_flags.val.afe_ov_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    4b4a:	7863      	ldrb	r3, [r4, #1]
    4b4c:	079b      	lsls	r3, r3, #30
    4b4e:	d100      	bne.n	4b52 <AFE_HardwareProtection_Read+0x4a>
    4b50:	e0cc      	b.n	4cec <AFE_HardwareProtection_Read+0x1e4>
		{
			sys_flags.val.afe_volt_protect_flag = 1;
    4b52:	4a6f      	ldr	r2, [pc, #444]	; (4d10 <AFE_HardwareProtection_Read+0x208>)
    4b54:	7851      	ldrb	r1, [r2, #1]
    4b56:	2308      	movs	r3, #8
    4b58:	430b      	orrs	r3, r1
    4b5a:	7053      	strb	r3, [r2, #1]
    4b5c:	e00a      	b.n	4b74 <AFE_HardwareProtection_Read+0x6c>
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
			{
				sys_flags.val.afe_volt_protect_flag =0;
    4b5e:	4a6c      	ldr	r2, [pc, #432]	; (4d10 <AFE_HardwareProtection_Read+0x208>)
    4b60:	7853      	ldrb	r3, [r2, #1]
    4b62:	2108      	movs	r1, #8
    4b64:	438b      	bics	r3, r1
    4b66:	7053      	strb	r3, [r2, #1]
    4b68:	e004      	b.n	4b74 <AFE_HardwareProtection_Read+0x6c>
			}
		}
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
    4b6a:	4a64      	ldr	r2, [pc, #400]	; (4cfc <AFE_HardwareProtection_Read+0x1f4>)
    4b6c:	7851      	ldrb	r1, [r2, #1]
    4b6e:	2304      	movs	r3, #4
    4b70:	430b      	orrs	r3, r1
    4b72:	7053      	strb	r3, [r2, #1]
	//                }
	//            }
	//        }
	//    }
	
	if(afe_flags.VAL&AFE_SCD_OCD_OCC)
    4b74:	4b61      	ldr	r3, [pc, #388]	; (4cfc <AFE_HardwareProtection_Read+0x1f4>)
    4b76:	881b      	ldrh	r3, [r3, #0]
    4b78:	2270      	movs	r2, #112	; 0x70
    4b7a:	421a      	tst	r2, r3
    4b7c:	d100      	bne.n	4b80 <AFE_HardwareProtection_Read+0x78>
    4b7e:	e080      	b.n	4c82 <AFE_HardwareProtection_Read+0x17a>
	{
		//保护恢复
		if(AFE_OC_DELAY_CNT >40) //250ms * 4 = 1S
    4b80:	4b64      	ldr	r3, [pc, #400]	; (4d14 <AFE_HardwareProtection_Read+0x20c>)
    4b82:	781b      	ldrb	r3, [r3, #0]
    4b84:	b2db      	uxtb	r3, r3
    4b86:	2b28      	cmp	r3, #40	; 0x28
    4b88:	d925      	bls.n	4bd6 <AFE_HardwareProtection_Read+0xce>
		{
			if(AFE_OC_DELAY_CNT_LIMIT <6)
    4b8a:	4b63      	ldr	r3, [pc, #396]	; (4d18 <AFE_HardwareProtection_Read+0x210>)
    4b8c:	781b      	ldrb	r3, [r3, #0]
    4b8e:	b2db      	uxtb	r3, r3
    4b90:	2b05      	cmp	r3, #5
    4b92:	d81d      	bhi.n	4bd0 <AFE_HardwareProtection_Read+0xc8>
			{
				AFE_OC_DELAY_CNT_LIMIT++;
    4b94:	4a60      	ldr	r2, [pc, #384]	; (4d18 <AFE_HardwareProtection_Read+0x210>)
    4b96:	7813      	ldrb	r3, [r2, #0]
    4b98:	3301      	adds	r3, #1
    4b9a:	b2db      	uxtb	r3, r3
    4b9c:	7013      	strb	r3, [r2, #0]
				AFE_OC_DELAY_CNT =0;
    4b9e:	2200      	movs	r2, #0
    4ba0:	4b5c      	ldr	r3, [pc, #368]	; (4d14 <AFE_HardwareProtection_Read+0x20c>)
    4ba2:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4ba4:	22a0      	movs	r2, #160	; 0xa0
    4ba6:	0212      	lsls	r2, r2, #8
    4ba8:	2103      	movs	r1, #3
    4baa:	20e0      	movs	r0, #224	; 0xe0
    4bac:	4c57      	ldr	r4, [pc, #348]	; (4d0c <AFE_HardwareProtection_Read+0x204>)
    4bae:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4bb0:	22dc      	movs	r2, #220	; 0xdc
    4bb2:	0092      	lsls	r2, r2, #2
    4bb4:	2130      	movs	r1, #48	; 0x30
    4bb6:	20e0      	movs	r0, #224	; 0xe0
    4bb8:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4bba:	2580      	movs	r5, #128	; 0x80
    4bbc:	022d      	lsls	r5, r5, #8
    4bbe:	002a      	movs	r2, r5
    4bc0:	2103      	movs	r1, #3
    4bc2:	20e0      	movs	r0, #224	; 0xe0
    4bc4:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4bc6:	002a      	movs	r2, r5
    4bc8:	2103      	movs	r1, #3
    4bca:	20e0      	movs	r0, #224	; 0xe0
    4bcc:	47a0      	blx	r4
    4bce:	e002      	b.n	4bd6 <AFE_HardwareProtection_Read+0xce>
			}
			else
			{
				AFE_OC_DELAY_CNT = 41;
    4bd0:	2229      	movs	r2, #41	; 0x29
    4bd2:	4b50      	ldr	r3, [pc, #320]	; (4d14 <AFE_HardwareProtection_Read+0x20c>)
    4bd4:	701a      	strb	r2, [r3, #0]
			}

		}
		if(AFE_SCD_DELAY_CNT >80)
    4bd6:	4b51      	ldr	r3, [pc, #324]	; (4d1c <AFE_HardwareProtection_Read+0x214>)
    4bd8:	781b      	ldrb	r3, [r3, #0]
    4bda:	b2db      	uxtb	r3, r3
    4bdc:	2b50      	cmp	r3, #80	; 0x50
    4bde:	d925      	bls.n	4c2c <AFE_HardwareProtection_Read+0x124>
		{
			if(AFE_SCD_DELAY_CNT_LIMIT <6)
    4be0:	4b4f      	ldr	r3, [pc, #316]	; (4d20 <AFE_HardwareProtection_Read+0x218>)
    4be2:	781b      	ldrb	r3, [r3, #0]
    4be4:	b2db      	uxtb	r3, r3
    4be6:	2b05      	cmp	r3, #5
    4be8:	d81d      	bhi.n	4c26 <AFE_HardwareProtection_Read+0x11e>
			{
				AFE_SCD_DELAY_CNT_LIMIT++;
    4bea:	4a4d      	ldr	r2, [pc, #308]	; (4d20 <AFE_HardwareProtection_Read+0x218>)
    4bec:	7813      	ldrb	r3, [r2, #0]
    4bee:	3301      	adds	r3, #1
    4bf0:	b2db      	uxtb	r3, r3
    4bf2:	7013      	strb	r3, [r2, #0]
				AFE_SCD_DELAY_CNT =0;
    4bf4:	2200      	movs	r2, #0
    4bf6:	4b49      	ldr	r3, [pc, #292]	; (4d1c <AFE_HardwareProtection_Read+0x214>)
    4bf8:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4bfa:	22a0      	movs	r2, #160	; 0xa0
    4bfc:	0212      	lsls	r2, r2, #8
    4bfe:	2103      	movs	r1, #3
    4c00:	20e0      	movs	r0, #224	; 0xe0
    4c02:	4c42      	ldr	r4, [pc, #264]	; (4d0c <AFE_HardwareProtection_Read+0x204>)
    4c04:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4c06:	22dc      	movs	r2, #220	; 0xdc
    4c08:	0092      	lsls	r2, r2, #2
    4c0a:	2130      	movs	r1, #48	; 0x30
    4c0c:	20e0      	movs	r0, #224	; 0xe0
    4c0e:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4c10:	2580      	movs	r5, #128	; 0x80
    4c12:	022d      	lsls	r5, r5, #8
    4c14:	002a      	movs	r2, r5
    4c16:	2103      	movs	r1, #3
    4c18:	20e0      	movs	r0, #224	; 0xe0
    4c1a:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4c1c:	002a      	movs	r2, r5
    4c1e:	2103      	movs	r1, #3
    4c20:	20e0      	movs	r0, #224	; 0xe0
    4c22:	47a0      	blx	r4
    4c24:	e002      	b.n	4c2c <AFE_HardwareProtection_Read+0x124>
			}
			else
			{
				AFE_SCD_DELAY_CNT = 41;
    4c26:	2229      	movs	r2, #41	; 0x29
    4c28:	4b3c      	ldr	r3, [pc, #240]	; (4d1c <AFE_HardwareProtection_Read+0x214>)
    4c2a:	701a      	strb	r2, [r3, #0]
			}
		}
		if(AFE_OCC_DELAY_CNT >40)
    4c2c:	4b3d      	ldr	r3, [pc, #244]	; (4d24 <AFE_HardwareProtection_Read+0x21c>)
    4c2e:	781b      	ldrb	r3, [r3, #0]
    4c30:	b2db      	uxtb	r3, r3
    4c32:	2b28      	cmp	r3, #40	; 0x28
    4c34:	d925      	bls.n	4c82 <AFE_HardwareProtection_Read+0x17a>
		{
			if(AFE_OCC_DELAY_CNT_LIMIT <6)
    4c36:	4b3c      	ldr	r3, [pc, #240]	; (4d28 <AFE_HardwareProtection_Read+0x220>)
    4c38:	781b      	ldrb	r3, [r3, #0]
    4c3a:	b2db      	uxtb	r3, r3
    4c3c:	2b05      	cmp	r3, #5
    4c3e:	d81d      	bhi.n	4c7c <AFE_HardwareProtection_Read+0x174>
			{
				AFE_OCC_DELAY_CNT_LIMIT++;
    4c40:	4a39      	ldr	r2, [pc, #228]	; (4d28 <AFE_HardwareProtection_Read+0x220>)
    4c42:	7813      	ldrb	r3, [r2, #0]
    4c44:	3301      	adds	r3, #1
    4c46:	b2db      	uxtb	r3, r3
    4c48:	7013      	strb	r3, [r2, #0]
				AFE_OCC_DELAY_CNT =0;
    4c4a:	2200      	movs	r2, #0
    4c4c:	4b35      	ldr	r3, [pc, #212]	; (4d24 <AFE_HardwareProtection_Read+0x21c>)
    4c4e:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4c50:	22a0      	movs	r2, #160	; 0xa0
    4c52:	0212      	lsls	r2, r2, #8
    4c54:	2103      	movs	r1, #3
    4c56:	20e0      	movs	r0, #224	; 0xe0
    4c58:	4c2c      	ldr	r4, [pc, #176]	; (4d0c <AFE_HardwareProtection_Read+0x204>)
    4c5a:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4c5c:	22dc      	movs	r2, #220	; 0xdc
    4c5e:	0092      	lsls	r2, r2, #2
    4c60:	2130      	movs	r1, #48	; 0x30
    4c62:	20e0      	movs	r0, #224	; 0xe0
    4c64:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4c66:	2580      	movs	r5, #128	; 0x80
    4c68:	022d      	lsls	r5, r5, #8
    4c6a:	002a      	movs	r2, r5
    4c6c:	2103      	movs	r1, #3
    4c6e:	20e0      	movs	r0, #224	; 0xe0
    4c70:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR     _LIMIT
    4c72:	002a      	movs	r2, r5
    4c74:	2103      	movs	r1, #3
    4c76:	20e0      	movs	r0, #224	; 0xe0
    4c78:	47a0      	blx	r4
    4c7a:	e002      	b.n	4c82 <AFE_HardwareProtection_Read+0x17a>
			}
			else
			{
				AFE_OCC_DELAY_CNT = 41;
    4c7c:	2229      	movs	r2, #41	; 0x29
    4c7e:	4b29      	ldr	r3, [pc, #164]	; (4d24 <AFE_HardwareProtection_Read+0x21c>)
    4c80:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
    4c82:	4a1f      	ldr	r2, [pc, #124]	; (4d00 <AFE_HardwareProtection_Read+0x1f8>)
    4c84:	2103      	movs	r1, #3
    4c86:	20e0      	movs	r0, #224	; 0xe0
    4c88:	4b1e      	ldr	r3, [pc, #120]	; (4d04 <AFE_HardwareProtection_Read+0x1fc>)
    4c8a:	4798      	blx	r3
    4c8c:	2800      	cmp	r0, #0
    4c8e:	d115      	bne.n	4cbc <AFE_HardwareProtection_Read+0x1b4>
	{
		if((spi_read_value[0]&AFE_FET_CLR_BIT) ==0)//xxy zzy
    4c90:	4b1b      	ldr	r3, [pc, #108]	; (4d00 <AFE_HardwareProtection_Read+0x1f8>)
    4c92:	881b      	ldrh	r3, [r3, #0]
    4c94:	049b      	lsls	r3, r3, #18
    4c96:	d405      	bmi.n	4ca4 <AFE_HardwareProtection_Read+0x19c>
		{
			
			afe_flags.val.afe_FET_CLR_BIT=0;
    4c98:	4a18      	ldr	r2, [pc, #96]	; (4cfc <AFE_HardwareProtection_Read+0x1f4>)
    4c9a:	7853      	ldrb	r3, [r2, #1]
    4c9c:	217f      	movs	r1, #127	; 0x7f
    4c9e:	400b      	ands	r3, r1
    4ca0:	7053      	strb	r3, [r2, #1]
    4ca2:	e00b      	b.n	4cbc <AFE_HardwareProtection_Read+0x1b4>
		}
		else
		{
			afe_flags.val.afe_FET_CLR_BIT=1;
    4ca4:	4a15      	ldr	r2, [pc, #84]	; (4cfc <AFE_HardwareProtection_Read+0x1f4>)
    4ca6:	7853      	ldrb	r3, [r2, #1]
    4ca8:	2180      	movs	r1, #128	; 0x80
    4caa:	4249      	negs	r1, r1
    4cac:	430b      	orrs	r3, r1
    4cae:	7053      	strb	r3, [r2, #1]
			ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4cb0:	2280      	movs	r2, #128	; 0x80
    4cb2:	0212      	lsls	r2, r2, #8
    4cb4:	3183      	adds	r1, #131	; 0x83
    4cb6:	20e0      	movs	r0, #224	; 0xe0
    4cb8:	4b14      	ldr	r3, [pc, #80]	; (4d0c <AFE_HardwareProtection_Read+0x204>)
    4cba:	4798      	blx	r3
		}
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
    4cbc:	4a10      	ldr	r2, [pc, #64]	; (4d00 <AFE_HardwareProtection_Read+0x1f8>)
    4cbe:	2155      	movs	r1, #85	; 0x55
    4cc0:	20e0      	movs	r0, #224	; 0xe0
    4cc2:	4b10      	ldr	r3, [pc, #64]	; (4d04 <AFE_HardwareProtection_Read+0x1fc>)
    4cc4:	4798      	blx	r3
    4cc6:	2800      	cmp	r0, #0
    4cc8:	d10a      	bne.n	4ce0 <AFE_HardwareProtection_Read+0x1d8>
	{
		flag = spi_read_value[0]&0x000C;
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
    4cca:	490c      	ldr	r1, [pc, #48]	; (4cfc <AFE_HardwareProtection_Read+0x1f4>)
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
	{
		flag = spi_read_value[0]&0x000C;
    4ccc:	4b0c      	ldr	r3, [pc, #48]	; (4d00 <AFE_HardwareProtection_Read+0x1f8>)
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
    4cce:	881b      	ldrh	r3, [r3, #0]
    4cd0:	071b      	lsls	r3, r3, #28
    4cd2:	0f9b      	lsrs	r3, r3, #30
    4cd4:	880a      	ldrh	r2, [r1, #0]
    4cd6:	3003      	adds	r0, #3
    4cd8:	4382      	bics	r2, r0
    4cda:	4313      	orrs	r3, r2
    4cdc:	800b      	strh	r3, [r1, #0]
    4cde:	e00b      	b.n	4cf8 <AFE_HardwareProtection_Read+0x1f0>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
    4ce0:	4a06      	ldr	r2, [pc, #24]	; (4cfc <AFE_HardwareProtection_Read+0x1f4>)
    4ce2:	7851      	ldrb	r1, [r2, #1]
    4ce4:	2304      	movs	r3, #4
    4ce6:	430b      	orrs	r3, r1
    4ce8:	7053      	strb	r3, [r2, #1]
	}
}
    4cea:	e005      	b.n	4cf8 <AFE_HardwareProtection_Read+0x1f0>
			sys_flags.val.afe_volt_protect_flag = 1;
		}
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
    4cec:	4b08      	ldr	r3, [pc, #32]	; (4d10 <AFE_HardwareProtection_Read+0x208>)
    4cee:	785b      	ldrb	r3, [r3, #1]
    4cf0:	071b      	lsls	r3, r3, #28
    4cf2:	d500      	bpl.n	4cf6 <AFE_HardwareProtection_Read+0x1ee>
    4cf4:	e733      	b.n	4b5e <AFE_HardwareProtection_Read+0x56>
    4cf6:	e73d      	b.n	4b74 <AFE_HardwareProtection_Read+0x6c>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
	}
}
    4cf8:	bd70      	pop	{r4, r5, r6, pc}
    4cfa:	46c0      	nop			; (mov r8, r8)
    4cfc:	20000f78 	.word	0x20000f78
    4d00:	20000f04 	.word	0x20000f04
    4d04:	00006b7d 	.word	0x00006b7d
    4d08:	fffffc8f 	.word	0xfffffc8f
    4d0c:	00006aa1 	.word	0x00006aa1
    4d10:	20000f0c 	.word	0x20000f0c
    4d14:	20000f9f 	.word	0x20000f9f
    4d18:	20000098 	.word	0x20000098
    4d1c:	20000f9e 	.word	0x20000f9e
    4d20:	20000097 	.word	0x20000097
    4d24:	20000f76 	.word	0x20000f76
    4d28:	20000096 	.word	0x20000096

00004d2c <Cells_Bal_Judge>:
 * @Output     :所有需要均衡，满足均衡条件的电芯都开启，在输出前根据时间切换奇数偶数
 * @Notice     ：
 * @Date       ：2016.12.8 20170123 zzyESben
 *********************************************************/
void Cells_Bal_Judge(void) 
{
    4d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t i = 0;
//    u16 j = 0;
    uint16_t diff_volt = 0;
    
    diff_volt = nADC_CELL_MAX - nADC_CELL_MIN;
    4d2e:	4b28      	ldr	r3, [pc, #160]	; (4dd0 <Cells_Bal_Judge+0xa4>)
    4d30:	8818      	ldrh	r0, [r3, #0]
    
    //g_bal_state.VAL = 0;      //clear the flag
    if (sys_states.val.sys_chg_state == 1) //cell balance in charge mode
    4d32:	4b28      	ldr	r3, [pc, #160]	; (4dd4 <Cells_Bal_Judge+0xa8>)
    4d34:	781b      	ldrb	r3, [r3, #0]
    4d36:	075a      	lsls	r2, r3, #29
    4d38:	d521      	bpl.n	4d7e <Cells_Bal_Judge+0x52>
    4d3a:	4b27      	ldr	r3, [pc, #156]	; (4dd8 <Cells_Bal_Judge+0xac>)
    4d3c:	881e      	ldrh	r6, [r3, #0]
    4d3e:	4927      	ldr	r1, [pc, #156]	; (4ddc <Cells_Bal_Judge+0xb0>)
    4d40:	2200      	movs	r2, #0
    4d42:	2500      	movs	r5, #0
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
    4d44:	2701      	movs	r7, #1
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
                //			for( i = j;i < 16;i += 2 )
            {
                if (nADC_Cell_Value[i] > nADC_CELL_MIN) 
    4d46:	880b      	ldrh	r3, [r1, #0]
    4d48:	4298      	cmp	r0, r3
    4d4a:	d20f      	bcs.n	4d6c <Cells_Bal_Judge+0x40>
                {
                    diff_volt = nADC_Cell_Value[i] - nADC_CELL_MIN; //每节电芯电压与最低电芯电压的压差
    4d4c:	1a1b      	subs	r3, r3, r0
    4d4e:	b29b      	uxth	r3, r3
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
    4d50:	2ba4      	cmp	r3, #164	; 0xa4
    4d52:	d905      	bls.n	4d60 <Cells_Bal_Judge+0x34>
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
    4d54:	003b      	movs	r3, r7
    4d56:	4093      	lsls	r3, r2
    4d58:	431e      	orrs	r6, r3
    4d5a:	b2b6      	uxth	r6, r6
    4d5c:	003d      	movs	r5, r7
    4d5e:	e005      	b.n	4d6c <Cells_Bal_Judge+0x40>
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
    4d60:	2b51      	cmp	r3, #81	; 0x51
    4d62:	d803      	bhi.n	4d6c <Cells_Bal_Judge+0x40>
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
    4d64:	003b      	movs	r3, r7
    4d66:	4093      	lsls	r3, r2
    4d68:	439e      	bics	r6, r3
    4d6a:	003d      	movs	r5, r7
    4d6c:	3201      	adds	r2, #1
    4d6e:	3102      	adds	r1, #2
    //g_bal_state.VAL = 0;      //clear the flag
    if (sys_states.val.sys_chg_state == 1) //cell balance in charge mode
    {
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
    4d70:	2a10      	cmp	r2, #16
    4d72:	d1e8      	bne.n	4d46 <Cells_Bal_Judge+0x1a>
    4d74:	2d00      	cmp	r5, #0
    4d76:	d029      	beq.n	4dcc <Cells_Bal_Judge+0xa0>
    4d78:	4b17      	ldr	r3, [pc, #92]	; (4dd8 <Cells_Bal_Judge+0xac>)
    4d7a:	801e      	strh	r6, [r3, #0]
    4d7c:	e026      	b.n	4dcc <Cells_Bal_Judge+0xa0>
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
                    }
                }
            }
//        }
    } else if (sys_states.val.sys_dch_state == 0) //cell balance in relax mode
    4d7e:	071b      	lsls	r3, r3, #28
    4d80:	d421      	bmi.n	4dc6 <Cells_Bal_Judge+0x9a>
    4d82:	4b15      	ldr	r3, [pc, #84]	; (4dd8 <Cells_Bal_Judge+0xac>)
    4d84:	881e      	ldrh	r6, [r3, #0]
    4d86:	4915      	ldr	r1, [pc, #84]	; (4ddc <Cells_Bal_Judge+0xb0>)
    4d88:	2200      	movs	r2, #0
    4d8a:	2500      	movs	r5, #0
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
    4d8c:	2701      	movs	r7, #1
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV 静止状态下可小一点
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
                //			for( i = j;i < 16;i += 2 )
            {
                if (nADC_Cell_Value[i] > nADC_CELL_MIN) 
    4d8e:	880b      	ldrh	r3, [r1, #0]
    4d90:	4298      	cmp	r0, r3
    4d92:	d20f      	bcs.n	4db4 <Cells_Bal_Judge+0x88>
                {
                    diff_volt = nADC_Cell_Value[i] - nADC_CELL_MIN; //每节电芯电压与最低电芯电压的压差
    4d94:	1a1b      	subs	r3, r3, r0
    4d96:	b29b      	uxth	r3, r3
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
    4d98:	2ba4      	cmp	r3, #164	; 0xa4
    4d9a:	d905      	bls.n	4da8 <Cells_Bal_Judge+0x7c>
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
    4d9c:	003b      	movs	r3, r7
    4d9e:	4093      	lsls	r3, r2
    4da0:	431e      	orrs	r6, r3
    4da2:	b2b6      	uxth	r6, r6
    4da4:	003d      	movs	r5, r7
    4da6:	e005      	b.n	4db4 <Cells_Bal_Judge+0x88>
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
    4da8:	2b51      	cmp	r3, #81	; 0x51
    4daa:	d803      	bhi.n	4db4 <Cells_Bal_Judge+0x88>
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
    4dac:	003b      	movs	r3, r7
    4dae:	4093      	lsls	r3, r2
    4db0:	439e      	bics	r6, r3
    4db2:	003d      	movs	r5, r7
    4db4:	3201      	adds	r2, #1
    4db6:	3102      	adds	r1, #2
//        }
    } else if (sys_states.val.sys_dch_state == 0) //cell balance in relax mode
    {
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV 静止状态下可小一点
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
    4db8:	2a10      	cmp	r2, #16
    4dba:	d1e8      	bne.n	4d8e <Cells_Bal_Judge+0x62>
    4dbc:	2d00      	cmp	r5, #0
    4dbe:	d005      	beq.n	4dcc <Cells_Bal_Judge+0xa0>
    4dc0:	4b05      	ldr	r3, [pc, #20]	; (4dd8 <Cells_Bal_Judge+0xac>)
    4dc2:	801e      	strh	r6, [r3, #0]
    4dc4:	e002      	b.n	4dcc <Cells_Bal_Judge+0xa0>
            }
//        }
    } 
    else if (sys_states.val.sys_dch_state == 1) //if the battery is in discharge mode ,disable all cell balance flag
    {
        g_bal_need.VAL = 0;
    4dc6:	2200      	movs	r2, #0
    4dc8:	4b03      	ldr	r3, [pc, #12]	; (4dd8 <Cells_Bal_Judge+0xac>)
    4dca:	801a      	strh	r2, [r3, #0]
    }
    //g_bal_state.VAL = 0;

}
    4dcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4dce:	46c0      	nop			; (mov r8, r8)
    4dd0:	20000eca 	.word	0x20000eca
    4dd4:	20000f9c 	.word	0x20000f9c
    4dd8:	20000f00 	.word	0x20000f00
    4ddc:	20000fa0 	.word	0x20000fa0

00004de0 <Cells_Bal_Open>:
NOTICE			: 设置活动模式还是休眠模式、设置5VLDO处于正常模式，关闭OV、UV功能
                    设置标志位开启平衡、设置开启、
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Open(void)
{
    4de0:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    4de2:	4a12      	ldr	r2, [pc, #72]	; (4e2c <Cells_Bal_Open+0x4c>)
    4de4:	210b      	movs	r1, #11
    4de6:	20e0      	movs	r0, #224	; 0xe0
    4de8:	4c11      	ldr	r4, [pc, #68]	; (4e30 <Cells_Bal_Open+0x50>)
    4dea:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //NM50_EN   AFE_SPI_NM50       
    4dec:	4a11      	ldr	r2, [pc, #68]	; (4e34 <Cells_Bal_Open+0x54>)
    4dee:	2118      	movs	r1, #24
    4df0:	20e0      	movs	r0, #224	; 0xe0
    4df2:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,0xFFFF);   //  15S     关闭OVUV?
    4df4:	4d10      	ldr	r5, [pc, #64]	; (4e38 <Cells_Bal_Open+0x58>)
    4df6:	002a      	movs	r2, r5
    4df8:	2108      	movs	r1, #8
    4dfa:	20e0      	movs	r0, #224	; 0xe0
    4dfc:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,0xFFFF);   //  15S     关闭OVUV?        
    4dfe:	002a      	movs	r2, r5
    4e00:	2109      	movs	r1, #9
    4e02:	20e0      	movs	r0, #224	; 0xe0
    4e04:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_EN );             //开启均衡
    4e06:	2200      	movs	r2, #0
    4e08:	2114      	movs	r1, #20
    4e0a:	20e0      	movs	r0, #224	; 0xe0
    4e0c:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,g_bal_state.VAL );             //选定均衡电池
    4e0e:	4b0b      	ldr	r3, [pc, #44]	; (4e3c <Cells_Bal_Open+0x5c>)
    4e10:	881a      	ldrh	r2, [r3, #0]
    4e12:	2115      	movs	r1, #21
    4e14:	20e0      	movs	r0, #224	; 0xe0
    4e16:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启  
    4e18:	4a09      	ldr	r2, [pc, #36]	; (4e40 <Cells_Bal_Open+0x60>)
    4e1a:	210a      	movs	r1, #10
    4e1c:	20e0      	movs	r0, #224	; 0xe0
    4e1e:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    4e20:	2200      	movs	r2, #0
    4e22:	210b      	movs	r1, #11
    4e24:	20e0      	movs	r0, #224	; 0xe0
    4e26:	47a0      	blx	r4
    4e28:	bd70      	pop	{r4, r5, r6, pc}
    4e2a:	46c0      	nop			; (mov r8, r8)
    4e2c:	0000e3b5 	.word	0x0000e3b5
    4e30:	00006aa1 	.word	0x00006aa1
    4e34:	00000701 	.word	0x00000701
    4e38:	0000ffff 	.word	0x0000ffff
    4e3c:	20000efc 	.word	0x20000efc
    4e40:	00004107 	.word	0x00004107

00004e44 <configure_can>:

static uint8_t callback_buffer[XMODEM_BUFLEN];
volatile static uint32_t readOffset, writeOffset;

void configure_can(void)
{
    4e44:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e46:	4647      	mov	r7, r8
    4e48:	b480      	push	{r7}
    4e4a:	b08a      	sub	sp, #40	; 0x28
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4e4c:	ae09      	add	r6, sp, #36	; 0x24
    4e4e:	2400      	movs	r4, #0
    4e50:	7074      	strb	r4, [r6, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4e52:	2501      	movs	r5, #1
    4e54:	70b5      	strb	r5, [r6, #2]
	config->powersave    = false;
    4e56:	70f4      	strb	r4, [r6, #3]
	/* Set up the CAN TX/RX pins */
	struct system_pinmux_config pin_config;
	system_pinmux_get_config_defaults(&pin_config);
	pin_config.mux_position = CAN_TX_MUX_SETTING;
    4e58:	2306      	movs	r3, #6
    4e5a:	4698      	mov	r8, r3
    4e5c:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_TX_PIN, &pin_config);
    4e5e:	0031      	movs	r1, r6
    4e60:	2018      	movs	r0, #24
    4e62:	4f20      	ldr	r7, [pc, #128]	; (4ee4 <configure_can+0xa0>)
    4e64:	47b8      	blx	r7
	pin_config.mux_position = CAN_RX_MUX_SETTING;
    4e66:	4643      	mov	r3, r8
    4e68:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_RX_PIN, &pin_config);
    4e6a:	0031      	movs	r1, r6
    4e6c:	2019      	movs	r0, #25
    4e6e:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->clock_source = GCLK_GENERATOR_8;
    4e70:	2308      	movs	r3, #8
    4e72:	466a      	mov	r2, sp
    4e74:	7013      	strb	r3, [r2, #0]
	config->run_in_standby = false;
    4e76:	7054      	strb	r4, [r2, #1]
	config->watchdog_configuration = 0x00;
    4e78:	7094      	strb	r4, [r2, #2]
	config->transmit_pause = true;
    4e7a:	70d5      	strb	r5, [r2, #3]
	config->edge_filtering = true;
    4e7c:	7115      	strb	r5, [r2, #4]
	config->protocol_exception_handling = true;
    4e7e:	7155      	strb	r5, [r2, #5]
	config->automatic_retransmission = true;
    4e80:	7195      	strb	r5, [r2, #6]
	config->clock_stop_request = false;
    4e82:	71d4      	strb	r4, [r2, #7]
	config->clock_stop_acknowledge = false;
    4e84:	7214      	strb	r4, [r2, #8]
	config->timestamp_prescaler = 0;
    4e86:	7254      	strb	r4, [r2, #9]
	config->timeout_period = 0xFFFF;
    4e88:	2301      	movs	r3, #1
    4e8a:	425b      	negs	r3, r3
    4e8c:	8153      	strh	r3, [r2, #10]
	config->timeout_mode = CAN_TIMEOUT_CONTINUES;
    4e8e:	7314      	strb	r4, [r2, #12]
	config->timeout_enable = false;
    4e90:	7354      	strb	r4, [r2, #13]
	config->tdc_enable = false;
    4e92:	7394      	strb	r4, [r2, #14]
	config->delay_compensation_offset = 0;
    4e94:	73d4      	strb	r4, [r2, #15]
	config->delay_compensation_filter_window_length = 0;
    4e96:	7414      	strb	r4, [r2, #16]
	config->nonmatching_frames_action_standard = CAN_NONMATCHING_FRAMES_REJECT;
    4e98:	2302      	movs	r3, #2
    4e9a:	7453      	strb	r3, [r2, #17]
	config->nonmatching_frames_action_extended = CAN_NONMATCHING_FRAMES_REJECT;
    4e9c:	7493      	strb	r3, [r2, #18]
	config->remote_frames_standard_reject = true;
    4e9e:	74d5      	strb	r5, [r2, #19]
	config->remote_frames_extended_reject = true;
    4ea0:	7515      	strb	r5, [r2, #20]
	config->extended_id_mask = 0x1FFFFFFF;
    4ea2:	4b11      	ldr	r3, [pc, #68]	; (4ee8 <configure_can+0xa4>)
    4ea4:	9306      	str	r3, [sp, #24]
	config->rx_fifo_0_overwrite = true;
    4ea6:	7715      	strb	r5, [r2, #28]
	config->rx_fifo_0_watermark = 0;
    4ea8:	7754      	strb	r4, [r2, #29]
	config->rx_fifo_1_overwrite = true;
    4eaa:	7795      	strb	r5, [r2, #30]
	config->rx_fifo_1_watermark = 0;
    4eac:	77d4      	strb	r4, [r2, #31]
	config->tx_queue_mode = false;
    4eae:	2320      	movs	r3, #32
    4eb0:	54d4      	strb	r4, [r2, r3]
	config->tx_event_fifo_watermark = 0;
    4eb2:	3301      	adds	r3, #1
    4eb4:	54d4      	strb	r4, [r2, r3]

	/* Initialize the module. */
	struct can_config config_can;
	can_get_config_defaults(&config_can);
	can_init(&can_instance, CAN_MODULE, &config_can);
    4eb6:	4c0d      	ldr	r4, [pc, #52]	; (4eec <configure_can+0xa8>)
    4eb8:	490d      	ldr	r1, [pc, #52]	; (4ef0 <configure_can+0xac>)
    4eba:	0020      	movs	r0, r4
    4ebc:	4b0d      	ldr	r3, [pc, #52]	; (4ef4 <configure_can+0xb0>)
    4ebe:	4798      	blx	r3

	can_start(&can_instance);
    4ec0:	0020      	movs	r0, r4
    4ec2:	4b0d      	ldr	r3, [pc, #52]	; (4ef8 <configure_can+0xb4>)
    4ec4:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4ec6:	2280      	movs	r2, #128	; 0x80
    4ec8:	0212      	lsls	r2, r2, #8
    4eca:	4b0c      	ldr	r3, [pc, #48]	; (4efc <configure_can+0xb8>)
    4ecc:	601a      	str	r2, [r3, #0]
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    4ece:	6822      	ldr	r2, [r4, #0]
    4ed0:	6d53      	ldr	r3, [r2, #84]	; 0x54
    4ed2:	21c0      	movs	r1, #192	; 0xc0
    4ed4:	0549      	lsls	r1, r1, #21
    4ed6:	430b      	orrs	r3, r1
    4ed8:	6553      	str	r3, [r2, #84]	; 0x54

	/* Enable interrupts for this CAN module */
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_CAN0);
	can_enable_interrupt(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
	| CAN_PROTOCOL_ERROR_DATA);
}
    4eda:	b00a      	add	sp, #40	; 0x28
    4edc:	bc04      	pop	{r2}
    4ede:	4690      	mov	r8, r2
    4ee0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ee2:	46c0      	nop			; (mov r8, r8)
    4ee4:	00009625 	.word	0x00009625
    4ee8:	1fffffff 	.word	0x1fffffff
    4eec:	200000b0 	.word	0x200000b0
    4ef0:	42001c00 	.word	0x42001c00
    4ef4:	000073a9 	.word	0x000073a9
    4ef8:	000076a9 	.word	0x000076a9
    4efc:	e000e100 	.word	0xe000e100

00004f00 <can_set_standard_filter_1>:

void can_set_standard_filter_1(void)
{
    4f00:	b510      	push	{r4, lr}
    4f02:	b082      	sub	sp, #8
 * \param[out] sd_filter  Pointer to standard filter element struct to initialize to default values
 */
static inline void can_get_standard_message_filter_element_default(
		struct can_standard_message_filter_element *sd_filter)
{
	sd_filter->S0.reg = CAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFID2_Msk |
    4f04:	4b0a      	ldr	r3, [pc, #40]	; (4f30 <can_set_standard_filter_1+0x30>)
    4f06:	9301      	str	r3, [sp, #4]
	struct can_standard_message_filter_element sd_filter;

	can_get_standard_message_filter_element_default(&sd_filter);
	sd_filter.S0.bit.SFID1 = CAN_RX_STANDARD_FILTER_ID_1;
    4f08:	9a01      	ldr	r2, [sp, #4]
    4f0a:	4b0a      	ldr	r3, [pc, #40]	; (4f34 <can_set_standard_filter_1+0x34>)
    4f0c:	4013      	ands	r3, r2
    4f0e:	4a0a      	ldr	r2, [pc, #40]	; (4f38 <can_set_standard_filter_1+0x38>)
    4f10:	4313      	orrs	r3, r2
    4f12:	9301      	str	r3, [sp, #4]

	can_set_rx_standard_filter(&can_instance, &sd_filter,
    4f14:	4c09      	ldr	r4, [pc, #36]	; (4f3c <can_set_standard_filter_1+0x3c>)
    4f16:	2201      	movs	r2, #1
    4f18:	a901      	add	r1, sp, #4
    4f1a:	0020      	movs	r0, r4
    4f1c:	4b08      	ldr	r3, [pc, #32]	; (4f40 <can_set_standard_filter_1+0x40>)
    4f1e:	4798      	blx	r3
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    4f20:	6822      	ldr	r2, [r4, #0]
    4f22:	6d51      	ldr	r1, [r2, #84]	; 0x54
    4f24:	2301      	movs	r3, #1
    4f26:	430b      	orrs	r3, r1
    4f28:	6553      	str	r3, [r2, #84]	; 0x54
	CAN_RX_STANDARD_FILTER_INDEX_1);
	can_enable_interrupt(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
}
    4f2a:	b002      	add	sp, #8
    4f2c:	bd10      	pop	{r4, pc}
    4f2e:	46c0      	nop			; (mov r8, r8)
    4f30:	880007ff 	.word	0x880007ff
    4f34:	f800ffff 	.word	0xf800ffff
    4f38:	01ff0000 	.word	0x01ff0000
    4f3c:	200000b0 	.word	0x200000b0
    4f40:	000076c1 	.word	0x000076c1

00004f44 <buff_init>:
	}
}

void buff_init(void)
{
	readOffset = 0;
    4f44:	2300      	movs	r3, #0
    4f46:	4a02      	ldr	r2, [pc, #8]	; (4f50 <buff_init+0xc>)
    4f48:	6013      	str	r3, [r2, #0]
	writeOffset = 0;
    4f4a:	4a02      	ldr	r2, [pc, #8]	; (4f54 <buff_init+0x10>)
    4f4c:	6013      	str	r3, [r2, #0]
}
    4f4e:	4770      	bx	lr
    4f50:	200000ac 	.word	0x200000ac
    4f54:	200000b4 	.word	0x200000b4

00004f58 <write_byte>:

void write_byte(uint8_t byte)
{
	callback_buffer[writeOffset++] = byte;
    4f58:	4b05      	ldr	r3, [pc, #20]	; (4f70 <write_byte+0x18>)
    4f5a:	681a      	ldr	r2, [r3, #0]
    4f5c:	1c51      	adds	r1, r2, #1
    4f5e:	6019      	str	r1, [r3, #0]
    4f60:	4904      	ldr	r1, [pc, #16]	; (4f74 <write_byte+0x1c>)
    4f62:	5488      	strb	r0, [r1, r2]
	writeOffset &= XMODEM_BUFLEN - 1;
    4f64:	681a      	ldr	r2, [r3, #0]
    4f66:	21ff      	movs	r1, #255	; 0xff
    4f68:	400a      	ands	r2, r1
    4f6a:	601a      	str	r2, [r3, #0]
}
    4f6c:	4770      	bx	lr
    4f6e:	46c0      	nop			; (mov r8, r8)
    4f70:	200000b4 	.word	0x200000b4
    4f74:	200000b8 	.word	0x200000b8

00004f78 <CAN0_Handler>:
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}

void CAN0_Handler(void)
{
    4f78:	b530      	push	{r4, r5, lr}
    4f7a:	b083      	sub	sp, #12
 * \param[in] module_inst  Pointer to the CAN software instance struct
 */
static inline uint32_t can_read_interrupt_status(
		struct can_module *const module_inst)
{
	return module_inst->hw->IR.reg;
    4f7c:	4b24      	ldr	r3, [pc, #144]	; (5010 <CAN0_Handler+0x98>)
    4f7e:	681b      	ldr	r3, [r3, #0]
    4f80:	6d1a      	ldr	r2, [r3, #80]	; 0x50
	volatile uint32_t status, i, rx_buffer_index;
	uint32_t download_address = 0;
	status = can_read_interrupt_status(&can_instance);
    4f82:	9201      	str	r2, [sp, #4]
	//printf("\r\n\r\n");
	//}
	//}
	//}

	if (status & CAN_RX_FIFO_0_NEW_MESSAGE) {
    4f84:	9a01      	ldr	r2, [sp, #4]
    4f86:	07d2      	lsls	r2, r2, #31
    4f88:	d52f      	bpl.n	4fea <CAN0_Handler+0x72>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    4f8a:	2201      	movs	r2, #1
    4f8c:	651a      	str	r2, [r3, #80]	; 0x50
		can_clear_interrupt_status(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
		can_get_rx_fifo_0_element(&can_instance, &rx_element_fifo_0,
    4f8e:	4c21      	ldr	r4, [pc, #132]	; (5014 <CAN0_Handler+0x9c>)
    4f90:	6822      	ldr	r2, [r4, #0]
    4f92:	4d1f      	ldr	r5, [pc, #124]	; (5010 <CAN0_Handler+0x98>)
    4f94:	4920      	ldr	r1, [pc, #128]	; (5018 <CAN0_Handler+0xa0>)
    4f96:	0028      	movs	r0, r5
    4f98:	4b20      	ldr	r3, [pc, #128]	; (501c <CAN0_Handler+0xa4>)
    4f9a:	4798      	blx	r3
		standard_receive_index);
		can_rx_fifo_acknowledge(&can_instance, 0,
    4f9c:	6823      	ldr	r3, [r4, #0]
 */
static inline void can_rx_fifo_acknowledge(
		struct can_module *const module_inst, bool fifo_number, uint32_t index)
{
	if (!fifo_number) {
		module_inst->hw->RXF0A.reg = CAN_RXF0A_F0AI(index);
    4f9e:	6829      	ldr	r1, [r5, #0]
    4fa0:	223f      	movs	r2, #63	; 0x3f
    4fa2:	4013      	ands	r3, r2
    4fa4:	3269      	adds	r2, #105	; 0x69
    4fa6:	508b      	str	r3, [r1, r2]
		standard_receive_index);
		standard_receive_index++;
    4fa8:	6823      	ldr	r3, [r4, #0]
    4faa:	3301      	adds	r3, #1
    4fac:	6023      	str	r3, [r4, #0]
		if (standard_receive_index == CONF_CAN0_RX_FIFO_0_NUM) {
    4fae:	6823      	ldr	r3, [r4, #0]
    4fb0:	2b20      	cmp	r3, #32
    4fb2:	d102      	bne.n	4fba <CAN0_Handler+0x42>
			standard_receive_index = 0;
    4fb4:	2200      	movs	r2, #0
    4fb6:	4b17      	ldr	r3, [pc, #92]	; (5014 <CAN0_Handler+0x9c>)
    4fb8:	601a      	str	r2, [r3, #0]
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    4fba:	2300      	movs	r3, #0
    4fbc:	9300      	str	r3, [sp, #0]
    4fbe:	4b16      	ldr	r3, [pc, #88]	; (5018 <CAN0_Handler+0xa0>)
    4fc0:	685b      	ldr	r3, [r3, #4]
    4fc2:	031b      	lsls	r3, r3, #12
    4fc4:	0f1b      	lsrs	r3, r3, #28
    4fc6:	9a00      	ldr	r2, [sp, #0]
    4fc8:	4293      	cmp	r3, r2
    4fca:	d90e      	bls.n	4fea <CAN0_Handler+0x72>
			write_byte(rx_element_fifo_0.data[i]);
    4fcc:	4c12      	ldr	r4, [pc, #72]	; (5018 <CAN0_Handler+0xa0>)
    4fce:	4d14      	ldr	r5, [pc, #80]	; (5020 <CAN0_Handler+0xa8>)
    4fd0:	9b00      	ldr	r3, [sp, #0]
    4fd2:	18e3      	adds	r3, r4, r3
    4fd4:	7a18      	ldrb	r0, [r3, #8]
    4fd6:	47a8      	blx	r5
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    4fd8:	9b00      	ldr	r3, [sp, #0]
    4fda:	3301      	adds	r3, #1
    4fdc:	9300      	str	r3, [sp, #0]
    4fde:	6863      	ldr	r3, [r4, #4]
    4fe0:	031b      	lsls	r3, r3, #12
    4fe2:	0f1b      	lsrs	r3, r3, #28
    4fe4:	9a00      	ldr	r2, [sp, #0]
    4fe6:	4293      	cmp	r3, r2
    4fe8:	d8f2      	bhi.n	4fd0 <CAN0_Handler+0x58>
	////printf("  %d",rx_element_fifo_1.data[i]);
	////}
	////printf("\r\n\r\n");
	//}

	if ((status & CAN_PROTOCOL_ERROR_ARBITRATION)
    4fea:	9b01      	ldr	r3, [sp, #4]
    4fec:	011b      	lsls	r3, r3, #4
    4fee:	d402      	bmi.n	4ff6 <CAN0_Handler+0x7e>
	|| (status & CAN_PROTOCOL_ERROR_DATA)) {
    4ff0:	9b01      	ldr	r3, [sp, #4]
    4ff2:	00db      	lsls	r3, r3, #3
    4ff4:	d509      	bpl.n	500a <CAN0_Handler+0x92>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    4ff6:	4b06      	ldr	r3, [pc, #24]	; (5010 <CAN0_Handler+0x98>)
    4ff8:	681b      	ldr	r3, [r3, #0]
    4ffa:	22c0      	movs	r2, #192	; 0xc0
    4ffc:	0552      	lsls	r2, r2, #21
    4ffe:	651a      	str	r2, [r3, #80]	; 0x50
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    5000:	2280      	movs	r2, #128	; 0x80
    5002:	0512      	lsls	r2, r2, #20
    5004:	2382      	movs	r3, #130	; 0x82
    5006:	05db      	lsls	r3, r3, #23
    5008:	61da      	str	r2, [r3, #28]
		can_clear_interrupt_status(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
		| CAN_PROTOCOL_ERROR_DATA);
		port_pin_toggle_output_level(PIN_PA27);
		//printf("Protocol error, please double check the clock in two boards. \r\n\r\n");
	}
}
    500a:	b003      	add	sp, #12
    500c:	bd30      	pop	{r4, r5, pc}
    500e:	46c0      	nop			; (mov r8, r8)
    5010:	200000b0 	.word	0x200000b0
    5014:	200001b8 	.word	0x200001b8
    5018:	2000009c 	.word	0x2000009c
    501c:	000076fd 	.word	0x000076fd
    5020:	00004f59 	.word	0x00004f59

00005024 <read_bytes>:
	callback_buffer[writeOffset++] = byte;
	writeOffset &= XMODEM_BUFLEN - 1;
}

void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
    5024:	b5f0      	push	{r4, r5, r6, r7, lr}
    5026:	4657      	mov	r7, sl
    5028:	464e      	mov	r6, r9
    502a:	4645      	mov	r5, r8
    502c:	b4e0      	push	{r5, r6, r7}
    502e:	4682      	mov	sl, r0
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    5030:	2900      	cmp	r1, #0
    5032:	d104      	bne.n	503e <read_bytes+0x1a>
    5034:	e01e      	b.n	5074 <read_bytes+0x50>
    5036:	3c01      	subs	r4, #1
	{
		//wdt_reset_count();
		i++;
		if (i == 10000)
    5038:	2c00      	cmp	r4, #0
    503a:	d109      	bne.n	5050 <read_bytes+0x2c>
    503c:	e01a      	b.n	5074 <read_bytes+0x50>
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    503e:	4c10      	ldr	r4, [pc, #64]	; (5080 <read_bytes+0x5c>)
    5040:	2300      	movs	r3, #0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    5042:	4f10      	ldr	r7, [pc, #64]	; (5084 <read_bytes+0x60>)
    5044:	4e10      	ldr	r6, [pc, #64]	; (5088 <read_bytes+0x64>)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    5046:	003a      	movs	r2, r7
    5048:	4810      	ldr	r0, [pc, #64]	; (508c <read_bytes+0x68>)
    504a:	4680      	mov	r8, r0
			readOffset &= XMODEM_BUFLEN - 1;
    504c:	20ff      	movs	r0, #255	; 0xff
    504e:	4684      	mov	ip, r0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    5050:	6838      	ldr	r0, [r7, #0]
    5052:	6835      	ldr	r5, [r6, #0]
    5054:	42a8      	cmp	r0, r5
    5056:	d00b      	beq.n	5070 <read_bytes+0x4c>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    5058:	6815      	ldr	r5, [r2, #0]
    505a:	1c68      	adds	r0, r5, #1
    505c:	6010      	str	r0, [r2, #0]
    505e:	4640      	mov	r0, r8
    5060:	5d45      	ldrb	r5, [r0, r5]
    5062:	4650      	mov	r0, sl
    5064:	54c5      	strb	r5, [r0, r3]
			readOffset &= XMODEM_BUFLEN - 1;
    5066:	6815      	ldr	r5, [r2, #0]
    5068:	4660      	mov	r0, ip
    506a:	4005      	ands	r5, r0
    506c:	6015      	str	r5, [r2, #0]
			break;
		}
		
		if (readOffset != writeOffset)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    506e:	3301      	adds	r3, #1
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    5070:	428b      	cmp	r3, r1
    5072:	d1e0      	bne.n	5036 <read_bytes+0x12>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
			readOffset &= XMODEM_BUFLEN - 1;
		}
	}
}
    5074:	bc1c      	pop	{r2, r3, r4}
    5076:	4690      	mov	r8, r2
    5078:	4699      	mov	r9, r3
    507a:	46a2      	mov	sl, r4
    507c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    507e:	46c0      	nop			; (mov r8, r8)
    5080:	0000270f 	.word	0x0000270f
    5084:	200000ac 	.word	0x200000ac
    5088:	200000b4 	.word	0x200000b4
    508c:	200000b8 	.word	0x200000b8

00005090 <can_process>:
	}
}


void can_process(void)
{
    5090:	b510      	push	{r4, lr}
    5092:	b082      	sub	sp, #8
	uint8_t buffer[XMODEM_BUFLEN];
	uint8_t ch;
	if (readOffset != writeOffset)
    5094:	4b24      	ldr	r3, [pc, #144]	; (5128 <can_process+0x98>)
    5096:	681a      	ldr	r2, [r3, #0]
    5098:	4b24      	ldr	r3, [pc, #144]	; (512c <can_process+0x9c>)
    509a:	681b      	ldr	r3, [r3, #0]
    509c:	429a      	cmp	r2, r3
    509e:	d040      	beq.n	5122 <can_process+0x92>
	{
		read_bytes(&ch,1);
    50a0:	466b      	mov	r3, sp
    50a2:	1ddc      	adds	r4, r3, #7
    50a4:	2101      	movs	r1, #1
    50a6:	0020      	movs	r0, r4
    50a8:	4b21      	ldr	r3, [pc, #132]	; (5130 <can_process+0xa0>)
    50aa:	4798      	blx	r3
		if (ch == 0x55)  //找到第一个字节 0x55
    50ac:	7823      	ldrb	r3, [r4, #0]
    50ae:	2b55      	cmp	r3, #85	; 0x55
    50b0:	d137      	bne.n	5122 <can_process+0x92>
		{
			read_bytes(&ch,1);
    50b2:	466b      	mov	r3, sp
    50b4:	1ddc      	adds	r4, r3, #7
    50b6:	2101      	movs	r1, #1
    50b8:	0020      	movs	r0, r4
    50ba:	4b1d      	ldr	r3, [pc, #116]	; (5130 <can_process+0xa0>)
    50bc:	4798      	blx	r3
			if (ch == 0x00)  //第二个字节 0x00
    50be:	7823      	ldrb	r3, [r4, #0]
    50c0:	2b00      	cmp	r3, #0
    50c2:	d12e      	bne.n	5122 <can_process+0x92>
			{
				read_bytes(&ch,1);
    50c4:	466b      	mov	r3, sp
    50c6:	1ddc      	adds	r4, r3, #7
    50c8:	2101      	movs	r1, #1
    50ca:	0020      	movs	r0, r4
    50cc:	4b18      	ldr	r3, [pc, #96]	; (5130 <can_process+0xa0>)
    50ce:	4798      	blx	r3
				if (ch == 0x00)  //第三个字节 0x00
    50d0:	7823      	ldrb	r3, [r4, #0]
    50d2:	2b00      	cmp	r3, #0
    50d4:	d125      	bne.n	5122 <can_process+0x92>
				{
					read_bytes(&ch,1);   //第四个字节 数据长
    50d6:	466b      	mov	r3, sp
    50d8:	1ddc      	adds	r4, r3, #7
    50da:	2101      	movs	r1, #1
    50dc:	0020      	movs	r0, r4
    50de:	4b14      	ldr	r3, [pc, #80]	; (5130 <can_process+0xa0>)
    50e0:	4798      	blx	r3
					if(ch == 0x00)
    50e2:	7823      	ldrb	r3, [r4, #0]
    50e4:	2b00      	cmp	r3, #0
    50e6:	d11c      	bne.n	5122 <can_process+0x92>
					{
						read_bytes(&ch,1); 
    50e8:	466b      	mov	r3, sp
    50ea:	1ddc      	adds	r4, r3, #7
    50ec:	2101      	movs	r1, #1
    50ee:	0020      	movs	r0, r4
    50f0:	4b0f      	ldr	r3, [pc, #60]	; (5130 <can_process+0xa0>)
    50f2:	4798      	blx	r3
						if(ch == 0x01)
    50f4:	7823      	ldrb	r3, [r4, #0]
    50f6:	2b01      	cmp	r3, #1
    50f8:	d113      	bne.n	5122 <can_process+0x92>
						{
							read_bytes(&ch,1); 
    50fa:	466b      	mov	r3, sp
    50fc:	1ddc      	adds	r4, r3, #7
    50fe:	2101      	movs	r1, #1
    5100:	0020      	movs	r0, r4
    5102:	4b0b      	ldr	r3, [pc, #44]	; (5130 <can_process+0xa0>)
    5104:	4798      	blx	r3
							if(ch == 0xff)
    5106:	7823      	ldrb	r3, [r4, #0]
    5108:	2bff      	cmp	r3, #255	; 0xff
    510a:	d10a      	bne.n	5122 <can_process+0x92>
							{
								nvm_erase_row(BOOTLOADER_FLAG);
    510c:	4809      	ldr	r0, [pc, #36]	; (5134 <can_process+0xa4>)
    510e:	4b0a      	ldr	r3, [pc, #40]	; (5138 <can_process+0xa8>)
    5110:	4798      	blx	r3
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
    5112:	f3bf 8f4f 	dsb	sy
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
    5116:	4a09      	ldr	r2, [pc, #36]	; (513c <can_process+0xac>)
    5118:	4b09      	ldr	r3, [pc, #36]	; (5140 <can_process+0xb0>)
    511a:	60da      	str	r2, [r3, #12]
    511c:	f3bf 8f4f 	dsb	sy
    5120:	e7fe      	b.n	5120 <can_process+0x90>
				}
			}

		}
	}
}
    5122:	b002      	add	sp, #8
    5124:	bd10      	pop	{r4, pc}
    5126:	46c0      	nop			; (mov r8, r8)
    5128:	200000ac 	.word	0x200000ac
    512c:	200000b4 	.word	0x200000b4
    5130:	00005025 	.word	0x00005025
    5134:	0003fd00 	.word	0x0003fd00
    5138:	00007bed 	.word	0x00007bed
    513c:	05fa0004 	.word	0x05fa0004
    5140:	e000ed00 	.word	0xe000ed00

00005144 <Configure_Flash>:
  * @param  None
  * @retval None
  */

void Configure_Flash(void)
{
    5144:	b500      	push	{lr}
    5146:	b083      	sub	sp, #12
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    5148:	2300      	movs	r3, #0
    514a:	466a      	mov	r2, sp
    514c:	7013      	strb	r3, [r2, #0]
	config->manual_page_write = true;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    514e:	4a07      	ldr	r2, [pc, #28]	; (516c <Configure_Flash+0x28>)
    5150:	6852      	ldr	r2, [r2, #4]
    5152:	06d2      	lsls	r2, r2, #27
    5154:	0f12      	lsrs	r2, r2, #28
    5156:	4669      	mov	r1, sp
    5158:	708a      	strb	r2, [r1, #2]
	config->disable_cache     = false;
    515a:	70cb      	strb	r3, [r1, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
    515c:	710b      	strb	r3, [r1, #4]
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    515e:	714b      	strb	r3, [r1, #5]
	struct nvm_config config_nvm;
	nvm_get_config_defaults(&config_nvm);
	config_nvm.manual_page_write = false;
    5160:	704b      	strb	r3, [r1, #1]
	nvm_set_config(&config_nvm);
    5162:	4668      	mov	r0, sp
    5164:	4b02      	ldr	r3, [pc, #8]	; (5170 <Configure_Flash+0x2c>)
    5166:	4798      	blx	r3
}
    5168:	b003      	add	sp, #12
    516a:	bd00      	pop	{pc}
    516c:	41004000 	.word	0x41004000
    5170:	0000795d 	.word	0x0000795d

00005174 <Bsp_Erase_Row>:
  * @param  address
  * @retval None
  */

void Bsp_Erase_Row(uint32_t address)
{
    5174:	b570      	push	{r4, r5, r6, lr}
    5176:	0005      	movs	r5, r0
	enum status_code error_code;
	do
	{
		error_code = nvm_erase_row(address);
    5178:	4c02      	ldr	r4, [pc, #8]	; (5184 <Bsp_Erase_Row+0x10>)
    517a:	0028      	movs	r0, r5
    517c:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    517e:	2805      	cmp	r0, #5
    5180:	d0fb      	beq.n	517a <Bsp_Erase_Row+0x6>
}
    5182:	bd70      	pop	{r4, r5, r6, pc}
    5184:	00007bed 	.word	0x00007bed

00005188 <Bsp_Write_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Write_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    5188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    518a:	0006      	movs	r6, r0
    518c:	000d      	movs	r5, r1
    518e:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_write_buffer(address,buff, length);
    5190:	4f03      	ldr	r7, [pc, #12]	; (51a0 <Bsp_Write_Buffer+0x18>)
    5192:	0022      	movs	r2, r4
    5194:	0029      	movs	r1, r5
    5196:	0030      	movs	r0, r6
    5198:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    519a:	2805      	cmp	r0, #5
    519c:	d0f9      	beq.n	5192 <Bsp_Write_Buffer+0xa>
}
    519e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    51a0:	00007aa5 	.word	0x00007aa5

000051a4 <Bsp_Read_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Read_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    51a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    51a6:	0006      	movs	r6, r0
    51a8:	000d      	movs	r5, r1
    51aa:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_read_buffer(address,buff, length);
    51ac:	4f03      	ldr	r7, [pc, #12]	; (51bc <Bsp_Read_Buffer+0x18>)
    51ae:	0022      	movs	r2, r4
    51b0:	0029      	movs	r1, r5
    51b2:	0030      	movs	r0, r6
    51b4:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    51b6:	2805      	cmp	r0, #5
    51b8:	d0f9      	beq.n	51ae <Bsp_Read_Buffer+0xa>
}
    51ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    51bc:	00007b75 	.word	0x00007b75

000051c0 <EEPROM_To_RAM>:
  * @retval None
  */

void EEPROM_To_RAM(void)
{
	g_sys_cap.val.re_cap_rate = flash_ram_buffer[EEPROM_INDEX_CAP_VAL];
    51c0:	4a34      	ldr	r2, [pc, #208]	; (5294 <EEPROM_To_RAM+0xd4>)
    51c2:	7851      	ldrb	r1, [r2, #1]
    51c4:	4b34      	ldr	r3, [pc, #208]	; (5298 <EEPROM_To_RAM+0xd8>)
    51c6:	7499      	strb	r1, [r3, #18]
	g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    51c8:	7c99      	ldrb	r1, [r3, #18]
    51ca:	b2c9      	uxtb	r1, r1
    51cc:	7519      	strb	r1, [r3, #20]
	g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    51ce:	7c99      	ldrb	r1, [r3, #18]
    51d0:	b2c9      	uxtb	r1, r1
    51d2:	7559      	strb	r1, [r3, #21]

	//cap_update =  flash_ram_buffer[EEPROM_INDEX_FULL_CAP];
	//cap_update <<=8;
	//cap_update |=  flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1];

	g_sys_cap.val.bat_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_CYCLE];
    51d4:	7911      	ldrb	r1, [r2, #4]
    51d6:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt <<=8;
    51d8:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    51da:	0209      	lsls	r1, r1, #8
    51dc:	b289      	uxth	r1, r1
    51de:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_CYCLE+1];
    51e0:	8c98      	ldrh	r0, [r3, #36]	; 0x24
    51e2:	7951      	ldrb	r1, [r2, #5]
    51e4:	4301      	orrs	r1, r0
    51e6:	8499      	strh	r1, [r3, #36]	; 0x24
	    
	g_sys_cap.val.deep_dch_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE];
    51e8:	7991      	ldrb	r1, [r2, #6]
    51ea:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt <<=8;
    51ec:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
    51ee:	0209      	lsls	r1, r1, #8
    51f0:	b289      	uxth	r1, r1
    51f2:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1];
    51f4:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
    51f6:	79d1      	ldrb	r1, [r2, #7]
    51f8:	4301      	orrs	r1, r0
    51fa:	84d9      	strh	r1, [r3, #38]	; 0x26
	    
	    
	g_sys_cap.val.deep_chg_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE];
    51fc:	7a11      	ldrb	r1, [r2, #8]
    51fe:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt <<=8;
    5200:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    5202:	0209      	lsls	r1, r1, #8
    5204:	b289      	uxth	r1, r1
    5206:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt |= flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1];
    5208:	8d18      	ldrh	r0, [r3, #40]	; 0x28
    520a:	7a51      	ldrb	r1, [r2, #9]
    520c:	4301      	orrs	r1, r0
    520e:	8519      	strh	r1, [r3, #40]	; 0x28
	    
	//0819
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR];
	sys_err_flags.VAL <<=8;
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1];
    5210:	7ad1      	ldrb	r1, [r2, #11]
    5212:	4b22      	ldr	r3, [pc, #136]	; (529c <EEPROM_To_RAM+0xdc>)
    5214:	8019      	strh	r1, [r3, #0]

	g_sys_history.val.vcell_min = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN];
    5216:	7b11      	ldrb	r1, [r2, #12]
    5218:	4b21      	ldr	r3, [pc, #132]	; (52a0 <EEPROM_To_RAM+0xe0>)
    521a:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min <<=8;
    521c:	8819      	ldrh	r1, [r3, #0]
    521e:	0209      	lsls	r1, r1, #8
    5220:	b289      	uxth	r1, r1
    5222:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1];
    5224:	8818      	ldrh	r0, [r3, #0]
    5226:	7b51      	ldrb	r1, [r2, #13]
    5228:	4301      	orrs	r1, r0
    522a:	8019      	strh	r1, [r3, #0]
	    
	g_sys_history.val.vcell_max = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX];
    522c:	7b91      	ldrb	r1, [r2, #14]
    522e:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max <<=8;
    5230:	8859      	ldrh	r1, [r3, #2]
    5232:	0209      	lsls	r1, r1, #8
    5234:	b289      	uxth	r1, r1
    5236:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1];
    5238:	8858      	ldrh	r0, [r3, #2]
    523a:	7bd1      	ldrb	r1, [r2, #15]
    523c:	4301      	orrs	r1, r0
    523e:	8059      	strh	r1, [r3, #2]

	g_sys_history.val.bat_temp_min = flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN];
    5240:	2110      	movs	r1, #16
    5242:	5651      	ldrsb	r1, [r2, r1]
    5244:	7119      	strb	r1, [r3, #4]
	g_sys_history.val.bat_temp_max =  flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX];
    5246:	2111      	movs	r1, #17
    5248:	5651      	ldrsb	r1, [r2, r1]
    524a:	7159      	strb	r1, [r3, #5]

	g_sys_history.val.dch_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX];
    524c:	7c91      	ldrb	r1, [r2, #18]
    524e:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max <<=8;
    5250:	88d9      	ldrh	r1, [r3, #6]
    5252:	b249      	sxtb	r1, r1
    5254:	0209      	lsls	r1, r1, #8
    5256:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1];
    5258:	88d9      	ldrh	r1, [r3, #6]
    525a:	b209      	sxth	r1, r1
    525c:	7cd0      	ldrb	r0, [r2, #19]
    525e:	4301      	orrs	r1, r0
    5260:	80d9      	strh	r1, [r3, #6]
	    
	g_sys_history.val.chg_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX];
    5262:	7d11      	ldrb	r1, [r2, #20]
    5264:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max <<=8;
    5266:	8919      	ldrh	r1, [r3, #8]
    5268:	b249      	sxtb	r1, r1
    526a:	0209      	lsls	r1, r1, #8
    526c:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1];
    526e:	8919      	ldrh	r1, [r3, #8]
    5270:	b209      	sxth	r1, r1
    5272:	7d50      	ldrb	r0, [r2, #21]
    5274:	4301      	orrs	r1, r0
    5276:	8119      	strh	r1, [r3, #8]

	g_sys_history.val.soc_max = flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX];
    5278:	7d91      	ldrb	r1, [r2, #22]
    527a:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max <<=8;
    527c:	8959      	ldrh	r1, [r3, #10]
    527e:	0209      	lsls	r1, r1, #8
    5280:	b289      	uxth	r1, r1
    5282:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1];
    5284:	8958      	ldrh	r0, [r3, #10]
    5286:	7dd1      	ldrb	r1, [r2, #23]
    5288:	4301      	orrs	r1, r0
    528a:	8159      	strh	r1, [r3, #10]
	    
	g_sys_history.val.pcb_temp_max = flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX];
    528c:	7e12      	ldrb	r2, [r2, #24]
    528e:	b252      	sxtb	r2, r2
    5290:	731a      	strb	r2, [r3, #12]
}
    5292:	4770      	bx	lr
    5294:	20000f80 	.word	0x20000f80
    5298:	20000ecc 	.word	0x20000ecc
    529c:	20000f6c 	.word	0x20000f6c
    52a0:	20000f5c 	.word	0x20000f5c

000052a4 <EEPROM_Init>:
  * @param  None
  * @retval None
  */

void EEPROM_Init(void)
{
    52a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    flash_ram_buffer[EEPROM_INDEX_BEGIN] = 0xB3;
    52a6:	4b2e      	ldr	r3, [pc, #184]	; (5360 <EEPROM_Init+0xbc>)
    52a8:	22b3      	movs	r2, #179	; 0xb3
    52aa:	701a      	strb	r2, [r3, #0]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP] = (uint8_t)(cap_update>>8);
    52ac:	492d      	ldr	r1, [pc, #180]	; (5364 <EEPROM_Init+0xc0>)
    52ae:	880a      	ldrh	r2, [r1, #0]
    52b0:	0a12      	lsrs	r2, r2, #8
    52b2:	709a      	strb	r2, [r3, #2]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1] = (uint8_t)(cap_update);
    52b4:	880a      	ldrh	r2, [r1, #0]
    52b6:	70da      	strb	r2, [r3, #3]
    
    flash_ram_buffer[EEPROM_INDEX_CYCLE] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt>>8);
    52b8:	4a2b      	ldr	r2, [pc, #172]	; (5368 <EEPROM_Init+0xc4>)
    52ba:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    52bc:	0a09      	lsrs	r1, r1, #8
    52be:	7119      	strb	r1, [r3, #4]
    flash_ram_buffer[EEPROM_INDEX_CYCLE+1] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt);
    52c0:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    52c2:	7159      	strb	r1, [r3, #5]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt>>8);
    52c4:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    52c6:	0a09      	lsrs	r1, r1, #8
    52c8:	7199      	strb	r1, [r3, #6]
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt);
    52ca:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    52cc:	71d9      	strb	r1, [r3, #7]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt>>8);
    52ce:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    52d0:	0a09      	lsrs	r1, r1, #8
    52d2:	7219      	strb	r1, [r3, #8]
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt);
    52d4:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    52d6:	725a      	strb	r2, [r3, #9]
    
    //0819
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR] = (uint8_t)(sys_err_flags.VAL>>8);
    52d8:	4a24      	ldr	r2, [pc, #144]	; (536c <EEPROM_Init+0xc8>)
    52da:	8812      	ldrh	r2, [r2, #0]
    52dc:	0a11      	lsrs	r1, r2, #8
    52de:	7299      	strb	r1, [r3, #10]
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1] = (uint8_t)(sys_err_flags.VAL);
    52e0:	72da      	strb	r2, [r3, #11]
    //20160810新增历史信息
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN] = (uint8_t)(g_sys_history.val.vcell_min>>8);
    52e2:	4a23      	ldr	r2, [pc, #140]	; (5370 <EEPROM_Init+0xcc>)
    52e4:	8811      	ldrh	r1, [r2, #0]
    52e6:	0a09      	lsrs	r1, r1, #8
    52e8:	7319      	strb	r1, [r3, #12]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1] = (uint8_t)(g_sys_history.val.vcell_min);
    52ea:	8811      	ldrh	r1, [r2, #0]
    52ec:	7359      	strb	r1, [r3, #13]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX] = (uint8_t)(g_sys_history.val.vcell_max>>8);
    52ee:	8851      	ldrh	r1, [r2, #2]
    52f0:	0a09      	lsrs	r1, r1, #8
    52f2:	7399      	strb	r1, [r3, #14]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1] = (uint8_t)(g_sys_history.val.vcell_max);
    52f4:	8851      	ldrh	r1, [r2, #2]
    52f6:	73d9      	strb	r1, [r3, #15]

    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN] = (uint8_t)(g_sys_history.val.bat_temp_min);
    52f8:	7911      	ldrb	r1, [r2, #4]
    52fa:	7419      	strb	r1, [r3, #16]
    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX] = (uint8_t)(g_sys_history.val.bat_temp_max);
    52fc:	7951      	ldrb	r1, [r2, #5]
    52fe:	7459      	strb	r1, [r3, #17]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX] = (uint8_t)(g_sys_history.val.dch_cur_max>>8);
    5300:	88d1      	ldrh	r1, [r2, #6]
    5302:	0a09      	lsrs	r1, r1, #8
    5304:	7499      	strb	r1, [r3, #18]
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1] = (uint8_t)(g_sys_history.val.dch_cur_max);
    5306:	88d1      	ldrh	r1, [r2, #6]
    5308:	74d9      	strb	r1, [r3, #19]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX] = (uint8_t)(g_sys_history.val.chg_cur_max>>8);
    530a:	8911      	ldrh	r1, [r2, #8]
    530c:	0a09      	lsrs	r1, r1, #8
    530e:	7519      	strb	r1, [r3, #20]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1] = (uint8_t)(g_sys_history.val.chg_cur_max);
    5310:	8911      	ldrh	r1, [r2, #8]
    5312:	7559      	strb	r1, [r3, #21]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    5314:	8951      	ldrh	r1, [r2, #10]
    5316:	0a09      	lsrs	r1, r1, #8
    5318:	7599      	strb	r1, [r3, #22]
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    531a:	8951      	ldrh	r1, [r2, #10]
    531c:	75d9      	strb	r1, [r3, #23]
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    531e:	7b12      	ldrb	r2, [r2, #12]
    5320:	b252      	sxtb	r2, r2
    5322:	1212      	asrs	r2, r2, #8
    5324:	761a      	strb	r2, [r3, #24]
    5326:	001a      	movs	r2, r3
    5328:	3319      	adds	r3, #25
    532a:	0019      	movs	r1, r3

void EEPROM_Init(void)
{
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    532c:	2300      	movs	r3, #0
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    {
	    block_crc += flash_ram_buffer[i];
    532e:	7810      	ldrb	r0, [r2, #0]
    5330:	181b      	adds	r3, r3, r0
    5332:	b2db      	uxtb	r3, r3
    5334:	3201      	adds	r2, #1
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    5336:	428a      	cmp	r2, r1
    5338:	d1f9      	bne.n	532e <EEPROM_Init+0x8a>
    {
	    block_crc += flash_ram_buffer[i];
    }
    flash_ram_buffer[EEPROM_INDEX_CRC] = block_crc;
    533a:	4c09      	ldr	r4, [pc, #36]	; (5360 <EEPROM_Init+0xbc>)
    533c:	7663      	strb	r3, [r4, #25]
	
	Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    533e:	4d0d      	ldr	r5, [pc, #52]	; (5374 <EEPROM_Init+0xd0>)
    5340:	0028      	movs	r0, r5
    5342:	4f0d      	ldr	r7, [pc, #52]	; (5378 <EEPROM_Init+0xd4>)
    5344:	47b8      	blx	r7
	Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    5346:	4e0d      	ldr	r6, [pc, #52]	; (537c <EEPROM_Init+0xd8>)
    5348:	0030      	movs	r0, r6
    534a:	47b8      	blx	r7
	
	Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    534c:	221a      	movs	r2, #26
    534e:	0021      	movs	r1, r4
    5350:	0028      	movs	r0, r5
    5352:	4d0b      	ldr	r5, [pc, #44]	; (5380 <EEPROM_Init+0xdc>)
    5354:	47a8      	blx	r5
	Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5356:	221a      	movs	r2, #26
    5358:	0021      	movs	r1, r4
    535a:	0030      	movs	r0, r6
    535c:	47a8      	blx	r5

    535e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5360:	20000f80 	.word	0x20000f80
    5364:	20000efa 	.word	0x20000efa
    5368:	20000ecc 	.word	0x20000ecc
    536c:	20000f6c 	.word	0x20000f6c
    5370:	20000f5c 	.word	0x20000f5c
    5374:	0003fe00 	.word	0x0003fe00
    5378:	00005175 	.word	0x00005175
    537c:	0003ff00 	.word	0x0003ff00
    5380:	00005189 	.word	0x00005189

00005384 <EEPROM_BACKUP_READ>:
  * @param  None
  * @retval None
  */

void EEPROM_BACKUP_READ(void)
{
    5384:	b510      	push	{r4, lr}
   uint8_t i;
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5386:	4c10      	ldr	r4, [pc, #64]	; (53c8 <EEPROM_BACKUP_READ+0x44>)
    5388:	221a      	movs	r2, #26
    538a:	0021      	movs	r1, r4
    538c:	480f      	ldr	r0, [pc, #60]	; (53cc <EEPROM_BACKUP_READ+0x48>)
    538e:	4b10      	ldr	r3, [pc, #64]	; (53d0 <EEPROM_BACKUP_READ+0x4c>)
    5390:	4798      	blx	r3
   if(flash_ram_buffer[0] == 0xB3)
    5392:	7823      	ldrb	r3, [r4, #0]
    5394:	2bb3      	cmp	r3, #179	; 0xb3
    5396:	d113      	bne.n	53c0 <EEPROM_BACKUP_READ+0x3c>
    5398:	4a0b      	ldr	r2, [pc, #44]	; (53c8 <EEPROM_BACKUP_READ+0x44>)
    539a:	0010      	movs	r0, r2
    539c:	3019      	adds	r0, #25
    539e:	2300      	movs	r3, #0
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
	   {
		   block_crc += flash_ram_buffer[i];
    53a0:	7811      	ldrb	r1, [r2, #0]
    53a2:	185b      	adds	r3, r3, r1
    53a4:	b2db      	uxtb	r3, r3
    53a6:	3201      	adds	r2, #1
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
   if(flash_ram_buffer[0] == 0xB3)
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
    53a8:	4282      	cmp	r2, r0
    53aa:	d1f9      	bne.n	53a0 <EEPROM_BACKUP_READ+0x1c>
	   {
		   block_crc += flash_ram_buffer[i];
	   }
	   if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    53ac:	4a06      	ldr	r2, [pc, #24]	; (53c8 <EEPROM_BACKUP_READ+0x44>)
    53ae:	7e52      	ldrb	r2, [r2, #25]
    53b0:	429a      	cmp	r2, r3
    53b2:	d102      	bne.n	53ba <EEPROM_BACKUP_READ+0x36>
	   {
		   EEPROM_To_RAM();
    53b4:	4b07      	ldr	r3, [pc, #28]	; (53d4 <EEPROM_BACKUP_READ+0x50>)
    53b6:	4798      	blx	r3
    53b8:	e004      	b.n	53c4 <EEPROM_BACKUP_READ+0x40>
		   //iap_vision <<=8;
		   //iap_vision |=  DATAEE_BK_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
	   }
	   else
	   {
		   EEPROM_Init();
    53ba:	4b07      	ldr	r3, [pc, #28]	; (53d8 <EEPROM_BACKUP_READ+0x54>)
    53bc:	4798      	blx	r3
    53be:	e001      	b.n	53c4 <EEPROM_BACKUP_READ+0x40>
	   }
   }
   else
   {
	   EEPROM_Init();
    53c0:	4b05      	ldr	r3, [pc, #20]	; (53d8 <EEPROM_BACKUP_READ+0x54>)
    53c2:	4798      	blx	r3
   }
}
    53c4:	bd10      	pop	{r4, pc}
    53c6:	46c0      	nop			; (mov r8, r8)
    53c8:	20000f80 	.word	0x20000f80
    53cc:	0003ff00 	.word	0x0003ff00
    53d0:	000051a5 	.word	0x000051a5
    53d4:	000051c1 	.word	0x000051c1
    53d8:	000052a5 	.word	0x000052a5

000053dc <SYS_EEPROM_Init>:
  * @param  None
  * @retval None
  */

void SYS_EEPROM_Init(void)
{
    53dc:	b510      	push	{r4, lr}
	uint8_t i;
	uint8_t block_crc;
   
	Bsp_Read_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    53de:	4c10      	ldr	r4, [pc, #64]	; (5420 <SYS_EEPROM_Init+0x44>)
    53e0:	221a      	movs	r2, #26
    53e2:	0021      	movs	r1, r4
    53e4:	480f      	ldr	r0, [pc, #60]	; (5424 <SYS_EEPROM_Init+0x48>)
    53e6:	4b10      	ldr	r3, [pc, #64]	; (5428 <SYS_EEPROM_Init+0x4c>)
    53e8:	4798      	blx	r3
	//FLASH块读取
	if(flash_ram_buffer[0] == 0xB3)
    53ea:	7823      	ldrb	r3, [r4, #0]
    53ec:	2bb3      	cmp	r3, #179	; 0xb3
    53ee:	d113      	bne.n	5418 <SYS_EEPROM_Init+0x3c>
    53f0:	4a0b      	ldr	r2, [pc, #44]	; (5420 <SYS_EEPROM_Init+0x44>)
    53f2:	0010      	movs	r0, r2
    53f4:	3019      	adds	r0, #25
    53f6:	2300      	movs	r3, #0
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
		{
			block_crc += flash_ram_buffer[i];
    53f8:	7811      	ldrb	r1, [r2, #0]
    53fa:	185b      	adds	r3, r3, r1
    53fc:	b2db      	uxtb	r3, r3
    53fe:	3201      	adds	r2, #1
	if(flash_ram_buffer[0] == 0xB3)
	{
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    5400:	4282      	cmp	r2, r0
    5402:	d1f9      	bne.n	53f8 <SYS_EEPROM_Init+0x1c>
		{
			block_crc += flash_ram_buffer[i];
		}
		if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    5404:	4a06      	ldr	r2, [pc, #24]	; (5420 <SYS_EEPROM_Init+0x44>)
    5406:	7e52      	ldrb	r2, [r2, #25]
    5408:	429a      	cmp	r2, r3
    540a:	d102      	bne.n	5412 <SYS_EEPROM_Init+0x36>
		{
			EEPROM_To_RAM();
    540c:	4b07      	ldr	r3, [pc, #28]	; (542c <SYS_EEPROM_Init+0x50>)
    540e:	4798      	blx	r3
    5410:	e004      	b.n	541c <SYS_EEPROM_Init+0x40>
			//iap_vision <<=8;
			//iap_vision |=  DATAEE_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
		}
		else
		{
			EEPROM_BACKUP_READ();
    5412:	4b07      	ldr	r3, [pc, #28]	; (5430 <SYS_EEPROM_Init+0x54>)
    5414:	4798      	blx	r3
    5416:	e001      	b.n	541c <SYS_EEPROM_Init+0x40>
		}

	}
	else
	{
		EEPROM_BACKUP_READ();
    5418:	4b05      	ldr	r3, [pc, #20]	; (5430 <SYS_EEPROM_Init+0x54>)
    541a:	4798      	blx	r3
	}
}
    541c:	bd10      	pop	{r4, pc}
    541e:	46c0      	nop			; (mov r8, r8)
    5420:	20000f80 	.word	0x20000f80
    5424:	0003fe00 	.word	0x0003fe00
    5428:	000051a5 	.word	0x000051a5
    542c:	000051c1 	.word	0x000051c1
    5430:	00005385 	.word	0x00005385

00005434 <Configure_GPIO>:
 */ 

#include "gpio.h"

void Configure_GPIO(void)
{
    5434:	b5f0      	push	{r4, r5, r6, r7, lr}
    5436:	4647      	mov	r7, r8
    5438:	b480      	push	{r7}
    543a:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    543c:	ac01      	add	r4, sp, #4
    543e:	2701      	movs	r7, #1
    5440:	7067      	strb	r7, [r4, #1]
	config->powersave  = false;
    5442:	2600      	movs	r6, #0
    5444:	70a6      	strb	r6, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5446:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(MCU_STOP_PIN, &pin_conf);
    5448:	0021      	movs	r1, r4
    544a:	2029      	movs	r0, #41	; 0x29
    544c:	4d13      	ldr	r5, [pc, #76]	; (549c <Configure_GPIO+0x68>)
    544e:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    5450:	2382      	movs	r3, #130	; 0x82
    5452:	05db      	lsls	r3, r3, #23
    5454:	4698      	mov	r8, r3
    5456:	3380      	adds	r3, #128	; 0x80
    5458:	2280      	movs	r2, #128	; 0x80
    545a:	0092      	lsls	r2, r2, #2
    545c:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(MCU_STOP_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    545e:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(ID_OUT_PIN, &pin_conf);
    5460:	0021      	movs	r1, r4
    5462:	2005      	movs	r0, #5
    5464:	47a8      	blx	r5
    5466:	2320      	movs	r3, #32
    5468:	4642      	mov	r2, r8
    546a:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(ID_OUT_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    546c:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(COM_RES_PIN, &pin_conf);
    546e:	0021      	movs	r1, r4
    5470:	200b      	movs	r0, #11
    5472:	47a8      	blx	r5
    5474:	2380      	movs	r3, #128	; 0x80
    5476:	011b      	lsls	r3, r3, #4
    5478:	4642      	mov	r2, r8
    547a:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(COM_RES_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    547c:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_IN_PIN, &pin_conf);
    547e:	0021      	movs	r1, r4
    5480:	2004      	movs	r0, #4
    5482:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    5484:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_END_PIN, &pin_conf);
    5486:	0021      	movs	r1, r4
    5488:	2006      	movs	r0, #6
    548a:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    548c:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SOV_PIN, &pin_conf);
    548e:	0021      	movs	r1, r4
    5490:	2024      	movs	r0, #36	; 0x24
    5492:	47a8      	blx	r5
	
    5494:	b002      	add	sp, #8
    5496:	bc04      	pop	{r2}
    5498:	4690      	mov	r8, r2
    549a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    549c:	00007c71 	.word	0x00007c71

000054a0 <EEPROM_Write_DATA>:
NOTICE			:
DATE			: 2016/08/10
*****************************************************************************/

void EEPROM_Write_DATA(uint16_t index,uint16_t val,uint8_t mode)
{
    54a0:	b570      	push	{r4, r5, r6, lr}
	uint8_t i,block_crc;
	block_crc = 0;
	if(mode == 1)
    54a2:	2a01      	cmp	r2, #1
    54a4:	d11b      	bne.n	54de <EEPROM_Write_DATA+0x3e>
	{
		flash_ram_buffer[index] = (uint8_t)(val>>8);
    54a6:	4b1a      	ldr	r3, [pc, #104]	; (5510 <EEPROM_Write_DATA+0x70>)
    54a8:	0a0a      	lsrs	r2, r1, #8
    54aa:	541a      	strb	r2, [r3, r0]
		flash_ram_buffer[index+1] = (uint8_t)(val);
    54ac:	1818      	adds	r0, r3, r0
    54ae:	7041      	strb	r1, [r0, #1]
    54b0:	2319      	movs	r3, #25
    54b2:	3b01      	subs	r3, #1
    54b4:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    54b6:	2b00      	cmp	r3, #0
    54b8:	d1fb      	bne.n	54b2 <EEPROM_Write_DATA+0x12>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    54ba:	4c16      	ldr	r4, [pc, #88]	; (5514 <EEPROM_Write_DATA+0x74>)
    54bc:	0020      	movs	r0, r4
    54be:	4e16      	ldr	r6, [pc, #88]	; (5518 <EEPROM_Write_DATA+0x78>)
    54c0:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    54c2:	4d16      	ldr	r5, [pc, #88]	; (551c <EEPROM_Write_DATA+0x7c>)
    54c4:	0028      	movs	r0, r5
    54c6:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    54c8:	4e11      	ldr	r6, [pc, #68]	; (5510 <EEPROM_Write_DATA+0x70>)
    54ca:	221a      	movs	r2, #26
    54cc:	0031      	movs	r1, r6
    54ce:	0020      	movs	r0, r4
    54d0:	4c13      	ldr	r4, [pc, #76]	; (5520 <EEPROM_Write_DATA+0x80>)
    54d2:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    54d4:	221a      	movs	r2, #26
    54d6:	0031      	movs	r1, r6
    54d8:	0028      	movs	r0, r5
    54da:	47a0      	blx	r4
    54dc:	e017      	b.n	550e <EEPROM_Write_DATA+0x6e>
	}
	else
	{
		flash_ram_buffer[index] = (uint8_t)(val);
    54de:	4b0c      	ldr	r3, [pc, #48]	; (5510 <EEPROM_Write_DATA+0x70>)
    54e0:	5419      	strb	r1, [r3, r0]
    54e2:	2319      	movs	r3, #25
    54e4:	3b01      	subs	r3, #1
    54e6:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    54e8:	2b00      	cmp	r3, #0
    54ea:	d1fb      	bne.n	54e4 <EEPROM_Write_DATA+0x44>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    54ec:	4c09      	ldr	r4, [pc, #36]	; (5514 <EEPROM_Write_DATA+0x74>)
    54ee:	0020      	movs	r0, r4
    54f0:	4e09      	ldr	r6, [pc, #36]	; (5518 <EEPROM_Write_DATA+0x78>)
    54f2:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    54f4:	4d09      	ldr	r5, [pc, #36]	; (551c <EEPROM_Write_DATA+0x7c>)
    54f6:	0028      	movs	r0, r5
    54f8:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    54fa:	4e05      	ldr	r6, [pc, #20]	; (5510 <EEPROM_Write_DATA+0x70>)
    54fc:	221a      	movs	r2, #26
    54fe:	0031      	movs	r1, r6
    5500:	0020      	movs	r0, r4
    5502:	4c07      	ldr	r4, [pc, #28]	; (5520 <EEPROM_Write_DATA+0x80>)
    5504:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5506:	221a      	movs	r2, #26
    5508:	0031      	movs	r1, r6
    550a:	0028      	movs	r0, r5
    550c:	47a0      	blx	r4
	}
    550e:	bd70      	pop	{r4, r5, r6, pc}
    5510:	20000f80 	.word	0x20000f80
    5514:	0003fe00 	.word	0x0003fe00
    5518:	00005175 	.word	0x00005175
    551c:	0003ff00 	.word	0x0003ff00
    5520:	00005189 	.word	0x00005189

00005524 <His_Data_Save>:
OUTPUT			: none
NOTICE			:
DATE			: 2016/08/10
******************************************************************************/
void His_Data_Save(void)
{
    5524:	b510      	push	{r4, lr}
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
    5526:	4b7f      	ldr	r3, [pc, #508]	; (5724 <His_Data_Save+0x200>)
    5528:	881b      	ldrh	r3, [r3, #0]
    552a:	b29b      	uxth	r3, r3
    552c:	4a7e      	ldr	r2, [pc, #504]	; (5728 <His_Data_Save+0x204>)
    552e:	8811      	ldrh	r1, [r2, #0]
    5530:	428b      	cmp	r3, r1
    5532:	d910      	bls.n	5556 <His_Data_Save+0x32>
	{
		his_vcell_min_delay++;
    5534:	4b7d      	ldr	r3, [pc, #500]	; (572c <His_Data_Save+0x208>)
    5536:	781b      	ldrb	r3, [r3, #0]
    5538:	3301      	adds	r3, #1
    553a:	b2db      	uxtb	r3, r3
		if(his_vcell_min_delay >10)
    553c:	2b0a      	cmp	r3, #10
    553e:	d802      	bhi.n	5546 <His_Data_Save+0x22>
{
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
	{
		his_vcell_min_delay++;
    5540:	4a7a      	ldr	r2, [pc, #488]	; (572c <His_Data_Save+0x208>)
    5542:	7013      	strb	r3, [r2, #0]
    5544:	e00a      	b.n	555c <His_Data_Save+0x38>
		if(his_vcell_min_delay >10)
		{
			his_vcell_min_delay =0;
    5546:	2200      	movs	r2, #0
    5548:	4b78      	ldr	r3, [pc, #480]	; (572c <His_Data_Save+0x208>)
    554a:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMIN,nADC_CELL_MIN,1);
    554c:	3201      	adds	r2, #1
    554e:	200c      	movs	r0, #12
    5550:	4b77      	ldr	r3, [pc, #476]	; (5730 <His_Data_Save+0x20c>)
    5552:	4798      	blx	r3
    5554:	e002      	b.n	555c <His_Data_Save+0x38>
		}
	}
	else
	{
		his_vcell_min_delay =0;
    5556:	2200      	movs	r2, #0
    5558:	4b74      	ldr	r3, [pc, #464]	; (572c <His_Data_Save+0x208>)
    555a:	701a      	strb	r2, [r3, #0]
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
    555c:	4b71      	ldr	r3, [pc, #452]	; (5724 <His_Data_Save+0x200>)
    555e:	885b      	ldrh	r3, [r3, #2]
    5560:	b29b      	uxth	r3, r3
    5562:	4a74      	ldr	r2, [pc, #464]	; (5734 <His_Data_Save+0x210>)
    5564:	8811      	ldrh	r1, [r2, #0]
    5566:	428b      	cmp	r3, r1
    5568:	d210      	bcs.n	558c <His_Data_Save+0x68>
	{
		his_vcell_max_delay++;
    556a:	4b73      	ldr	r3, [pc, #460]	; (5738 <His_Data_Save+0x214>)
    556c:	781b      	ldrb	r3, [r3, #0]
    556e:	3301      	adds	r3, #1
    5570:	b2db      	uxtb	r3, r3
		if(his_vcell_max_delay >10)
    5572:	2b0a      	cmp	r3, #10
    5574:	d802      	bhi.n	557c <His_Data_Save+0x58>
		his_vcell_min_delay =0;
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
	{
		his_vcell_max_delay++;
    5576:	4a70      	ldr	r2, [pc, #448]	; (5738 <His_Data_Save+0x214>)
    5578:	7013      	strb	r3, [r2, #0]
    557a:	e00a      	b.n	5592 <His_Data_Save+0x6e>
		if(his_vcell_max_delay >10)
		{
			his_vcell_max_delay =0;
    557c:	2200      	movs	r2, #0
    557e:	4b6e      	ldr	r3, [pc, #440]	; (5738 <His_Data_Save+0x214>)
    5580:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMAX,nADC_CELL_MAX,1);
    5582:	3201      	adds	r2, #1
    5584:	200e      	movs	r0, #14
    5586:	4b6a      	ldr	r3, [pc, #424]	; (5730 <His_Data_Save+0x20c>)
    5588:	4798      	blx	r3
    558a:	e002      	b.n	5592 <His_Data_Save+0x6e>
		}
	}
	else
	{
		his_vcell_max_delay =0;
    558c:	2200      	movs	r2, #0
    558e:	4b6a      	ldr	r3, [pc, #424]	; (5738 <His_Data_Save+0x214>)
    5590:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
    5592:	4b6a      	ldr	r3, [pc, #424]	; (573c <His_Data_Save+0x218>)
    5594:	8819      	ldrh	r1, [r3, #0]
    5596:	4b63      	ldr	r3, [pc, #396]	; (5724 <His_Data_Save+0x200>)
    5598:	791b      	ldrb	r3, [r3, #4]
    559a:	b25b      	sxtb	r3, r3
    559c:	4299      	cmp	r1, r3
    559e:	da0f      	bge.n	55c0 <His_Data_Save+0x9c>
	{
		his_bat_temp_min_delay++;
    55a0:	4b67      	ldr	r3, [pc, #412]	; (5740 <His_Data_Save+0x21c>)
    55a2:	781b      	ldrb	r3, [r3, #0]
    55a4:	3301      	adds	r3, #1
    55a6:	b2db      	uxtb	r3, r3
		if(his_bat_temp_min_delay >10)
    55a8:	2b0a      	cmp	r3, #10
    55aa:	d802      	bhi.n	55b2 <His_Data_Save+0x8e>
		his_vcell_max_delay =0;
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
	{
		his_bat_temp_min_delay++;
    55ac:	4a64      	ldr	r2, [pc, #400]	; (5740 <His_Data_Save+0x21c>)
    55ae:	7013      	strb	r3, [r2, #0]
    55b0:	e009      	b.n	55c6 <His_Data_Save+0xa2>
		if(his_bat_temp_min_delay >10)
		{
			his_bat_temp_min_delay =0;
    55b2:	2200      	movs	r2, #0
    55b4:	4b62      	ldr	r3, [pc, #392]	; (5740 <His_Data_Save+0x21c>)
    55b6:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMIN,nADC_TMONI_BAT_MIN,0);
    55b8:	2010      	movs	r0, #16
    55ba:	4b5d      	ldr	r3, [pc, #372]	; (5730 <His_Data_Save+0x20c>)
    55bc:	4798      	blx	r3
    55be:	e002      	b.n	55c6 <His_Data_Save+0xa2>
		}
	}
	else
	{
		his_bat_temp_min_delay =0;
    55c0:	2200      	movs	r2, #0
    55c2:	4b5f      	ldr	r3, [pc, #380]	; (5740 <His_Data_Save+0x21c>)
    55c4:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
    55c6:	4b5f      	ldr	r3, [pc, #380]	; (5744 <His_Data_Save+0x220>)
    55c8:	8819      	ldrh	r1, [r3, #0]
    55ca:	4b56      	ldr	r3, [pc, #344]	; (5724 <His_Data_Save+0x200>)
    55cc:	795b      	ldrb	r3, [r3, #5]
    55ce:	b25b      	sxtb	r3, r3
    55d0:	4299      	cmp	r1, r3
    55d2:	dd0f      	ble.n	55f4 <His_Data_Save+0xd0>
	{
		his_bat_temp_max_delay++;
    55d4:	4b5c      	ldr	r3, [pc, #368]	; (5748 <His_Data_Save+0x224>)
    55d6:	781b      	ldrb	r3, [r3, #0]
    55d8:	3301      	adds	r3, #1
    55da:	b2db      	uxtb	r3, r3
		if(his_bat_temp_max_delay >10)
    55dc:	2b0a      	cmp	r3, #10
    55de:	d802      	bhi.n	55e6 <His_Data_Save+0xc2>
		his_bat_temp_min_delay =0;
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
	{
		his_bat_temp_max_delay++;
    55e0:	4a59      	ldr	r2, [pc, #356]	; (5748 <His_Data_Save+0x224>)
    55e2:	7013      	strb	r3, [r2, #0]
    55e4:	e009      	b.n	55fa <His_Data_Save+0xd6>
		if(his_bat_temp_max_delay >10)
		{
			his_bat_temp_max_delay =0;
    55e6:	2200      	movs	r2, #0
    55e8:	4b57      	ldr	r3, [pc, #348]	; (5748 <His_Data_Save+0x224>)
    55ea:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMAX,nADC_TMONI_BAT_MAX,0);
    55ec:	2011      	movs	r0, #17
    55ee:	4b50      	ldr	r3, [pc, #320]	; (5730 <His_Data_Save+0x20c>)
    55f0:	4798      	blx	r3
    55f2:	e002      	b.n	55fa <His_Data_Save+0xd6>
		}
	}
	else
	{
		his_bat_temp_max_delay =0;
    55f4:	2200      	movs	r2, #0
    55f6:	4b54      	ldr	r3, [pc, #336]	; (5748 <His_Data_Save+0x224>)
    55f8:	701a      	strb	r2, [r3, #0]
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
    55fa:	4b4a      	ldr	r3, [pc, #296]	; (5724 <His_Data_Save+0x200>)
    55fc:	88db      	ldrh	r3, [r3, #6]
    55fe:	b21b      	sxth	r3, r3
    5600:	4a52      	ldr	r2, [pc, #328]	; (574c <His_Data_Save+0x228>)
    5602:	2100      	movs	r1, #0
    5604:	5e51      	ldrsh	r1, [r2, r1]
    5606:	428b      	cmp	r3, r1
    5608:	dd13      	ble.n	5632 <His_Data_Save+0x10e>
    560a:	2900      	cmp	r1, #0
    560c:	da11      	bge.n	5632 <His_Data_Save+0x10e>
	{
		his_dch_cur_max_delay++;
    560e:	4b50      	ldr	r3, [pc, #320]	; (5750 <His_Data_Save+0x22c>)
    5610:	781b      	ldrb	r3, [r3, #0]
    5612:	3301      	adds	r3, #1
    5614:	b2db      	uxtb	r3, r3
		if(his_dch_cur_max_delay >10)
    5616:	2b0a      	cmp	r3, #10
    5618:	d802      	bhi.n	5620 <His_Data_Save+0xfc>
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
	{
		his_dch_cur_max_delay++;
    561a:	4a4d      	ldr	r2, [pc, #308]	; (5750 <His_Data_Save+0x22c>)
    561c:	7013      	strb	r3, [r2, #0]
    561e:	e00b      	b.n	5638 <His_Data_Save+0x114>
		if(his_dch_cur_max_delay >10)
		{
			his_dch_cur_max_delay =0;
    5620:	2200      	movs	r2, #0
    5622:	4b4b      	ldr	r3, [pc, #300]	; (5750 <His_Data_Save+0x22c>)
    5624:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_DCHCMAX,nADC_CURRENT,1);
    5626:	b289      	uxth	r1, r1
    5628:	3201      	adds	r2, #1
    562a:	2012      	movs	r0, #18
    562c:	4b40      	ldr	r3, [pc, #256]	; (5730 <His_Data_Save+0x20c>)
    562e:	4798      	blx	r3
    5630:	e002      	b.n	5638 <His_Data_Save+0x114>
		}
	}
	else
	{
		his_dch_cur_max_delay =0;
    5632:	2200      	movs	r2, #0
    5634:	4b46      	ldr	r3, [pc, #280]	; (5750 <His_Data_Save+0x22c>)
    5636:	701a      	strb	r2, [r3, #0]
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
    5638:	4b3a      	ldr	r3, [pc, #232]	; (5724 <His_Data_Save+0x200>)
    563a:	891b      	ldrh	r3, [r3, #8]
    563c:	b21b      	sxth	r3, r3
    563e:	4a43      	ldr	r2, [pc, #268]	; (574c <His_Data_Save+0x228>)
    5640:	2100      	movs	r1, #0
    5642:	5e51      	ldrsh	r1, [r2, r1]
    5644:	428b      	cmp	r3, r1
    5646:	da13      	bge.n	5670 <His_Data_Save+0x14c>
    5648:	2900      	cmp	r1, #0
    564a:	dd11      	ble.n	5670 <His_Data_Save+0x14c>
	{
		his_chg_cur_max_delay++;
    564c:	4b41      	ldr	r3, [pc, #260]	; (5754 <His_Data_Save+0x230>)
    564e:	781b      	ldrb	r3, [r3, #0]
    5650:	3301      	adds	r3, #1
    5652:	b2db      	uxtb	r3, r3
		if(his_chg_cur_max_delay >10)
    5654:	2b0a      	cmp	r3, #10
    5656:	d802      	bhi.n	565e <His_Data_Save+0x13a>
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
	{
		his_chg_cur_max_delay++;
    5658:	4a3e      	ldr	r2, [pc, #248]	; (5754 <His_Data_Save+0x230>)
    565a:	7013      	strb	r3, [r2, #0]
    565c:	e00b      	b.n	5676 <His_Data_Save+0x152>
		if(his_chg_cur_max_delay >10)
		{
			his_chg_cur_max_delay =0;
    565e:	2200      	movs	r2, #0
    5660:	4b3c      	ldr	r3, [pc, #240]	; (5754 <His_Data_Save+0x230>)
    5662:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_CHGCMAX,nADC_CURRENT,1);
    5664:	b289      	uxth	r1, r1
    5666:	3201      	adds	r2, #1
    5668:	2014      	movs	r0, #20
    566a:	4b31      	ldr	r3, [pc, #196]	; (5730 <His_Data_Save+0x20c>)
    566c:	4798      	blx	r3
    566e:	e002      	b.n	5676 <His_Data_Save+0x152>
		}
	}
	else
	{
		his_chg_cur_max_delay =0;
    5670:	2200      	movs	r2, #0
    5672:	4b38      	ldr	r3, [pc, #224]	; (5754 <His_Data_Save+0x230>)
    5674:	701a      	strb	r2, [r3, #0]
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
    5676:	4b38      	ldr	r3, [pc, #224]	; (5758 <His_Data_Save+0x234>)
    5678:	881b      	ldrh	r3, [r3, #0]
    567a:	4a2a      	ldr	r2, [pc, #168]	; (5724 <His_Data_Save+0x200>)
    567c:	8952      	ldrh	r2, [r2, #10]
    567e:	b29b      	uxth	r3, r3
    5680:	4293      	cmp	r3, r2
    5682:	d913      	bls.n	56ac <His_Data_Save+0x188>
	{
		his_soc_delay++;
    5684:	4b35      	ldr	r3, [pc, #212]	; (575c <His_Data_Save+0x238>)
    5686:	781b      	ldrb	r3, [r3, #0]
    5688:	3301      	adds	r3, #1
    568a:	b2db      	uxtb	r3, r3
		if(his_soc_delay >10)
    568c:	2b0a      	cmp	r3, #10
    568e:	d802      	bhi.n	5696 <His_Data_Save+0x172>
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
	{
		his_soc_delay++;
    5690:	4a32      	ldr	r2, [pc, #200]	; (575c <His_Data_Save+0x238>)
    5692:	7013      	strb	r3, [r2, #0]
    5694:	e00d      	b.n	56b2 <His_Data_Save+0x18e>
		if(his_soc_delay >10)
		{
			his_soc_delay =0;
    5696:	2200      	movs	r2, #0
    5698:	4b30      	ldr	r3, [pc, #192]	; (575c <His_Data_Save+0x238>)
    569a:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_SOC_MAX,g_sys_cap.val.full_cap,1);
    569c:	4b2e      	ldr	r3, [pc, #184]	; (5758 <His_Data_Save+0x234>)
    569e:	8819      	ldrh	r1, [r3, #0]
    56a0:	b289      	uxth	r1, r1
    56a2:	3201      	adds	r2, #1
    56a4:	2016      	movs	r0, #22
    56a6:	4b22      	ldr	r3, [pc, #136]	; (5730 <His_Data_Save+0x20c>)
    56a8:	4798      	blx	r3
    56aa:	e002      	b.n	56b2 <His_Data_Save+0x18e>
		}
	}
	else
	{
		his_soc_delay =0;
    56ac:	2200      	movs	r2, #0
    56ae:	4b2b      	ldr	r3, [pc, #172]	; (575c <His_Data_Save+0x238>)
    56b0:	701a      	strb	r2, [r3, #0]
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
    56b2:	4b2b      	ldr	r3, [pc, #172]	; (5760 <His_Data_Save+0x23c>)
    56b4:	8819      	ldrh	r1, [r3, #0]
    56b6:	4b1b      	ldr	r3, [pc, #108]	; (5724 <His_Data_Save+0x200>)
    56b8:	7b1b      	ldrb	r3, [r3, #12]
    56ba:	b25b      	sxtb	r3, r3
    56bc:	4299      	cmp	r1, r3
    56be:	dd10      	ble.n	56e2 <His_Data_Save+0x1be>
	{
		his_pcb_temp_max_delay++;
    56c0:	4b28      	ldr	r3, [pc, #160]	; (5764 <His_Data_Save+0x240>)
    56c2:	781b      	ldrb	r3, [r3, #0]
    56c4:	3301      	adds	r3, #1
    56c6:	b2db      	uxtb	r3, r3
		if(his_pcb_temp_max_delay >10)
    56c8:	2b0a      	cmp	r3, #10
    56ca:	d802      	bhi.n	56d2 <His_Data_Save+0x1ae>
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
	{
		his_pcb_temp_max_delay++;
    56cc:	4a25      	ldr	r2, [pc, #148]	; (5764 <His_Data_Save+0x240>)
    56ce:	7013      	strb	r3, [r2, #0]
    56d0:	e00a      	b.n	56e8 <His_Data_Save+0x1c4>
		if(his_pcb_temp_max_delay >10)
		{
			his_pcb_temp_max_delay =0;
    56d2:	2200      	movs	r2, #0
    56d4:	4b23      	ldr	r3, [pc, #140]	; (5764 <His_Data_Save+0x240>)
    56d6:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_PCBTEMPMAX,nADC_TMONI_PCB_MAX,1);
    56d8:	3201      	adds	r2, #1
    56da:	2018      	movs	r0, #24
    56dc:	4b14      	ldr	r3, [pc, #80]	; (5730 <His_Data_Save+0x20c>)
    56de:	4798      	blx	r3
    56e0:	e002      	b.n	56e8 <His_Data_Save+0x1c4>
		}
	}
	else
	{
		his_pcb_temp_max_delay =0;
    56e2:	2200      	movs	r2, #0
    56e4:	4b1f      	ldr	r3, [pc, #124]	; (5764 <His_Data_Save+0x240>)
    56e6:	701a      	strb	r2, [r3, #0]
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
    56e8:	4b1f      	ldr	r3, [pc, #124]	; (5768 <His_Data_Save+0x244>)
    56ea:	8819      	ldrh	r1, [r3, #0]
    56ec:	4b1f      	ldr	r3, [pc, #124]	; (576c <His_Data_Save+0x248>)
    56ee:	881b      	ldrh	r3, [r3, #0]
    56f0:	428b      	cmp	r3, r1
    56f2:	d012      	beq.n	571a <His_Data_Save+0x1f6>
	{
		his_sys_err_flags_delay++;
    56f4:	4b1e      	ldr	r3, [pc, #120]	; (5770 <His_Data_Save+0x24c>)
    56f6:	781b      	ldrb	r3, [r3, #0]
    56f8:	3301      	adds	r3, #1
    56fa:	b2db      	uxtb	r3, r3
		if(his_sys_err_flags_delay>10)
    56fc:	2b0a      	cmp	r3, #10
    56fe:	d802      	bhi.n	5706 <His_Data_Save+0x1e2>
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
	{
		his_sys_err_flags_delay++;
    5700:	4a1b      	ldr	r2, [pc, #108]	; (5770 <His_Data_Save+0x24c>)
    5702:	7013      	strb	r3, [r2, #0]
    5704:	e00c      	b.n	5720 <His_Data_Save+0x1fc>
		if(his_sys_err_flags_delay>10)
		{
			his_sys_err_flags_delay=0;
    5706:	2200      	movs	r2, #0
    5708:	4b19      	ldr	r3, [pc, #100]	; (5770 <His_Data_Save+0x24c>)
    570a:	701a      	strb	r2, [r3, #0]
			last_SYS_ERR_FLAGS_VAL=sys_err_flags.VAL;
    570c:	4b17      	ldr	r3, [pc, #92]	; (576c <His_Data_Save+0x248>)
    570e:	8019      	strh	r1, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_SYS_ERR,sys_err_flags.VAL,1);
    5710:	3201      	adds	r2, #1
    5712:	200a      	movs	r0, #10
    5714:	4b06      	ldr	r3, [pc, #24]	; (5730 <His_Data_Save+0x20c>)
    5716:	4798      	blx	r3
    5718:	e002      	b.n	5720 <His_Data_Save+0x1fc>
			
		}
	}
	else
	{
		his_sys_err_flags_delay=0;
    571a:	2200      	movs	r2, #0
    571c:	4b14      	ldr	r3, [pc, #80]	; (5770 <His_Data_Save+0x24c>)
    571e:	701a      	strb	r2, [r3, #0]
	}
}
    5720:	bd10      	pop	{r4, pc}
    5722:	46c0      	nop			; (mov r8, r8)
    5724:	20000f5c 	.word	0x20000f5c
    5728:	20000eca 	.word	0x20000eca
    572c:	200001c7 	.word	0x200001c7
    5730:	000054a1 	.word	0x000054a1
    5734:	20000ef8 	.word	0x20000ef8
    5738:	200001c1 	.word	0x200001c1
    573c:	20000e14 	.word	0x20000e14
    5740:	200001c5 	.word	0x200001c5
    5744:	20000f70 	.word	0x20000f70
    5748:	200001c0 	.word	0x200001c0
    574c:	20000f0a 	.word	0x20000f0a
    5750:	200001bc 	.word	0x200001bc
    5754:	200001c6 	.word	0x200001c6
    5758:	20000ecc 	.word	0x20000ecc
    575c:	200001c2 	.word	0x200001c2
    5760:	20000f7c 	.word	0x20000f7c
    5764:	200001c3 	.word	0x200001c3
    5768:	20000f6c 	.word	0x20000f6c
    576c:	200001be 	.word	0x200001be
    5770:	200001c4 	.word	0x200001c4

00005774 <PowerOn_Init>:
  * @param  None
  * @retval None
  */

void PowerOn_Init(void)
{
    5774:	b570      	push	{r4, r5, r6, lr}
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5776:	2482      	movs	r4, #130	; 0x82
    5778:	05e4      	lsls	r4, r4, #23
    577a:	2380      	movs	r3, #128	; 0x80
    577c:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    577e:	2680      	movs	r6, #128	; 0x80
    5780:	0536      	lsls	r6, r6, #20
    5782:	61a6      	str	r6, [r4, #24]
    5784:	2580      	movs	r5, #128	; 0x80
    5786:	056d      	lsls	r5, r5, #21
    5788:	61a5      	str	r5, [r4, #24]
	SHDN_Low();
	Bsp_LED0_On();
	Bsp_LED1_On();
    delay_ms(500);
    578a:	20fa      	movs	r0, #250	; 0xfa
    578c:	0040      	lsls	r0, r0, #1
    578e:	4b1d      	ldr	r3, [pc, #116]	; (5804 <PowerOn_Init+0x90>)
    5790:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5792:	6166      	str	r6, [r4, #20]
    5794:	6165      	str	r5, [r4, #20]
	Bsp_LED0_Off();
	Bsp_LED1_Off();
	
    sys_flags.VAL =0;
    5796:	481c      	ldr	r0, [pc, #112]	; (5808 <PowerOn_Init+0x94>)
    5798:	2300      	movs	r3, #0
    579a:	2100      	movs	r1, #0
    sys_states.VAL =0;
    579c:	4d1b      	ldr	r5, [pc, #108]	; (580c <PowerOn_Init+0x98>)
    afe_flags.VAL =0;
    579e:	4a1c      	ldr	r2, [pc, #112]	; (5810 <PowerOn_Init+0x9c>)
    57a0:	8013      	strh	r3, [r2, #0]
    flash_flags.VAL =0;
    57a2:	4a1c      	ldr	r2, [pc, #112]	; (5814 <PowerOn_Init+0xa0>)
    57a4:	8013      	strh	r3, [r2, #0]
    sys_err_flags.VAL =0;
    57a6:	4a1c      	ldr	r2, [pc, #112]	; (5818 <PowerOn_Init+0xa4>)
    57a8:	8013      	strh	r3, [r2, #0]
	cap_update = BAT_NORMAL_CAP;
    57aa:	4c1c      	ldr	r4, [pc, #112]	; (581c <PowerOn_Init+0xa8>)
    57ac:	4a1c      	ldr	r2, [pc, #112]	; (5820 <PowerOn_Init+0xac>)
    57ae:	8014      	strh	r4, [r2, #0]
	nADC_CURRENT = 0;
    57b0:	4a1c      	ldr	r2, [pc, #112]	; (5824 <PowerOn_Init+0xb0>)
    57b2:	8013      	strh	r3, [r2, #0]
	g_bal_state.VAL = 0;
    57b4:	4a1c      	ldr	r2, [pc, #112]	; (5828 <PowerOn_Init+0xb4>)
    57b6:	8013      	strh	r3, [r2, #0]
	g_bal_need.VAL = 0;
    57b8:	4a1c      	ldr	r2, [pc, #112]	; (582c <PowerOn_Init+0xb8>)
    57ba:	8013      	strh	r3, [r2, #0]
	PWR_VALUE = 0;
    57bc:	4a1c      	ldr	r2, [pc, #112]	; (5830 <PowerOn_Init+0xbc>)
    57be:	8013      	strh	r3, [r2, #0]
	Total_VBAT = 0;
    57c0:	4a1c      	ldr	r2, [pc, #112]	; (5834 <PowerOn_Init+0xc0>)
    57c2:	8013      	strh	r3, [r2, #0]
	AFE_OC_DELAY_CNT = 0;
    57c4:	4a1c      	ldr	r2, [pc, #112]	; (5838 <PowerOn_Init+0xc4>)
    57c6:	7011      	strb	r1, [r2, #0]
	AFE_SCD_DELAY_CNT = 0;
    57c8:	4a1c      	ldr	r2, [pc, #112]	; (583c <PowerOn_Init+0xc8>)
    57ca:	7011      	strb	r1, [r2, #0]
	AFE_OCC_DELAY_CNT = 0;
    57cc:	4a1c      	ldr	r2, [pc, #112]	; (5840 <PowerOn_Init+0xcc>)
    57ce:	7011      	strb	r1, [r2, #0]
	
    sys_states.val.sys_sw_nconnect_flag=1;//zzy20161021 初始值为断开连接
    57d0:	2240      	movs	r2, #64	; 0x40
    57d2:	706a      	strb	r2, [r5, #1]
    g_sys_cap.val.cycle_record_flag =0;
    57d4:	4a1b      	ldr	r2, [pc, #108]	; (5844 <PowerOn_Init+0xd0>)
    57d6:	7611      	strb	r1, [r2, #24]
    sys_flags.val.afe_connect_flag =1;
    57d8:	2401      	movs	r4, #1
    57da:	7004      	strb	r4, [r0, #0]
    sys_states.val.sys_dch_on =0;
    sys_states.val.sys_chg_on =0;
    57dc:	2600      	movs	r6, #0
    57de:	702e      	strb	r6, [r5, #0]
    sys_flags.val.afe_adirq2_flag = 1;
    57e0:	7044      	strb	r4, [r0, #1]
    g_sys_cap.val.cap_cnt =0;
    57e2:	6213      	str	r3, [r2, #32]
    g_sys_cap.val.bat_cycle_cnt =0;
    57e4:	8493      	strh	r3, [r2, #36]	; 0x24
    g_sys_cap.val.re_cap_rate_sum =0;
    57e6:	75d1      	strb	r1, [r2, #23]
    g_sys_cap.val.deep_rate_sum =0;
    57e8:	7691      	strb	r1, [r2, #26]
	
	//历史信息初始化,为了方便判断,初始化全部配置极限值
	g_sys_history.val.bat_temp_max =0;
    57ea:	4a17      	ldr	r2, [pc, #92]	; (5848 <PowerOn_Init+0xd4>)
    57ec:	7151      	strb	r1, [r2, #5]
	g_sys_history.val.bat_temp_min =100;
    57ee:	2064      	movs	r0, #100	; 0x64
    57f0:	7110      	strb	r0, [r2, #4]
	g_sys_history.val.chg_cur_max =0;
    57f2:	8113      	strh	r3, [r2, #8]
	g_sys_history.val.dch_cur_max =0;
    57f4:	80d3      	strh	r3, [r2, #6]
	g_sys_history.val.pcb_temp_max =0;
    57f6:	7311      	strb	r1, [r2, #12]
	g_sys_history.val.soc_max =0;
    57f8:	8153      	strh	r3, [r2, #10]
	g_sys_history.val.vcell_max =0;
    57fa:	8053      	strh	r3, [r2, #2]
	g_sys_history.val.vcell_min =0xffff;
    57fc:	3b01      	subs	r3, #1
    57fe:	8013      	strh	r3, [r2, #0]
    5800:	bd70      	pop	{r4, r5, r6, pc}
    5802:	46c0      	nop			; (mov r8, r8)
    5804:	00006e09 	.word	0x00006e09
    5808:	20000f0c 	.word	0x20000f0c
    580c:	20000f9c 	.word	0x20000f9c
    5810:	20000f78 	.word	0x20000f78
    5814:	20000f74 	.word	0x20000f74
    5818:	20000f6c 	.word	0x20000f6c
    581c:	fffff618 	.word	0xfffff618
    5820:	20000efa 	.word	0x20000efa
    5824:	20000f0a 	.word	0x20000f0a
    5828:	20000efc 	.word	0x20000efc
    582c:	20000f00 	.word	0x20000f00
    5830:	20000f7a 	.word	0x20000f7a
    5834:	20000ec8 	.word	0x20000ec8
    5838:	20000f9f 	.word	0x20000f9f
    583c:	20000f9e 	.word	0x20000f9e
    5840:	20000f76 	.word	0x20000f76
    5844:	20000ecc 	.word	0x20000ecc
    5848:	20000f5c 	.word	0x20000f5c

0000584c <HardwareProtection>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void HardwareProtection(void)
{
    584c:	b510      	push	{r4, lr}
	//开机设置电压保护值,未成功持续设置,直到成功
	if(sys_flags.val.afe_set_hard_protect_end == 0)
    584e:	4b26      	ldr	r3, [pc, #152]	; (58e8 <HardwareProtection+0x9c>)
    5850:	781b      	ldrb	r3, [r3, #0]
    5852:	075b      	lsls	r3, r3, #29
    5854:	d414      	bmi.n	5880 <HardwareProtection+0x34>
	{
		if(AFE_HardwareProtection_Write() ==0)
    5856:	4b25      	ldr	r3, [pc, #148]	; (58ec <HardwareProtection+0xa0>)
    5858:	4798      	blx	r3
    585a:	2800      	cmp	r0, #0
    585c:	d10a      	bne.n	5874 <HardwareProtection+0x28>
		{
			sys_flags.val.afe_set_hard_protect_end =1;
    585e:	4a22      	ldr	r2, [pc, #136]	; (58e8 <HardwareProtection+0x9c>)
    5860:	7811      	ldrb	r1, [r2, #0]
    5862:	2304      	movs	r3, #4
    5864:	430b      	orrs	r3, r1
    5866:	7013      	strb	r3, [r2, #0]
			afe_flags.val.afe_set_volt_protect_err_flag = 0;
    5868:	4a21      	ldr	r2, [pc, #132]	; (58f0 <HardwareProtection+0xa4>)
    586a:	7813      	ldrb	r3, [r2, #0]
    586c:	217f      	movs	r1, #127	; 0x7f
    586e:	400b      	ands	r3, r1
    5870:	7013      	strb	r3, [r2, #0]
    5872:	e005      	b.n	5880 <HardwareProtection+0x34>
		}
		else
		{
			afe_flags.val.afe_set_volt_protect_err_flag = 1;
    5874:	4a1e      	ldr	r2, [pc, #120]	; (58f0 <HardwareProtection+0xa4>)
    5876:	7813      	ldrb	r3, [r2, #0]
    5878:	2180      	movs	r1, #128	; 0x80
    587a:	4249      	negs	r1, r1
    587c:	430b      	orrs	r3, r1
    587e:	7013      	strb	r3, [r2, #0]
		}
	}
	AFE_HardwareProtection_Read(); //读取SPI保护信息
    5880:	4b1c      	ldr	r3, [pc, #112]	; (58f4 <HardwareProtection+0xa8>)
    5882:	4798      	blx	r3
	
	//AFE读取的信息处理  OCC OCD SCD
	if((afe_flags.val.afe_occ_flag == 1)||(afe_flags.val.afe_ov_flag==1))
    5884:	4b1a      	ldr	r3, [pc, #104]	; (58f0 <HardwareProtection+0xa4>)
    5886:	881b      	ldrh	r3, [r3, #0]
    5888:	2284      	movs	r2, #132	; 0x84
    588a:	0092      	lsls	r2, r2, #2
    588c:	4213      	tst	r3, r2
    588e:	d005      	beq.n	589c <HardwareProtection+0x50>
	{
		sys_states.val.sys_chg_on =0;
    5890:	4919      	ldr	r1, [pc, #100]	; (58f8 <HardwareProtection+0xac>)
    5892:	780a      	ldrb	r2, [r1, #0]
    5894:	2002      	movs	r0, #2
    5896:	4382      	bics	r2, r0
    5898:	700a      	strb	r2, [r1, #0]
    589a:	e004      	b.n	58a6 <HardwareProtection+0x5a>
	}
	else
	{
		sys_states.val.sys_chg_on =1;
    589c:	4916      	ldr	r1, [pc, #88]	; (58f8 <HardwareProtection+0xac>)
    589e:	7808      	ldrb	r0, [r1, #0]
    58a0:	2202      	movs	r2, #2
    58a2:	4302      	orrs	r2, r0
    58a4:	700a      	strb	r2, [r1, #0]
	}
	if((afe_flags.val.afe_ocd_flag == 1)||(afe_flags.val.afe_scd_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    58a6:	22b0      	movs	r2, #176	; 0xb0
    58a8:	0052      	lsls	r2, r2, #1
    58aa:	4213      	tst	r3, r2
    58ac:	d010      	beq.n	58d0 <HardwareProtection+0x84>
	{
		sys_states.val.sys_dch_on =0;
    58ae:	4a12      	ldr	r2, [pc, #72]	; (58f8 <HardwareProtection+0xac>)
    58b0:	7813      	ldrb	r3, [r2, #0]
    58b2:	2101      	movs	r1, #1
    58b4:	438b      	bics	r3, r1
    58b6:	7013      	strb	r3, [r2, #0]
		afe_flags.val.afe_dfrv_autoprotect_flag = 1;
    58b8:	4a0d      	ldr	r2, [pc, #52]	; (58f0 <HardwareProtection+0xa4>)
    58ba:	7851      	ldrb	r1, [r2, #1]
    58bc:	2320      	movs	r3, #32
    58be:	430b      	orrs	r3, r1
    58c0:	7053      	strb	r3, [r2, #1]
		if(afe_flags.val.afe_uv_flag ==1)               //zzy?
    58c2:	07db      	lsls	r3, r3, #31
    58c4:	d50e      	bpl.n	58e4 <HardwareProtection+0x98>
		{
			afe_flags.val.afe_uv_lock_flag = 1;
    58c6:	7851      	ldrb	r1, [r2, #1]
    58c8:	2310      	movs	r3, #16
    58ca:	430b      	orrs	r3, r1
    58cc:	7053      	strb	r3, [r2, #1]
    58ce:	e009      	b.n	58e4 <HardwareProtection+0x98>
	}
	else
	{
		if((afe_flags.val.afe_ocd_flag == 0)&&(afe_flags.val.afe_scd_flag == 0)&&(afe_flags.val.afe_uv_flag == 0))
		{
			afe_flags.val.afe_dfrv_autoprotect_flag = 0;
    58d0:	4a07      	ldr	r2, [pc, #28]	; (58f0 <HardwareProtection+0xa4>)
    58d2:	7853      	ldrb	r3, [r2, #1]
    58d4:	2120      	movs	r1, #32
    58d6:	438b      	bics	r3, r1
    58d8:	7053      	strb	r3, [r2, #1]
		}
		sys_states.val.sys_dch_on =1;
    58da:	4a07      	ldr	r2, [pc, #28]	; (58f8 <HardwareProtection+0xac>)
    58dc:	7811      	ldrb	r1, [r2, #0]
    58de:	2301      	movs	r3, #1
    58e0:	430b      	orrs	r3, r1
    58e2:	7013      	strb	r3, [r2, #0]
	}
}
    58e4:	bd10      	pop	{r4, pc}
    58e6:	46c0      	nop			; (mov r8, r8)
    58e8:	20000f0c 	.word	0x20000f0c
    58ec:	00004699 	.word	0x00004699
    58f0:	20000f78 	.word	0x20000f78
    58f4:	00004b09 	.word	0x00004b09
    58f8:	20000f9c 	.word	0x20000f9c

000058fc <SoftwareProtection>:
DATE			: 2016/06/24
*****************************************************************************/
void SoftwareProtection(void)
{
	//CHG PROTECT
	if(sys_states.val.soft_chg_protect ==0)
    58fc:	4b78      	ldr	r3, [pc, #480]	; (5ae0 <SoftwareProtection+0x1e4>)
    58fe:	785b      	ldrb	r3, [r3, #1]
    5900:	07db      	lsls	r3, r3, #31
    5902:	d45a      	bmi.n	59ba <SoftwareProtection+0xbe>
	{
		if(sys_states.val.sys_chg_on == 1)
    5904:	4b76      	ldr	r3, [pc, #472]	; (5ae0 <SoftwareProtection+0x1e4>)
    5906:	781b      	ldrb	r3, [r3, #0]
    5908:	079b      	lsls	r3, r3, #30
    590a:	d57a      	bpl.n	5a02 <SoftwareProtection+0x106>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
    590c:	4b75      	ldr	r3, [pc, #468]	; (5ae4 <SoftwareProtection+0x1e8>)
    590e:	881b      	ldrh	r3, [r3, #0]
    5910:	2b32      	cmp	r3, #50	; 0x32
    5912:	d913      	bls.n	593c <SoftwareProtection+0x40>
			{
				soft_cp_cnt++;
    5914:	4b74      	ldr	r3, [pc, #464]	; (5ae8 <SoftwareProtection+0x1ec>)
    5916:	781b      	ldrb	r3, [r3, #0]
    5918:	3301      	adds	r3, #1
    591a:	b2db      	uxtb	r3, r3
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
    591c:	2b08      	cmp	r3, #8
    591e:	d802      	bhi.n	5926 <SoftwareProtection+0x2a>
	{
		if(sys_states.val.sys_chg_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
			{
				soft_cp_cnt++;
    5920:	4a71      	ldr	r2, [pc, #452]	; (5ae8 <SoftwareProtection+0x1ec>)
    5922:	7013      	strb	r3, [r2, #0]
    5924:	e06d      	b.n	5a02 <SoftwareProtection+0x106>
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
				{
					soft_cp_cnt =0;
    5926:	2200      	movs	r2, #0
    5928:	4b6f      	ldr	r3, [pc, #444]	; (5ae8 <SoftwareProtection+0x1ec>)
    592a:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_chg_protect =1;
    592c:	496c      	ldr	r1, [pc, #432]	; (5ae0 <SoftwareProtection+0x1e4>)
    592e:	784a      	ldrb	r2, [r1, #1]
    5930:	2301      	movs	r3, #1
    5932:	4313      	orrs	r3, r2
					sys_states.val.chg_temp_protect = 1;
    5934:	2204      	movs	r2, #4
    5936:	4313      	orrs	r3, r2
    5938:	704b      	strb	r3, [r1, #1]
    593a:	e062      	b.n	5a02 <SoftwareProtection+0x106>
				}
			}
			else
			{
				soft_cp_cnt =0;
    593c:	2200      	movs	r2, #0
    593e:	4b6a      	ldr	r3, [pc, #424]	; (5ae8 <SoftwareProtection+0x1ec>)
    5940:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT >0) //充电
    5942:	4b6a      	ldr	r3, [pc, #424]	; (5aec <SoftwareProtection+0x1f0>)
    5944:	2200      	movs	r2, #0
    5946:	5e9b      	ldrsh	r3, [r3, r2]
    5948:	2b00      	cmp	r3, #0
    594a:	dd30      	ble.n	59ae <SoftwareProtection+0xb2>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
    594c:	2b14      	cmp	r3, #20
    594e:	dd25      	ble.n	599c <SoftwareProtection+0xa0>
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
    5950:	4a67      	ldr	r2, [pc, #412]	; (5af0 <SoftwareProtection+0x1f4>)
    5952:	4293      	cmp	r3, r2
    5954:	dd17      	ble.n	5986 <SoftwareProtection+0x8a>
						{
							soft_occ_cnt++;
    5956:	4b67      	ldr	r3, [pc, #412]	; (5af4 <SoftwareProtection+0x1f8>)
    5958:	781b      	ldrb	r3, [r3, #0]
    595a:	3301      	adds	r3, #1
    595c:	b2db      	uxtb	r3, r3
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
    595e:	2b04      	cmp	r3, #4
    5960:	d802      	bhi.n	5968 <SoftwareProtection+0x6c>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
						{
							soft_occ_cnt++;
    5962:	4a64      	ldr	r2, [pc, #400]	; (5af4 <SoftwareProtection+0x1f8>)
    5964:	7013      	strb	r3, [r2, #0]
    5966:	e011      	b.n	598c <SoftwareProtection+0x90>
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
							{
								soft_occ_cnt =0;
    5968:	2300      	movs	r3, #0
    596a:	4a62      	ldr	r2, [pc, #392]	; (5af4 <SoftwareProtection+0x1f8>)
    596c:	7013      	strb	r3, [r2, #0]
								OCC_TIMEOUT =0;
    596e:	4a62      	ldr	r2, [pc, #392]	; (5af8 <SoftwareProtection+0x1fc>)
    5970:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_occ = 1;
    5972:	4b5b      	ldr	r3, [pc, #364]	; (5ae0 <SoftwareProtection+0x1e4>)
    5974:	7819      	ldrb	r1, [r3, #0]
    5976:	2210      	movs	r2, #16
    5978:	430a      	orrs	r2, r1
    597a:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_chg_protect =1;
    597c:	7859      	ldrb	r1, [r3, #1]
    597e:	2201      	movs	r2, #1
    5980:	430a      	orrs	r2, r1
    5982:	705a      	strb	r2, [r3, #1]
    5984:	e002      	b.n	598c <SoftwareProtection+0x90>
							}
						}
						else
						{
							soft_occ_cnt =0;
    5986:	2200      	movs	r2, #0
    5988:	4b5a      	ldr	r3, [pc, #360]	; (5af4 <SoftwareProtection+0x1f8>)
    598a:	701a      	strb	r2, [r3, #0]
						}
						sys_states.val.sys_chg_state =1;
    598c:	4954      	ldr	r1, [pc, #336]	; (5ae0 <SoftwareProtection+0x1e4>)
    598e:	780a      	ldrb	r2, [r1, #0]
    5990:	2304      	movs	r3, #4
    5992:	4313      	orrs	r3, r2
						sys_states.val.sys_dch_state =0;
    5994:	22f7      	movs	r2, #247	; 0xf7
    5996:	4013      	ands	r3, r2
    5998:	700b      	strb	r3, [r1, #0]
    599a:	e032      	b.n	5a02 <SoftwareProtection+0x106>
					}
					else
					{
						soft_occ_cnt =0;
    599c:	2200      	movs	r2, #0
    599e:	4b55      	ldr	r3, [pc, #340]	; (5af4 <SoftwareProtection+0x1f8>)
    59a0:	701a      	strb	r2, [r3, #0]
						sys_states.val.sys_chg_state =0;
    59a2:	4a4f      	ldr	r2, [pc, #316]	; (5ae0 <SoftwareProtection+0x1e4>)
    59a4:	7813      	ldrb	r3, [r2, #0]
    59a6:	2104      	movs	r1, #4
    59a8:	438b      	bics	r3, r1
    59aa:	7013      	strb	r3, [r2, #0]
    59ac:	e029      	b.n	5a02 <SoftwareProtection+0x106>
					}
				}
				else
				{
					sys_states.val.sys_chg_state =0;
    59ae:	4a4c      	ldr	r2, [pc, #304]	; (5ae0 <SoftwareProtection+0x1e4>)
    59b0:	7813      	ldrb	r3, [r2, #0]
    59b2:	2104      	movs	r1, #4
    59b4:	438b      	bics	r3, r1
    59b6:	7013      	strb	r3, [r2, #0]
    59b8:	e023      	b.n	5a02 <SoftwareProtection+0x106>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_occ == 1)
    59ba:	4b49      	ldr	r3, [pc, #292]	; (5ae0 <SoftwareProtection+0x1e4>)
    59bc:	781b      	ldrb	r3, [r3, #0]
    59be:	06db      	lsls	r3, r3, #27
    59c0:	d510      	bpl.n	59e4 <SoftwareProtection+0xe8>
		{
			if(OCC_TIMEOUT >PROTECT_DELAY_5S) // 250ms * 4 = 1S 5S = 20
    59c2:	4b4d      	ldr	r3, [pc, #308]	; (5af8 <SoftwareProtection+0x1fc>)
    59c4:	881b      	ldrh	r3, [r3, #0]
    59c6:	2b14      	cmp	r3, #20
    59c8:	d91b      	bls.n	5a02 <SoftwareProtection+0x106>
			{
				OCC_TIMEOUT =0;
    59ca:	2200      	movs	r2, #0
    59cc:	4b4a      	ldr	r3, [pc, #296]	; (5af8 <SoftwareProtection+0x1fc>)
    59ce:	801a      	strh	r2, [r3, #0]
				sys_states.val.sys_software_occ =0;
    59d0:	4b43      	ldr	r3, [pc, #268]	; (5ae0 <SoftwareProtection+0x1e4>)
    59d2:	781a      	ldrb	r2, [r3, #0]
    59d4:	2110      	movs	r1, #16
    59d6:	438a      	bics	r2, r1
    59d8:	701a      	strb	r2, [r3, #0]
				sys_states.val.soft_chg_protect =0;
    59da:	785a      	ldrb	r2, [r3, #1]
    59dc:	390f      	subs	r1, #15
    59de:	438a      	bics	r2, r1
    59e0:	705a      	strb	r2, [r3, #1]
    59e2:	e00e      	b.n	5a02 <SoftwareProtection+0x106>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_CHG_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_CHG_LOW_ALARM))
    59e4:	4b3f      	ldr	r3, [pc, #252]	; (5ae4 <SoftwareProtection+0x1e8>)
    59e6:	881b      	ldrh	r3, [r3, #0]
    59e8:	2b27      	cmp	r3, #39	; 0x27
    59ea:	d80a      	bhi.n	5a02 <SoftwareProtection+0x106>
    59ec:	4b43      	ldr	r3, [pc, #268]	; (5afc <SoftwareProtection+0x200>)
    59ee:	881b      	ldrh	r3, [r3, #0]
    59f0:	2b05      	cmp	r3, #5
    59f2:	d906      	bls.n	5a02 <SoftwareProtection+0x106>
			{
				sys_states.val.soft_chg_protect =0;
    59f4:	4a3a      	ldr	r2, [pc, #232]	; (5ae0 <SoftwareProtection+0x1e4>)
    59f6:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.chg_temp_protect = 0;
    59f8:	2101      	movs	r1, #1
    59fa:	438b      	bics	r3, r1
    59fc:	3103      	adds	r1, #3
    59fe:	438b      	bics	r3, r1
    5a00:	7053      	strb	r3, [r2, #1]
			}
		}
	}
	
	//DCH PROTECT
	if(sys_states.val.soft_dch_protect == 0)
    5a02:	4b37      	ldr	r3, [pc, #220]	; (5ae0 <SoftwareProtection+0x1e4>)
    5a04:	785b      	ldrb	r3, [r3, #1]
    5a06:	079b      	lsls	r3, r3, #30
    5a08:	d448      	bmi.n	5a9c <SoftwareProtection+0x1a0>
	{
		if(sys_states.val.sys_dch_on == 1)
    5a0a:	4b35      	ldr	r3, [pc, #212]	; (5ae0 <SoftwareProtection+0x1e4>)
    5a0c:	781b      	ldrb	r3, [r3, #0]
    5a0e:	07db      	lsls	r3, r3, #31
    5a10:	d564      	bpl.n	5adc <SoftwareProtection+0x1e0>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
    5a12:	4b34      	ldr	r3, [pc, #208]	; (5ae4 <SoftwareProtection+0x1e8>)
    5a14:	881b      	ldrh	r3, [r3, #0]
    5a16:	2b41      	cmp	r3, #65	; 0x41
    5a18:	d913      	bls.n	5a42 <SoftwareProtection+0x146>
			{
				soft_dp_cnt++;
    5a1a:	4b39      	ldr	r3, [pc, #228]	; (5b00 <SoftwareProtection+0x204>)
    5a1c:	781b      	ldrb	r3, [r3, #0]
    5a1e:	3301      	adds	r3, #1
    5a20:	b2db      	uxtb	r3, r3
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    5a22:	2b08      	cmp	r3, #8
    5a24:	d802      	bhi.n	5a2c <SoftwareProtection+0x130>
	{
		if(sys_states.val.sys_dch_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
			{
				soft_dp_cnt++;
    5a26:	4a36      	ldr	r2, [pc, #216]	; (5b00 <SoftwareProtection+0x204>)
    5a28:	7013      	strb	r3, [r2, #0]
    5a2a:	e057      	b.n	5adc <SoftwareProtection+0x1e0>
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
				{
					soft_dp_cnt =0;
    5a2c:	2200      	movs	r2, #0
    5a2e:	4b34      	ldr	r3, [pc, #208]	; (5b00 <SoftwareProtection+0x204>)
    5a30:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_dch_protect =1;
    5a32:	492b      	ldr	r1, [pc, #172]	; (5ae0 <SoftwareProtection+0x1e4>)
    5a34:	784a      	ldrb	r2, [r1, #1]
    5a36:	2302      	movs	r3, #2
    5a38:	4313      	orrs	r3, r2
					sys_states.val.dch_temp_protect = 1;
    5a3a:	2208      	movs	r2, #8
    5a3c:	4313      	orrs	r3, r2
    5a3e:	704b      	strb	r3, [r1, #1]
    5a40:	e04c      	b.n	5adc <SoftwareProtection+0x1e0>
				}
			}
			else
			{
				soft_dp_cnt =0;
    5a42:	2200      	movs	r2, #0
    5a44:	4b2e      	ldr	r3, [pc, #184]	; (5b00 <SoftwareProtection+0x204>)
    5a46:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT <0)
    5a48:	4b28      	ldr	r3, [pc, #160]	; (5aec <SoftwareProtection+0x1f0>)
    5a4a:	2200      	movs	r2, #0
    5a4c:	5e9b      	ldrsh	r3, [r3, r2]
    5a4e:	2b00      	cmp	r3, #0
    5a50:	da1e      	bge.n	5a90 <SoftwareProtection+0x194>
				{
					if(nADC_CURRENT <CURRENT_DCH_STATE)
					{
						sys_states.val.sys_dch_state =1;
    5a52:	4923      	ldr	r1, [pc, #140]	; (5ae0 <SoftwareProtection+0x1e4>)
    5a54:	780a      	ldrb	r2, [r1, #0]
    5a56:	2308      	movs	r3, #8
    5a58:	4313      	orrs	r3, r2
						sys_states.val.sys_chg_state =0;
    5a5a:	22fb      	movs	r2, #251	; 0xfb
    5a5c:	4013      	ands	r3, r2
    5a5e:	700b      	strb	r3, [r1, #0]
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    5a60:	4b28      	ldr	r3, [pc, #160]	; (5b04 <SoftwareProtection+0x208>)
    5a62:	781b      	ldrb	r3, [r3, #0]
    5a64:	3301      	adds	r3, #1
    5a66:	b2db      	uxtb	r3, r3
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
    5a68:	2b04      	cmp	r3, #4
    5a6a:	d802      	bhi.n	5a72 <SoftwareProtection+0x176>
					{
						sys_states.val.sys_dch_state =1;
						sys_states.val.sys_chg_state =0;
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    5a6c:	4a25      	ldr	r2, [pc, #148]	; (5b04 <SoftwareProtection+0x208>)
    5a6e:	7013      	strb	r3, [r2, #0]
    5a70:	e034      	b.n	5adc <SoftwareProtection+0x1e0>
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
							{
								soft_ocd_cnt =0;
    5a72:	2300      	movs	r3, #0
    5a74:	4a23      	ldr	r2, [pc, #140]	; (5b04 <SoftwareProtection+0x208>)
    5a76:	7013      	strb	r3, [r2, #0]
								OCD_TIMEOUT =0;
    5a78:	4a23      	ldr	r2, [pc, #140]	; (5b08 <SoftwareProtection+0x20c>)
    5a7a:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_odc = 1;
    5a7c:	4b18      	ldr	r3, [pc, #96]	; (5ae0 <SoftwareProtection+0x1e4>)
    5a7e:	7819      	ldrb	r1, [r3, #0]
    5a80:	2220      	movs	r2, #32
    5a82:	430a      	orrs	r2, r1
    5a84:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_dch_protect =1;
    5a86:	7859      	ldrb	r1, [r3, #1]
    5a88:	2202      	movs	r2, #2
    5a8a:	430a      	orrs	r2, r1
    5a8c:	705a      	strb	r2, [r3, #1]
    5a8e:	e025      	b.n	5adc <SoftwareProtection+0x1e0>
						sys_states.val.sys_dch_state =0;
					}
				}
				else
				{
					sys_states.val.sys_dch_state =0;
    5a90:	4a13      	ldr	r2, [pc, #76]	; (5ae0 <SoftwareProtection+0x1e4>)
    5a92:	7813      	ldrb	r3, [r2, #0]
    5a94:	2108      	movs	r1, #8
    5a96:	438b      	bics	r3, r1
    5a98:	7013      	strb	r3, [r2, #0]
    5a9a:	e01f      	b.n	5adc <SoftwareProtection+0x1e0>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_odc == 1)
    5a9c:	4b10      	ldr	r3, [pc, #64]	; (5ae0 <SoftwareProtection+0x1e4>)
    5a9e:	781b      	ldrb	r3, [r3, #0]
    5aa0:	069b      	lsls	r3, r3, #26
    5aa2:	d510      	bpl.n	5ac6 <SoftwareProtection+0x1ca>
		{
			if(OCD_TIMEOUT >PROTECT_DELAY_5S)// 250ms * 4 = 1S 5S = 20
    5aa4:	4b18      	ldr	r3, [pc, #96]	; (5b08 <SoftwareProtection+0x20c>)
    5aa6:	881b      	ldrh	r3, [r3, #0]
    5aa8:	2b14      	cmp	r3, #20
    5aaa:	d917      	bls.n	5adc <SoftwareProtection+0x1e0>
			{
				OCD_TIMEOUT =0;
    5aac:	2200      	movs	r2, #0
    5aae:	4b16      	ldr	r3, [pc, #88]	; (5b08 <SoftwareProtection+0x20c>)
    5ab0:	801a      	strh	r2, [r3, #0]
				sys_states.val.soft_dch_protect =0;
    5ab2:	4b0b      	ldr	r3, [pc, #44]	; (5ae0 <SoftwareProtection+0x1e4>)
    5ab4:	785a      	ldrb	r2, [r3, #1]
    5ab6:	2102      	movs	r1, #2
    5ab8:	438a      	bics	r2, r1
    5aba:	705a      	strb	r2, [r3, #1]
				sys_states.val.sys_software_odc = 0;
    5abc:	781a      	ldrb	r2, [r3, #0]
    5abe:	311e      	adds	r1, #30
    5ac0:	438a      	bics	r2, r1
    5ac2:	701a      	strb	r2, [r3, #0]
    5ac4:	e00a      	b.n	5adc <SoftwareProtection+0x1e0>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_DCH_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_DCH_LOW_ALARM))
    5ac6:	4b07      	ldr	r3, [pc, #28]	; (5ae4 <SoftwareProtection+0x1e8>)
    5ac8:	881b      	ldrh	r3, [r3, #0]
    5aca:	2b36      	cmp	r3, #54	; 0x36
    5acc:	d806      	bhi.n	5adc <SoftwareProtection+0x1e0>
			{
				sys_states.val.soft_dch_protect =0;
    5ace:	4a04      	ldr	r2, [pc, #16]	; (5ae0 <SoftwareProtection+0x1e4>)
    5ad0:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.dch_temp_protect = 0;
    5ad2:	2102      	movs	r1, #2
    5ad4:	438b      	bics	r3, r1
    5ad6:	3106      	adds	r1, #6
    5ad8:	438b      	bics	r3, r1
    5ada:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    5adc:	4770      	bx	lr
    5ade:	46c0      	nop			; (mov r8, r8)
    5ae0:	20000f9c 	.word	0x20000f9c
    5ae4:	20000f70 	.word	0x20000f70
    5ae8:	200001da 	.word	0x200001da
    5aec:	20000f0a 	.word	0x20000f0a
    5af0:	000013e9 	.word	0x000013e9
    5af4:	200001cc 	.word	0x200001cc
    5af8:	200001d0 	.word	0x200001d0
    5afc:	20000e14 	.word	0x20000e14
    5b00:	200001ce 	.word	0x200001ce
    5b04:	200001cf 	.word	0x200001cf
    5b08:	200001de 	.word	0x200001de

00005b0c <SoftMeansureControl>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SoftMeansureControl(void)
{
    5b0c:	b510      	push	{r4, lr}
	uint16_t cell_alarm_on_cnt;
	uint16_t cell_err_on_cnt;
	uint16_t cell_err2_on_cnt;
	uint16_t cell_err3_on_cnt;
	// 压差超过500mV提示电芯故障
	if((nADC_CELL_MAX - nADC_CELL_MIN)>VCELL_SUB_0V5)
    5b0e:	4b3c      	ldr	r3, [pc, #240]	; (5c00 <SoftMeansureControl+0xf4>)
    5b10:	881a      	ldrh	r2, [r3, #0]
    5b12:	4b3c      	ldr	r3, [pc, #240]	; (5c04 <SoftMeansureControl+0xf8>)
    5b14:	881b      	ldrh	r3, [r3, #0]
    5b16:	1ad0      	subs	r0, r2, r3
    5b18:	493b      	ldr	r1, [pc, #236]	; (5c08 <SoftMeansureControl+0xfc>)
    5b1a:	4288      	cmp	r0, r1
    5b1c:	dd02      	ble.n	5b24 <SoftMeansureControl+0x18>
	{
		cell_err_on_cnt = sys_250ms_cnt - cell_err_cnt;
    5b1e:	493b      	ldr	r1, [pc, #236]	; (5c0c <SoftMeansureControl+0x100>)
    5b20:	8809      	ldrh	r1, [r1, #0]
    5b22:	e003      	b.n	5b2c <SoftMeansureControl+0x20>
			//            sys_err_flags.val.cell_err_flag = 1; //XXY
		}
	}
	else
	{
		cell_err_cnt =sys_250ms_cnt;
    5b24:	4939      	ldr	r1, [pc, #228]	; (5c0c <SoftMeansureControl+0x100>)
    5b26:	8808      	ldrh	r0, [r1, #0]
    5b28:	4939      	ldr	r1, [pc, #228]	; (5c10 <SoftMeansureControl+0x104>)
    5b2a:	8008      	strh	r0, [r1, #0]
	}
	// 最低电压低于1.5V提示电芯故障
	if(nADC_CELL_MIN<VCELL_ERR)
    5b2c:	4939      	ldr	r1, [pc, #228]	; (5c14 <SoftMeansureControl+0x108>)
    5b2e:	428b      	cmp	r3, r1
    5b30:	d80d      	bhi.n	5b4e <SoftMeansureControl+0x42>
	{
		cell_err2_on_cnt =sys_250ms_cnt - cell_err2_cnt;
    5b32:	4936      	ldr	r1, [pc, #216]	; (5c0c <SoftMeansureControl+0x100>)
    5b34:	8809      	ldrh	r1, [r1, #0]
    5b36:	4838      	ldr	r0, [pc, #224]	; (5c18 <SoftMeansureControl+0x10c>)
		if(cell_err2_on_cnt >PROTECT_DELAY_30S)
    5b38:	8800      	ldrh	r0, [r0, #0]
    5b3a:	1a09      	subs	r1, r1, r0
    5b3c:	b289      	uxth	r1, r1
    5b3e:	2978      	cmp	r1, #120	; 0x78
    5b40:	d909      	bls.n	5b56 <SoftMeansureControl+0x4a>
		{
			sys_err_flags.val.cell_err_flag = 1;
    5b42:	4836      	ldr	r0, [pc, #216]	; (5c1c <SoftMeansureControl+0x110>)
    5b44:	7804      	ldrb	r4, [r0, #0]
    5b46:	2102      	movs	r1, #2
    5b48:	4321      	orrs	r1, r4
    5b4a:	7001      	strb	r1, [r0, #0]
    5b4c:	e003      	b.n	5b56 <SoftMeansureControl+0x4a>
		}
	}
	else
	{
		cell_err2_cnt =sys_250ms_cnt;
    5b4e:	492f      	ldr	r1, [pc, #188]	; (5c0c <SoftMeansureControl+0x100>)
    5b50:	8808      	ldrh	r0, [r1, #0]
    5b52:	4931      	ldr	r1, [pc, #196]	; (5c18 <SoftMeansureControl+0x10c>)
    5b54:	8008      	strh	r0, [r1, #0]
	}
	// 最高电压高于4.3V提示电芯故障改为
	if(nADC_CELL_MAX>VCELL_HIGH_ERR)    //zzy if(nADC_CELL_MIN>VCELL_HIGH_ERR)
    5b56:	4932      	ldr	r1, [pc, #200]	; (5c20 <SoftMeansureControl+0x114>)
    5b58:	428a      	cmp	r2, r1
    5b5a:	d90d      	bls.n	5b78 <SoftMeansureControl+0x6c>
	{
		cell_err3_on_cnt =sys_250ms_cnt - cell_err3_cnt;
    5b5c:	492b      	ldr	r1, [pc, #172]	; (5c0c <SoftMeansureControl+0x100>)
    5b5e:	8809      	ldrh	r1, [r1, #0]
    5b60:	4830      	ldr	r0, [pc, #192]	; (5c24 <SoftMeansureControl+0x118>)
		if(cell_err3_on_cnt >PROTECT_DELAY_30S)
    5b62:	8800      	ldrh	r0, [r0, #0]
    5b64:	1a09      	subs	r1, r1, r0
    5b66:	b289      	uxth	r1, r1
    5b68:	2978      	cmp	r1, #120	; 0x78
    5b6a:	d909      	bls.n	5b80 <SoftMeansureControl+0x74>
		{
			sys_err_flags.val.cell_err_flag = 1;  //XXY zzy
    5b6c:	482b      	ldr	r0, [pc, #172]	; (5c1c <SoftMeansureControl+0x110>)
    5b6e:	7804      	ldrb	r4, [r0, #0]
    5b70:	2102      	movs	r1, #2
    5b72:	4321      	orrs	r1, r4
    5b74:	7001      	strb	r1, [r0, #0]
    5b76:	e003      	b.n	5b80 <SoftMeansureControl+0x74>
		}
	}
	else
	{
		cell_err3_cnt =sys_250ms_cnt;
    5b78:	4924      	ldr	r1, [pc, #144]	; (5c0c <SoftMeansureControl+0x100>)
    5b7a:	8808      	ldrh	r0, [r1, #0]
    5b7c:	4929      	ldr	r1, [pc, #164]	; (5c24 <SoftMeansureControl+0x118>)
    5b7e:	8008      	strh	r0, [r1, #0]
	}
	// 低于2.5V进入SHDN
	if(nADC_CELL_MIN < VCELL_SHDN)
    5b80:	4929      	ldr	r1, [pc, #164]	; (5c28 <SoftMeansureControl+0x11c>)
    5b82:	428b      	cmp	r3, r1
    5b84:	d802      	bhi.n	5b8c <SoftMeansureControl+0x80>
	{
		shdn_on_cnt = sys_250ms_cnt - cell_shdn_cnt;  // 250ms
    5b86:	4921      	ldr	r1, [pc, #132]	; (5c0c <SoftMeansureControl+0x100>)
    5b88:	8809      	ldrh	r1, [r1, #0]
    5b8a:	e003      	b.n	5b94 <SoftMeansureControl+0x88>
			//            SHDN_SetHigh();
		}
	}
	else
	{
		cell_shdn_cnt = sys_250ms_cnt;
    5b8c:	491f      	ldr	r1, [pc, #124]	; (5c0c <SoftMeansureControl+0x100>)
    5b8e:	8808      	ldrh	r0, [r1, #0]
    5b90:	4926      	ldr	r1, [pc, #152]	; (5c2c <SoftMeansureControl+0x120>)
    5b92:	8008      	strh	r0, [r1, #0]
	}
	
	if(nADC_CELL_MIN < VCELL_LOW_ALARM)
    5b94:	4926      	ldr	r1, [pc, #152]	; (5c30 <SoftMeansureControl+0x124>)
    5b96:	428b      	cmp	r3, r1
    5b98:	d80d      	bhi.n	5bb6 <SoftMeansureControl+0xaa>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    5b9a:	4b1c      	ldr	r3, [pc, #112]	; (5c0c <SoftMeansureControl+0x100>)
    5b9c:	881b      	ldrh	r3, [r3, #0]
    5b9e:	4925      	ldr	r1, [pc, #148]	; (5c34 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    5ba0:	8809      	ldrh	r1, [r1, #0]
    5ba2:	1a5b      	subs	r3, r3, r1
    5ba4:	b29b      	uxth	r3, r3
    5ba6:	2b08      	cmp	r3, #8
    5ba8:	d90e      	bls.n	5bc8 <SoftMeansureControl+0xbc>
		{
			sys_flags.val.cell_low_alarm_flag = 1;
    5baa:	4923      	ldr	r1, [pc, #140]	; (5c38 <SoftMeansureControl+0x12c>)
    5bac:	7808      	ldrb	r0, [r1, #0]
    5bae:	2340      	movs	r3, #64	; 0x40
    5bb0:	4303      	orrs	r3, r0
    5bb2:	700b      	strb	r3, [r1, #0]
    5bb4:	e008      	b.n	5bc8 <SoftMeansureControl+0xbc>
		}
	}
	else
	{
		cell_alarm_cnt = sys_250ms_cnt;
    5bb6:	4b15      	ldr	r3, [pc, #84]	; (5c0c <SoftMeansureControl+0x100>)
    5bb8:	8819      	ldrh	r1, [r3, #0]
    5bba:	4b1e      	ldr	r3, [pc, #120]	; (5c34 <SoftMeansureControl+0x128>)
    5bbc:	8019      	strh	r1, [r3, #0]
		sys_flags.val.cell_low_alarm_flag = 0;
    5bbe:	491e      	ldr	r1, [pc, #120]	; (5c38 <SoftMeansureControl+0x12c>)
    5bc0:	780b      	ldrb	r3, [r1, #0]
    5bc2:	2040      	movs	r0, #64	; 0x40
    5bc4:	4383      	bics	r3, r0
    5bc6:	700b      	strb	r3, [r1, #0]
	}
	if(nADC_CELL_MAX > VCELL_HIGH_ALARM)
    5bc8:	4b1c      	ldr	r3, [pc, #112]	; (5c3c <SoftMeansureControl+0x130>)
    5bca:	429a      	cmp	r2, r3
    5bcc:	d90e      	bls.n	5bec <SoftMeansureControl+0xe0>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    5bce:	4b0f      	ldr	r3, [pc, #60]	; (5c0c <SoftMeansureControl+0x100>)
    5bd0:	881b      	ldrh	r3, [r3, #0]
    5bd2:	4a18      	ldr	r2, [pc, #96]	; (5c34 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    5bd4:	8812      	ldrh	r2, [r2, #0]
    5bd6:	1a9b      	subs	r3, r3, r2
    5bd8:	b29b      	uxth	r3, r3
    5bda:	2b08      	cmp	r3, #8
    5bdc:	d90f      	bls.n	5bfe <SoftMeansureControl+0xf2>
		{
			sys_flags.val.cell_high_alarm_flag = 1;//原本写错了吧zzy sys_flags.val.cell_low_alarm_flag = 1;
    5bde:	4a16      	ldr	r2, [pc, #88]	; (5c38 <SoftMeansureControl+0x12c>)
    5be0:	7813      	ldrb	r3, [r2, #0]
    5be2:	2180      	movs	r1, #128	; 0x80
    5be4:	4249      	negs	r1, r1
    5be6:	430b      	orrs	r3, r1
    5be8:	7013      	strb	r3, [r2, #0]
    5bea:	e008      	b.n	5bfe <SoftMeansureControl+0xf2>
		}
	}
	else
	{
		sys_flags.val.cell_high_alarm_flag = 0;
    5bec:	4a12      	ldr	r2, [pc, #72]	; (5c38 <SoftMeansureControl+0x12c>)
    5bee:	7813      	ldrb	r3, [r2, #0]
    5bf0:	217f      	movs	r1, #127	; 0x7f
    5bf2:	400b      	ands	r3, r1
    5bf4:	7013      	strb	r3, [r2, #0]
		cell_alarm_cnt = sys_250ms_cnt;
    5bf6:	4b05      	ldr	r3, [pc, #20]	; (5c0c <SoftMeansureControl+0x100>)
    5bf8:	881a      	ldrh	r2, [r3, #0]
    5bfa:	4b0e      	ldr	r3, [pc, #56]	; (5c34 <SoftMeansureControl+0x128>)
    5bfc:	801a      	strh	r2, [r3, #0]
	}

}
    5bfe:	bd10      	pop	{r4, pc}
    5c00:	20000ef8 	.word	0x20000ef8
    5c04:	20000eca 	.word	0x20000eca
    5c08:	00000666 	.word	0x00000666
    5c0c:	200001ca 	.word	0x200001ca
    5c10:	200001d2 	.word	0x200001d2
    5c14:	00001332 	.word	0x00001332
    5c18:	200001dc 	.word	0x200001dc
    5c1c:	20000f6c 	.word	0x20000f6c
    5c20:	0000370a 	.word	0x0000370a
    5c24:	200001c8 	.word	0x200001c8
    5c28:	00001d6f 	.word	0x00001d6f
    5c2c:	200001d8 	.word	0x200001d8
    5c30:	00002665 	.word	0x00002665
    5c34:	200001d6 	.word	0x200001d6
    5c38:	20000f0c 	.word	0x20000f0c
    5c3c:	00003624 	.word	0x00003624

00005c40 <Cell_Balance>:
 * 
 * 
DATE			: 2016/06/24
*****************************************************************************/
void Cell_Balance(void)
{
    5c40:	b510      	push	{r4, lr}
    if((nADC_CELL_MAX > VCELL_BALANCE_Open) && (nADC_CELL_MAX-nADC_CELL_MIN > VCELL_BALANCE_START))
    5c42:	4b30      	ldr	r3, [pc, #192]	; (5d04 <Cell_Balance+0xc4>)
    5c44:	881b      	ldrh	r3, [r3, #0]
    5c46:	4a30      	ldr	r2, [pc, #192]	; (5d08 <Cell_Balance+0xc8>)
    5c48:	4293      	cmp	r3, r2
    5c4a:	d909      	bls.n	5c60 <Cell_Balance+0x20>
    5c4c:	4a2f      	ldr	r2, [pc, #188]	; (5d0c <Cell_Balance+0xcc>)
    5c4e:	8812      	ldrh	r2, [r2, #0]
    5c50:	1a9a      	subs	r2, r3, r2
    5c52:	2aa4      	cmp	r2, #164	; 0xa4
    5c54:	dd04      	ble.n	5c60 <Cell_Balance+0x20>
    {
        afe_flags.val.afe_CellBalance = 1;  //开启均衡标志
    5c56:	492e      	ldr	r1, [pc, #184]	; (5d10 <Cell_Balance+0xd0>)
    5c58:	7848      	ldrb	r0, [r1, #1]
    5c5a:	2240      	movs	r2, #64	; 0x40
    5c5c:	4302      	orrs	r2, r0
    5c5e:	704a      	strb	r2, [r1, #1]
    }
    //关闭均衡状态：最高电压小于关闭电压4.0V、压差小于结束压差、处于放电状态
    if((nADC_CELL_MAX < VCELL_BALANCE_Close) 
    5c60:	4a2c      	ldr	r2, [pc, #176]	; (5d14 <Cell_Balance+0xd4>)
    5c62:	4293      	cmp	r3, r2
    5c64:	d908      	bls.n	5c78 <Cell_Balance+0x38>
        || ((nADC_CELL_MAX-nADC_CELL_MIN) < VCELL_BALANCE_END)
    5c66:	4a29      	ldr	r2, [pc, #164]	; (5d0c <Cell_Balance+0xcc>)
    5c68:	8812      	ldrh	r2, [r2, #0]
    5c6a:	1a9b      	subs	r3, r3, r2
    5c6c:	2b51      	cmp	r3, #81	; 0x51
    5c6e:	dd03      	ble.n	5c78 <Cell_Balance+0x38>
        ||(sys_states.val.sys_dch_state == 1) )
    5c70:	4b29      	ldr	r3, [pc, #164]	; (5d18 <Cell_Balance+0xd8>)
    5c72:	781b      	ldrb	r3, [r3, #0]
    5c74:	071b      	lsls	r3, r3, #28
    5c76:	d504      	bpl.n	5c82 <Cell_Balance+0x42>
    {
        afe_flags.val.afe_CellBalance = 0;  //关闭均衡标志
    5c78:	4a25      	ldr	r2, [pc, #148]	; (5d10 <Cell_Balance+0xd0>)
    5c7a:	7853      	ldrb	r3, [r2, #1]
    5c7c:	2140      	movs	r1, #64	; 0x40
    5c7e:	438b      	bics	r3, r1
    5c80:	7053      	strb	r3, [r2, #1]
    }
    if(afe_flags.val.afe_CellBalance == 1)
    5c82:	4b23      	ldr	r3, [pc, #140]	; (5d10 <Cell_Balance+0xd0>)
    5c84:	785b      	ldrb	r3, [r3, #1]
    5c86:	065b      	lsls	r3, r3, #25
    5c88:	d539      	bpl.n	5cfe <Cell_Balance+0xbe>
    {
        Balanc_index ++;
    5c8a:	4a24      	ldr	r2, [pc, #144]	; (5d1c <Cell_Balance+0xdc>)
    5c8c:	7813      	ldrb	r3, [r2, #0]
    5c8e:	3301      	adds	r3, #1
    5c90:	b2db      	uxtb	r3, r3
    5c92:	7013      	strb	r3, [r2, #0]
        if(Balanc_index < 25) //关均衡。判断电压
    5c94:	7813      	ldrb	r3, [r2, #0]
    5c96:	b2db      	uxtb	r3, r3
    5c98:	2b18      	cmp	r3, #24
    5c9a:	d809      	bhi.n	5cb0 <Cell_Balance+0x70>
        {
            Cells_Bal_Close();
    5c9c:	4b20      	ldr	r3, [pc, #128]	; (5d20 <Cell_Balance+0xe0>)
    5c9e:	4798      	blx	r3
            if(Balanc_index >20)
    5ca0:	4b1e      	ldr	r3, [pc, #120]	; (5d1c <Cell_Balance+0xdc>)
    5ca2:	781b      	ldrb	r3, [r3, #0]
    5ca4:	b2db      	uxtb	r3, r3
    5ca6:	2b14      	cmp	r3, #20
    5ca8:	d92b      	bls.n	5d02 <Cell_Balance+0xc2>
            {
                Cells_Bal_Judge();// CELL BALANCE
    5caa:	4b1e      	ldr	r3, [pc, #120]	; (5d24 <Cell_Balance+0xe4>)
    5cac:	4798      	blx	r3
    5cae:	e028      	b.n	5d02 <Cell_Balance+0xc2>
            }
        }                
        else if ((Balanc_index < 75) )
    5cb0:	4b1a      	ldr	r3, [pc, #104]	; (5d1c <Cell_Balance+0xdc>)
    5cb2:	781b      	ldrb	r3, [r3, #0]
    5cb4:	b2db      	uxtb	r3, r3
    5cb6:	2b4a      	cmp	r3, #74	; 0x4a
    5cb8:	d808      	bhi.n	5ccc <Cell_Balance+0x8c>
        {
            g_bal_state.VAL = g_bal_need.VAL & 0x5555; //关闭偶数位
    5cba:	4b1b      	ldr	r3, [pc, #108]	; (5d28 <Cell_Balance+0xe8>)
    5cbc:	881a      	ldrh	r2, [r3, #0]
    5cbe:	4b1b      	ldr	r3, [pc, #108]	; (5d2c <Cell_Balance+0xec>)
    5cc0:	4013      	ands	r3, r2
    5cc2:	4a1b      	ldr	r2, [pc, #108]	; (5d30 <Cell_Balance+0xf0>)
    5cc4:	8013      	strh	r3, [r2, #0]
            Cells_Bal_Open();
    5cc6:	4b1b      	ldr	r3, [pc, #108]	; (5d34 <Cell_Balance+0xf4>)
    5cc8:	4798      	blx	r3
    5cca:	e01a      	b.n	5d02 <Cell_Balance+0xc2>
        }
        else if(Balanc_index > 80)
    5ccc:	4b13      	ldr	r3, [pc, #76]	; (5d1c <Cell_Balance+0xdc>)
    5cce:	781b      	ldrb	r3, [r3, #0]
    5cd0:	b2db      	uxtb	r3, r3
    5cd2:	2b50      	cmp	r3, #80	; 0x50
    5cd4:	d910      	bls.n	5cf8 <Cell_Balance+0xb8>
        {
            g_bal_state.VAL = g_bal_need.VAL & 0xAAAA; //关闭奇数位
    5cd6:	4b14      	ldr	r3, [pc, #80]	; (5d28 <Cell_Balance+0xe8>)
    5cd8:	881a      	ldrh	r2, [r3, #0]
    5cda:	4b17      	ldr	r3, [pc, #92]	; (5d38 <Cell_Balance+0xf8>)
    5cdc:	4013      	ands	r3, r2
    5cde:	4a14      	ldr	r2, [pc, #80]	; (5d30 <Cell_Balance+0xf0>)
    5ce0:	8013      	strh	r3, [r2, #0]
            Cells_Bal_Open();
    5ce2:	4b14      	ldr	r3, [pc, #80]	; (5d34 <Cell_Balance+0xf4>)
    5ce4:	4798      	blx	r3
            if(Balanc_index >130)
    5ce6:	4b0d      	ldr	r3, [pc, #52]	; (5d1c <Cell_Balance+0xdc>)
    5ce8:	781b      	ldrb	r3, [r3, #0]
    5cea:	b2db      	uxtb	r3, r3
    5cec:	2b82      	cmp	r3, #130	; 0x82
    5cee:	d908      	bls.n	5d02 <Cell_Balance+0xc2>
            {
                Balanc_index = 0;
    5cf0:	2200      	movs	r2, #0
    5cf2:	4b0a      	ldr	r3, [pc, #40]	; (5d1c <Cell_Balance+0xdc>)
    5cf4:	701a      	strb	r2, [r3, #0]
    5cf6:	e004      	b.n	5d02 <Cell_Balance+0xc2>
            }
        }
        else
        {
            Cells_Bal_Close();
    5cf8:	4b09      	ldr	r3, [pc, #36]	; (5d20 <Cell_Balance+0xe0>)
    5cfa:	4798      	blx	r3
    5cfc:	e001      	b.n	5d02 <Cell_Balance+0xc2>
        }
                
    }
    else
    {
        Cells_Bal_Close();
    5cfe:	4b08      	ldr	r3, [pc, #32]	; (5d20 <Cell_Balance+0xe0>)
    5d00:	4798      	blx	r3
    }
}
    5d02:	bd10      	pop	{r4, pc}
    5d04:	20000ef8 	.word	0x20000ef8
    5d08:	000031eb 	.word	0x000031eb
    5d0c:	20000eca 	.word	0x20000eca
    5d10:	20000f78 	.word	0x20000f78
    5d14:	000030a2 	.word	0x000030a2
    5d18:	20000f9c 	.word	0x20000f9c
    5d1c:	200001cd 	.word	0x200001cd
    5d20:	0000481d 	.word	0x0000481d
    5d24:	00004d2d 	.word	0x00004d2d
    5d28:	20000f00 	.word	0x20000f00
    5d2c:	00005555 	.word	0x00005555
    5d30:	20000efc 	.word	0x20000efc
    5d34:	00004de1 	.word	0x00004de1
    5d38:	ffffaaaa 	.word	0xffffaaaa

00005d3c <PCB_Protect>:
NOTICE			: 独立的强制关闭类保护,只负责关闭,不负责打开,并置位相应保护标志位,这样不会容易逻辑混乱
DATE			: 2016/06/24
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
    5d3c:	4b12      	ldr	r3, [pc, #72]	; (5d88 <PCB_Protect+0x4c>)
    5d3e:	881b      	ldrh	r3, [r3, #0]
    5d40:	2b6e      	cmp	r3, #110	; 0x6e
    5d42:	d911      	bls.n	5d68 <PCB_Protect+0x2c>
	{
		soft_pcb_ot_cnt++;
    5d44:	4b11      	ldr	r3, [pc, #68]	; (5d8c <PCB_Protect+0x50>)
    5d46:	781b      	ldrb	r3, [r3, #0]
    5d48:	3301      	adds	r3, #1
    5d4a:	b2db      	uxtb	r3, r3
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    5d4c:	2b08      	cmp	r3, #8
    5d4e:	d802      	bhi.n	5d56 <PCB_Protect+0x1a>
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
	{
		soft_pcb_ot_cnt++;
    5d50:	4a0e      	ldr	r2, [pc, #56]	; (5d8c <PCB_Protect+0x50>)
    5d52:	7013      	strb	r3, [r2, #0]
    5d54:	e017      	b.n	5d86 <PCB_Protect+0x4a>
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
		{
			soft_pcb_ot_cnt =9; //保持2S位置,这样2S的--会刚好解除
    5d56:	2209      	movs	r2, #9
    5d58:	4b0c      	ldr	r3, [pc, #48]	; (5d8c <PCB_Protect+0x50>)
    5d5a:	701a      	strb	r2, [r3, #0]
			sys_states.val.sys_pcb_ot_flag =1;
    5d5c:	4a0c      	ldr	r2, [pc, #48]	; (5d90 <PCB_Protect+0x54>)
    5d5e:	7851      	ldrb	r1, [r2, #1]
    5d60:	2320      	movs	r3, #32
    5d62:	430b      	orrs	r3, r1
    5d64:	7053      	strb	r3, [r2, #1]
    5d66:	e00e      	b.n	5d86 <PCB_Protect+0x4a>
		}
	}
	else
	{
		if(nADC_TMONI_PCB_MAX <TEMP_PCB_PROTECT_CLEAR)
    5d68:	2b54      	cmp	r3, #84	; 0x54
    5d6a:	d80c      	bhi.n	5d86 <PCB_Protect+0x4a>
		{
			if(soft_pcb_ot_cnt >0)
    5d6c:	4b07      	ldr	r3, [pc, #28]	; (5d8c <PCB_Protect+0x50>)
    5d6e:	781b      	ldrb	r3, [r3, #0]
    5d70:	2b00      	cmp	r3, #0
    5d72:	d003      	beq.n	5d7c <PCB_Protect+0x40>
			{
				soft_pcb_ot_cnt--;
    5d74:	3b01      	subs	r3, #1
    5d76:	4a05      	ldr	r2, [pc, #20]	; (5d8c <PCB_Protect+0x50>)
    5d78:	7013      	strb	r3, [r2, #0]
    5d7a:	e004      	b.n	5d86 <PCB_Protect+0x4a>
			}
			else
			{
				sys_states.val.sys_pcb_ot_flag =0;
    5d7c:	4a04      	ldr	r2, [pc, #16]	; (5d90 <PCB_Protect+0x54>)
    5d7e:	7853      	ldrb	r3, [r2, #1]
    5d80:	2120      	movs	r1, #32
    5d82:	438b      	bics	r3, r1
    5d84:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    5d86:	4770      	bx	lr
    5d88:	20000f7c 	.word	0x20000f7c
    5d8c:	200001d5 	.word	0x200001d5
    5d90:	20000f9c 	.word	0x20000f9c

00005d94 <AFE_Control>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void AFE_Control(void)
{
    5d94:	b510      	push	{r4, lr}
	HardwareProtection();//硬件保护
    5d96:	4b05      	ldr	r3, [pc, #20]	; (5dac <AFE_Control+0x18>)
    5d98:	4798      	blx	r3
	SoftwareProtection();//软件保护
    5d9a:	4b05      	ldr	r3, [pc, #20]	; (5db0 <AFE_Control+0x1c>)
    5d9c:	4798      	blx	r3
	SoftMeansureControl(); //软件采集保护
    5d9e:	4b05      	ldr	r3, [pc, #20]	; (5db4 <AFE_Control+0x20>)
    5da0:	4798      	blx	r3

	Cell_Balance(); //均衡
    5da2:	4b05      	ldr	r3, [pc, #20]	; (5db8 <AFE_Control+0x24>)
    5da4:	4798      	blx	r3
	//一切都正常,但是PCB过温了,说明可能出现了反接,充放电管都关闭,直到温度降低回85℃
	PCB_Protect();
    5da6:	4b05      	ldr	r3, [pc, #20]	; (5dbc <AFE_Control+0x28>)
    5da8:	4798      	blx	r3
}
    5daa:	bd10      	pop	{r4, pc}
    5dac:	0000584d 	.word	0x0000584d
    5db0:	000058fd 	.word	0x000058fd
    5db4:	00005b0d 	.word	0x00005b0d
    5db8:	00005c41 	.word	0x00005c41
    5dbc:	00005d3d 	.word	0x00005d3d

00005dc0 <SOC>:
OUTPUT			: None
NOTICE			: TMIER里面记录
DATE			: 2016/06/24
*****************************************************************************/
void SOC(void)
{
    5dc0:	b510      	push	{r4, lr}

	int tmp_cap=0;
	int32_t cur;
	cur = nADC_CURRENT*180000;
    5dc2:	4b18      	ldr	r3, [pc, #96]	; (5e24 <SOC+0x64>)
    5dc4:	2200      	movs	r2, #0
    5dc6:	5e9a      	ldrsh	r2, [r3, r2]
    5dc8:	4b17      	ldr	r3, [pc, #92]	; (5e28 <SOC+0x68>)
    5dca:	4353      	muls	r3, r2
	cur >>= 15;
	g_sys_cap.val.cap_cnt+=cur;
    5dcc:	4c17      	ldr	r4, [pc, #92]	; (5e2c <SOC+0x6c>)
    5dce:	6a22      	ldr	r2, [r4, #32]
    5dd0:	13db      	asrs	r3, r3, #15
    5dd2:	189b      	adds	r3, r3, r2
    5dd4:	6223      	str	r3, [r4, #32]
	tmp_cap=(int)(g_sys_cap.val.cap_cnt/CAP_CNT_VAL);
    5dd6:	6a20      	ldr	r0, [r4, #32]
    5dd8:	21e1      	movs	r1, #225	; 0xe1
    5dda:	0189      	lsls	r1, r1, #6
    5ddc:	4b14      	ldr	r3, [pc, #80]	; (5e30 <SOC+0x70>)
    5dde:	4798      	blx	r3
	g_sys_cap.val.cap_cnt=g_sys_cap.val.cap_cnt-(long)(tmp_cap)*CAP_CNT_VAL;
    5de0:	6a22      	ldr	r2, [r4, #32]
    5de2:	4b14      	ldr	r3, [pc, #80]	; (5e34 <SOC+0x74>)
    5de4:	4343      	muls	r3, r0
    5de6:	189b      	adds	r3, r3, r2
    5de8:	6223      	str	r3, [r4, #32]
	

	if(tmp_cap>-30)
    5dea:	0003      	movs	r3, r0
    5dec:	331d      	adds	r3, #29
    5dee:	db02      	blt.n	5df6 <SOC+0x36>
	{
		g_sys_cap.val.cap_val+=tmp_cap;
    5df0:	6863      	ldr	r3, [r4, #4]
    5df2:	18c0      	adds	r0, r0, r3
    5df4:	6060      	str	r0, [r4, #4]
	}
	//    if(g_sys_cap.val.cap_val <0)
	//    {
	//        g_sys_cap.val.cap_val =0;
	//    }
	if(g_sys_cap.val.cap_val >0)//修正soc值20161010zzysoc4 如果容量值小于等于零，就使用 g_sys_cap.val.cap_val3储存负容量值
    5df6:	4b0d      	ldr	r3, [pc, #52]	; (5e2c <SOC+0x6c>)
    5df8:	685b      	ldr	r3, [r3, #4]
    5dfa:	2b00      	cmp	r3, #0
    5dfc:	dd03      	ble.n	5e06 <SOC+0x46>
	{
		g_sys_cap.val.cap_val3 = 0;
    5dfe:	2200      	movs	r2, #0
    5e00:	4b0a      	ldr	r3, [pc, #40]	; (5e2c <SOC+0x6c>)
    5e02:	60da      	str	r2, [r3, #12]
    5e04:	e00d      	b.n	5e22 <SOC+0x62>
	}
	else
	{
		g_sys_cap.val.cap_val3 +=  g_sys_cap.val.cap_val ;
    5e06:	4b09      	ldr	r3, [pc, #36]	; (5e2c <SOC+0x6c>)
    5e08:	6859      	ldr	r1, [r3, #4]
    5e0a:	68da      	ldr	r2, [r3, #12]
    5e0c:	188a      	adds	r2, r1, r2
    5e0e:	60da      	str	r2, [r3, #12]
		g_sys_cap.val.cap_val =0;
    5e10:	2200      	movs	r2, #0
    5e12:	605a      	str	r2, [r3, #4]
		if(g_sys_cap.val.cap_val3  <-1200 )
    5e14:	68da      	ldr	r2, [r3, #12]
    5e16:	4b08      	ldr	r3, [pc, #32]	; (5e38 <SOC+0x78>)
    5e18:	429a      	cmp	r2, r3
    5e1a:	da02      	bge.n	5e22 <SOC+0x62>
		{
			g_sys_cap.val.cap_val3  = -1200;
    5e1c:	001a      	movs	r2, r3
    5e1e:	4b03      	ldr	r3, [pc, #12]	; (5e2c <SOC+0x6c>)
    5e20:	60da      	str	r2, [r3, #12]
		}
	}
    5e22:	bd10      	pop	{r4, pc}
    5e24:	20000f0a 	.word	0x20000f0a
    5e28:	0002bf20 	.word	0x0002bf20
    5e2c:	20000ecc 	.word	0x20000ecc
    5e30:	00009969 	.word	0x00009969
    5e34:	ffffc7c0 	.word	0xffffc7c0
    5e38:	fffffb50 	.word	0xfffffb50

00005e3c <Sys_250ms_tick>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void Sys_250ms_tick(void)
{
    5e3c:	b510      	push	{r4, lr}
	sys_250ms_cnt++;
    5e3e:	4a29      	ldr	r2, [pc, #164]	; (5ee4 <Sys_250ms_tick+0xa8>)
    5e40:	8813      	ldrh	r3, [r2, #0]
    5e42:	3301      	adds	r3, #1
    5e44:	b29b      	uxth	r3, r3
    5e46:	8013      	strh	r3, [r2, #0]
	advance_delay++;
    5e48:	4a27      	ldr	r2, [pc, #156]	; (5ee8 <Sys_250ms_tick+0xac>)
    5e4a:	7813      	ldrb	r3, [r2, #0]
    5e4c:	3301      	adds	r3, #1
    5e4e:	7013      	strb	r3, [r2, #0]

	SOC();
    5e50:	4b26      	ldr	r3, [pc, #152]	; (5eec <Sys_250ms_tick+0xb0>)
    5e52:	4798      	blx	r3
	if(afe_flags.val.afe_ocd_flag == 1)
    5e54:	4b26      	ldr	r3, [pc, #152]	; (5ef0 <Sys_250ms_tick+0xb4>)
    5e56:	781b      	ldrb	r3, [r3, #0]
    5e58:	069a      	lsls	r2, r3, #26
    5e5a:	d505      	bpl.n	5e68 <Sys_250ms_tick+0x2c>
	{
		AFE_OC_DELAY_CNT++;
    5e5c:	4925      	ldr	r1, [pc, #148]	; (5ef4 <Sys_250ms_tick+0xb8>)
    5e5e:	780a      	ldrb	r2, [r1, #0]
    5e60:	3201      	adds	r2, #1
    5e62:	b2d2      	uxtb	r2, r2
    5e64:	700a      	strb	r2, [r1, #0]
    5e66:	e006      	b.n	5e76 <Sys_250ms_tick+0x3a>
	}
	else
	{
		if(AFE_OC_DELAY_CNT!=45)//zzy20161026 仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    5e68:	4a22      	ldr	r2, [pc, #136]	; (5ef4 <Sys_250ms_tick+0xb8>)
    5e6a:	7812      	ldrb	r2, [r2, #0]
    5e6c:	2a2d      	cmp	r2, #45	; 0x2d
    5e6e:	d002      	beq.n	5e76 <Sys_250ms_tick+0x3a>
		{
			AFE_OC_DELAY_CNT =0;
    5e70:	2100      	movs	r1, #0
    5e72:	4a20      	ldr	r2, [pc, #128]	; (5ef4 <Sys_250ms_tick+0xb8>)
    5e74:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_scd_flag == 1)
    5e76:	065a      	lsls	r2, r3, #25
    5e78:	d505      	bpl.n	5e86 <Sys_250ms_tick+0x4a>
	{
		AFE_SCD_DELAY_CNT++;
    5e7a:	491f      	ldr	r1, [pc, #124]	; (5ef8 <Sys_250ms_tick+0xbc>)
    5e7c:	780a      	ldrb	r2, [r1, #0]
    5e7e:	3201      	adds	r2, #1
    5e80:	b2d2      	uxtb	r2, r2
    5e82:	700a      	strb	r2, [r1, #0]
    5e84:	e006      	b.n	5e94 <Sys_250ms_tick+0x58>
	}
	else
	{
		if(AFE_SCD_DELAY_CNT!=45)//仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    5e86:	4a1c      	ldr	r2, [pc, #112]	; (5ef8 <Sys_250ms_tick+0xbc>)
    5e88:	7812      	ldrb	r2, [r2, #0]
    5e8a:	2a2d      	cmp	r2, #45	; 0x2d
    5e8c:	d002      	beq.n	5e94 <Sys_250ms_tick+0x58>
		{
			AFE_SCD_DELAY_CNT =0;
    5e8e:	2100      	movs	r1, #0
    5e90:	4a19      	ldr	r2, [pc, #100]	; (5ef8 <Sys_250ms_tick+0xbc>)
    5e92:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_occ_flag == 1)
    5e94:	06db      	lsls	r3, r3, #27
    5e96:	d505      	bpl.n	5ea4 <Sys_250ms_tick+0x68>
	{
		AFE_OCC_DELAY_CNT++;
    5e98:	4a18      	ldr	r2, [pc, #96]	; (5efc <Sys_250ms_tick+0xc0>)
    5e9a:	7813      	ldrb	r3, [r2, #0]
    5e9c:	3301      	adds	r3, #1
    5e9e:	b2db      	uxtb	r3, r3
    5ea0:	7013      	strb	r3, [r2, #0]
    5ea2:	e006      	b.n	5eb2 <Sys_250ms_tick+0x76>
	}
	else
	{
		if(AFE_OCC_DELAY_CNT!=45)//仅仅只有当拔插充电器与短按键时才会达到45，保存不变，进入恢复
    5ea4:	4b15      	ldr	r3, [pc, #84]	; (5efc <Sys_250ms_tick+0xc0>)
    5ea6:	781b      	ldrb	r3, [r3, #0]
    5ea8:	2b2d      	cmp	r3, #45	; 0x2d
    5eaa:	d002      	beq.n	5eb2 <Sys_250ms_tick+0x76>
		{
			AFE_OCC_DELAY_CNT =0;
    5eac:	2200      	movs	r2, #0
    5eae:	4b13      	ldr	r3, [pc, #76]	; (5efc <Sys_250ms_tick+0xc0>)
    5eb0:	701a      	strb	r2, [r3, #0]
		}
	}
	if(sys_states.val.sys_software_odc == 1)
    5eb2:	4b13      	ldr	r3, [pc, #76]	; (5f00 <Sys_250ms_tick+0xc4>)
    5eb4:	781b      	ldrb	r3, [r3, #0]
    5eb6:	069a      	lsls	r2, r3, #26
    5eb8:	d504      	bpl.n	5ec4 <Sys_250ms_tick+0x88>
	{
		OCD_TIMEOUT++;
    5eba:	4912      	ldr	r1, [pc, #72]	; (5f04 <Sys_250ms_tick+0xc8>)
    5ebc:	880a      	ldrh	r2, [r1, #0]
    5ebe:	3201      	adds	r2, #1
    5ec0:	800a      	strh	r2, [r1, #0]
    5ec2:	e002      	b.n	5eca <Sys_250ms_tick+0x8e>
	}
	else
	{
		OCD_TIMEOUT =0;
    5ec4:	2100      	movs	r1, #0
    5ec6:	4a0f      	ldr	r2, [pc, #60]	; (5f04 <Sys_250ms_tick+0xc8>)
    5ec8:	8011      	strh	r1, [r2, #0]
	}
	if(sys_states.val.sys_software_occ == 1)
    5eca:	06db      	lsls	r3, r3, #27
    5ecc:	d504      	bpl.n	5ed8 <Sys_250ms_tick+0x9c>
	{
		OCC_TIMEOUT++;
    5ece:	4a0e      	ldr	r2, [pc, #56]	; (5f08 <Sys_250ms_tick+0xcc>)
    5ed0:	8813      	ldrh	r3, [r2, #0]
    5ed2:	3301      	adds	r3, #1
    5ed4:	8013      	strh	r3, [r2, #0]
    5ed6:	e002      	b.n	5ede <Sys_250ms_tick+0xa2>
	}
	else
	{
		OCC_TIMEOUT =0;
    5ed8:	2200      	movs	r2, #0
    5eda:	4b0b      	ldr	r3, [pc, #44]	; (5f08 <Sys_250ms_tick+0xcc>)
    5edc:	801a      	strh	r2, [r3, #0]
	}
	
	SysLED_Display();
    5ede:	4b0b      	ldr	r3, [pc, #44]	; (5f0c <Sys_250ms_tick+0xd0>)
    5ee0:	4798      	blx	r3
}
    5ee2:	bd10      	pop	{r4, pc}
    5ee4:	200001ca 	.word	0x200001ca
    5ee8:	200001d4 	.word	0x200001d4
    5eec:	00005dc1 	.word	0x00005dc1
    5ef0:	20000f78 	.word	0x20000f78
    5ef4:	20000f9f 	.word	0x20000f9f
    5ef8:	20000f9e 	.word	0x20000f9e
    5efc:	20000f76 	.word	0x20000f76
    5f00:	20000f9c 	.word	0x20000f9c
    5f04:	200001de 	.word	0x200001de
    5f08:	200001d0 	.word	0x200001d0
    5f0c:	00008fe5 	.word	0x00008fe5

00005f10 <VbatToSoc>:
OUTPUT			: 容量值
NOTICE			: 折半查表
DATE			: 2016/06/27
*****************************************************************************/
uint8_t VbatToSoc(uint16_t vbat_val)
{
    5f10:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f12:	1e04      	subs	r4, r0, #0
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出

		if(vbat_val == Cell_volt[mid])
    5f14:	4b10      	ldr	r3, [pc, #64]	; (5f58 <VbatToSoc+0x48>)
    5f16:	429c      	cmp	r4, r3
    5f18:	d01a      	beq.n	5f50 <VbatToSoc+0x40>
    5f1a:	2032      	movs	r0, #50	; 0x32
    5f1c:	2165      	movs	r1, #101	; 0x65
    5f1e:	2200      	movs	r2, #0
    5f20:	4e0e      	ldr	r6, [pc, #56]	; (5f5c <VbatToSoc+0x4c>)
    5f22:	25ff      	movs	r5, #255	; 0xff
    5f24:	e00c      	b.n	5f40 <VbatToSoc+0x30>
	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    5f26:	1853      	adds	r3, r2, r1
    5f28:	0fd8      	lsrs	r0, r3, #31
    5f2a:	18c3      	adds	r3, r0, r3
    5f2c:	105b      	asrs	r3, r3, #1
    5f2e:	b2d8      	uxtb	r0, r3

		if(vbat_val == Cell_volt[mid])
    5f30:	402b      	ands	r3, r5
    5f32:	005b      	lsls	r3, r3, #1
    5f34:	5b9b      	ldrh	r3, [r3, r6]
    5f36:	42a3      	cmp	r3, r4
    5f38:	d00d      	beq.n	5f56 <VbatToSoc+0x46>
		{break;}    // 索引到刚好相等的值，则马上返回
		if(high - low == 1)
    5f3a:	1a8f      	subs	r7, r1, r2
    5f3c:	2f01      	cmp	r7, #1
    5f3e:	d009      	beq.n	5f54 <VbatToSoc+0x44>
		{
			mid = low;                 // 由于不是精确查找，若在小区间内，取小值
			break;
		}
		if(vbat_val < Cell_volt[mid])
    5f40:	429c      	cmp	r4, r3
    5f42:	d301      	bcc.n	5f48 <VbatToSoc+0x38>
    5f44:	0002      	movs	r2, r0
    5f46:	e000      	b.n	5f4a <VbatToSoc+0x3a>
    5f48:	0001      	movs	r1, r0
{

	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
    5f4a:	4291      	cmp	r1, r2
    5f4c:	d8eb      	bhi.n	5f26 <VbatToSoc+0x16>
    5f4e:	e002      	b.n	5f56 <VbatToSoc+0x46>
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    5f50:	2032      	movs	r0, #50	; 0x32
    5f52:	e000      	b.n	5f56 <VbatToSoc+0x46>
    5f54:	0010      	movs	r0, r2
		else
		{low = mid;}
	}

	return mid;
}
    5f56:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5f58:	00000e66 	.word	0x00000e66
    5f5c:	0000aeb4 	.word	0x0000aeb4

00005f60 <Cap_Update_Check>:
OUTPUT			: None
NOTICE			: 不在充电放电超过一定时间进行电压补偿
DATE			: 2016/06/24
*****************************************************************************/
void Cap_Update_Check(void)
{
    5f60:	b570      	push	{r4, r5, r6, lr}
	uint16_t vbat_sub =0;
	uint8_t new_cap_rate;
	uint32_t deta_cap_rate,new_cap_rate2;
	uint32_t capacity_volt;
	//    ULONG temp2 = 0;                //同时修正soc值20161009zzysoc1
	if((nADC_CURRENT <CUR_CHG_01C)&&(nADC_CURRENT >CUR_DCH_01C))
    5f62:	4bbc      	ldr	r3, [pc, #752]	; (6254 <Cap_Update_Check+0x2f4>)
    5f64:	881b      	ldrh	r3, [r3, #0]
    5f66:	33b5      	adds	r3, #181	; 0xb5
    5f68:	b29b      	uxth	r3, r3
    5f6a:	22b5      	movs	r2, #181	; 0xb5
    5f6c:	0052      	lsls	r2, r2, #1
    5f6e:	4293      	cmp	r3, r2
    5f70:	d85b      	bhi.n	602a <Cap_Update_Check+0xca>
	{
		sys_flags.val.cap_update_end_flag =0;
    5f72:	4ab9      	ldr	r2, [pc, #740]	; (6258 <Cap_Update_Check+0x2f8>)
    5f74:	7853      	ldrb	r3, [r2, #1]
    5f76:	2110      	movs	r1, #16
    5f78:	438b      	bics	r3, r1
    5f7a:	7053      	strb	r3, [r2, #1]
		cap_update_reload_cnt =0;
    5f7c:	2200      	movs	r2, #0
    5f7e:	4bb7      	ldr	r3, [pc, #732]	; (625c <Cap_Update_Check+0x2fc>)
    5f80:	701a      	strb	r2, [r3, #0]
		if(vbat_1min_delay ==0)
    5f82:	4bb7      	ldr	r3, [pc, #732]	; (6260 <Cap_Update_Check+0x300>)
    5f84:	881b      	ldrh	r3, [r3, #0]
    5f86:	2b00      	cmp	r3, #0
    5f88:	d12c      	bne.n	5fe4 <Cap_Update_Check+0x84>
		{
			vbat_1min_last_val = Total_VBAT;
    5f8a:	4bb6      	ldr	r3, [pc, #728]	; (6264 <Cap_Update_Check+0x304>)
    5f8c:	8818      	ldrh	r0, [r3, #0]
    5f8e:	4bb6      	ldr	r3, [pc, #728]	; (6268 <Cap_Update_Check+0x308>)
    5f90:	8018      	strh	r0, [r3, #0]
			vbat_1min_delay++;
    5f92:	3201      	adds	r2, #1
    5f94:	4bb2      	ldr	r3, [pc, #712]	; (6260 <Cap_Update_Check+0x300>)
    5f96:	801a      	strh	r2, [r3, #0]
			//电压查表
			capacity_volt = (uint32_t)Total_VBAT*5000/16384;
			new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    5f98:	4bb4      	ldr	r3, [pc, #720]	; (626c <Cap_Update_Check+0x30c>)
    5f9a:	4358      	muls	r0, r3
    5f9c:	0b80      	lsrs	r0, r0, #14
    5f9e:	4bb4      	ldr	r3, [pc, #720]	; (6270 <Cap_Update_Check+0x310>)
    5fa0:	4798      	blx	r3
			//电压查表一次,估计误差值,10分钟/误差值等于更新时间
			if(new_cap_rate>g_sys_cap.val.re_cap_rate)
    5fa2:	4bb4      	ldr	r3, [pc, #720]	; (6274 <Cap_Update_Check+0x314>)
    5fa4:	7c9b      	ldrb	r3, [r3, #18]
    5fa6:	b2db      	uxtb	r3, r3
    5fa8:	4298      	cmp	r0, r3
    5faa:	d905      	bls.n	5fb8 <Cap_Update_Check+0x58>
			{
				deta_time_val = new_cap_rate - g_sys_cap.val.re_cap_rate;
    5fac:	4bb1      	ldr	r3, [pc, #708]	; (6274 <Cap_Update_Check+0x314>)
    5fae:	7c9b      	ldrb	r3, [r3, #18]
    5fb0:	1ac0      	subs	r0, r0, r3
    5fb2:	4bb1      	ldr	r3, [pc, #708]	; (6278 <Cap_Update_Check+0x318>)
    5fb4:	8018      	strh	r0, [r3, #0]
    5fb6:	e004      	b.n	5fc2 <Cap_Update_Check+0x62>
			}
			else
			{
				deta_time_val = g_sys_cap.val.re_cap_rate - new_cap_rate;
    5fb8:	4bae      	ldr	r3, [pc, #696]	; (6274 <Cap_Update_Check+0x314>)
    5fba:	7c9b      	ldrb	r3, [r3, #18]
    5fbc:	1a18      	subs	r0, r3, r0
    5fbe:	4bae      	ldr	r3, [pc, #696]	; (6278 <Cap_Update_Check+0x318>)
    5fc0:	8018      	strh	r0, [r3, #0]
			}
			if(deta_time_val != 0)
    5fc2:	4bad      	ldr	r3, [pc, #692]	; (6278 <Cap_Update_Check+0x318>)
    5fc4:	8819      	ldrh	r1, [r3, #0]
    5fc6:	2900      	cmp	r1, #0
    5fc8:	d008      	beq.n	5fdc <Cap_Update_Check+0x7c>
			{
				deta_time_val *= deta_time_val;
				deta_time_val = 2400/deta_time_val;
    5fca:	4349      	muls	r1, r1
    5fcc:	b289      	uxth	r1, r1
    5fce:	2096      	movs	r0, #150	; 0x96
    5fd0:	0100      	lsls	r0, r0, #4
    5fd2:	4baa      	ldr	r3, [pc, #680]	; (627c <Cap_Update_Check+0x31c>)
    5fd4:	4798      	blx	r3
    5fd6:	4ba8      	ldr	r3, [pc, #672]	; (6278 <Cap_Update_Check+0x318>)
    5fd8:	8018      	strh	r0, [r3, #0]
    5fda:	e039      	b.n	6050 <Cap_Update_Check+0xf0>
			}
			else
			{
				deta_time_val = 120;
    5fdc:	2278      	movs	r2, #120	; 0x78
    5fde:	4ba6      	ldr	r3, [pc, #664]	; (6278 <Cap_Update_Check+0x318>)
    5fe0:	801a      	strh	r2, [r3, #0]
    5fe2:	e035      	b.n	6050 <Cap_Update_Check+0xf0>
			}
		}
		else
		{
			vbat_1min_delay++;
    5fe4:	3301      	adds	r3, #1
    5fe6:	b29b      	uxth	r3, r3
    5fe8:	4a9d      	ldr	r2, [pc, #628]	; (6260 <Cap_Update_Check+0x300>)
    5fea:	8013      	strh	r3, [r2, #0]
			if(vbat_1min_delay > deta_time_val)
    5fec:	4aa2      	ldr	r2, [pc, #648]	; (6278 <Cap_Update_Check+0x318>)
    5fee:	8812      	ldrh	r2, [r2, #0]
    5ff0:	429a      	cmp	r2, r3
    5ff2:	d22d      	bcs.n	6050 <Cap_Update_Check+0xf0>
			{
				if(Total_VBAT > vbat_1min_last_val)
    5ff4:	4b9b      	ldr	r3, [pc, #620]	; (6264 <Cap_Update_Check+0x304>)
    5ff6:	881a      	ldrh	r2, [r3, #0]
    5ff8:	4b9b      	ldr	r3, [pc, #620]	; (6268 <Cap_Update_Check+0x308>)
    5ffa:	881b      	ldrh	r3, [r3, #0]
    5ffc:	429a      	cmp	r2, r3
    5ffe:	d902      	bls.n	6006 <Cap_Update_Check+0xa6>
				{
					vbat_sub = Total_VBAT - vbat_1min_last_val;
    6000:	1ad3      	subs	r3, r2, r3
    6002:	b29b      	uxth	r3, r3
    6004:	e001      	b.n	600a <Cap_Update_Check+0xaa>
				}
				else
				{
					vbat_sub = vbat_1min_last_val - Total_VBAT;
    6006:	1a9b      	subs	r3, r3, r2
    6008:	b29b      	uxth	r3, r3
				}
				if(vbat_sub < VBAT_SOC_UPDATE)
    600a:	22f4      	movs	r2, #244	; 0xf4
    600c:	32ff      	adds	r2, #255	; 0xff
    600e:	4293      	cmp	r3, r2
    6010:	d807      	bhi.n	6022 <Cap_Update_Check+0xc2>
				{
					sys_flags.val.re_cap_update_flag = true;
    6012:	4a91      	ldr	r2, [pc, #580]	; (6258 <Cap_Update_Check+0x2f8>)
    6014:	7851      	ldrb	r1, [r2, #1]
    6016:	2302      	movs	r3, #2
    6018:	430b      	orrs	r3, r1
    601a:	7053      	strb	r3, [r2, #1]
					stop_cap_update_val =1;
    601c:	2201      	movs	r2, #1
    601e:	4b98      	ldr	r3, [pc, #608]	; (6280 <Cap_Update_Check+0x320>)
    6020:	701a      	strb	r2, [r3, #0]
				}
				vbat_1min_delay =0;
    6022:	2200      	movs	r2, #0
    6024:	4b8e      	ldr	r3, [pc, #568]	; (6260 <Cap_Update_Check+0x300>)
    6026:	801a      	strh	r2, [r3, #0]
    6028:	e012      	b.n	6050 <Cap_Update_Check+0xf0>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    602a:	4b8c      	ldr	r3, [pc, #560]	; (625c <Cap_Update_Check+0x2fc>)
    602c:	781b      	ldrb	r3, [r3, #0]
    602e:	3301      	adds	r3, #1
    6030:	b2db      	uxtb	r3, r3
		if(cap_update_reload_cnt >3)
    6032:	2b03      	cmp	r3, #3
    6034:	d802      	bhi.n	603c <Cap_Update_Check+0xdc>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    6036:	4a89      	ldr	r2, [pc, #548]	; (625c <Cap_Update_Check+0x2fc>)
    6038:	7013      	strb	r3, [r2, #0]
    603a:	e009      	b.n	6050 <Cap_Update_Check+0xf0>
		if(cap_update_reload_cnt >3)
		{
			cap_update_reload_cnt =0;
    603c:	2300      	movs	r3, #0
    603e:	4a87      	ldr	r2, [pc, #540]	; (625c <Cap_Update_Check+0x2fc>)
    6040:	7013      	strb	r3, [r2, #0]
			vbat_1min_delay =0;
    6042:	4a87      	ldr	r2, [pc, #540]	; (6260 <Cap_Update_Check+0x300>)
    6044:	8013      	strh	r3, [r2, #0]
			sys_flags.val.cap_update_end_flag =1;
    6046:	4a84      	ldr	r2, [pc, #528]	; (6258 <Cap_Update_Check+0x2f8>)
    6048:	7851      	ldrb	r1, [r2, #1]
    604a:	2310      	movs	r3, #16
    604c:	430b      	orrs	r3, r1
    604e:	7053      	strb	r3, [r2, #1]
	}
	
	
	// 20160722新增 充放电补偿
	//3.2V末端校准,5% 3.8V 10%
	if(nADC_TMONI_BAT_MIN >10)
    6050:	4b8c      	ldr	r3, [pc, #560]	; (6284 <Cap_Update_Check+0x324>)
    6052:	881b      	ldrh	r3, [r3, #0]
    6054:	2b0a      	cmp	r3, #10
    6056:	d800      	bhi.n	605a <Cap_Update_Check+0xfa>
    6058:	e09d      	b.n	6196 <Cap_Update_Check+0x236>
	{
		if((nADC_CURRENT <CUR_DCH_01C)&&(nADC_CURRENT>CUR_DCH_02C))
    605a:	4b7e      	ldr	r3, [pc, #504]	; (6254 <Cap_Update_Check+0x2f4>)
    605c:	881c      	ldrh	r4, [r3, #0]
    605e:	4b8a      	ldr	r3, [pc, #552]	; (6288 <Cap_Update_Check+0x328>)
    6060:	18e3      	adds	r3, r4, r3
    6062:	b29b      	uxth	r3, r3
    6064:	229f      	movs	r2, #159	; 0x9f
    6066:	00d2      	lsls	r2, r2, #3
    6068:	4293      	cmp	r3, r2
    606a:	d84f      	bhi.n	610c <Cap_Update_Check+0x1ac>
		{
			if(dch_delay ==0)
    606c:	4b87      	ldr	r3, [pc, #540]	; (628c <Cap_Update_Check+0x32c>)
    606e:	781b      	ldrb	r3, [r3, #0]
    6070:	2b00      	cmp	r3, #0
    6072:	d107      	bne.n	6084 <Cap_Update_Check+0x124>
			{
				vbat_10s_last_val = Total_VBAT;
    6074:	4b7b      	ldr	r3, [pc, #492]	; (6264 <Cap_Update_Check+0x304>)
    6076:	881a      	ldrh	r2, [r3, #0]
    6078:	4b85      	ldr	r3, [pc, #532]	; (6290 <Cap_Update_Check+0x330>)
    607a:	801a      	strh	r2, [r3, #0]
			}
			dch_delay++;
    607c:	2201      	movs	r2, #1
    607e:	4b83      	ldr	r3, [pc, #524]	; (628c <Cap_Update_Check+0x32c>)
    6080:	701a      	strb	r2, [r3, #0]
    6082:	e046      	b.n	6112 <Cap_Update_Check+0x1b2>
    6084:	3301      	adds	r3, #1
    6086:	b2db      	uxtb	r3, r3
    6088:	4a80      	ldr	r2, [pc, #512]	; (628c <Cap_Update_Check+0x32c>)
    608a:	7013      	strb	r3, [r2, #0]
			if(dch_delay >CAP_10S_DELAY)
    608c:	2b28      	cmp	r3, #40	; 0x28
    608e:	d940      	bls.n	6112 <Cap_Update_Check+0x1b2>
			{
				if(vbat_10s_last_val > Total_VBAT)
    6090:	4b7f      	ldr	r3, [pc, #508]	; (6290 <Cap_Update_Check+0x330>)
    6092:	881b      	ldrh	r3, [r3, #0]
    6094:	4a73      	ldr	r2, [pc, #460]	; (6264 <Cap_Update_Check+0x304>)
    6096:	8812      	ldrh	r2, [r2, #0]
    6098:	4293      	cmp	r3, r2
    609a:	d933      	bls.n	6104 <Cap_Update_Check+0x1a4>
				{
					vbat_sub = vbat_10s_last_val - Total_VBAT;
					if(vbat_sub<VBAT_SOC_UPDATE)
    609c:	1a9b      	subs	r3, r3, r2
    609e:	b29b      	uxth	r3, r3
    60a0:	21f4      	movs	r1, #244	; 0xf4
    60a2:	31ff      	adds	r1, #255	; 0xff
    60a4:	428b      	cmp	r3, r1
    60a6:	d82d      	bhi.n	6104 <Cap_Update_Check+0x1a4>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    60a8:	4d70      	ldr	r5, [pc, #448]	; (626c <Cap_Update_Check+0x30c>)
    60aa:	436a      	muls	r2, r5
    60ac:	0b95      	lsrs	r5, r2, #14
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    60ae:	b2a8      	uxth	r0, r5
    60b0:	4b6f      	ldr	r3, [pc, #444]	; (6270 <Cap_Update_Check+0x310>)
    60b2:	4798      	blx	r3
						if(capacity_volt<3200)
    60b4:	4b77      	ldr	r3, [pc, #476]	; (6294 <Cap_Update_Check+0x334>)
    60b6:	429d      	cmp	r5, r3
    60b8:	d812      	bhi.n	60e0 <Cap_Update_Check+0x180>
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-5))&&(g_sys_cap.val.re_cap_rate>5))
    60ba:	4b6e      	ldr	r3, [pc, #440]	; (6274 <Cap_Update_Check+0x314>)
    60bc:	7c9b      	ldrb	r3, [r3, #18]
    60be:	3b05      	subs	r3, #5
    60c0:	4298      	cmp	r0, r3
    60c2:	d21f      	bcs.n	6104 <Cap_Update_Check+0x1a4>
    60c4:	4b6b      	ldr	r3, [pc, #428]	; (6274 <Cap_Update_Check+0x314>)
    60c6:	7c9b      	ldrb	r3, [r3, #18]
    60c8:	b2db      	uxtb	r3, r3
    60ca:	2b05      	cmp	r3, #5
    60cc:	d91a      	bls.n	6104 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    60ce:	4a62      	ldr	r2, [pc, #392]	; (6258 <Cap_Update_Check+0x2f8>)
    60d0:	7851      	ldrb	r1, [r2, #1]
    60d2:	2302      	movs	r3, #2
    60d4:	430b      	orrs	r3, r1
    60d6:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =5;
    60d8:	2205      	movs	r2, #5
    60da:	4b69      	ldr	r3, [pc, #420]	; (6280 <Cap_Update_Check+0x320>)
    60dc:	701a      	strb	r2, [r3, #0]
    60de:	e011      	b.n	6104 <Cap_Update_Check+0x1a4>
							}
						}
						else
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    60e0:	4b64      	ldr	r3, [pc, #400]	; (6274 <Cap_Update_Check+0x314>)
    60e2:	7c9b      	ldrb	r3, [r3, #18]
    60e4:	3b0f      	subs	r3, #15
    60e6:	4298      	cmp	r0, r3
    60e8:	d20c      	bcs.n	6104 <Cap_Update_Check+0x1a4>
    60ea:	4b62      	ldr	r3, [pc, #392]	; (6274 <Cap_Update_Check+0x314>)
    60ec:	7c9b      	ldrb	r3, [r3, #18]
    60ee:	b2db      	uxtb	r3, r3
    60f0:	2b0f      	cmp	r3, #15
    60f2:	d907      	bls.n	6104 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    60f4:	4a58      	ldr	r2, [pc, #352]	; (6258 <Cap_Update_Check+0x2f8>)
    60f6:	7851      	ldrb	r1, [r2, #1]
    60f8:	2302      	movs	r3, #2
    60fa:	430b      	orrs	r3, r1
    60fc:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =15;
    60fe:	220f      	movs	r2, #15
    6100:	4b5f      	ldr	r3, [pc, #380]	; (6280 <Cap_Update_Check+0x320>)
    6102:	701a      	strb	r2, [r3, #0]
							}
						}
					}
				}
				dch_delay =0;
    6104:	2200      	movs	r2, #0
    6106:	4b61      	ldr	r3, [pc, #388]	; (628c <Cap_Update_Check+0x32c>)
    6108:	701a      	strb	r2, [r3, #0]
    610a:	e002      	b.n	6112 <Cap_Update_Check+0x1b2>
			}
		}
		else
		{
			dch_delay =0;
    610c:	2200      	movs	r2, #0
    610e:	4b5f      	ldr	r3, [pc, #380]	; (628c <Cap_Update_Check+0x32c>)
    6110:	701a      	strb	r2, [r3, #0]
		}
		
		
		if((nADC_CURRENT >CUR_CHG_01C)&&(nADC_CURRENT<CUR_CHG_02C))
    6112:	3cb7      	subs	r4, #183	; 0xb7
    6114:	b2a4      	uxth	r4, r4
    6116:	239f      	movs	r3, #159	; 0x9f
    6118:	00db      	lsls	r3, r3, #3
    611a:	429c      	cmp	r4, r3
    611c:	d838      	bhi.n	6190 <Cap_Update_Check+0x230>
		{
			if(chg_delay ==0)
    611e:	4b5e      	ldr	r3, [pc, #376]	; (6298 <Cap_Update_Check+0x338>)
    6120:	781b      	ldrb	r3, [r3, #0]
    6122:	2b00      	cmp	r3, #0
    6124:	d107      	bne.n	6136 <Cap_Update_Check+0x1d6>
			{
				vbat_10s_last_val = Total_VBAT;
    6126:	4b4f      	ldr	r3, [pc, #316]	; (6264 <Cap_Update_Check+0x304>)
    6128:	881a      	ldrh	r2, [r3, #0]
    612a:	4b59      	ldr	r3, [pc, #356]	; (6290 <Cap_Update_Check+0x330>)
    612c:	801a      	strh	r2, [r3, #0]
			}
			chg_delay++;
    612e:	2201      	movs	r2, #1
    6130:	4b59      	ldr	r3, [pc, #356]	; (6298 <Cap_Update_Check+0x338>)
    6132:	701a      	strb	r2, [r3, #0]
    6134:	e02f      	b.n	6196 <Cap_Update_Check+0x236>
    6136:	3301      	adds	r3, #1
    6138:	b2db      	uxtb	r3, r3
    613a:	4a57      	ldr	r2, [pc, #348]	; (6298 <Cap_Update_Check+0x338>)
    613c:	7013      	strb	r3, [r2, #0]
			if(chg_delay >CAP_10S_DELAY)
    613e:	2b28      	cmp	r3, #40	; 0x28
    6140:	d929      	bls.n	6196 <Cap_Update_Check+0x236>
			{
				if(vbat_10s_last_val< Total_VBAT)
    6142:	4b53      	ldr	r3, [pc, #332]	; (6290 <Cap_Update_Check+0x330>)
    6144:	881b      	ldrh	r3, [r3, #0]
    6146:	4a47      	ldr	r2, [pc, #284]	; (6264 <Cap_Update_Check+0x304>)
    6148:	8812      	ldrh	r2, [r2, #0]
    614a:	4293      	cmp	r3, r2
    614c:	d21c      	bcs.n	6188 <Cap_Update_Check+0x228>
				{
					vbat_sub = Total_VBAT - vbat_10s_last_val;
					if(vbat_sub<VBAT_SOC_UPDATE)
    614e:	1ad3      	subs	r3, r2, r3
    6150:	b29b      	uxth	r3, r3
    6152:	21f4      	movs	r1, #244	; 0xf4
    6154:	31ff      	adds	r1, #255	; 0xff
    6156:	428b      	cmp	r3, r1
    6158:	d816      	bhi.n	6188 <Cap_Update_Check+0x228>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    615a:	4844      	ldr	r0, [pc, #272]	; (626c <Cap_Update_Check+0x30c>)
    615c:	4350      	muls	r0, r2
    615e:	0b80      	lsrs	r0, r0, #14
    6160:	4b43      	ldr	r3, [pc, #268]	; (6270 <Cap_Update_Check+0x310>)
    6162:	4798      	blx	r3
						if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    6164:	4b43      	ldr	r3, [pc, #268]	; (6274 <Cap_Update_Check+0x314>)
    6166:	7c9b      	ldrb	r3, [r3, #18]
    6168:	3b0f      	subs	r3, #15
    616a:	4298      	cmp	r0, r3
    616c:	d20c      	bcs.n	6188 <Cap_Update_Check+0x228>
    616e:	4b41      	ldr	r3, [pc, #260]	; (6274 <Cap_Update_Check+0x314>)
    6170:	7c9b      	ldrb	r3, [r3, #18]
    6172:	b2db      	uxtb	r3, r3
    6174:	2b0f      	cmp	r3, #15
    6176:	d907      	bls.n	6188 <Cap_Update_Check+0x228>
						{
							sys_flags.val.re_cap_update_flag = true;
    6178:	4a37      	ldr	r2, [pc, #220]	; (6258 <Cap_Update_Check+0x2f8>)
    617a:	7851      	ldrb	r1, [r2, #1]
    617c:	2302      	movs	r3, #2
    617e:	430b      	orrs	r3, r1
    6180:	7053      	strb	r3, [r2, #1]
							stop_cap_update_val =15;
    6182:	220f      	movs	r2, #15
    6184:	4b3e      	ldr	r3, [pc, #248]	; (6280 <Cap_Update_Check+0x320>)
    6186:	701a      	strb	r2, [r3, #0]
						}
					}
				}
				chg_delay =0;
    6188:	2200      	movs	r2, #0
    618a:	4b43      	ldr	r3, [pc, #268]	; (6298 <Cap_Update_Check+0x338>)
    618c:	701a      	strb	r2, [r3, #0]
    618e:	e002      	b.n	6196 <Cap_Update_Check+0x236>
			}
		}
		else
		{
			chg_delay =0;
    6190:	2200      	movs	r2, #0
    6192:	4b41      	ldr	r3, [pc, #260]	; (6298 <Cap_Update_Check+0x338>)
    6194:	701a      	strb	r2, [r3, #0]
		}
	}
	
	//假如出现电压补偿,那么进行补偿
	//最短1分钟一次电压补偿,补偿值是电量差/4，但是不低于1%
	if(sys_flags.val.re_cap_update_flag == true)
    6196:	4b30      	ldr	r3, [pc, #192]	; (6258 <Cap_Update_Check+0x2f8>)
    6198:	785b      	ldrb	r3, [r3, #1]
    619a:	079b      	lsls	r3, r3, #30
    619c:	d558      	bpl.n	6250 <Cap_Update_Check+0x2f0>
	{
		//电压查表
		capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    619e:	4b31      	ldr	r3, [pc, #196]	; (6264 <Cap_Update_Check+0x304>)
		new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    61a0:	8818      	ldrh	r0, [r3, #0]
    61a2:	4b32      	ldr	r3, [pc, #200]	; (626c <Cap_Update_Check+0x30c>)
    61a4:	4358      	muls	r0, r3
    61a6:	0b80      	lsrs	r0, r0, #14
    61a8:	4b31      	ldr	r3, [pc, #196]	; (6270 <Cap_Update_Check+0x310>)
    61aa:	4798      	blx	r3
    61ac:	0002      	movs	r2, r0

		sys_flags.val.cap_update_end_flag = 1; //如果不清0,说明容量补偿完毕
    61ae:	492a      	ldr	r1, [pc, #168]	; (6258 <Cap_Update_Check+0x2f8>)
    61b0:	784c      	ldrb	r4, [r1, #1]
    61b2:	2310      	movs	r3, #16
    61b4:	4323      	orrs	r3, r4
    61b6:	704b      	strb	r3, [r1, #1]

		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
    61b8:	4b2e      	ldr	r3, [pc, #184]	; (6274 <Cap_Update_Check+0x314>)
    61ba:	7c9b      	ldrb	r3, [r3, #18]
    61bc:	4930      	ldr	r1, [pc, #192]	; (6280 <Cap_Update_Check+0x320>)
    61be:	7809      	ldrb	r1, [r1, #0]
    61c0:	1ac3      	subs	r3, r0, r3
    61c2:	428b      	cmp	r3, r1
    61c4:	dd1a      	ble.n	61fc <Cap_Update_Check+0x29c>
    61c6:	4b2b      	ldr	r3, [pc, #172]	; (6274 <Cap_Update_Check+0x314>)
    61c8:	7c9b      	ldrb	r3, [r3, #18]
    61ca:	b2db      	uxtb	r3, r3
    61cc:	4298      	cmp	r0, r3
    61ce:	d915      	bls.n	61fc <Cap_Update_Check+0x29c>
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
    61d0:	4b28      	ldr	r3, [pc, #160]	; (6274 <Cap_Update_Check+0x314>)
    61d2:	7c9b      	ldrb	r3, [r3, #18]
    61d4:	1ac3      	subs	r3, r0, r3
			deta_cap_rate>>=2;
    61d6:	089b      	lsrs	r3, r3, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    61d8:	d005      	beq.n	61e6 <Cap_Update_Check+0x286>
		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    61da:	4d1f      	ldr	r5, [pc, #124]	; (6258 <Cap_Update_Check+0x2f8>)
    61dc:	786c      	ldrb	r4, [r5, #1]
    61de:	2610      	movs	r6, #16
    61e0:	43b4      	bics	r4, r6
    61e2:	706c      	strb	r4, [r5, #1]
    61e4:	e000      	b.n	61e8 <Cap_Update_Check+0x288>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    61e6:	2301      	movs	r3, #1
				sys_flags.val.cap_update_end_flag = 1;//低于4%的误差,即便是在补偿,认为补偿完了,可以做满电容量计算了
			}
			g_sys_cap.val.re_cap_rate_sum -= deta_cap_rate;//放电容量校准,容量回升,池子减少
    61e8:	4d22      	ldr	r5, [pc, #136]	; (6274 <Cap_Update_Check+0x314>)
    61ea:	7dec      	ldrb	r4, [r5, #23]
    61ec:	b2db      	uxtb	r3, r3
    61ee:	1ae4      	subs	r4, r4, r3
    61f0:	b264      	sxtb	r4, r4
    61f2:	75ec      	strb	r4, [r5, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val+deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate + deta_cap_rate;//修正soc值20161010zzysoc3
    61f4:	7cac      	ldrb	r4, [r5, #18]
    61f6:	18e3      	adds	r3, r4, r3
    61f8:	b2db      	uxtb	r3, r3
    61fa:	74ab      	strb	r3, [r5, #18]
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
    61fc:	4b1d      	ldr	r3, [pc, #116]	; (6274 <Cap_Update_Check+0x314>)
    61fe:	7c9b      	ldrb	r3, [r3, #18]
    6200:	1a1b      	subs	r3, r3, r0
    6202:	4299      	cmp	r1, r3
    6204:	da1f      	bge.n	6246 <Cap_Update_Check+0x2e6>
    6206:	4b1b      	ldr	r3, [pc, #108]	; (6274 <Cap_Update_Check+0x314>)
    6208:	7c9b      	ldrb	r3, [r3, #18]
    620a:	b2db      	uxtb	r3, r3
    620c:	429a      	cmp	r2, r3
    620e:	d21a      	bcs.n	6246 <Cap_Update_Check+0x2e6>
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
    6210:	4b18      	ldr	r3, [pc, #96]	; (6274 <Cap_Update_Check+0x314>)
    6212:	7c9b      	ldrb	r3, [r3, #18]
    6214:	1a18      	subs	r0, r3, r0
			deta_cap_rate>>=2;
    6216:	0880      	lsrs	r0, r0, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    6218:	d005      	beq.n	6226 <Cap_Update_Check+0x2c6>
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    621a:	4a0f      	ldr	r2, [pc, #60]	; (6258 <Cap_Update_Check+0x2f8>)
    621c:	7853      	ldrb	r3, [r2, #1]
    621e:	2110      	movs	r1, #16
    6220:	438b      	bics	r3, r1
    6222:	7053      	strb	r3, [r2, #1]
    6224:	e005      	b.n	6232 <Cap_Update_Check+0x2d2>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
				sys_flags.val.cap_update_end_flag = 1;
    6226:	4a0c      	ldr	r2, [pc, #48]	; (6258 <Cap_Update_Check+0x2f8>)
    6228:	7851      	ldrb	r1, [r2, #1]
    622a:	2310      	movs	r3, #16
    622c:	430b      	orrs	r3, r1
    622e:	7053      	strb	r3, [r2, #1]
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    6230:	2001      	movs	r0, #1
				sys_flags.val.cap_update_end_flag = 1;
			}
			g_sys_cap.val.re_cap_rate_sum += deta_cap_rate;//放电容量校准,容量下降,池子增加
    6232:	4a10      	ldr	r2, [pc, #64]	; (6274 <Cap_Update_Check+0x314>)
    6234:	7dd3      	ldrb	r3, [r2, #23]
    6236:	b2c0      	uxtb	r0, r0
    6238:	181b      	adds	r3, r3, r0
    623a:	b25b      	sxtb	r3, r3
    623c:	75d3      	strb	r3, [r2, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val-deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate-deta_cap_rate;//修正soc值20161010zzysoc3
    623e:	7c93      	ldrb	r3, [r2, #18]
    6240:	1a18      	subs	r0, r3, r0
    6242:	b2c0      	uxtb	r0, r0
    6244:	7490      	strb	r0, [r2, #18]
		}
		sys_flags.val.re_cap_update_flag = false;
    6246:	4a04      	ldr	r2, [pc, #16]	; (6258 <Cap_Update_Check+0x2f8>)
    6248:	7853      	ldrb	r3, [r2, #1]
    624a:	2102      	movs	r1, #2
    624c:	438b      	bics	r3, r1
    624e:	7053      	strb	r3, [r2, #1]
	}
}
    6250:	bd70      	pop	{r4, r5, r6, pc}
    6252:	46c0      	nop			; (mov r8, r8)
    6254:	20000f0a 	.word	0x20000f0a
    6258:	20000f0c 	.word	0x20000f0c
    625c:	200001f4 	.word	0x200001f4
    6260:	200001e4 	.word	0x200001e4
    6264:	20000ec8 	.word	0x20000ec8
    6268:	200001ea 	.word	0x200001ea
    626c:	00001388 	.word	0x00001388
    6270:	00005f11 	.word	0x00005f11
    6274:	20000ecc 	.word	0x20000ecc
    6278:	20000d60 	.word	0x20000d60
    627c:	00009969 	.word	0x00009969
    6280:	200001e2 	.word	0x200001e2
    6284:	20000e14 	.word	0x20000e14
    6288:	000005af 	.word	0x000005af
    628c:	200001e6 	.word	0x200001e6
    6290:	200001f2 	.word	0x200001f2
    6294:	00000c7f 	.word	0x00000c7f
    6298:	200001e1 	.word	0x200001e1

0000629c <FullCap_Update>:
OUTPUT			: None
NOTICE			: 跟在电压补偿之后,根据cap_update_end_flag的状态进行判断是否进入更新
DATE			: 2016/06/24
*****************************************************************************/
void FullCap_Update(void)
{
    629c:	b510      	push	{r4, lr}
	uint32_t full_cap_temp;
	//假如允许最大容量更新,那么更新最大容量
	if(nADC_CURRENT <CUR_DCH_01C) //182 = 1A
    629e:	4b57      	ldr	r3, [pc, #348]	; (63fc <FullCap_Update+0x160>)
    62a0:	2200      	movs	r2, #0
    62a2:	5e9b      	ldrsh	r3, [r3, r2]
    62a4:	001a      	movs	r2, r3
    62a6:	32b6      	adds	r2, #182	; 0xb6
    62a8:	da3a      	bge.n	6320 <FullCap_Update+0x84>
	{
		if((nADC_TMONI_BAT_MAX <40)&&(nADC_TMONI_BAT_MIN >10))
    62aa:	4b55      	ldr	r3, [pc, #340]	; (6400 <FullCap_Update+0x164>)
    62ac:	881b      	ldrh	r3, [r3, #0]
    62ae:	2b27      	cmp	r3, #39	; 0x27
    62b0:	d827      	bhi.n	6302 <FullCap_Update+0x66>
    62b2:	4b54      	ldr	r3, [pc, #336]	; (6404 <FullCap_Update+0x168>)
    62b4:	881b      	ldrh	r3, [r3, #0]
    62b6:	2b0a      	cmp	r3, #10
    62b8:	d923      	bls.n	6302 <FullCap_Update+0x66>
		{
			temp_soc_err_cnt =0;
    62ba:	2200      	movs	r2, #0
    62bc:	4b52      	ldr	r3, [pc, #328]	; (6408 <FullCap_Update+0x16c>)
    62be:	701a      	strb	r2, [r3, #0]
			if(sys_flags.val.cap_update_end_flag == 1)
    62c0:	4b52      	ldr	r3, [pc, #328]	; (640c <FullCap_Update+0x170>)
    62c2:	785b      	ldrb	r3, [r3, #1]
    62c4:	06db      	lsls	r3, r3, #27
    62c6:	d400      	bmi.n	62ca <FullCap_Update+0x2e>
    62c8:	e097      	b.n	63fa <FullCap_Update+0x15e>
			{
				
				if(soc_fcc_save ==0)
    62ca:	4b51      	ldr	r3, [pc, #324]	; (6410 <FullCap_Update+0x174>)
    62cc:	781b      	ldrb	r3, [r3, #0]
    62ce:	2b00      	cmp	r3, #0
    62d0:	d10e      	bne.n	62f0 <FullCap_Update+0x54>
				{
					soc_fcc_save = 1;
    62d2:	3201      	adds	r2, #1
    62d4:	4b4e      	ldr	r3, [pc, #312]	; (6410 <FullCap_Update+0x174>)
    62d6:	701a      	strb	r2, [r3, #0]
					soc_fcc_reload = 0;
    62d8:	2300      	movs	r3, #0
    62da:	4a4e      	ldr	r2, [pc, #312]	; (6414 <FullCap_Update+0x178>)
    62dc:	7013      	strb	r3, [r2, #0]
					fullcap_reload_delay =0;
    62de:	4a4e      	ldr	r2, [pc, #312]	; (6418 <FullCap_Update+0x17c>)
    62e0:	7013      	strb	r3, [r2, #0]
					g_sys_cap.val.cap_val2 = g_sys_cap.val.cap_val;
    62e2:	4b4e      	ldr	r3, [pc, #312]	; (641c <FullCap_Update+0x180>)
    62e4:	685a      	ldr	r2, [r3, #4]
    62e6:	609a      	str	r2, [r3, #8]
					g_sys_cap.val.re_cap_rate2 = g_sys_cap.val.re_cap_rate;
    62e8:	7c9a      	ldrb	r2, [r3, #18]
    62ea:	b2d2      	uxtb	r2, r2
    62ec:	74da      	strb	r2, [r3, #19]
    62ee:	e084      	b.n	63fa <FullCap_Update+0x15e>
				}
				else
				{
					if(soc_fcc_reload  == 1)
    62f0:	4b48      	ldr	r3, [pc, #288]	; (6414 <FullCap_Update+0x178>)
    62f2:	781b      	ldrb	r3, [r3, #0]
    62f4:	2b01      	cmp	r3, #1
    62f6:	d000      	beq.n	62fa <FullCap_Update+0x5e>
    62f8:	e07f      	b.n	63fa <FullCap_Update+0x15e>
					{
						soc_fcc_save = 0;
    62fa:	2200      	movs	r2, #0
    62fc:	4b44      	ldr	r3, [pc, #272]	; (6410 <FullCap_Update+0x174>)
    62fe:	701a      	strb	r2, [r3, #0]
    6300:	e07b      	b.n	63fa <FullCap_Update+0x15e>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    6302:	4b41      	ldr	r3, [pc, #260]	; (6408 <FullCap_Update+0x16c>)
    6304:	781b      	ldrb	r3, [r3, #0]
    6306:	3301      	adds	r3, #1
    6308:	b2db      	uxtb	r3, r3
			if(temp_soc_err_cnt >3)
    630a:	2b03      	cmp	r3, #3
    630c:	d802      	bhi.n	6314 <FullCap_Update+0x78>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    630e:	4a3e      	ldr	r2, [pc, #248]	; (6408 <FullCap_Update+0x16c>)
    6310:	7013      	strb	r3, [r2, #0]
    6312:	e072      	b.n	63fa <FullCap_Update+0x15e>
			if(temp_soc_err_cnt >3)
			{
				temp_soc_err_cnt =0;
    6314:	2300      	movs	r3, #0
    6316:	4a3c      	ldr	r2, [pc, #240]	; (6408 <FullCap_Update+0x16c>)
    6318:	7013      	strb	r3, [r2, #0]
				soc_fcc_save = 0;
    631a:	4a3d      	ldr	r2, [pc, #244]	; (6410 <FullCap_Update+0x174>)
    631c:	7013      	strb	r3, [r2, #0]
    631e:	e06c      	b.n	63fa <FullCap_Update+0x15e>
			}
		}
	}
	else
	{
		if(nADC_CURRENT < CUR_CHG_01C)
    6320:	2bb5      	cmp	r3, #181	; 0xb5
    6322:	dc65      	bgt.n	63f0 <FullCap_Update+0x154>
		{
			if(soc_fcc_save == 1)
    6324:	4b3a      	ldr	r3, [pc, #232]	; (6410 <FullCap_Update+0x174>)
    6326:	781b      	ldrb	r3, [r3, #0]
    6328:	2b01      	cmp	r3, #1
    632a:	d166      	bne.n	63fa <FullCap_Update+0x15e>
			{
				soc_fcc_reload = 1;
    632c:	2201      	movs	r2, #1
    632e:	4b39      	ldr	r3, [pc, #228]	; (6414 <FullCap_Update+0x178>)
    6330:	701a      	strb	r2, [r3, #0]
			}

			if((soc_fcc_save == 1)&&(sys_flags.val.cap_update_end_flag == 1))
    6332:	4b36      	ldr	r3, [pc, #216]	; (640c <FullCap_Update+0x170>)
    6334:	785b      	ldrb	r3, [r3, #1]
    6336:	06db      	lsls	r3, r3, #27
    6338:	d55f      	bpl.n	63fa <FullCap_Update+0x15e>
			{
				full_cap_temp = g_sys_cap.val.full_cap >>3;
    633a:	4938      	ldr	r1, [pc, #224]	; (641c <FullCap_Update+0x180>)
    633c:	880a      	ldrh	r2, [r1, #0]
				if((g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val) > full_cap_temp)
    633e:	688b      	ldr	r3, [r1, #8]
    6340:	6849      	ldr	r1, [r1, #4]
    6342:	08d2      	lsrs	r2, r2, #3
    6344:	1a5b      	subs	r3, r3, r1
    6346:	429a      	cmp	r2, r3
    6348:	d243      	bcs.n	63d2 <FullCap_Update+0x136>
				{
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    634a:	2200      	movs	r2, #0
    634c:	4b30      	ldr	r3, [pc, #192]	; (6410 <FullCap_Update+0x174>)
    634e:	701a      	strb	r2, [r3, #0]
					if(afe_flags.val.afe_uv_flag== 0) //如果没有发生欠压保护就按原数据进行，发生了就按发生前的数据//修正soc值20161009zzysoc2
    6350:	4b33      	ldr	r3, [pc, #204]	; (6420 <FullCap_Update+0x184>)
    6352:	785b      	ldrb	r3, [r3, #1]
    6354:	07db      	lsls	r3, r3, #31
    6356:	d406      	bmi.n	6366 <FullCap_Update+0xca>
					{
						uv_cap_val = g_sys_cap.val.cap_val;
    6358:	4b30      	ldr	r3, [pc, #192]	; (641c <FullCap_Update+0x180>)
    635a:	6859      	ldr	r1, [r3, #4]
    635c:	4a31      	ldr	r2, [pc, #196]	; (6424 <FullCap_Update+0x188>)
    635e:	6011      	str	r1, [r2, #0]
						uv_re_cap_rate = g_sys_cap.val.re_cap_rate;
    6360:	7c9a      	ldrb	r2, [r3, #18]
    6362:	4b31      	ldr	r3, [pc, #196]	; (6428 <FullCap_Update+0x18c>)
    6364:	701a      	strb	r2, [r3, #0]
					}
					full_cap_temp = g_sys_cap.val.cap_val2 - uv_cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
    6366:	4c2d      	ldr	r4, [pc, #180]	; (641c <FullCap_Update+0x180>)
    6368:	68a2      	ldr	r2, [r4, #8]
    636a:	68e0      	ldr	r0, [r4, #12]
    636c:	4b2d      	ldr	r3, [pc, #180]	; (6424 <FullCap_Update+0x188>)
    636e:	681b      	ldr	r3, [r3, #0]
    6370:	1ad3      	subs	r3, r2, r3
    6372:	1a1b      	subs	r3, r3, r0
					full_cap_temp = full_cap_temp*100;
    6374:	2064      	movs	r0, #100	; 0x64
    6376:	4358      	muls	r0, r3
					full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - uv_re_cap_rate);
    6378:	7ce3      	ldrb	r3, [r4, #19]
    637a:	4a2b      	ldr	r2, [pc, #172]	; (6428 <FullCap_Update+0x18c>)
    637c:	7811      	ldrb	r1, [r2, #0]
    637e:	1a59      	subs	r1, r3, r1
    6380:	4b2a      	ldr	r3, [pc, #168]	; (642c <FullCap_Update+0x190>)
    6382:	4798      	blx	r3
					//                    soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
					//                    full_cap_temp = g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
					//                    full_cap_temp = full_cap_temp*100;
					//                    full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - g_sys_cap.val.re_cap_rate);

					if(full_cap_temp > g_sys_cap.val.full_cap)
    6384:	8823      	ldrh	r3, [r4, #0]
    6386:	b29b      	uxth	r3, r3
    6388:	4298      	cmp	r0, r3
    638a:	d910      	bls.n	63ae <FullCap_Update+0x112>
					{
						if((full_cap_temp - g_sys_cap.val.full_cap) < BAT_CAP_3PS)
    638c:	8823      	ldrh	r3, [r4, #0]
    638e:	1ac3      	subs	r3, r0, r3
    6390:	4a27      	ldr	r2, [pc, #156]	; (6430 <FullCap_Update+0x194>)
    6392:	4293      	cmp	r3, r2
    6394:	d808      	bhi.n	63a8 <FullCap_Update+0x10c>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    6396:	b280      	uxth	r0, r0
    6398:	8020      	strh	r0, [r4, #0]
							
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    639a:	8821      	ldrh	r1, [r4, #0]
    639c:	b289      	uxth	r1, r1
    639e:	2201      	movs	r2, #1
    63a0:	2002      	movs	r0, #2
    63a2:	4b24      	ldr	r3, [pc, #144]	; (6434 <FullCap_Update+0x198>)
    63a4:	4798      	blx	r3
    63a6:	e014      	b.n	63d2 <FullCap_Update+0x136>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    63a8:	4b1c      	ldr	r3, [pc, #112]	; (641c <FullCap_Update+0x180>)
    63aa:	881b      	ldrh	r3, [r3, #0]
    63ac:	e011      	b.n	63d2 <FullCap_Update+0x136>
							}
						}
					}
					else
					{
						if((g_sys_cap.val.full_cap - full_cap_temp) < BAT_CAP_3PS)
    63ae:	4b1b      	ldr	r3, [pc, #108]	; (641c <FullCap_Update+0x180>)
    63b0:	881b      	ldrh	r3, [r3, #0]
    63b2:	1a1b      	subs	r3, r3, r0
    63b4:	4a1e      	ldr	r2, [pc, #120]	; (6430 <FullCap_Update+0x194>)
    63b6:	4293      	cmp	r3, r2
    63b8:	d809      	bhi.n	63ce <FullCap_Update+0x132>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    63ba:	b280      	uxth	r0, r0
    63bc:	4b17      	ldr	r3, [pc, #92]	; (641c <FullCap_Update+0x180>)
    63be:	8018      	strh	r0, [r3, #0]
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    63c0:	8819      	ldrh	r1, [r3, #0]
    63c2:	b289      	uxth	r1, r1
    63c4:	2201      	movs	r2, #1
    63c6:	2002      	movs	r0, #2
    63c8:	4b1a      	ldr	r3, [pc, #104]	; (6434 <FullCap_Update+0x198>)
    63ca:	4798      	blx	r3
    63cc:	e001      	b.n	63d2 <FullCap_Update+0x136>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    63ce:	4b13      	ldr	r3, [pc, #76]	; (641c <FullCap_Update+0x180>)
    63d0:	881b      	ldrh	r3, [r3, #0]
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    63d2:	4b11      	ldr	r3, [pc, #68]	; (6418 <FullCap_Update+0x17c>)
    63d4:	781b      	ldrb	r3, [r3, #0]
    63d6:	3301      	adds	r3, #1
    63d8:	b2db      	uxtb	r3, r3
				if(fullcap_reload_delay >20)
    63da:	2b14      	cmp	r3, #20
    63dc:	d802      	bhi.n	63e4 <FullCap_Update+0x148>
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    63de:	4a0e      	ldr	r2, [pc, #56]	; (6418 <FullCap_Update+0x17c>)
    63e0:	7013      	strb	r3, [r2, #0]
    63e2:	e00a      	b.n	63fa <FullCap_Update+0x15e>
				if(fullcap_reload_delay >20)
				{
					fullcap_reload_delay =0;
    63e4:	2300      	movs	r3, #0
    63e6:	4a0c      	ldr	r2, [pc, #48]	; (6418 <FullCap_Update+0x17c>)
    63e8:	7013      	strb	r3, [r2, #0]
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    63ea:	4a09      	ldr	r2, [pc, #36]	; (6410 <FullCap_Update+0x174>)
    63ec:	7013      	strb	r3, [r2, #0]
    63ee:	e004      	b.n	63fa <FullCap_Update+0x15e>

			}
		}
		else
		{
			soc_fcc_save = 0;
    63f0:	2300      	movs	r3, #0
    63f2:	4a07      	ldr	r2, [pc, #28]	; (6410 <FullCap_Update+0x174>)
    63f4:	7013      	strb	r3, [r2, #0]
			soc_fcc_reload =0;
    63f6:	4a07      	ldr	r2, [pc, #28]	; (6414 <FullCap_Update+0x178>)
    63f8:	7013      	strb	r3, [r2, #0]
		}
	}
}
    63fa:	bd10      	pop	{r4, pc}
    63fc:	20000f0a 	.word	0x20000f0a
    6400:	20000f70 	.word	0x20000f70
    6404:	20000e14 	.word	0x20000e14
    6408:	200001f1 	.word	0x200001f1
    640c:	20000f0c 	.word	0x20000f0c
    6410:	200001e0 	.word	0x200001e0
    6414:	200001e3 	.word	0x200001e3
    6418:	200001ec 	.word	0x200001ec
    641c:	20000ecc 	.word	0x20000ecc
    6420:	20000f78 	.word	0x20000f78
    6424:	200001f8 	.word	0x200001f8
    6428:	200001f0 	.word	0x200001f0
    642c:	00009855 	.word	0x00009855
    6430:	000004af 	.word	0x000004af
    6434:	000054a1 	.word	0x000054a1

00006438 <SOC_FLASH_Save>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SOC_FLASH_Save(void)
{
    6438:	b510      	push	{r4, lr}
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
    643a:	4a21      	ldr	r2, [pc, #132]	; (64c0 <SOC_FLASH_Save+0x88>)
    643c:	7c93      	ldrb	r3, [r2, #18]
    643e:	7d12      	ldrb	r2, [r2, #20]
    6440:	b2db      	uxtb	r3, r3
    6442:	4293      	cmp	r3, r2
    6444:	d91a      	bls.n	647c <SOC_FLASH_Save+0x44>
    6446:	4a1e      	ldr	r2, [pc, #120]	; (64c0 <SOC_FLASH_Save+0x88>)
    6448:	7c93      	ldrb	r3, [r2, #18]
    644a:	7d12      	ldrb	r2, [r2, #20]
    644c:	1a9b      	subs	r3, r3, r2
    644e:	2b00      	cmp	r3, #0
    6450:	dd14      	ble.n	647c <SOC_FLASH_Save+0x44>
	{
		cap_save_delay_cnt++;
    6452:	4b1c      	ldr	r3, [pc, #112]	; (64c4 <SOC_FLASH_Save+0x8c>)
    6454:	781b      	ldrb	r3, [r3, #0]
    6456:	3301      	adds	r3, #1
    6458:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    645a:	2b0a      	cmp	r3, #10
    645c:	d802      	bhi.n	6464 <SOC_FLASH_Save+0x2c>
*****************************************************************************/
void SOC_FLASH_Save(void)
{
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
	{
		cap_save_delay_cnt++;
    645e:	4a19      	ldr	r2, [pc, #100]	; (64c4 <SOC_FLASH_Save+0x8c>)
    6460:	7013      	strb	r3, [r2, #0]
    6462:	e00b      	b.n	647c <SOC_FLASH_Save+0x44>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    6464:	2200      	movs	r2, #0
    6466:	4b17      	ldr	r3, [pc, #92]	; (64c4 <SOC_FLASH_Save+0x8c>)
    6468:	701a      	strb	r2, [r3, #0]

			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    646a:	4b15      	ldr	r3, [pc, #84]	; (64c0 <SOC_FLASH_Save+0x88>)
    646c:	7c9a      	ldrb	r2, [r3, #18]
    646e:	b2d2      	uxtb	r2, r2
    6470:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    6472:	7c99      	ldrb	r1, [r3, #18]
    6474:	2200      	movs	r2, #0
    6476:	2001      	movs	r0, #1
    6478:	4b13      	ldr	r3, [pc, #76]	; (64c8 <SOC_FLASH_Save+0x90>)
    647a:	4798      	blx	r3
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
    647c:	4a10      	ldr	r2, [pc, #64]	; (64c0 <SOC_FLASH_Save+0x88>)
    647e:	7c93      	ldrb	r3, [r2, #18]
    6480:	7d12      	ldrb	r2, [r2, #20]
    6482:	b2db      	uxtb	r3, r3
    6484:	4293      	cmp	r3, r2
    6486:	d21a      	bcs.n	64be <SOC_FLASH_Save+0x86>
    6488:	4a0d      	ldr	r2, [pc, #52]	; (64c0 <SOC_FLASH_Save+0x88>)
    648a:	7d13      	ldrb	r3, [r2, #20]
    648c:	7c92      	ldrb	r2, [r2, #18]
    648e:	1a9b      	subs	r3, r3, r2
    6490:	2b00      	cmp	r3, #0
    6492:	dd14      	ble.n	64be <SOC_FLASH_Save+0x86>
	{
		cap_save_delay_cnt ++;
    6494:	4b0b      	ldr	r3, [pc, #44]	; (64c4 <SOC_FLASH_Save+0x8c>)
    6496:	781b      	ldrb	r3, [r3, #0]
    6498:	3301      	adds	r3, #1
    649a:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    649c:	2b0a      	cmp	r3, #10
    649e:	d802      	bhi.n	64a6 <SOC_FLASH_Save+0x6e>
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
	{
		cap_save_delay_cnt ++;
    64a0:	4a08      	ldr	r2, [pc, #32]	; (64c4 <SOC_FLASH_Save+0x8c>)
    64a2:	7013      	strb	r3, [r2, #0]
    64a4:	e00b      	b.n	64be <SOC_FLASH_Save+0x86>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    64a6:	2200      	movs	r2, #0
    64a8:	4b06      	ldr	r3, [pc, #24]	; (64c4 <SOC_FLASH_Save+0x8c>)
    64aa:	701a      	strb	r2, [r3, #0]
			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    64ac:	4b04      	ldr	r3, [pc, #16]	; (64c0 <SOC_FLASH_Save+0x88>)
    64ae:	7c9a      	ldrb	r2, [r3, #18]
    64b0:	b2d2      	uxtb	r2, r2
    64b2:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    64b4:	7c99      	ldrb	r1, [r3, #18]
    64b6:	2200      	movs	r2, #0
    64b8:	2001      	movs	r0, #1
    64ba:	4b03      	ldr	r3, [pc, #12]	; (64c8 <SOC_FLASH_Save+0x90>)
    64bc:	4798      	blx	r3
		}
	}
}
    64be:	bd10      	pop	{r4, pc}
    64c0:	20000ecc 	.word	0x20000ecc
    64c4:	200001e8 	.word	0x200001e8
    64c8:	000054a1 	.word	0x000054a1

000064cc <BatCycleProc>:
NOTICE			: 循环次数分为3类,常规循环:累计超过7%的放电容量,记录1次.
NOTICE          : 深度放电:电压低于3V|连续放电超过50%,记录一次.深度充电:电压高于4.1V|连续充电超过50%记录一次.
DATE			: 2016/06/27
*****************************************************************************/
void BatCycleProc(void)
{
    64cc:	b510      	push	{r4, lr}
	uint8_t soc_rate;
	//常规循环
	if((nADC_CURRENT <CURRENT_DCH_05A)&&(g_sys_cap.val.cycle_record_flag ==0))
    64ce:	4b86      	ldr	r3, [pc, #536]	; (66e8 <BatCycleProc+0x21c>)
    64d0:	7e1b      	ldrb	r3, [r3, #24]
    64d2:	2b00      	cmp	r3, #0
    64d4:	d131      	bne.n	653a <BatCycleProc+0x6e>
	{
		if(g_sys_cap.val.re_cap_rate_record <g_sys_cap.val.re_cap_rate)
    64d6:	4a84      	ldr	r2, [pc, #528]	; (66e8 <BatCycleProc+0x21c>)
    64d8:	7d93      	ldrb	r3, [r2, #22]
    64da:	7c92      	ldrb	r2, [r2, #18]
    64dc:	b2db      	uxtb	r3, r3
    64de:	4293      	cmp	r3, r2
    64e0:	d204      	bcs.n	64ec <BatCycleProc+0x20>
		{
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    64e2:	4a81      	ldr	r2, [pc, #516]	; (66e8 <BatCycleProc+0x21c>)
    64e4:	7c93      	ldrb	r3, [r2, #18]
    64e6:	b2db      	uxtb	r3, r3
    64e8:	7593      	strb	r3, [r2, #22]
    64ea:	e029      	b.n	6540 <BatCycleProc+0x74>
		}
		else
		{
			//在放电状态,进行上次放电容量 - 当前放电容量 ,大于等于1%自然会存入
			soc_rate =g_sys_cap.val.re_cap_rate_record - g_sys_cap.val.re_cap_rate;
    64ec:	497e      	ldr	r1, [pc, #504]	; (66e8 <BatCycleProc+0x21c>)
    64ee:	7d88      	ldrb	r0, [r1, #22]
    64f0:	7c8b      	ldrb	r3, [r1, #18]
			g_sys_cap.val.re_cap_rate_sum += soc_rate;
    64f2:	7dca      	ldrb	r2, [r1, #23]
    64f4:	b252      	sxtb	r2, r2
    64f6:	1ad3      	subs	r3, r2, r3
    64f8:	18c3      	adds	r3, r0, r3
    64fa:	b25b      	sxtb	r3, r3
    64fc:	75cb      	strb	r3, [r1, #23]
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    64fe:	7c8b      	ldrb	r3, [r1, #18]
    6500:	b2db      	uxtb	r3, r3
    6502:	758b      	strb	r3, [r1, #22]
			//一般来说,电压校准不会超过这个值,如果超过了7%误差值,只能当做是一次放电.除非电压补偿超过了14%
			//如果为负,那么需要等到转正了才能减少--电压补偿原因
			if(g_sys_cap.val.re_cap_rate_sum >6)
    6504:	7dcb      	ldrb	r3, [r1, #23]
    6506:	b25b      	sxtb	r3, r3
    6508:	2b06      	cmp	r3, #6
    650a:	dd19      	ble.n	6540 <BatCycleProc+0x74>
			{
				if(g_sys_cap.val.re_cap_rate_sum >100)//数据异常,不应该记录,软件防死
    650c:	7dcb      	ldrb	r3, [r1, #23]
    650e:	b25b      	sxtb	r3, r3
    6510:	2b64      	cmp	r3, #100	; 0x64
    6512:	dd01      	ble.n	6518 <BatCycleProc+0x4c>
				{
					g_sys_cap.val.re_cap_rate_sum =0;
    6514:	2200      	movs	r2, #0
    6516:	75ca      	strb	r2, [r1, #23]
				}
				//                soc_rate= g_sys_cap.val.re_cap_rate_sum/7;
				g_sys_cap.val.bat_cycle_cnt+= 1;
    6518:	4c73      	ldr	r4, [pc, #460]	; (66e8 <BatCycleProc+0x21c>)
    651a:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
    651c:	3301      	adds	r3, #1
    651e:	b29b      	uxth	r3, r3
    6520:	84a3      	strh	r3, [r4, #36]	; 0x24
				g_sys_cap.val.re_cap_rate_sum =0;//除了上电不进行清0
    6522:	2300      	movs	r3, #0
    6524:	75e3      	strb	r3, [r4, #23]
				EEPROM_Write_DATA(EEPROM_INDEX_CYCLE,g_sys_cap.val.bat_cycle_cnt,1);
    6526:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
    6528:	b289      	uxth	r1, r1
    652a:	2201      	movs	r2, #1
    652c:	2004      	movs	r0, #4
    652e:	4b6f      	ldr	r3, [pc, #444]	; (66ec <BatCycleProc+0x220>)
    6530:	4798      	blx	r3
				g_sys_cap.val.cycle_record_flag = g_sys_cap.val.re_cap_rate;//记录一次以后,不再记录,等待下次记录时机，为0也不担心
    6532:	7ca3      	ldrb	r3, [r4, #18]
    6534:	b2db      	uxtb	r3, r3
    6536:	7623      	strb	r3, [r4, #24]
    6538:	e002      	b.n	6540 <BatCycleProc+0x74>
			}
		}
	}
	else
	{
		g_sys_cap.val.re_cap_rate_record =0;//不在放电归0,保证放电可以正常记录
    653a:	2200      	movs	r2, #0
    653c:	4b6a      	ldr	r3, [pc, #424]	; (66e8 <BatCycleProc+0x21c>)
    653e:	759a      	strb	r2, [r3, #22]
	}
	
	
	if(nADC_CURRENT >CUR_CHG_01C)
    6540:	4b6b      	ldr	r3, [pc, #428]	; (66f0 <BatCycleProc+0x224>)
    6542:	2200      	movs	r2, #0
    6544:	5e9b      	ldrsh	r3, [r3, r2]
    6546:	2bb6      	cmp	r3, #182	; 0xb6
    6548:	dd11      	ble.n	656e <BatCycleProc+0xa2>
	{
		if(g_sys_cap.val.cycle_record_flag >0)
    654a:	4b67      	ldr	r3, [pc, #412]	; (66e8 <BatCycleProc+0x21c>)
    654c:	7e1b      	ldrb	r3, [r3, #24]
    654e:	2b00      	cmp	r3, #0
    6550:	d00d      	beq.n	656e <BatCycleProc+0xa2>
		{
			//在记录循环次数以后,累计充电时间超过10分钟,清除记录标志,方法2.
			chg_record_cnt++;
    6552:	4a68      	ldr	r2, [pc, #416]	; (66f4 <BatCycleProc+0x228>)
    6554:	8813      	ldrh	r3, [r2, #0]
    6556:	3301      	adds	r3, #1
    6558:	b29b      	uxth	r3, r3
    655a:	8013      	strh	r3, [r2, #0]
			if(chg_record_cnt >2400)  //240 = 1min
    655c:	2296      	movs	r2, #150	; 0x96
    655e:	0112      	lsls	r2, r2, #4
    6560:	4293      	cmp	r3, r2
    6562:	d904      	bls.n	656e <BatCycleProc+0xa2>
			{
				g_sys_cap.val.cycle_record_flag =0;
    6564:	2300      	movs	r3, #0
    6566:	4a60      	ldr	r2, [pc, #384]	; (66e8 <BatCycleProc+0x21c>)
    6568:	7613      	strb	r3, [r2, #24]
				chg_record_cnt =0;
    656a:	4a62      	ldr	r2, [pc, #392]	; (66f4 <BatCycleProc+0x228>)
    656c:	8013      	strh	r3, [r2, #0]
	}
	
	//深度放电
	if(nADC_CURRENT <CURRENT_DCH_05A)
	{
		if(g_sys_cap.val.deep_cycle_rate_record <g_sys_cap.val.re_cap_rate)
    656e:	4a5e      	ldr	r2, [pc, #376]	; (66e8 <BatCycleProc+0x21c>)
    6570:	7e53      	ldrb	r3, [r2, #25]
    6572:	7c92      	ldrb	r2, [r2, #18]
    6574:	b2db      	uxtb	r3, r3
    6576:	4293      	cmp	r3, r2
    6578:	d203      	bcs.n	6582 <BatCycleProc+0xb6>
		{
			g_sys_cap.val.deep_cycle_rate_record = g_sys_cap.val.re_cap_rate;
    657a:	4a5b      	ldr	r2, [pc, #364]	; (66e8 <BatCycleProc+0x21c>)
    657c:	7c93      	ldrb	r3, [r2, #18]
    657e:	b2db      	uxtb	r3, r3
    6580:	7653      	strb	r3, [r2, #25]
		}
		soc_rate = g_sys_cap.val.deep_cycle_rate_record -g_sys_cap.val.re_cap_rate;
    6582:	4959      	ldr	r1, [pc, #356]	; (66e8 <BatCycleProc+0x21c>)
    6584:	7e4a      	ldrb	r2, [r1, #25]
    6586:	7c88      	ldrb	r0, [r1, #18]
		g_sys_cap.val.deep_rate_sum += soc_rate;
    6588:	7e8b      	ldrb	r3, [r1, #26]
    658a:	189b      	adds	r3, r3, r2
    658c:	1a1b      	subs	r3, r3, r0
    658e:	b2db      	uxtb	r3, r3
    6590:	768b      	strb	r3, [r1, #26]
		if(g_sys_cap.val.deep_rate_sum >50)
    6592:	7e8b      	ldrb	r3, [r1, #26]
    6594:	b2db      	uxtb	r3, r3
    6596:	2b32      	cmp	r3, #50	; 0x32
    6598:	d90b      	bls.n	65b2 <BatCycleProc+0xe6>
		{
			g_sys_cap.val.deep_dch_cycle_cnt++;
    659a:	8ccb      	ldrh	r3, [r1, #38]	; 0x26
    659c:	3301      	adds	r3, #1
    659e:	b29b      	uxth	r3, r3
    65a0:	84cb      	strh	r3, [r1, #38]	; 0x26
			g_sys_cap.val.deep_rate_sum =0;//20160815  AID 增加清0
    65a2:	2300      	movs	r3, #0
    65a4:	768b      	strb	r3, [r1, #26]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    65a6:	8cc9      	ldrh	r1, [r1, #38]	; 0x26
    65a8:	b289      	uxth	r1, r1
    65aa:	2201      	movs	r2, #1
    65ac:	2006      	movs	r0, #6
    65ae:	4b4f      	ldr	r3, [pc, #316]	; (66ec <BatCycleProc+0x220>)
    65b0:	4798      	blx	r3
		if(nADC_CURRENT >CUR_CHG_01C)
		{
			g_sys_cap.val.deep_rate_sum =0;
		}
	}
	if(nADC_CELL_MIN <VCELL_DEEP_DCH)
    65b2:	4b51      	ldr	r3, [pc, #324]	; (66f8 <BatCycleProc+0x22c>)
    65b4:	881b      	ldrh	r3, [r3, #0]
    65b6:	4a51      	ldr	r2, [pc, #324]	; (66fc <BatCycleProc+0x230>)
    65b8:	4293      	cmp	r3, r2
    65ba:	d821      	bhi.n	6600 <BatCycleProc+0x134>
	{
		if(g_sys_cap.val.deep_dch_volt_delay <200)
    65bc:	4b4a      	ldr	r3, [pc, #296]	; (66e8 <BatCycleProc+0x21c>)
    65be:	7edb      	ldrb	r3, [r3, #27]
    65c0:	b2db      	uxtb	r3, r3
    65c2:	2bc7      	cmp	r3, #199	; 0xc7
    65c4:	d804      	bhi.n	65d0 <BatCycleProc+0x104>
		{
			g_sys_cap.val.deep_dch_volt_delay++;
    65c6:	4a48      	ldr	r2, [pc, #288]	; (66e8 <BatCycleProc+0x21c>)
    65c8:	7ed3      	ldrb	r3, [r2, #27]
    65ca:	3301      	adds	r3, #1
    65cc:	b2db      	uxtb	r3, r3
    65ce:	76d3      	strb	r3, [r2, #27]
		}
		if(g_sys_cap.val.deep_dch_volt_delay>50)
    65d0:	4b45      	ldr	r3, [pc, #276]	; (66e8 <BatCycleProc+0x21c>)
    65d2:	7edb      	ldrb	r3, [r3, #27]
    65d4:	b2db      	uxtb	r3, r3
    65d6:	2b32      	cmp	r3, #50	; 0x32
    65d8:	d921      	bls.n	661e <BatCycleProc+0x152>
		{
			if(g_sys_cap.val.deep_dch_volt_delay <100)
    65da:	4b43      	ldr	r3, [pc, #268]	; (66e8 <BatCycleProc+0x21c>)
    65dc:	7edb      	ldrb	r3, [r3, #27]
    65de:	b2db      	uxtb	r3, r3
    65e0:	2b63      	cmp	r3, #99	; 0x63
    65e2:	d81c      	bhi.n	661e <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay = 200;
    65e4:	4a40      	ldr	r2, [pc, #256]	; (66e8 <BatCycleProc+0x21c>)
    65e6:	23c8      	movs	r3, #200	; 0xc8
    65e8:	76d3      	strb	r3, [r2, #27]
				g_sys_cap.val.deep_dch_cycle_cnt++;
    65ea:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
    65ec:	3301      	adds	r3, #1
    65ee:	b29b      	uxth	r3, r3
    65f0:	84d3      	strh	r3, [r2, #38]	; 0x26
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    65f2:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    65f4:	b289      	uxth	r1, r1
    65f6:	2201      	movs	r2, #1
    65f8:	2006      	movs	r0, #6
    65fa:	4b3c      	ldr	r3, [pc, #240]	; (66ec <BatCycleProc+0x220>)
    65fc:	4798      	blx	r3
    65fe:	e00e      	b.n	661e <BatCycleProc+0x152>
			}
		}
	}
	else
	{
		if(nADC_CELL_MIN >VCELL_DEEP_DCH_CLEAR)
    6600:	4a3f      	ldr	r2, [pc, #252]	; (6700 <BatCycleProc+0x234>)
    6602:	4293      	cmp	r3, r2
    6604:	d903      	bls.n	660e <BatCycleProc+0x142>
		{
			g_sys_cap.val.deep_dch_volt_delay =0;
    6606:	2200      	movs	r2, #0
    6608:	4b37      	ldr	r3, [pc, #220]	; (66e8 <BatCycleProc+0x21c>)
    660a:	76da      	strb	r2, [r3, #27]
    660c:	e007      	b.n	661e <BatCycleProc+0x152>
		}
		else
		{
			if(g_sys_cap.val.deep_dch_volt_delay<200)
    660e:	4b36      	ldr	r3, [pc, #216]	; (66e8 <BatCycleProc+0x21c>)
    6610:	7edb      	ldrb	r3, [r3, #27]
    6612:	b2db      	uxtb	r3, r3
    6614:	2bc7      	cmp	r3, #199	; 0xc7
    6616:	d802      	bhi.n	661e <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay =0;
    6618:	2200      	movs	r2, #0
    661a:	4b33      	ldr	r3, [pc, #204]	; (66e8 <BatCycleProc+0x21c>)
    661c:	76da      	strb	r2, [r3, #27]
			}
		}
	}
	//深度充电
	if(nADC_CURRENT >CUR_CHG_01C)
    661e:	4b34      	ldr	r3, [pc, #208]	; (66f0 <BatCycleProc+0x224>)
    6620:	2200      	movs	r2, #0
    6622:	5e9b      	ldrsh	r3, [r3, r2]
    6624:	2bb6      	cmp	r3, #182	; 0xb6
    6626:	dd22      	ble.n	666e <BatCycleProc+0x1a2>
	{
		if(g_sys_cap.val.deep_cycle_chg_record >g_sys_cap.val.re_cap_rate)
    6628:	4a2f      	ldr	r2, [pc, #188]	; (66e8 <BatCycleProc+0x21c>)
    662a:	7f13      	ldrb	r3, [r2, #28]
    662c:	7c92      	ldrb	r2, [r2, #18]
    662e:	b2db      	uxtb	r3, r3
    6630:	4293      	cmp	r3, r2
    6632:	d903      	bls.n	663c <BatCycleProc+0x170>
		{
			g_sys_cap.val.deep_cycle_chg_record = g_sys_cap.val.re_cap_rate;
    6634:	4a2c      	ldr	r2, [pc, #176]	; (66e8 <BatCycleProc+0x21c>)
    6636:	7c93      	ldrb	r3, [r2, #18]
    6638:	b2db      	uxtb	r3, r3
    663a:	7713      	strb	r3, [r2, #28]
		}
		soc_rate = g_sys_cap.val.re_cap_rate -g_sys_cap.val.deep_cycle_chg_record;
    663c:	492a      	ldr	r1, [pc, #168]	; (66e8 <BatCycleProc+0x21c>)
    663e:	7c8a      	ldrb	r2, [r1, #18]
    6640:	7f08      	ldrb	r0, [r1, #28]
		g_sys_cap.val.deep_rate_chgsum += soc_rate;
    6642:	7f4b      	ldrb	r3, [r1, #29]
    6644:	189b      	adds	r3, r3, r2
    6646:	1a1b      	subs	r3, r3, r0
    6648:	b2db      	uxtb	r3, r3
    664a:	774b      	strb	r3, [r1, #29]
		if(g_sys_cap.val.deep_rate_chgsum >50)
    664c:	7f4b      	ldrb	r3, [r1, #29]
    664e:	b2db      	uxtb	r3, r3
    6650:	2b32      	cmp	r3, #50	; 0x32
    6652:	d911      	bls.n	6678 <BatCycleProc+0x1ac>
		{
			g_sys_cap.val.deep_chg_cycle_cnt++;
    6654:	8d0b      	ldrh	r3, [r1, #40]	; 0x28
    6656:	3301      	adds	r3, #1
    6658:	b29b      	uxth	r3, r3
    665a:	850b      	strh	r3, [r1, #40]	; 0x28
			g_sys_cap.val.deep_rate_chgsum =0;//20160815  AID 增加清0
    665c:	2300      	movs	r3, #0
    665e:	774b      	strb	r3, [r1, #29]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    6660:	8d09      	ldrh	r1, [r1, #40]	; 0x28
    6662:	b289      	uxth	r1, r1
    6664:	2201      	movs	r2, #1
    6666:	2008      	movs	r0, #8
    6668:	4b20      	ldr	r3, [pc, #128]	; (66ec <BatCycleProc+0x220>)
    666a:	4798      	blx	r3
    666c:	e004      	b.n	6678 <BatCycleProc+0x1ac>
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_chg_record =100;
    666e:	4b1e      	ldr	r3, [pc, #120]	; (66e8 <BatCycleProc+0x21c>)
    6670:	2264      	movs	r2, #100	; 0x64
    6672:	771a      	strb	r2, [r3, #28]
		if(nADC_CURRENT <CURRENT_DCH_05A)
		{
			g_sys_cap.val.deep_rate_chgsum =0;
    6674:	2200      	movs	r2, #0
    6676:	775a      	strb	r2, [r3, #29]
		}
	}
	
	if(nADC_CELL_MAX >VCELL_DEEP_HIGH_CHG)
    6678:	4b22      	ldr	r3, [pc, #136]	; (6704 <BatCycleProc+0x238>)
    667a:	881b      	ldrh	r3, [r3, #0]
    667c:	4a22      	ldr	r2, [pc, #136]	; (6708 <BatCycleProc+0x23c>)
    667e:	4293      	cmp	r3, r2
    6680:	d921      	bls.n	66c6 <BatCycleProc+0x1fa>
	{
		if(g_sys_cap.val.deep_chg_volt_delay <200)
    6682:	4b19      	ldr	r3, [pc, #100]	; (66e8 <BatCycleProc+0x21c>)
    6684:	7f9b      	ldrb	r3, [r3, #30]
    6686:	b2db      	uxtb	r3, r3
    6688:	2bc7      	cmp	r3, #199	; 0xc7
    668a:	d804      	bhi.n	6696 <BatCycleProc+0x1ca>
		{
			g_sys_cap.val.deep_chg_volt_delay++;
    668c:	4a16      	ldr	r2, [pc, #88]	; (66e8 <BatCycleProc+0x21c>)
    668e:	7f93      	ldrb	r3, [r2, #30]
    6690:	3301      	adds	r3, #1
    6692:	b2db      	uxtb	r3, r3
    6694:	7793      	strb	r3, [r2, #30]
		}
		if(g_sys_cap.val.deep_chg_volt_delay>50)
    6696:	4b14      	ldr	r3, [pc, #80]	; (66e8 <BatCycleProc+0x21c>)
    6698:	7f9b      	ldrb	r3, [r3, #30]
    669a:	b2db      	uxtb	r3, r3
    669c:	2b32      	cmp	r3, #50	; 0x32
    669e:	d921      	bls.n	66e4 <BatCycleProc+0x218>
		{
			if(g_sys_cap.val.deep_chg_volt_delay <100)
    66a0:	4b11      	ldr	r3, [pc, #68]	; (66e8 <BatCycleProc+0x21c>)
    66a2:	7f9b      	ldrb	r3, [r3, #30]
    66a4:	b2db      	uxtb	r3, r3
    66a6:	2b63      	cmp	r3, #99	; 0x63
    66a8:	d81c      	bhi.n	66e4 <BatCycleProc+0x218>
			{
				g_sys_cap.val.deep_chg_volt_delay = 200;
    66aa:	4a0f      	ldr	r2, [pc, #60]	; (66e8 <BatCycleProc+0x21c>)
    66ac:	23c8      	movs	r3, #200	; 0xc8
    66ae:	7793      	strb	r3, [r2, #30]
				g_sys_cap.val.deep_chg_cycle_cnt++;
    66b0:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    66b2:	3301      	adds	r3, #1
    66b4:	b29b      	uxth	r3, r3
    66b6:	8513      	strh	r3, [r2, #40]	; 0x28
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    66b8:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    66ba:	b289      	uxth	r1, r1
    66bc:	2201      	movs	r2, #1
    66be:	2008      	movs	r0, #8
    66c0:	4b0a      	ldr	r3, [pc, #40]	; (66ec <BatCycleProc+0x220>)
    66c2:	4798      	blx	r3
    66c4:	e00e      	b.n	66e4 <BatCycleProc+0x218>
			}
		}
	}
	else
	{
		if(nADC_CELL_MAX <VCELL_DEEP_CHG_CLEAR)
    66c6:	4a11      	ldr	r2, [pc, #68]	; (670c <BatCycleProc+0x240>)
    66c8:	4293      	cmp	r3, r2
    66ca:	d803      	bhi.n	66d4 <BatCycleProc+0x208>
		{
			g_sys_cap.val.deep_chg_volt_delay =0;
    66cc:	2200      	movs	r2, #0
    66ce:	4b06      	ldr	r3, [pc, #24]	; (66e8 <BatCycleProc+0x21c>)
    66d0:	779a      	strb	r2, [r3, #30]
    66d2:	e007      	b.n	66e4 <BatCycleProc+0x218>
		}
		else
		{
			if(g_sys_cap.val.deep_chg_volt_delay<200)
    66d4:	4b04      	ldr	r3, [pc, #16]	; (66e8 <BatCycleProc+0x21c>)
    66d6:	7f9b      	ldrb	r3, [r3, #30]
    66d8:	b2db      	uxtb	r3, r3
    66da:	2bc7      	cmp	r3, #199	; 0xc7
    66dc:	d802      	bhi.n	66e4 <BatCycleProc+0x218>
			{
				g_sys_cap.val.deep_chg_volt_delay =0;
    66de:	2200      	movs	r2, #0
    66e0:	4b01      	ldr	r3, [pc, #4]	; (66e8 <BatCycleProc+0x21c>)
    66e2:	779a      	strb	r2, [r3, #30]
			}
		}
	}
    66e4:	bd10      	pop	{r4, pc}
    66e6:	46c0      	nop			; (mov r8, r8)
    66e8:	20000ecc 	.word	0x20000ecc
    66ec:	000054a1 	.word	0x000054a1
    66f0:	20000f0a 	.word	0x20000f0a
    66f4:	200001ee 	.word	0x200001ee
    66f8:	20000eca 	.word	0x20000eca
    66fc:	00002665 	.word	0x00002665
    6700:	00002cc9 	.word	0x00002cc9
    6704:	20000ef8 	.word	0x20000ef8
    6708:	00003479 	.word	0x00003479
    670c:	00002f5b 	.word	0x00002f5b

00006710 <NormalCapacityProc>:
OUTPUT			: None
NOTICE			: 未完成
DATE			: 2016/06/24
*****************************************************************************/
void NormalCapacityProc(void)
{
    6710:	b570      	push	{r4, r5, r6, lr}
	static bool  power_first_flag = false;

	uint32_t capacity_volt;
	uint32_t temp = 0;
	//开机输入容量值
	if(Total_VBAT > 6553)
    6712:	4b47      	ldr	r3, [pc, #284]	; (6830 <NormalCapacityProc+0x120>)
    6714:	881b      	ldrh	r3, [r3, #0]
    6716:	4a47      	ldr	r2, [pc, #284]	; (6834 <NormalCapacityProc+0x124>)
    6718:	4293      	cmp	r3, r2
    671a:	d92a      	bls.n	6772 <NormalCapacityProc+0x62>
	{
		if((power_first_flag == false) && (afe_flags.val.afe_uv_flag == 0))
    671c:	4a46      	ldr	r2, [pc, #280]	; (6838 <NormalCapacityProc+0x128>)
    671e:	7812      	ldrb	r2, [r2, #0]
    6720:	2a00      	cmp	r2, #0
    6722:	d126      	bne.n	6772 <NormalCapacityProc+0x62>
    6724:	4a45      	ldr	r2, [pc, #276]	; (683c <NormalCapacityProc+0x12c>)
    6726:	7852      	ldrb	r2, [r2, #1]
    6728:	07d2      	lsls	r2, r2, #31
    672a:	d422      	bmi.n	6772 <NormalCapacityProc+0x62>
		{
			if(flash_flags.val.re_cap_update_flag == 0)
    672c:	4a44      	ldr	r2, [pc, #272]	; (6840 <NormalCapacityProc+0x130>)
    672e:	7812      	ldrb	r2, [r2, #0]
    6730:	07d2      	lsls	r2, r2, #31
    6732:	d411      	bmi.n	6758 <NormalCapacityProc+0x48>
			{
				// 6553 = 2.0V   8519 = 2.6V  13762 = 4.2V  SUB = 73400/100 = 52
				//电压查表
				capacity_volt = (uint32_t)Total_VBAT * 5000 / 16384;
				g_sys_cap.val.re_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    6734:	4843      	ldr	r0, [pc, #268]	; (6844 <NormalCapacityProc+0x134>)
    6736:	4358      	muls	r0, r3
    6738:	0b80      	lsrs	r0, r0, #14
    673a:	4b43      	ldr	r3, [pc, #268]	; (6848 <NormalCapacityProc+0x138>)
    673c:	4798      	blx	r3
    673e:	4c43      	ldr	r4, [pc, #268]	; (684c <NormalCapacityProc+0x13c>)
    6740:	74a0      	strb	r0, [r4, #18]

				EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL, g_sys_cap.val.re_cap_rate, 0);
    6742:	7ca1      	ldrb	r1, [r4, #18]
    6744:	2200      	movs	r2, #0
    6746:	2001      	movs	r0, #1
    6748:	4b41      	ldr	r3, [pc, #260]	; (6850 <NormalCapacityProc+0x140>)
    674a:	4798      	blx	r3
				g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    674c:	7ca3      	ldrb	r3, [r4, #18]
    674e:	b2db      	uxtb	r3, r3
    6750:	7523      	strb	r3, [r4, #20]
				g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    6752:	7ca3      	ldrb	r3, [r4, #18]
    6754:	b2db      	uxtb	r3, r3
    6756:	7563      	strb	r3, [r4, #21]
			}
			temp = g_sys_cap.val.re_cap_rate;
    6758:	4c3c      	ldr	r4, [pc, #240]	; (684c <NormalCapacityProc+0x13c>)
    675a:	7ca0      	ldrb	r0, [r4, #18]
			temp = temp * g_sys_cap.val.full_cap / 100;
    675c:	8823      	ldrh	r3, [r4, #0]
    675e:	4358      	muls	r0, r3
			//	        	temp = ~temp;  // 取反
			//	        	temp+=1;

			g_sys_cap.val.cap_val = temp;
    6760:	2164      	movs	r1, #100	; 0x64
    6762:	4b3c      	ldr	r3, [pc, #240]	; (6854 <NormalCapacityProc+0x144>)
    6764:	4798      	blx	r3
    6766:	6060      	str	r0, [r4, #4]
			g_sys_cap.val.cap_val3 = 0 ;        //修正soc值20161010zzysoc4
    6768:	2300      	movs	r3, #0
    676a:	60e3      	str	r3, [r4, #12]
			power_first_flag = true;
    676c:	2201      	movs	r2, #1
    676e:	4b32      	ldr	r3, [pc, #200]	; (6838 <NormalCapacityProc+0x128>)
    6770:	701a      	strb	r2, [r3, #0]
		}
	}

	Cap_Update_Check();//检测是否需要容量补偿容量更新
    6772:	4b39      	ldr	r3, [pc, #228]	; (6858 <NormalCapacityProc+0x148>)
    6774:	4798      	blx	r3

	FullCap_Update();//判断是否需要满电更新
    6776:	4b39      	ldr	r3, [pc, #228]	; (685c <NormalCapacityProc+0x14c>)
    6778:	4798      	blx	r3

	// 计算剩余容量
	if(Total_VBAT > 6553)
    677a:	4b2d      	ldr	r3, [pc, #180]	; (6830 <NormalCapacityProc+0x120>)
    677c:	881a      	ldrh	r2, [r3, #0]
    677e:	4b2d      	ldr	r3, [pc, #180]	; (6834 <NormalCapacityProc+0x124>)
    6780:	429a      	cmp	r2, r3
    6782:	d93c      	bls.n	67fe <NormalCapacityProc+0xee>
	{
		if(g_sys_cap.val.cap_val > g_sys_cap.val.full_cap)
    6784:	4b31      	ldr	r3, [pc, #196]	; (684c <NormalCapacityProc+0x13c>)
    6786:	685a      	ldr	r2, [r3, #4]
    6788:	881b      	ldrh	r3, [r3, #0]
    678a:	b29b      	uxth	r3, r3
    678c:	429a      	cmp	r2, r3
    678e:	dd03      	ble.n	6798 <NormalCapacityProc+0x88>
		{
			g_sys_cap.val.cap_val = g_sys_cap.val.full_cap;
    6790:	4a2e      	ldr	r2, [pc, #184]	; (684c <NormalCapacityProc+0x13c>)
    6792:	8813      	ldrh	r3, [r2, #0]
    6794:	b29b      	uxth	r3, r3
    6796:	6053      	str	r3, [r2, #4]
		}
		if(afe_flags.val.afe_uv_flag == true)
    6798:	4b28      	ldr	r3, [pc, #160]	; (683c <NormalCapacityProc+0x12c>)
    679a:	785b      	ldrb	r3, [r3, #1]
    679c:	07db      	lsls	r3, r3, #31
    679e:	d50b      	bpl.n	67b8 <NormalCapacityProc+0xa8>
		{
			//修正soc值20161009zzysoc2
			uv_cap_val = g_sys_cap.val.cap_val ;
    67a0:	4b2a      	ldr	r3, [pc, #168]	; (684c <NormalCapacityProc+0x13c>)
    67a2:	6859      	ldr	r1, [r3, #4]
    67a4:	4a2e      	ldr	r2, [pc, #184]	; (6860 <NormalCapacityProc+0x150>)
    67a6:	6011      	str	r1, [r2, #0]
			g_sys_cap.val.cap_val = 0;//修正soc值20161009zzysoc2原有，其他为添加项
    67a8:	2200      	movs	r2, #0
    67aa:	605a      	str	r2, [r3, #4]
			g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;//欠压清零//修正soc值20161010zzysoc3
    67ac:	7c9a      	ldrb	r2, [r3, #18]
    67ae:	b2d2      	uxtb	r2, r2
    67b0:	755a      	strb	r2, [r3, #21]
			uv_re_cap_rate = g_sys_cap.val.re_cap_rate ;
    67b2:	7c9a      	ldrb	r2, [r3, #18]
    67b4:	4b2b      	ldr	r3, [pc, #172]	; (6864 <NormalCapacityProc+0x154>)
    67b6:	701a      	strb	r2, [r3, #0]
			//   temp =  uv_cap_val  ;
			//   temp *= 100;
			//   temp = (UCHAR)(temp/ g_sys_cap.val.full_cap);
			//    uv_re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
		}
		temp = g_sys_cap.val.cap_val;
    67b8:	4d24      	ldr	r5, [pc, #144]	; (684c <NormalCapacityProc+0x13c>)
    67ba:	6868      	ldr	r0, [r5, #4]
		temp *= 100;
		temp   = (uint8_t)(temp / g_sys_cap.val.full_cap);
    67bc:	8829      	ldrh	r1, [r5, #0]
    67be:	b289      	uxth	r1, r1
		g_sys_cap.val.re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
    67c0:	7cac      	ldrb	r4, [r5, #18]
    67c2:	b2e4      	uxtb	r4, r4
    67c4:	2364      	movs	r3, #100	; 0x64
    67c6:	4358      	muls	r0, r3
    67c8:	4b22      	ldr	r3, [pc, #136]	; (6854 <NormalCapacityProc+0x144>)
    67ca:	4798      	blx	r3
    67cc:	b2c0      	uxtb	r0, r0
    67ce:	7d6b      	ldrb	r3, [r5, #21]
    67d0:	1ae4      	subs	r4, r4, r3
    67d2:	1904      	adds	r4, r0, r4
    67d4:	b2e4      	uxtb	r4, r4
    67d6:	74ac      	strb	r4, [r5, #18]
		g_sys_cap.val.re_cap_rate_old2 = temp;                              //修正soc值20161010zzysoc3
    67d8:	7568      	strb	r0, [r5, #21]
		if( (g_sys_cap.val.re_cap_rate > 200) || (g_sys_cap.val.cap_val == 0 ) ) //防止负值溢出
    67da:	7cab      	ldrb	r3, [r5, #18]
    67dc:	b2db      	uxtb	r3, r3
    67de:	2bc8      	cmp	r3, #200	; 0xc8
    67e0:	d802      	bhi.n	67e8 <NormalCapacityProc+0xd8>
    67e2:	686b      	ldr	r3, [r5, #4]
    67e4:	2b00      	cmp	r3, #0
    67e6:	d102      	bne.n	67ee <NormalCapacityProc+0xde>
		{
			g_sys_cap.val.re_cap_rate = 0;
    67e8:	2200      	movs	r2, #0
    67ea:	4b18      	ldr	r3, [pc, #96]	; (684c <NormalCapacityProc+0x13c>)
    67ec:	749a      	strb	r2, [r3, #18]
		}
		if( g_sys_cap.val.re_cap_rate > 100 )//防止超出100
    67ee:	4b17      	ldr	r3, [pc, #92]	; (684c <NormalCapacityProc+0x13c>)
    67f0:	7c9b      	ldrb	r3, [r3, #18]
    67f2:	b2db      	uxtb	r3, r3
    67f4:	2b64      	cmp	r3, #100	; 0x64
    67f6:	d902      	bls.n	67fe <NormalCapacityProc+0xee>
		{
			g_sys_cap.val.re_cap_rate = 100;
    67f8:	2264      	movs	r2, #100	; 0x64
    67fa:	4b14      	ldr	r3, [pc, #80]	; (684c <NormalCapacityProc+0x13c>)
    67fc:	749a      	strb	r2, [r3, #18]
		}
	}

	//清除循环次数标记方法1
	if(g_sys_cap.val.cycle_record_flag != 0)
    67fe:	4b13      	ldr	r3, [pc, #76]	; (684c <NormalCapacityProc+0x13c>)
    6800:	7e1b      	ldrb	r3, [r3, #24]
    6802:	2b00      	cmp	r3, #0
    6804:	d00e      	beq.n	6824 <NormalCapacityProc+0x114>
	{
		if((g_sys_cap.val.cycle_record_flag < g_sys_cap.val.re_cap_rate) && ((g_sys_cap.val.re_cap_rate -  g_sys_cap.val.cycle_record_flag) > 7))
    6806:	4a11      	ldr	r2, [pc, #68]	; (684c <NormalCapacityProc+0x13c>)
    6808:	7e13      	ldrb	r3, [r2, #24]
    680a:	7c92      	ldrb	r2, [r2, #18]
    680c:	b2db      	uxtb	r3, r3
    680e:	4293      	cmp	r3, r2
    6810:	d208      	bcs.n	6824 <NormalCapacityProc+0x114>
    6812:	4a0e      	ldr	r2, [pc, #56]	; (684c <NormalCapacityProc+0x13c>)
    6814:	7c93      	ldrb	r3, [r2, #18]
    6816:	7e12      	ldrb	r2, [r2, #24]
    6818:	1a9b      	subs	r3, r3, r2
    681a:	2b07      	cmp	r3, #7
    681c:	dd02      	ble.n	6824 <NormalCapacityProc+0x114>
		{
			g_sys_cap.val.cycle_record_flag = 0;
    681e:	2200      	movs	r2, #0
    6820:	4b0a      	ldr	r3, [pc, #40]	; (684c <NormalCapacityProc+0x13c>)
    6822:	761a      	strb	r2, [r3, #24]
		}
	}

	SOC_FLASH_Save();
    6824:	4b10      	ldr	r3, [pc, #64]	; (6868 <NormalCapacityProc+0x158>)
    6826:	4798      	blx	r3
	BatCycleProc();
    6828:	4b10      	ldr	r3, [pc, #64]	; (686c <NormalCapacityProc+0x15c>)
    682a:	4798      	blx	r3
}
    682c:	bd70      	pop	{r4, r5, r6, pc}
    682e:	46c0      	nop			; (mov r8, r8)
    6830:	20000ec8 	.word	0x20000ec8
    6834:	00001999 	.word	0x00001999
    6838:	200001e7 	.word	0x200001e7
    683c:	20000f78 	.word	0x20000f78
    6840:	20000f74 	.word	0x20000f74
    6844:	00001388 	.word	0x00001388
    6848:	00005f11 	.word	0x00005f11
    684c:	20000ecc 	.word	0x20000ecc
    6850:	000054a1 	.word	0x000054a1
    6854:	00009855 	.word	0x00009855
    6858:	00005f61 	.word	0x00005f61
    685c:	0000629d 	.word	0x0000629d
    6860:	200001f8 	.word	0x200001f8
    6864:	200001f0 	.word	0x200001f0
    6868:	00006439 	.word	0x00006439
    686c:	000064cd 	.word	0x000064cd

00006870 <ADIRQ2_Extint_Callback>:
static void Configure_Extint_ADIRQ2(void);
static void Configure_Extint_Callbacks_ADIRQ2(void);

void ADIRQ2_Extint_Callback(void)
{
	sys_flags.val.afe_adirq2_flag =1;
    6870:	4a02      	ldr	r2, [pc, #8]	; (687c <ADIRQ2_Extint_Callback+0xc>)
    6872:	7851      	ldrb	r1, [r2, #1]
    6874:	2301      	movs	r3, #1
    6876:	430b      	orrs	r3, r1
    6878:	7053      	strb	r3, [r2, #1]
}
    687a:	4770      	bx	lr
    687c:	20000f0c 	.word	0x20000f0c

00006880 <SPI_Write_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Write_Buff(uint8_t *buff,uint16_t length)
{
    6880:	b510      	push	{r4, lr}
    6882:	000a      	movs	r2, r1
	spi_write_buffer_wait(&spi_master_instance, buff, length);
    6884:	0001      	movs	r1, r0
    6886:	4802      	ldr	r0, [pc, #8]	; (6890 <SPI_Write_Buff+0x10>)
    6888:	4b02      	ldr	r3, [pc, #8]	; (6894 <SPI_Write_Buff+0x14>)
    688a:	4798      	blx	r3
}
    688c:	bd10      	pop	{r4, pc}
    688e:	46c0      	nop			; (mov r8, r8)
    6890:	20000d64 	.word	0x20000d64
    6894:	00008679 	.word	0x00008679

00006898 <SPI_Read_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Read_Buff(uint8_t *buff,uint16_t length)
{
    6898:	b510      	push	{r4, lr}
    689a:	000a      	movs	r2, r1
	spi_read_buffer_wait(&spi_master_instance, buff, length,0x00);
    689c:	2300      	movs	r3, #0
    689e:	0001      	movs	r1, r0
    68a0:	4801      	ldr	r0, [pc, #4]	; (68a8 <SPI_Read_Buff+0x10>)
    68a2:	4c02      	ldr	r4, [pc, #8]	; (68ac <SPI_Read_Buff+0x14>)
    68a4:	47a0      	blx	r4
}
    68a6:	bd10      	pop	{r4, pc}
    68a8:	20000d64 	.word	0x20000d64
    68ac:	0000848d 	.word	0x0000848d

000068b0 <SPI_Slave_Low>:
  * @param  None
  * @retval None
  */

void SPI_Slave_Low(void)
{
    68b0:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, true);
    68b2:	2201      	movs	r2, #1
    68b4:	4902      	ldr	r1, [pc, #8]	; (68c0 <SPI_Slave_Low+0x10>)
    68b6:	4803      	ldr	r0, [pc, #12]	; (68c4 <SPI_Slave_Low+0x14>)
    68b8:	4b03      	ldr	r3, [pc, #12]	; (68c8 <SPI_Slave_Low+0x18>)
    68ba:	4798      	blx	r3
}
    68bc:	bd10      	pop	{r4, pc}
    68be:	46c0      	nop			; (mov r8, r8)
    68c0:	20000d70 	.word	0x20000d70
    68c4:	20000d64 	.word	0x20000d64
    68c8:	00008585 	.word	0x00008585

000068cc <Configure_Spi_Master>:
  * @param  None
  * @retval None
  */

void Configure_Spi_Master(void)
{
    68cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    68ce:	4647      	mov	r7, r8
    68d0:	b480      	push	{r7}
    68d2:	b092      	sub	sp, #72	; 0x48
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    68d4:	4c45      	ldr	r4, [pc, #276]	; (69ec <Configure_Spi_Master+0x120>)
    68d6:	2311      	movs	r3, #17
    68d8:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    68da:	2300      	movs	r3, #0
    68dc:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    68de:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    68e0:	2201      	movs	r2, #1
    68e2:	4669      	mov	r1, sp
    68e4:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    68e6:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    68e8:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    68ea:	2011      	movs	r0, #17
    68ec:	4b40      	ldr	r3, [pc, #256]	; (69f0 <Configure_Spi_Master+0x124>)
    68ee:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    68f0:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    68f2:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    68f4:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    68f6:	2a00      	cmp	r2, #0
    68f8:	d105      	bne.n	6906 <Configure_Spi_Master+0x3a>
		return &(ports[port_index]->Group[group_index]);
    68fa:	0959      	lsrs	r1, r3, #5
    68fc:	01c9      	lsls	r1, r1, #7
    68fe:	2282      	movs	r2, #130	; 0x82
    6900:	05d2      	lsls	r2, r2, #23
    6902:	4694      	mov	ip, r2
    6904:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    6906:	221f      	movs	r2, #31
    6908:	4013      	ands	r3, r2
    690a:	3a1e      	subs	r2, #30
    690c:	0010      	movs	r0, r2
    690e:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    6910:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    6912:	ac04      	add	r4, sp, #16
    6914:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    6916:	2300      	movs	r3, #0
    6918:	9305      	str	r3, [sp, #20]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    691a:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    691c:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    691e:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    6920:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    6922:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    6924:	3223      	adds	r2, #35	; 0x23
    6926:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    6928:	3a18      	subs	r2, #24
    692a:	2100      	movs	r1, #0
    692c:	a80a      	add	r0, sp, #40	; 0x28
    692e:	4b31      	ldr	r3, [pc, #196]	; (69f4 <Configure_Spi_Master+0x128>)
    6930:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    6932:	4b31      	ldr	r3, [pc, #196]	; (69f8 <Configure_Spi_Master+0x12c>)
    6934:	61a3      	str	r3, [r4, #24]
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = CONF_MASTER_SS_PIN;
	spi_attach_slave(&slave, &slave_dev_config);
	
	spi_get_config_defaults(&config_spi_master);
	config_spi_master.transfer_mode = SPI_TRANSFER_MODE_1;
    6936:	2380      	movs	r3, #128	; 0x80
    6938:	055b      	lsls	r3, r3, #21
    693a:	60a3      	str	r3, [r4, #8]
	config_spi_master.mux_setting = CONF_MASTER_MUX_SETTING;
    693c:	2380      	movs	r3, #128	; 0x80
    693e:	025b      	lsls	r3, r3, #9
    6940:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = CONF_MASTER_PINMUX_PAD0;
    6942:	4b2e      	ldr	r3, [pc, #184]	; (69fc <Configure_Spi_Master+0x130>)
    6944:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = CONF_MASTER_PINMUX_PAD1;
    6946:	2301      	movs	r3, #1
    6948:	425b      	negs	r3, r3
    694a:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = CONF_MASTER_PINMUX_PAD2;
    694c:	4b2c      	ldr	r3, [pc, #176]	; (6a00 <Configure_Spi_Master+0x134>)
    694e:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = CONF_MASTER_PINMUX_PAD3;
    6950:	4b2c      	ldr	r3, [pc, #176]	; (6a04 <Configure_Spi_Master+0x138>)
    6952:	6363      	str	r3, [r4, #52]	; 0x34
	
	spi_init(&spi_master_instance, CONF_MASTER_SPI_MODULE, &config_spi_master);
    6954:	4d2c      	ldr	r5, [pc, #176]	; (6a08 <Configure_Spi_Master+0x13c>)
    6956:	0022      	movs	r2, r4
    6958:	492c      	ldr	r1, [pc, #176]	; (6a0c <Configure_Spi_Master+0x140>)
    695a:	0028      	movs	r0, r5
    695c:	4b2c      	ldr	r3, [pc, #176]	; (6a10 <Configure_Spi_Master+0x144>)
    695e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    6960:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    6962:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    6964:	2b00      	cmp	r3, #0
    6966:	d1fc      	bne.n	6962 <Configure_Spi_Master+0x96>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    6968:	6811      	ldr	r1, [r2, #0]
    696a:	3302      	adds	r3, #2
    696c:	430b      	orrs	r3, r1
    696e:	6013      	str	r3, [r2, #0]
	spi_enable(&spi_master_instance);
	SPI_Slave_Low();
    6970:	4b28      	ldr	r3, [pc, #160]	; (6a14 <Configure_Spi_Master+0x148>)
    6972:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    6974:	ac03      	add	r4, sp, #12
    6976:	2500      	movs	r5, #0
    6978:	7025      	strb	r5, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    697a:	70a5      	strb	r5, [r4, #2]
	
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	pin_conf.direction = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    697c:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(SDI_PIN, &pin_conf);
    697e:	0021      	movs	r1, r4
    6980:	2030      	movs	r0, #48	; 0x30
    6982:	4b1b      	ldr	r3, [pc, #108]	; (69f0 <Configure_Spi_Master+0x124>)
    6984:	4698      	mov	r8, r3
    6986:	4798      	blx	r3
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    6988:	2701      	movs	r7, #1
    698a:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(SHDN, &pin_conf);
    698c:	0021      	movs	r1, r4
    698e:	2007      	movs	r0, #7
    6990:	47c0      	blx	r8
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    6992:	2682      	movs	r6, #130	; 0x82
    6994:	05f6      	lsls	r6, r6, #23
    6996:	2380      	movs	r3, #128	; 0x80
    6998:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(SHDN, true);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    699a:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(STB, &pin_conf);
    699c:	0021      	movs	r1, r4
    699e:	200a      	movs	r0, #10
    69a0:	47c0      	blx	r8
    69a2:	2380      	movs	r3, #128	; 0x80
    69a4:	00db      	lsls	r3, r3, #3
    69a6:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(STB, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    69a8:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(VPC, &pin_conf);
    69aa:	0021      	movs	r1, r4
    69ac:	2031      	movs	r0, #49	; 0x31
    69ae:	47c0      	blx	r8
	} else {
		port_base->OUTCLR.reg = pin_mask;
    69b0:	3680      	adds	r6, #128	; 0x80
    69b2:	2380      	movs	r3, #128	; 0x80
    69b4:	029b      	lsls	r3, r3, #10
    69b6:	6173      	str	r3, [r6, #20]
}

void Configure_Extint_ADIRQ2(void)
{
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    69b8:	4668      	mov	r0, sp
    69ba:	4b17      	ldr	r3, [pc, #92]	; (6a18 <Configure_Spi_Master+0x14c>)
    69bc:	4798      	blx	r3
	config_extint_chan.gpio_pin           = ADIRQ2_EIC_PIN;
    69be:	230d      	movs	r3, #13
    69c0:	9300      	str	r3, [sp, #0]
	config_extint_chan.gpio_pin_mux       = ADIRQ2_EIC_MUX;
    69c2:	9501      	str	r5, [sp, #4]
	config_extint_chan.gpio_pin_pull      = ADIRQ2_EIC_PULL_UP;
    69c4:	466b      	mov	r3, sp
    69c6:	721d      	strb	r5, [r3, #8]
	config_extint_chan.detection_criteria = ADIRQ2_EIC_DETECT;
    69c8:	72df      	strb	r7, [r3, #11]
	extint_chan_set_config(ADIRQ2_EIC_LINE, &config_extint_chan);
    69ca:	4669      	mov	r1, sp
    69cc:	200d      	movs	r0, #13
    69ce:	4b13      	ldr	r3, [pc, #76]	; (6a1c <Configure_Spi_Master+0x150>)
    69d0:	4798      	blx	r3

}

void Configure_Extint_Callbacks_ADIRQ2(void)
{
	extint_register_callback(ADIRQ2_Extint_Callback,	ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    69d2:	2200      	movs	r2, #0
    69d4:	210d      	movs	r1, #13
    69d6:	4812      	ldr	r0, [pc, #72]	; (6a20 <Configure_Spi_Master+0x154>)
    69d8:	4b12      	ldr	r3, [pc, #72]	; (6a24 <Configure_Spi_Master+0x158>)
    69da:	4798      	blx	r3
	extint_chan_enable_callback(ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    69dc:	2100      	movs	r1, #0
    69de:	200d      	movs	r0, #13
    69e0:	4b11      	ldr	r3, [pc, #68]	; (6a28 <Configure_Spi_Master+0x15c>)
    69e2:	4798      	blx	r3

	
	Configure_Extint_ADIRQ2();
	Configure_Extint_Callbacks_ADIRQ2();
	
}
    69e4:	b012      	add	sp, #72	; 0x48
    69e6:	bc04      	pop	{r2}
    69e8:	4690      	mov	r8, r2
    69ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    69ec:	20000d70 	.word	0x20000d70
    69f0:	00007c71 	.word	0x00007c71
    69f4:	00009bf7 	.word	0x00009bf7
    69f8:	000186a0 	.word	0x000186a0
    69fc:	00100002 	.word	0x00100002
    6a00:	00120002 	.word	0x00120002
    6a04:	00130002 	.word	0x00130002
    6a08:	20000d64 	.word	0x20000d64
    6a0c:	42000800 	.word	0x42000800
    6a10:	00008165 	.word	0x00008165
    6a14:	000068b1 	.word	0x000068b1
    6a18:	000078c1 	.word	0x000078c1
    6a1c:	000078d5 	.word	0x000078d5
    6a20:	00006871 	.word	0x00006871
    6a24:	00007749 	.word	0x00007749
    6a28:	00007775 	.word	0x00007775

00006a2c <SPI_Slave_High>:
  * @param  None
  * @retval None
  */

void SPI_Slave_High(void)
{
    6a2c:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, false);
    6a2e:	2200      	movs	r2, #0
    6a30:	4902      	ldr	r1, [pc, #8]	; (6a3c <SPI_Slave_High+0x10>)
    6a32:	4803      	ldr	r0, [pc, #12]	; (6a40 <SPI_Slave_High+0x14>)
    6a34:	4b03      	ldr	r3, [pc, #12]	; (6a44 <SPI_Slave_High+0x18>)
    6a36:	4798      	blx	r3
}
    6a38:	bd10      	pop	{r4, pc}
    6a3a:	46c0      	nop			; (mov r8, r8)
    6a3c:	20000d70 	.word	0x20000d70
    6a40:	20000d64 	.word	0x20000d64
    6a44:	00008585 	.word	0x00008585

00006a48 <vSPI_Wait>:
  * @param  None
  * @retval None
  */

void vSPI_Wait(void)
{
    6a48:	b082      	sub	sp, #8
	volatile uint8_t ucdummy;
	for (ucdummy = 0; ucdummy < 8; ucdummy++);
    6a4a:	466b      	mov	r3, sp
    6a4c:	2200      	movs	r2, #0
    6a4e:	71da      	strb	r2, [r3, #7]
    6a50:	3307      	adds	r3, #7
    6a52:	781b      	ldrb	r3, [r3, #0]
    6a54:	b2db      	uxtb	r3, r3
    6a56:	2b07      	cmp	r3, #7
    6a58:	d809      	bhi.n	6a6e <vSPI_Wait+0x26>
    6a5a:	466b      	mov	r3, sp
    6a5c:	1dda      	adds	r2, r3, #7
    6a5e:	7813      	ldrb	r3, [r2, #0]
    6a60:	3301      	adds	r3, #1
    6a62:	b2db      	uxtb	r3, r3
    6a64:	7013      	strb	r3, [r2, #0]
    6a66:	7813      	ldrb	r3, [r2, #0]
    6a68:	b2db      	uxtb	r3, r3
    6a6a:	2b07      	cmp	r3, #7
    6a6c:	d9f7      	bls.n	6a5e <vSPI_Wait+0x16>
}
    6a6e:	b002      	add	sp, #8
    6a70:	4770      	bx	lr
    6a72:	46c0      	nop			; (mov r8, r8)

00006a74 <ucCRC_Calc>:
  * @param  None
  * @retval None
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
    6a74:	b510      	push	{r4, lr}
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    6a76:	2800      	cmp	r0, #0
    6a78:	d00d      	beq.n	6a96 <ucCRC_Calc+0x22>
    6a7a:	000b      	movs	r3, r1
    6a7c:	3801      	subs	r0, #1
    6a7e:	b2c0      	uxtb	r0, r0
    6a80:	3001      	adds	r0, #1
    6a82:	1809      	adds	r1, r1, r0
    6a84:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
    6a86:	4c05      	ldr	r4, [pc, #20]	; (6a9c <ucCRC_Calc+0x28>)
    6a88:	781a      	ldrb	r2, [r3, #0]
    6a8a:	4050      	eors	r0, r2
    6a8c:	5c20      	ldrb	r0, [r4, r0]
    6a8e:	3301      	adds	r3, #1
uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    6a90:	428b      	cmp	r3, r1
    6a92:	d1f9      	bne.n	6a88 <ucCRC_Calc+0x14>
    6a94:	e000      	b.n	6a98 <ucCRC_Calc+0x24>
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;
    6a96:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
	}

	return uccrc;
}
    6a98:	bd10      	pop	{r4, pc}
    6a9a:	46c0      	nop			; (mov r8, r8)
    6a9c:	0000af80 	.word	0x0000af80

00006aa0 <ucSPI_Write>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,undata需要写入的数据
  * @retval ok/err
  */

uint8_t ucSPI_Write(uint8_t ucdev, uint8_t ucreg, uint16_t undata)
{
    6aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
    6aa2:	465f      	mov	r7, fp
    6aa4:	4656      	mov	r6, sl
    6aa6:	464d      	mov	r5, r9
    6aa8:	4644      	mov	r4, r8
    6aaa:	b4f0      	push	{r4, r5, r6, r7}
    6aac:	b083      	sub	sp, #12
    6aae:	4691      	mov	r9, r2
	uint8_t	ucerrorcount = 0;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t	wk_dat;

	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    6ab0:	0040      	lsls	r0, r0, #1
    6ab2:	271e      	movs	r7, #30
    6ab4:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    6ab6:	004b      	lsls	r3, r1, #1
    6ab8:	4698      	mov	r8, r3
	{
		SPI_Slave_High();

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    6aba:	0a13      	lsrs	r3, r2, #8
    6abc:	469b      	mov	fp, r3
    6abe:	2609      	movs	r6, #9
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    6ac0:	4b25      	ldr	r3, [pc, #148]	; (6b58 <ucSPI_Write+0xb8>)
    6ac2:	469a      	mov	sl, r3

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    6ac4:	4d25      	ldr	r5, [pc, #148]	; (6b5c <ucSPI_Write+0xbc>)
    6ac6:	3f3e      	subs	r7, #62	; 0x3e
    6ac8:	4307      	orrs	r7, r0
    6aca:	9701      	str	r7, [sp, #4]
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    6acc:	47d0      	blx	sl

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    6ace:	466b      	mov	r3, sp
    6ad0:	791b      	ldrb	r3, [r3, #4]
    6ad2:	702b      	strb	r3, [r5, #0]
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
    6ad4:	4643      	mov	r3, r8
    6ad6:	706b      	strb	r3, [r5, #1]
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    6ad8:	465b      	mov	r3, fp
    6ada:	70ab      	strb	r3, [r5, #2]
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
    6adc:	464b      	mov	r3, r9
    6ade:	70eb      	strb	r3, [r5, #3]
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
    6ae0:	0029      	movs	r1, r5
    6ae2:	2004      	movs	r0, #4
    6ae4:	4b1e      	ldr	r3, [pc, #120]	; (6b60 <ucSPI_Write+0xc0>)
    6ae6:	4798      	blx	r3
    6ae8:	7128      	strb	r0, [r5, #4]
		
		SPI_Write_Buff(ucSPI_SendData,5);
    6aea:	2105      	movs	r1, #5
    6aec:	0028      	movs	r0, r5
    6aee:	4b1d      	ldr	r3, [pc, #116]	; (6b64 <ucSPI_Write+0xc4>)
    6af0:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    6af2:	4b1d      	ldr	r3, [pc, #116]	; (6b68 <ucSPI_Write+0xc8>)
    6af4:	6a1c      	ldr	r4, [r3, #32]
    6af6:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    6af8:	03e4      	lsls	r4, r4, #15
    6afa:	0fe4      	lsrs	r4, r4, #31
			if(SDI1_GetValue() ==1)
    6afc:	03db      	lsls	r3, r3, #15
    6afe:	d40e      	bmi.n	6b1e <ucSPI_Write+0x7e>
    6b00:	4b1a      	ldr	r3, [pc, #104]	; (6b6c <ucSPI_Write+0xcc>)
    6b02:	4a19      	ldr	r2, [pc, #100]	; (6b68 <ucSPI_Write+0xc8>)
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    6b04:	2001      	movs	r0, #1
			if(SDI1_GetValue() ==1)
    6b06:	2180      	movs	r1, #128	; 0x80
    6b08:	0249      	lsls	r1, r1, #9
    6b0a:	6a14      	ldr	r4, [r2, #32]
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    6b0c:	0c24      	lsrs	r4, r4, #16
    6b0e:	4004      	ands	r4, r0
    6b10:	6a17      	ldr	r7, [r2, #32]
			if(SDI1_GetValue() ==1)
    6b12:	420f      	tst	r7, r1
    6b14:	d103      	bne.n	6b1e <ucSPI_Write+0x7e>
    6b16:	3b01      	subs	r3, #1
    6b18:	b29b      	uxth	r3, r3
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
    6b1a:	2b00      	cmp	r3, #0
    6b1c:	d1f5      	bne.n	6b0a <ucSPI_Write+0x6a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    6b1e:	2064      	movs	r0, #100	; 0x64
    6b20:	4b13      	ldr	r3, [pc, #76]	; (6b70 <ucSPI_Write+0xd0>)
    6b22:	4798      	blx	r3
		if(SDI_VAL ==1)
    6b24:	2c01      	cmp	r4, #1
    6b26:	d103      	bne.n	6b30 <ucSPI_Write+0x90>
		{
			SPI_Slave_Low();
    6b28:	4b12      	ldr	r3, [pc, #72]	; (6b74 <ucSPI_Write+0xd4>)
    6b2a:	4798      	blx	r3
			return 0;
    6b2c:	2000      	movs	r0, #0
    6b2e:	e00b      	b.n	6b48 <ucSPI_Write+0xa8>
		}
		delay_us(100);
    6b30:	2064      	movs	r0, #100	; 0x64
    6b32:	4b0f      	ldr	r3, [pc, #60]	; (6b70 <ucSPI_Write+0xd0>)
    6b34:	4798      	blx	r3
		
		SPI_Slave_Low();
    6b36:	4b0f      	ldr	r3, [pc, #60]	; (6b74 <ucSPI_Write+0xd4>)
    6b38:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    6b3a:	4b0f      	ldr	r3, [pc, #60]	; (6b78 <ucSPI_Write+0xd8>)
    6b3c:	4798      	blx	r3
    6b3e:	3e01      	subs	r6, #1
    6b40:	b2f6      	uxtb	r6, r6
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
    6b42:	2e00      	cmp	r6, #0
    6b44:	d1c2      	bne.n	6acc <ucSPI_Write+0x2c>
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}

	return 1;								/* error */
    6b46:	2001      	movs	r0, #1
}
    6b48:	b003      	add	sp, #12
    6b4a:	bc3c      	pop	{r2, r3, r4, r5}
    6b4c:	4690      	mov	r8, r2
    6b4e:	4699      	mov	r9, r3
    6b50:	46a2      	mov	sl, r4
    6b52:	46ab      	mov	fp, r5
    6b54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6b56:	46c0      	nop			; (mov r8, r8)
    6b58:	00006a2d 	.word	0x00006a2d
    6b5c:	200001fc 	.word	0x200001fc
    6b60:	00006a75 	.word	0x00006a75
    6b64:	00006881 	.word	0x00006881
    6b68:	41000080 	.word	0x41000080
    6b6c:	0000270f 	.word	0x0000270f
    6b70:	00006ddd 	.word	0x00006ddd
    6b74:	000068b1 	.word	0x000068b1
    6b78:	00006a49 	.word	0x00006a49

00006b7c <ucSPI_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,pundata 存放数组
  * @retval ok/err
  */

uint8_t ucSPI_Read(uint8_t ucdev, uint8_t ucreg, uint16_t* pundata)
{
    6b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b7e:	4657      	mov	r7, sl
    6b80:	464e      	mov	r6, r9
    6b82:	4645      	mov	r5, r8
    6b84:	b4e0      	push	{r5, r6, r7}
    6b86:	b082      	sub	sp, #8
    6b88:	9201      	str	r2, [sp, #4]
	uint8_t	crc;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    6b8a:	0040      	lsls	r0, r0, #1
    6b8c:	271e      	movs	r7, #30
    6b8e:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    6b90:	004b      	lsls	r3, r1, #1
    6b92:	4698      	mov	r8, r3
    6b94:	2609      	movs	r6, #9

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    6b96:	4b2c      	ldr	r3, [pc, #176]	; (6c48 <ucSPI_Read+0xcc>)
    6b98:	469a      	mov	sl, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    6b9a:	4c2c      	ldr	r4, [pc, #176]	; (6c4c <ucSPI_Read+0xd0>)
    6b9c:	3f3d      	subs	r7, #61	; 0x3d
    6b9e:	4307      	orrs	r7, r0
    6ba0:	46b9      	mov	r9, r7
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    6ba2:	47d0      	blx	sl

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    6ba4:	464b      	mov	r3, r9
    6ba6:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
    6ba8:	4643      	mov	r3, r8
    6baa:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
    6bac:	0021      	movs	r1, r4
    6bae:	2002      	movs	r0, #2
    6bb0:	4b27      	ldr	r3, [pc, #156]	; (6c50 <ucSPI_Read+0xd4>)
    6bb2:	4798      	blx	r3
    6bb4:	70a0      	strb	r0, [r4, #2]
	
		SPI_Write_Buff(ucSPI_SendData,3);
    6bb6:	2103      	movs	r1, #3
    6bb8:	0020      	movs	r0, r4
    6bba:	4b26      	ldr	r3, [pc, #152]	; (6c54 <ucSPI_Read+0xd8>)
    6bbc:	4798      	blx	r3
    6bbe:	4b26      	ldr	r3, [pc, #152]	; (6c58 <ucSPI_Read+0xdc>)
    6bc0:	6a1a      	ldr	r2, [r3, #32]
    6bc2:	6a1b      	ldr	r3, [r3, #32]

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    6bc4:	03d2      	lsls	r2, r2, #15
    6bc6:	0fd5      	lsrs	r5, r2, #31
			if(SDI1_GetValue() ==1)
    6bc8:	03db      	lsls	r3, r3, #15
    6bca:	d40f      	bmi.n	6bec <ucSPI_Read+0x70>
    6bcc:	4b23      	ldr	r3, [pc, #140]	; (6c5c <ucSPI_Read+0xe0>)
    6bce:	4922      	ldr	r1, [pc, #136]	; (6c58 <ucSPI_Read+0xdc>)
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    6bd0:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    6bd2:	2080      	movs	r0, #128	; 0x80
    6bd4:	0240      	lsls	r0, r0, #9
    6bd6:	6a0a      	ldr	r2, [r1, #32]
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    6bd8:	0c12      	lsrs	r2, r2, #16
    6bda:	403a      	ands	r2, r7
    6bdc:	0015      	movs	r5, r2
    6bde:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    6be0:	4202      	tst	r2, r0
    6be2:	d103      	bne.n	6bec <ucSPI_Read+0x70>
    6be4:	3b01      	subs	r3, #1
    6be6:	b29b      	uxth	r3, r3
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
    6be8:	2b00      	cmp	r3, #0
    6bea:	d1f4      	bne.n	6bd6 <ucSPI_Read+0x5a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    6bec:	2064      	movs	r0, #100	; 0x64
    6bee:	4b1c      	ldr	r3, [pc, #112]	; (6c60 <ucSPI_Read+0xe4>)
    6bf0:	4798      	blx	r3
		if(SDI_VAL ==1)
    6bf2:	2d01      	cmp	r5, #1
    6bf4:	d118      	bne.n	6c28 <ucSPI_Read+0xac>
		{
			SPI_Read_Buff(ucSPI_RecvData,3);
    6bf6:	4c1b      	ldr	r4, [pc, #108]	; (6c64 <ucSPI_Read+0xe8>)
    6bf8:	2103      	movs	r1, #3
    6bfa:	0020      	movs	r0, r4
    6bfc:	4b1a      	ldr	r3, [pc, #104]	; (6c68 <ucSPI_Read+0xec>)
    6bfe:	4798      	blx	r3

			SPI_Slave_Low();
    6c00:	4b1a      	ldr	r3, [pc, #104]	; (6c6c <ucSPI_Read+0xf0>)
    6c02:	4798      	blx	r3
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
    6c04:	0021      	movs	r1, r4
    6c06:	2002      	movs	r0, #2
    6c08:	4b11      	ldr	r3, [pc, #68]	; (6c50 <ucSPI_Read+0xd4>)
    6c0a:	4798      	blx	r3
    6c0c:	0003      	movs	r3, r0
			if( crc != ucSPI_RecvData[2] ){
    6c0e:	78a2      	ldrb	r2, [r4, #2]
				return 2;
    6c10:	2002      	movs	r0, #2
		{
			SPI_Read_Buff(ucSPI_RecvData,3);

			SPI_Slave_Low();
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
			if( crc != ucSPI_RecvData[2] ){
    6c12:	429a      	cmp	r2, r3
    6c14:	d111      	bne.n	6c3a <ucSPI_Read+0xbe>
				return 2;
			}
			pundata[0] = ((uint16_t)ucSPI_RecvData[0] << 8 ) + ucSPI_RecvData[1];	/* Bp15-8 => left 8bit shift + Bp7-0 */
    6c16:	4a13      	ldr	r2, [pc, #76]	; (6c64 <ucSPI_Read+0xe8>)
    6c18:	7813      	ldrb	r3, [r2, #0]
    6c1a:	021b      	lsls	r3, r3, #8
    6c1c:	7852      	ldrb	r2, [r2, #1]
    6c1e:	18d3      	adds	r3, r2, r3
    6c20:	9a01      	ldr	r2, [sp, #4]
    6c22:	8013      	strh	r3, [r2, #0]
			return 0;						/* Successful complete */
    6c24:	2000      	movs	r0, #0
    6c26:	e008      	b.n	6c3a <ucSPI_Read+0xbe>
		}
		SPI_Slave_Low();
    6c28:	4b10      	ldr	r3, [pc, #64]	; (6c6c <ucSPI_Read+0xf0>)
    6c2a:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    6c2c:	4b10      	ldr	r3, [pc, #64]	; (6c70 <ucSPI_Read+0xf4>)
    6c2e:	4798      	blx	r3
    6c30:	3e01      	subs	r6, #1
    6c32:	b2f6      	uxtb	r6, r6
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    6c34:	2e00      	cmp	r6, #0
    6c36:	d1b4      	bne.n	6ba2 <ucSPI_Read+0x26>
		}
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}
	return 1;								/* error */
    6c38:	2001      	movs	r0, #1
}
    6c3a:	b002      	add	sp, #8
    6c3c:	bc1c      	pop	{r2, r3, r4}
    6c3e:	4690      	mov	r8, r2
    6c40:	4699      	mov	r9, r3
    6c42:	46a2      	mov	sl, r4
    6c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6c46:	46c0      	nop			; (mov r8, r8)
    6c48:	00006a2d 	.word	0x00006a2d
    6c4c:	200001fc 	.word	0x200001fc
    6c50:	00006a75 	.word	0x00006a75
    6c54:	00006881 	.word	0x00006881
    6c58:	41000080 	.word	0x41000080
    6c5c:	0000270f 	.word	0x0000270f
    6c60:	00006ddd 	.word	0x00006ddd
    6c64:	20000204 	.word	0x20000204
    6c68:	00006899 	.word	0x00006899
    6c6c:	000068b1 	.word	0x000068b1
    6c70:	00006a49 	.word	0x00006a49

00006c74 <ucSPI_Continue_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,uctime 连续长度
  * @retval ok/err
  */

uint8_t ucSPI_Continue_Read(uint8_t ucdev, uint8_t ucreg, uint8_t uctime)
{
    6c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6c76:	465f      	mov	r7, fp
    6c78:	4656      	mov	r6, sl
    6c7a:	464d      	mov	r5, r9
    6c7c:	4644      	mov	r4, r8
    6c7e:	b4f0      	push	{r4, r5, r6, r7}
    6c80:	4691      	mov	r9, r2
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint8_t	wk_time;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    6c82:	0040      	lsls	r0, r0, #1
    6c84:	261e      	movs	r6, #30
    6c86:	4030      	ands	r0, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    6c88:	004b      	lsls	r3, r1, #1
    6c8a:	469b      	mov	fp, r3
    6c8c:	2509      	movs	r5, #9
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    6c8e:	4b36      	ldr	r3, [pc, #216]	; (6d68 <ucSPI_Continue_Read+0xf4>)
    6c90:	4698      	mov	r8, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    6c92:	4c36      	ldr	r4, [pc, #216]	; (6d6c <ucSPI_Continue_Read+0xf8>)
    6c94:	3e3d      	subs	r6, #61	; 0x3d
    6c96:	4306      	orrs	r6, r0
    6c98:	46b2      	mov	sl, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    6c9a:	47c0      	blx	r8

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    6c9c:	4653      	mov	r3, sl
    6c9e:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_CONTINUE;
    6ca0:	2301      	movs	r3, #1
    6ca2:	465a      	mov	r2, fp
    6ca4:	4313      	orrs	r3, r2
    6ca6:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = wk_time & 0x7F;
    6ca8:	237f      	movs	r3, #127	; 0x7f
    6caa:	464a      	mov	r2, r9
    6cac:	4013      	ands	r3, r2
    6cae:	70a3      	strb	r3, [r4, #2]
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);
    6cb0:	0021      	movs	r1, r4
    6cb2:	2003      	movs	r0, #3
    6cb4:	4b2e      	ldr	r3, [pc, #184]	; (6d70 <ucSPI_Continue_Read+0xfc>)
    6cb6:	4798      	blx	r3
    6cb8:	70e0      	strb	r0, [r4, #3]

		SPI_Write_Buff(ucSPI_SendData,4);
    6cba:	2104      	movs	r1, #4
    6cbc:	0020      	movs	r0, r4
    6cbe:	4b2d      	ldr	r3, [pc, #180]	; (6d74 <ucSPI_Continue_Read+0x100>)
    6cc0:	4798      	blx	r3
    6cc2:	4b2d      	ldr	r3, [pc, #180]	; (6d78 <ucSPI_Continue_Read+0x104>)
    6cc4:	6a1a      	ldr	r2, [r3, #32]
    6cc6:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    6cc8:	03d2      	lsls	r2, r2, #15
    6cca:	0fd6      	lsrs	r6, r2, #31
			if(SDI1_GetValue() ==1)
    6ccc:	03db      	lsls	r3, r3, #15
    6cce:	d40f      	bmi.n	6cf0 <ucSPI_Continue_Read+0x7c>
    6cd0:	4b2a      	ldr	r3, [pc, #168]	; (6d7c <ucSPI_Continue_Read+0x108>)
    6cd2:	4929      	ldr	r1, [pc, #164]	; (6d78 <ucSPI_Continue_Read+0x104>)

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    6cd4:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    6cd6:	2080      	movs	r0, #128	; 0x80
    6cd8:	0240      	lsls	r0, r0, #9
    6cda:	6a0a      	ldr	r2, [r1, #32]

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    6cdc:	0c12      	lsrs	r2, r2, #16
    6cde:	403a      	ands	r2, r7
    6ce0:	0016      	movs	r6, r2
    6ce2:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    6ce4:	4202      	tst	r2, r0
    6ce6:	d103      	bne.n	6cf0 <ucSPI_Continue_Read+0x7c>
    6ce8:	3b01      	subs	r3, #1
    6cea:	b29b      	uxth	r3, r3
		ucSPI_SendData[2] = wk_time & 0x7F;
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
    6cec:	2b00      	cmp	r3, #0
    6cee:	d1f4      	bne.n	6cda <ucSPI_Continue_Read+0x66>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    6cf0:	2064      	movs	r0, #100	; 0x64
    6cf2:	4b23      	ldr	r3, [pc, #140]	; (6d80 <ucSPI_Continue_Read+0x10c>)
    6cf4:	4798      	blx	r3
		if(SDI_VAL ==1)
    6cf6:	2e01      	cmp	r6, #1
    6cf8:	d129      	bne.n	6d4e <ucSPI_Continue_Read+0xda>
		{
			SPI_Read_Buff( ucSPI_Conti_RecvData+2,( (MAC_AN49503_READ_CNT*2) + 1 ) );
    6cfa:	4c22      	ldr	r4, [pc, #136]	; (6d84 <ucSPI_Continue_Read+0x110>)
    6cfc:	21ad      	movs	r1, #173	; 0xad
    6cfe:	0020      	movs	r0, r4
    6d00:	4b21      	ldr	r3, [pc, #132]	; (6d88 <ucSPI_Continue_Read+0x114>)
    6d02:	4798      	blx	r3
			
			SPI_Slave_Low();
    6d04:	4b21      	ldr	r3, [pc, #132]	; (6d8c <ucSPI_Continue_Read+0x118>)
    6d06:	4798      	blx	r3
			vSPI_Wait();						/* Wait so as not to High SEM immediately */
    6d08:	4b21      	ldr	r3, [pc, #132]	; (6d90 <ucSPI_Continue_Read+0x11c>)
    6d0a:	4798      	blx	r3
			if(ucSPI_Conti_RecvData[5] == 0x3b)
    6d0c:	78e3      	ldrb	r3, [r4, #3]
    6d0e:	2b3b      	cmp	r3, #59	; 0x3b
    6d10:	d109      	bne.n	6d26 <ucSPI_Continue_Read+0xb2>
			{
				afe_lost_cnt =0;
    6d12:	2200      	movs	r2, #0
    6d14:	4b1f      	ldr	r3, [pc, #124]	; (6d94 <ucSPI_Continue_Read+0x120>)
    6d16:	701a      	strb	r2, [r3, #0]
				sys_flags.val.afe_connect_flag = 1;
    6d18:	4a1f      	ldr	r2, [pc, #124]	; (6d98 <ucSPI_Continue_Read+0x124>)
    6d1a:	7811      	ldrb	r1, [r2, #0]
    6d1c:	2301      	movs	r3, #1
    6d1e:	430b      	orrs	r3, r1
    6d20:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    6d22:	2000      	movs	r0, #0
    6d24:	e01a      	b.n	6d5c <ucSPI_Continue_Read+0xe8>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    6d26:	4b1b      	ldr	r3, [pc, #108]	; (6d94 <ucSPI_Continue_Read+0x120>)
    6d28:	781b      	ldrb	r3, [r3, #0]
    6d2a:	3301      	adds	r3, #1
    6d2c:	b2db      	uxtb	r3, r3
				if(afe_lost_cnt ==8)
    6d2e:	2b08      	cmp	r3, #8
    6d30:	d003      	beq.n	6d3a <ucSPI_Continue_Read+0xc6>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    6d32:	4a18      	ldr	r2, [pc, #96]	; (6d94 <ucSPI_Continue_Read+0x120>)
    6d34:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    6d36:	2000      	movs	r0, #0
    6d38:	e010      	b.n	6d5c <ucSPI_Continue_Read+0xe8>
			else
			{
				afe_lost_cnt++;
				if(afe_lost_cnt ==8)
				{
					afe_lost_cnt =0;
    6d3a:	2200      	movs	r2, #0
    6d3c:	4b15      	ldr	r3, [pc, #84]	; (6d94 <ucSPI_Continue_Read+0x120>)
    6d3e:	701a      	strb	r2, [r3, #0]
					sys_flags.val.afe_connect_flag = 0;
    6d40:	4a15      	ldr	r2, [pc, #84]	; (6d98 <ucSPI_Continue_Read+0x124>)
    6d42:	7813      	ldrb	r3, [r2, #0]
    6d44:	2101      	movs	r1, #1
    6d46:	438b      	bics	r3, r1
    6d48:	7013      	strb	r3, [r2, #0]
				}
			}
			return 0;						/* Successful complete		*/
    6d4a:	2000      	movs	r0, #0
    6d4c:	e006      	b.n	6d5c <ucSPI_Continue_Read+0xe8>
		}
		SPI_Slave_Low();
    6d4e:	4b0f      	ldr	r3, [pc, #60]	; (6d8c <ucSPI_Continue_Read+0x118>)
    6d50:	4798      	blx	r3
    6d52:	3d01      	subs	r5, #1
    6d54:	b2ed      	uxtb	r5, r5
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    6d56:	2d00      	cmp	r5, #0
    6d58:	d19f      	bne.n	6c9a <ucSPI_Continue_Read+0x26>
		}
		SPI_Slave_Low();
		ucerrorcount++;
	}

	return 1;								/* error */
    6d5a:	2001      	movs	r0, #1
    6d5c:	bc3c      	pop	{r2, r3, r4, r5}
    6d5e:	4690      	mov	r8, r2
    6d60:	4699      	mov	r9, r3
    6d62:	46a2      	mov	sl, r4
    6d64:	46ab      	mov	fp, r5
    6d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6d68:	00006a2d 	.word	0x00006a2d
    6d6c:	200001fc 	.word	0x200001fc
    6d70:	00006a75 	.word	0x00006a75
    6d74:	00006881 	.word	0x00006881
    6d78:	41000080 	.word	0x41000080
    6d7c:	0000270f 	.word	0x0000270f
    6d80:	00006ddd 	.word	0x00006ddd
    6d84:	20000e1a 	.word	0x20000e1a
    6d88:	00006899 	.word	0x00006899
    6d8c:	000068b1 	.word	0x000068b1
    6d90:	00006a49 	.word	0x00006a49
    6d94:	20000201 	.word	0x20000201
    6d98:	20000f0c 	.word	0x20000f0c

00006d9c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    6d9c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    6d9e:	2000      	movs	r0, #0
    6da0:	4b08      	ldr	r3, [pc, #32]	; (6dc4 <delay_init+0x28>)
    6da2:	4798      	blx	r3
    6da4:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    6da6:	4c08      	ldr	r4, [pc, #32]	; (6dc8 <delay_init+0x2c>)
    6da8:	21fa      	movs	r1, #250	; 0xfa
    6daa:	0089      	lsls	r1, r1, #2
    6dac:	47a0      	blx	r4
    6dae:	4b07      	ldr	r3, [pc, #28]	; (6dcc <delay_init+0x30>)
    6db0:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    6db2:	4907      	ldr	r1, [pc, #28]	; (6dd0 <delay_init+0x34>)
    6db4:	0028      	movs	r0, r5
    6db6:	47a0      	blx	r4
    6db8:	4b06      	ldr	r3, [pc, #24]	; (6dd4 <delay_init+0x38>)
    6dba:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    6dbc:	2205      	movs	r2, #5
    6dbe:	4b06      	ldr	r3, [pc, #24]	; (6dd8 <delay_init+0x3c>)
    6dc0:	601a      	str	r2, [r3, #0]
}
    6dc2:	bd70      	pop	{r4, r5, r6, pc}
    6dc4:	0000944d 	.word	0x0000944d
    6dc8:	00009855 	.word	0x00009855
    6dcc:	20000004 	.word	0x20000004
    6dd0:	000f4240 	.word	0x000f4240
    6dd4:	20000000 	.word	0x20000000
    6dd8:	e000e010 	.word	0xe000e010

00006ddc <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    6ddc:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    6dde:	4b08      	ldr	r3, [pc, #32]	; (6e00 <delay_cycles_us+0x24>)
    6de0:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    6de2:	4a08      	ldr	r2, [pc, #32]	; (6e04 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    6de4:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    6de6:	2180      	movs	r1, #128	; 0x80
    6de8:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
    6dea:	e006      	b.n	6dfa <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    6dec:	2c00      	cmp	r4, #0
    6dee:	d004      	beq.n	6dfa <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
    6df0:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    6df2:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    6df4:	6813      	ldr	r3, [r2, #0]
    6df6:	420b      	tst	r3, r1
    6df8:	d0fc      	beq.n	6df4 <delay_cycles_us+0x18>
    6dfa:	3801      	subs	r0, #1
    6dfc:	d2f6      	bcs.n	6dec <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
    6dfe:	bd30      	pop	{r4, r5, pc}
    6e00:	20000000 	.word	0x20000000
    6e04:	e000e010 	.word	0xe000e010

00006e08 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    6e08:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    6e0a:	4b08      	ldr	r3, [pc, #32]	; (6e2c <delay_cycles_ms+0x24>)
    6e0c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    6e0e:	4a08      	ldr	r2, [pc, #32]	; (6e30 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    6e10:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    6e12:	2180      	movs	r1, #128	; 0x80
    6e14:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    6e16:	e006      	b.n	6e26 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    6e18:	2c00      	cmp	r4, #0
    6e1a:	d004      	beq.n	6e26 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    6e1c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    6e1e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    6e20:	6813      	ldr	r3, [r2, #0]
    6e22:	420b      	tst	r3, r1
    6e24:	d0fc      	beq.n	6e20 <delay_cycles_ms+0x18>
    6e26:	3801      	subs	r0, #1
    6e28:	d2f6      	bcs.n	6e18 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    6e2a:	bd30      	pop	{r4, r5, pc}
    6e2c:	20000004 	.word	0x20000004
    6e30:	e000e010 	.word	0xe000e010

00006e34 <_adc_get_inst_index>:
 *
 * \return Index of the given ADC module instance.
 */
uint8_t _adc_get_inst_index(
		Adc *const hw)
{
    6e34:	b510      	push	{r4, lr}
    6e36:	b082      	sub	sp, #8
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;
    6e38:	466a      	mov	r2, sp
    6e3a:	4b08      	ldr	r3, [pc, #32]	; (6e5c <_adc_get_inst_index+0x28>)
    6e3c:	cb12      	ldmia	r3!, {r1, r4}
    6e3e:	c212      	stmia	r2!, {r1, r4}

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    6e40:	9b00      	ldr	r3, [sp, #0]
    6e42:	4298      	cmp	r0, r3
    6e44:	d005      	beq.n	6e52 <_adc_get_inst_index+0x1e>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    6e46:	2300      	movs	r3, #0
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    6e48:	9a01      	ldr	r2, [sp, #4]
    6e4a:	4282      	cmp	r2, r0
    6e4c:	d103      	bne.n	6e56 <_adc_get_inst_index+0x22>
    6e4e:	3301      	adds	r3, #1
    6e50:	e000      	b.n	6e54 <_adc_get_inst_index+0x20>
{
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
    6e52:	2300      	movs	r3, #0
		if (hw == adc_modules[i]) {
			return i;
    6e54:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    6e56:	0018      	movs	r0, r3
    6e58:	b002      	add	sp, #8
    6e5a:	bd10      	pop	{r4, pc}
    6e5c:	0000b154 	.word	0x0000b154

00006e60 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    6e60:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    6e62:	2300      	movs	r3, #0
    6e64:	2200      	movs	r2, #0
    6e66:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
    6e68:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
    6e6a:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    6e6c:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    6e6e:	2100      	movs	r1, #0
    6e70:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    6e72:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
    6e74:	61c3      	str	r3, [r0, #28]
#if SAMR30
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
    6e76:	2401      	movs	r4, #1
    6e78:	7104      	strb	r4, [r0, #4]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
    6e7a:	24c0      	movs	r4, #192	; 0xc0
    6e7c:	0164      	lsls	r4, r4, #5
    6e7e:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    6e80:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    6e82:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
    6e84:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
    6e86:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
    6e88:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    6e8a:	242a      	movs	r4, #42	; 0x2a
    6e8c:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
    6e8e:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
    6e90:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
    6e92:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
    6e94:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
    6e96:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
    6e98:	3c06      	subs	r4, #6
    6e9a:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    6e9c:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    6e9e:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    6ea0:	7541      	strb	r1, [r0, #21]
}
    6ea2:	bd10      	pop	{r4, pc}

00006ea4 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    6ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
    6ea6:	465f      	mov	r7, fp
    6ea8:	4656      	mov	r6, sl
    6eaa:	464d      	mov	r5, r9
    6eac:	4644      	mov	r4, r8
    6eae:	b4f0      	push	{r4, r5, r6, r7}
    6eb0:	b09d      	sub	sp, #116	; 0x74
    6eb2:	0005      	movs	r5, r0
    6eb4:	000e      	movs	r6, r1
    6eb6:	0017      	movs	r7, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
    6eb8:	0008      	movs	r0, r1
    6eba:	4bc6      	ldr	r3, [pc, #792]	; (71d4 <adc_init+0x330>)
    6ebc:	4798      	blx	r3
    6ebe:	0004      	movs	r4, r0
    6ec0:	9000      	str	r0, [sp, #0]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    6ec2:	602e      	str	r6, [r5, #0]
		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    6ec4:	4ac4      	ldr	r2, [pc, #784]	; (71d8 <adc_init+0x334>)
    6ec6:	69d1      	ldr	r1, [r2, #28]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_ADC);
#elif (SAML21) || (SAMR30)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
    6ec8:	0080      	lsls	r0, r0, #2
    6eca:	4bc4      	ldr	r3, [pc, #784]	; (71dc <adc_init+0x338>)
    6ecc:	58c3      	ldr	r3, [r0, r3]
    6ece:	430b      	orrs	r3, r1
    6ed0:	61d3      	str	r3, [r2, #28]
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    6ed2:	7833      	ldrb	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    6ed4:	2005      	movs	r0, #5
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    6ed6:	07db      	lsls	r3, r3, #31
    6ed8:	d500      	bpl.n	6edc <adc_init+0x38>
    6eda:	e235      	b.n	7348 <adc_init+0x4a4>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    6edc:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    6ede:	8c13      	ldrh	r3, [r2, #32]
    6ee0:	b29b      	uxth	r3, r3
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	while (adc_is_syncing(module_inst)) {
    6ee2:	2b00      	cmp	r3, #0
    6ee4:	d1fb      	bne.n	6ede <adc_init+0x3a>
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    6ee6:	7833      	ldrb	r3, [r6, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    6ee8:	201c      	movs	r0, #28

	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    6eea:	079b      	lsls	r3, r3, #30
    6eec:	d500      	bpl.n	6ef0 <adc_init+0x4c>
    6eee:	e22b      	b.n	7348 <adc_init+0x4a4>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    6ef0:	787b      	ldrb	r3, [r7, #1]
    6ef2:	712b      	strb	r3, [r5, #4]

	/* Make sure the voltage reference is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
    6ef4:	2b00      	cmp	r3, #0
    6ef6:	d104      	bne.n	6f02 <adc_init+0x5e>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
    6ef8:	4ab9      	ldr	r2, [pc, #740]	; (71e0 <adc_init+0x33c>)
    6efa:	69d1      	ldr	r1, [r2, #28]
    6efc:	3304      	adds	r3, #4
    6efe:	430b      	orrs	r3, r1
    6f00:	61d3      	str	r3, [r2, #28]
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    6f02:	682b      	ldr	r3, [r5, #0]
    6f04:	469a      	mov	sl, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    6f06:	783b      	ldrb	r3, [r7, #0]
    6f08:	aa02      	add	r2, sp, #8
    6f0a:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
    6f0c:	4bb5      	ldr	r3, [pc, #724]	; (71e4 <adc_init+0x340>)
    6f0e:	5d1e      	ldrb	r6, [r3, r4]
    6f10:	0011      	movs	r1, r2
    6f12:	0030      	movs	r0, r6
    6f14:	4bb4      	ldr	r3, [pc, #720]	; (71e8 <adc_init+0x344>)
    6f16:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
    6f18:	0030      	movs	r0, r6
    6f1a:	4bb4      	ldr	r3, [pc, #720]	; (71ec <adc_init+0x348>)
    6f1c:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
    6f1e:	793b      	ldrb	r3, [r7, #4]
    6f20:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    6f22:	ae04      	add	r6, sp, #16
    6f24:	4bb2      	ldr	r3, [pc, #712]	; (71f0 <adc_init+0x34c>)
    6f26:	469c      	mov	ip, r3
    6f28:	001a      	movs	r2, r3
    6f2a:	3208      	adds	r2, #8
    6f2c:	0031      	movs	r1, r6
    6f2e:	ca49      	ldmia	r2!, {r0, r3, r6}
    6f30:	c149      	stmia	r1!, {r0, r3, r6}
    6f32:	ca49      	ldmia	r2!, {r0, r3, r6}
    6f34:	c149      	stmia	r1!, {r0, r3, r6}
    6f36:	ca49      	ldmia	r2!, {r0, r3, r6}
    6f38:	c149      	stmia	r1!, {r0, r3, r6}
    6f3a:	ca49      	ldmia	r2!, {r0, r3, r6}
    6f3c:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    6f3e:	a910      	add	r1, sp, #64	; 0x40
    6f40:	4663      	mov	r3, ip
    6f42:	3338      	adds	r3, #56	; 0x38
    6f44:	000a      	movs	r2, r1
    6f46:	cb43      	ldmia	r3!, {r0, r1, r6}
    6f48:	c243      	stmia	r2!, {r0, r1, r6}
    6f4a:	cb43      	ldmia	r3!, {r0, r1, r6}
    6f4c:	c243      	stmia	r2!, {r0, r1, r6}
    6f4e:	cb43      	ldmia	r3!, {r0, r1, r6}
    6f50:	c243      	stmia	r2!, {r0, r1, r6}
    6f52:	cb43      	ldmia	r3!, {r0, r1, r6}
    6f54:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    6f56:	9b00      	ldr	r3, [sp, #0]
    6f58:	2b00      	cmp	r3, #0
    6f5a:	d003      	beq.n	6f64 <adc_init+0xc0>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    6f5c:	a910      	add	r1, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    6f5e:	2b01      	cmp	r3, #1
    6f60:	d003      	beq.n	6f6a <adc_init+0xc6>
    6f62:	e001      	b.n	6f68 <adc_init+0xc4>
	case 0:
		pinmapping = pinmapping0;
    6f64:	a904      	add	r1, sp, #16
    6f66:	e000      	b.n	6f6a <adc_init+0xc6>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    6f68:	2100      	movs	r1, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    6f6a:	00a3      	lsls	r3, r4, #2
    6f6c:	4aa1      	ldr	r2, [pc, #644]	; (71f4 <adc_init+0x350>)
    6f6e:	589b      	ldr	r3, [r3, r2]
    6f70:	4699      	mov	r9, r3
    6f72:	4598      	cmp	r8, r3
    6f74:	d80c      	bhi.n	6f90 <adc_init+0xec>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    6f76:	4643      	mov	r3, r8
    6f78:	0098      	lsls	r0, r3, #2
    6f7a:	5840      	ldr	r0, [r0, r1]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    6f7c:	a903      	add	r1, sp, #12
    6f7e:	2300      	movs	r3, #0
    6f80:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    6f82:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    6f84:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    6f86:	3301      	adds	r3, #1
    6f88:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    6f8a:	b2c0      	uxtb	r0, r0
    6f8c:	4b9a      	ldr	r3, [pc, #616]	; (71f8 <adc_init+0x354>)
    6f8e:	4798      	blx	r3
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
	system_gclk_chan_enable(_adc_gclk_ids[index]);

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);
    6f90:	88fb      	ldrh	r3, [r7, #6]
    6f92:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    6f94:	ae04      	add	r6, sp, #16
    6f96:	4b96      	ldr	r3, [pc, #600]	; (71f0 <adc_init+0x34c>)
    6f98:	469c      	mov	ip, r3
    6f9a:	001a      	movs	r2, r3
    6f9c:	3208      	adds	r2, #8
    6f9e:	0031      	movs	r1, r6
    6fa0:	ca49      	ldmia	r2!, {r0, r3, r6}
    6fa2:	c149      	stmia	r1!, {r0, r3, r6}
    6fa4:	ca49      	ldmia	r2!, {r0, r3, r6}
    6fa6:	c149      	stmia	r1!, {r0, r3, r6}
    6fa8:	ca49      	ldmia	r2!, {r0, r3, r6}
    6faa:	c149      	stmia	r1!, {r0, r3, r6}
    6fac:	ca49      	ldmia	r2!, {r0, r3, r6}
    6fae:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    6fb0:	a910      	add	r1, sp, #64	; 0x40
    6fb2:	4663      	mov	r3, ip
    6fb4:	3338      	adds	r3, #56	; 0x38
    6fb6:	000a      	movs	r2, r1
    6fb8:	cb43      	ldmia	r3!, {r0, r1, r6}
    6fba:	c243      	stmia	r2!, {r0, r1, r6}
    6fbc:	cb43      	ldmia	r3!, {r0, r1, r6}
    6fbe:	c243      	stmia	r2!, {r0, r1, r6}
    6fc0:	cb43      	ldmia	r3!, {r0, r1, r6}
    6fc2:	c243      	stmia	r2!, {r0, r1, r6}
    6fc4:	cb43      	ldmia	r3!, {r0, r1, r6}
    6fc6:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    6fc8:	9a00      	ldr	r2, [sp, #0]
    6fca:	2a00      	cmp	r2, #0
    6fcc:	d003      	beq.n	6fd6 <adc_init+0x132>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    6fce:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    6fd0:	2a01      	cmp	r2, #1
    6fd2:	d003      	beq.n	6fdc <adc_init+0x138>
    6fd4:	e001      	b.n	6fda <adc_init+0x136>
	case 0:
		pinmapping = pinmapping0;
    6fd6:	ab04      	add	r3, sp, #16
    6fd8:	e000      	b.n	6fdc <adc_init+0x138>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    6fda:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    6fdc:	45c8      	cmp	r8, r9
    6fde:	d900      	bls.n	6fe2 <adc_init+0x13e>
    6fe0:	e1ac      	b.n	733c <adc_init+0x498>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    6fe2:	4642      	mov	r2, r8
    6fe4:	0090      	lsls	r0, r2, #2
    6fe6:	58c0      	ldr	r0, [r0, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    6fe8:	a903      	add	r1, sp, #12
    6fea:	2300      	movs	r3, #0
    6fec:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    6fee:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    6ff0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    6ff2:	3301      	adds	r3, #1
    6ff4:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    6ff6:	b2c0      	uxtb	r0, r0
    6ff8:	4b7f      	ldr	r3, [pc, #508]	; (71f8 <adc_init+0x354>)
    6ffa:	4798      	blx	r3
    6ffc:	e19e      	b.n	733c <adc_init+0x498>
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    6ffe:	465b      	mov	r3, fp
    7000:	4642      	mov	r2, r8
    7002:	4093      	lsls	r3, r2
    7004:	693a      	ldr	r2, [r7, #16]
    7006:	421a      	tst	r2, r3
    7008:	d030      	beq.n	706c <adc_init+0x1c8>
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    700a:	a804      	add	r0, sp, #16
    700c:	4b78      	ldr	r3, [pc, #480]	; (71f0 <adc_init+0x34c>)
    700e:	3308      	adds	r3, #8
    7010:	0002      	movs	r2, r0
    7012:	cb43      	ldmia	r3!, {r0, r1, r6}
    7014:	c243      	stmia	r2!, {r0, r1, r6}
    7016:	cb43      	ldmia	r3!, {r0, r1, r6}
    7018:	c243      	stmia	r2!, {r0, r1, r6}
    701a:	cb43      	ldmia	r3!, {r0, r1, r6}
    701c:	c243      	stmia	r2!, {r0, r1, r6}
    701e:	cb43      	ldmia	r3!, {r0, r1, r6}
    7020:	c243      	stmia	r2!, {r0, r1, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    7022:	a810      	add	r0, sp, #64	; 0x40
    7024:	4b72      	ldr	r3, [pc, #456]	; (71f0 <adc_init+0x34c>)
    7026:	3338      	adds	r3, #56	; 0x38
    7028:	0002      	movs	r2, r0
    702a:	cb43      	ldmia	r3!, {r0, r1, r6}
    702c:	c243      	stmia	r2!, {r0, r1, r6}
    702e:	cb43      	ldmia	r3!, {r0, r1, r6}
    7030:	c243      	stmia	r2!, {r0, r1, r6}
    7032:	cb43      	ldmia	r3!, {r0, r1, r6}
    7034:	c243      	stmia	r2!, {r0, r1, r6}
    7036:	cb43      	ldmia	r3!, {r0, r1, r6}
    7038:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    703a:	9a00      	ldr	r2, [sp, #0]
    703c:	2a00      	cmp	r2, #0
    703e:	d003      	beq.n	7048 <adc_init+0x1a4>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    7040:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    7042:	2a01      	cmp	r2, #1
    7044:	d003      	beq.n	704e <adc_init+0x1aa>
    7046:	e001      	b.n	704c <adc_init+0x1a8>
	case 0:
		pinmapping = pinmapping0;
    7048:	ab04      	add	r3, sp, #16
    704a:	e000      	b.n	704e <adc_init+0x1aa>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    704c:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    704e:	9a01      	ldr	r2, [sp, #4]
    7050:	454a      	cmp	r2, r9
    7052:	d80b      	bhi.n	706c <adc_init+0x1c8>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    7054:	0091      	lsls	r1, r2, #2
    7056:	58c8      	ldr	r0, [r1, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    7058:	a903      	add	r1, sp, #12
    705a:	2300      	movs	r3, #0
    705c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    705e:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    7060:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    7062:	465b      	mov	r3, fp
    7064:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    7066:	b2c0      	uxtb	r0, r0
    7068:	4b63      	ldr	r3, [pc, #396]	; (71f8 <adc_init+0x354>)
    706a:	4798      	blx	r3
	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
    706c:	4646      	mov	r6, r8
    706e:	3601      	adds	r6, #1
    7070:	b2f3      	uxtb	r3, r6
    7072:	4698      	mov	r8, r3
    7074:	9301      	str	r3, [sp, #4]
    7076:	454b      	cmp	r3, r9
    7078:	d9c1      	bls.n	6ffe <adc_init+0x15a>
			_adc_configure_ain_pin(index, i);
		}
	}

	/* Configure run in standby and on demand */
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
    707a:	7b7b      	ldrb	r3, [r7, #13]
    707c:	019a      	lsls	r2, r3, #6
    707e:	7bbb      	ldrb	r3, [r7, #14]
    7080:	01db      	lsls	r3, r3, #7
    7082:	4313      	orrs	r3, r2
    7084:	b2db      	uxtb	r3, r3
    7086:	4652      	mov	r2, sl
    7088:	7013      	strb	r3, [r2, #0]
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;

	/* Configure reference */
	adc_module->REFCTRL.reg =
    708a:	7d3b      	ldrb	r3, [r7, #20]
    708c:	01db      	lsls	r3, r3, #7
    708e:	787a      	ldrb	r2, [r7, #1]
    7090:	4313      	orrs	r3, r2
    7092:	b2db      	uxtb	r3, r3
    7094:	4652      	mov	r2, sl
    7096:	7093      	strb	r3, [r2, #2]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
			| (config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    7098:	78fb      	ldrb	r3, [r7, #3]
    709a:	2b34      	cmp	r3, #52	; 0x34
    709c:	d900      	bls.n	70a0 <adc_init+0x1fc>
    709e:	e14b      	b.n	7338 <adc_init+0x494>
    70a0:	009b      	lsls	r3, r3, #2
    70a2:	4a56      	ldr	r2, [pc, #344]	; (71fc <adc_init+0x358>)
    70a4:	58d3      	ldr	r3, [r2, r3]
    70a6:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    70a8:	2004      	movs	r0, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    70aa:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    70ac:	2202      	movs	r2, #2
    70ae:	e01a      	b.n	70e6 <adc_init+0x242>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    70b0:	7a7a      	ldrb	r2, [r7, #9]
		accumulate = config->accumulate_samples;
    70b2:	7a38      	ldrb	r0, [r7, #8]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    70b4:	2110      	movs	r1, #16
    70b6:	e016      	b.n	70e6 <adc_init+0x242>
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    70b8:	2006      	movs	r0, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    70ba:	2110      	movs	r1, #16
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    70bc:	2201      	movs	r2, #1
    70be:	e012      	b.n	70e6 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    70c0:	2008      	movs	r0, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    70c2:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    70c4:	2200      	movs	r2, #0
    70c6:	e00e      	b.n	70e6 <adc_init+0x242>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    70c8:	2000      	movs	r0, #0
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    70ca:	2130      	movs	r1, #48	; 0x30
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    70cc:	2200      	movs	r2, #0
    70ce:	e00a      	b.n	70e6 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    70d0:	2000      	movs	r0, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    70d2:	2120      	movs	r1, #32
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    70d4:	2200      	movs	r2, #0
    70d6:	e006      	b.n	70e6 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    70d8:	2000      	movs	r0, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    70da:	2100      	movs	r1, #0
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    70dc:	2200      	movs	r2, #0
    70de:	e002      	b.n	70e6 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    70e0:	2002      	movs	r0, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    70e2:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    70e4:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    70e6:	0112      	lsls	r2, r2, #4
    70e8:	2370      	movs	r3, #112	; 0x70
    70ea:	4013      	ands	r3, r2
    70ec:	4303      	orrs	r3, r0
    70ee:	4652      	mov	r2, sl
    70f0:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    70f2:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    70f4:	8c13      	ldrh	r3, [r2, #32]
    70f6:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    70f8:	2b00      	cmp	r3, #0
    70fa:	d1fb      	bne.n	70f4 <adc_init+0x250>
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    70fc:	7d7b      	ldrb	r3, [r7, #21]
		return STATUS_ERR_INVALID_ARG;
    70fe:	2017      	movs	r0, #23
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    7100:	2b3f      	cmp	r3, #63	; 0x3f
    7102:	d900      	bls.n	7106 <adc_init+0x262>
    7104:	e120      	b.n	7348 <adc_init+0x4a4>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    7106:	7bfa      	ldrb	r2, [r7, #15]
    7108:	01d2      	lsls	r2, r2, #7
    710a:	4313      	orrs	r3, r2
    710c:	b2db      	uxtb	r3, r3
    710e:	4652      	mov	r2, sl
    7110:	7353      	strb	r3, [r2, #13]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    7112:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7114:	8c13      	ldrh	r3, [r2, #32]
    7116:	b29b      	uxth	r3, r3
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos)
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    7118:	2b00      	cmp	r3, #0
    711a:	d1fb      	bne.n	7114 <adc_init+0x270>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
    711c:	78bb      	ldrb	r3, [r7, #2]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    711e:	4652      	mov	r2, sl
    7120:	7053      	strb	r3, [r2, #1]
			config->clock_prescaler;
	adc_module->CTRLC.reg =
			resolution |
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
    7122:	2324      	movs	r3, #36	; 0x24
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
	adc_module->CTRLC.reg =
    7124:	5cfa      	ldrb	r2, [r7, r3]
    7126:	00d2      	lsls	r2, r2, #3
    7128:	7b3b      	ldrb	r3, [r7, #12]
    712a:	009b      	lsls	r3, r3, #2
    712c:	4313      	orrs	r3, r2
    712e:	7afa      	ldrb	r2, [r7, #11]
    7130:	431a      	orrs	r2, r3
    7132:	7abb      	ldrb	r3, [r7, #10]
    7134:	005b      	lsls	r3, r3, #1
    7136:	4313      	orrs	r3, r2
    7138:	430b      	orrs	r3, r1
    713a:	4652      	mov	r2, sl
    713c:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    713e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7140:	8c13      	ldrh	r3, [r2, #32]
    7142:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);

	while (adc_is_syncing(module_inst)) {
    7144:	2b00      	cmp	r3, #0
    7146:	d1fb      	bne.n	7140 <adc_init+0x29c>
		/* Wait for synchronization */
	}

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    7148:	8b3b      	ldrh	r3, [r7, #24]
    714a:	2b00      	cmp	r3, #0
    714c:	d100      	bne.n	7150 <adc_init+0x2ac>
    714e:	e091      	b.n	7274 <adc_init+0x3d0>
		switch (resolution) {
    7150:	2910      	cmp	r1, #16
    7152:	d075      	beq.n	7240 <adc_init+0x39c>
    7154:	d802      	bhi.n	715c <adc_init+0x2b8>
    7156:	2900      	cmp	r1, #0
    7158:	d054      	beq.n	7204 <adc_init+0x360>
    715a:	e08b      	b.n	7274 <adc_init+0x3d0>
    715c:	2920      	cmp	r1, #32
    715e:	d01a      	beq.n	7196 <adc_init+0x2f2>
    7160:	2930      	cmp	r1, #48	; 0x30
    7162:	d000      	beq.n	7166 <adc_init+0x2c2>
    7164:	e086      	b.n	7274 <adc_init+0x3d0>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    7166:	7afa      	ldrb	r2, [r7, #11]
    7168:	2a00      	cmp	r2, #0
    716a:	d00a      	beq.n	7182 <adc_init+0x2de>
    716c:	69fa      	ldr	r2, [r7, #28]
    716e:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7170:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    7172:	2aff      	cmp	r2, #255	; 0xff
    7174:	d900      	bls.n	7178 <adc_init+0x2d4>
    7176:	e0e7      	b.n	7348 <adc_init+0x4a4>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    7178:	6a3a      	ldr	r2, [r7, #32]
    717a:	3280      	adds	r2, #128	; 0x80
    717c:	2aff      	cmp	r2, #255	; 0xff
    717e:	d900      	bls.n	7182 <adc_init+0x2de>
    7180:	e0e2      	b.n	7348 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7182:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    7184:	69fa      	ldr	r2, [r7, #28]
    7186:	2aff      	cmp	r2, #255	; 0xff
    7188:	dd00      	ble.n	718c <adc_init+0x2e8>
    718a:	e0dd      	b.n	7348 <adc_init+0x4a4>
    718c:	6a3a      	ldr	r2, [r7, #32]
    718e:	2aff      	cmp	r2, #255	; 0xff
    7190:	dd00      	ble.n	7194 <adc_init+0x2f0>
    7192:	e0d9      	b.n	7348 <adc_init+0x4a4>
    7194:	e06e      	b.n	7274 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    7196:	7afa      	ldrb	r2, [r7, #11]
    7198:	2a00      	cmp	r2, #0
    719a:	d00f      	beq.n	71bc <adc_init+0x318>
    719c:	69fa      	ldr	r2, [r7, #28]
    719e:	2180      	movs	r1, #128	; 0x80
    71a0:	0089      	lsls	r1, r1, #2
    71a2:	468c      	mov	ip, r1
    71a4:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    71a6:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    71a8:	4915      	ldr	r1, [pc, #84]	; (7200 <adc_init+0x35c>)
    71aa:	428a      	cmp	r2, r1
    71ac:	d900      	bls.n	71b0 <adc_init+0x30c>
    71ae:	e0cb      	b.n	7348 <adc_init+0x4a4>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    71b0:	6a3a      	ldr	r2, [r7, #32]
    71b2:	4462      	add	r2, ip
    71b4:	4912      	ldr	r1, [pc, #72]	; (7200 <adc_init+0x35c>)
    71b6:	428a      	cmp	r2, r1
    71b8:	d900      	bls.n	71bc <adc_init+0x318>
    71ba:	e0c5      	b.n	7348 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    71bc:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    71be:	4a10      	ldr	r2, [pc, #64]	; (7200 <adc_init+0x35c>)
    71c0:	69f9      	ldr	r1, [r7, #28]
    71c2:	4291      	cmp	r1, r2
    71c4:	dd00      	ble.n	71c8 <adc_init+0x324>
    71c6:	e0bf      	b.n	7348 <adc_init+0x4a4>
    71c8:	6a39      	ldr	r1, [r7, #32]
    71ca:	4291      	cmp	r1, r2
    71cc:	dd00      	ble.n	71d0 <adc_init+0x32c>
    71ce:	e0bb      	b.n	7348 <adc_init+0x4a4>
    71d0:	e050      	b.n	7274 <adc_init+0x3d0>
    71d2:	46c0      	nop			; (mov r8, r8)
    71d4:	00006e35 	.word	0x00006e35
    71d8:	40000800 	.word	0x40000800
    71dc:	0000b1c0 	.word	0x0000b1c0
    71e0:	40001800 	.word	0x40001800
    71e4:	0000b1cc 	.word	0x0000b1cc
    71e8:	00009529 	.word	0x00009529
    71ec:	000094b9 	.word	0x000094b9
    71f0:	0000b154 	.word	0x0000b154
    71f4:	0000b1d0 	.word	0x0000b1d0
    71f8:	00009625 	.word	0x00009625
    71fc:	0000b080 	.word	0x0000b080
    7200:	000003ff 	.word	0x000003ff
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    7204:	7afa      	ldrb	r2, [r7, #11]
    7206:	2a00      	cmp	r2, #0
    7208:	d00f      	beq.n	722a <adc_init+0x386>
    720a:	69fa      	ldr	r2, [r7, #28]
    720c:	2180      	movs	r1, #128	; 0x80
    720e:	0109      	lsls	r1, r1, #4
    7210:	468c      	mov	ip, r1
    7212:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7214:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    7216:	4950      	ldr	r1, [pc, #320]	; (7358 <adc_init+0x4b4>)
    7218:	428a      	cmp	r2, r1
    721a:	d900      	bls.n	721e <adc_init+0x37a>
    721c:	e094      	b.n	7348 <adc_init+0x4a4>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    721e:	6a3a      	ldr	r2, [r7, #32]
    7220:	4462      	add	r2, ip
    7222:	494d      	ldr	r1, [pc, #308]	; (7358 <adc_init+0x4b4>)
    7224:	428a      	cmp	r2, r1
    7226:	d900      	bls.n	722a <adc_init+0x386>
    7228:	e08e      	b.n	7348 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    722a:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    722c:	4a4a      	ldr	r2, [pc, #296]	; (7358 <adc_init+0x4b4>)
    722e:	69f9      	ldr	r1, [r7, #28]
    7230:	4291      	cmp	r1, r2
    7232:	dd00      	ble.n	7236 <adc_init+0x392>
    7234:	e088      	b.n	7348 <adc_init+0x4a4>
    7236:	6a39      	ldr	r1, [r7, #32]
    7238:	4291      	cmp	r1, r2
    723a:	dd00      	ble.n	723e <adc_init+0x39a>
    723c:	e084      	b.n	7348 <adc_init+0x4a4>
    723e:	e019      	b.n	7274 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    7240:	7afa      	ldrb	r2, [r7, #11]
    7242:	2a00      	cmp	r2, #0
    7244:	d00e      	beq.n	7264 <adc_init+0x3c0>
    7246:	69fa      	ldr	r2, [r7, #28]
    7248:	2180      	movs	r1, #128	; 0x80
    724a:	0209      	lsls	r1, r1, #8
    724c:	468c      	mov	ip, r1
    724e:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7250:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    7252:	4942      	ldr	r1, [pc, #264]	; (735c <adc_init+0x4b8>)
    7254:	428a      	cmp	r2, r1
    7256:	d900      	bls.n	725a <adc_init+0x3b6>
    7258:	e076      	b.n	7348 <adc_init+0x4a4>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    725a:	6a3a      	ldr	r2, [r7, #32]
    725c:	4462      	add	r2, ip
    725e:	493f      	ldr	r1, [pc, #252]	; (735c <adc_init+0x4b8>)
    7260:	428a      	cmp	r2, r1
    7262:	d871      	bhi.n	7348 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7264:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    7266:	4a3d      	ldr	r2, [pc, #244]	; (735c <adc_init+0x4b8>)
    7268:	69f9      	ldr	r1, [r7, #28]
    726a:	4291      	cmp	r1, r2
    726c:	dc6c      	bgt.n	7348 <adc_init+0x4a4>
    726e:	6a39      	ldr	r1, [r7, #32]
    7270:	4291      	cmp	r1, r2
    7272:	dc69      	bgt.n	7348 <adc_init+0x4a4>
			break;
		}
	}

	/* Configure window mode */
	adc_module->CTRLC.reg |= config->window.window_mode;
    7274:	4652      	mov	r2, sl
    7276:	8952      	ldrh	r2, [r2, #10]
    7278:	4313      	orrs	r3, r2
    727a:	4652      	mov	r2, sl
    727c:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    727e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7280:	8c13      	ldrh	r3, [r2, #32]
    7282:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    7284:	2b00      	cmp	r3, #0
    7286:	d1fb      	bne.n	7280 <adc_init+0x3dc>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    7288:	8bbb      	ldrh	r3, [r7, #28]
    728a:	4652      	mov	r2, sl
    728c:	81d3      	strh	r3, [r2, #14]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    728e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7290:	8c13      	ldrh	r3, [r2, #32]
    7292:	b29b      	uxth	r3, r3
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    7294:	2b00      	cmp	r3, #0
    7296:	d1fb      	bne.n	7290 <adc_init+0x3ec>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    7298:	8c3b      	ldrh	r3, [r7, #32]
    729a:	4652      	mov	r2, sl
    729c:	8213      	strh	r3, [r2, #16]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    729e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    72a0:	8c13      	ldrh	r3, [r2, #32]
    72a2:	b29b      	uxth	r3, r3
			ADC_WINUT_WINUT_Pos;

	while (adc_is_syncing(module_inst)) {
    72a4:	2b00      	cmp	r3, #0
    72a6:	d1fb      	bne.n	72a0 <adc_init+0x3fc>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    72a8:	793a      	ldrb	r2, [r7, #4]
    72aa:	88fb      	ldrh	r3, [r7, #6]
    72ac:	4313      	orrs	r3, r2
    72ae:	4652      	mov	r2, sl
    72b0:	8113      	strh	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    72b2:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    72b4:	8c13      	ldrh	r3, [r2, #32]
    72b6:	b29b      	uxth	r3, r3
			config->negative_input |
			config->positive_input;

	while (adc_is_syncing(module_inst)) {
    72b8:	2b00      	cmp	r3, #0
    72ba:	d1fb      	bne.n	72b4 <adc_init+0x410>
		/* Wait for synchronization */
	}

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    72bc:	332a      	adds	r3, #42	; 0x2a
    72be:	5cfb      	ldrb	r3, [r7, r3]
    72c0:	4652      	mov	r2, sl
    72c2:	70d3      	strb	r3, [r2, #3]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    72c4:	2307      	movs	r3, #7
    72c6:	7113      	strb	r3, [r2, #4]
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    72c8:	331d      	adds	r3, #29
    72ca:	5cfb      	ldrb	r3, [r7, r3]
    72cc:	2b00      	cmp	r3, #0
    72ce:	d01b      	beq.n	7308 <adc_init+0x464>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    72d0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    72d2:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    72d4:	4a20      	ldr	r2, [pc, #128]	; (7358 <adc_init+0x4b4>)
    72d6:	4293      	cmp	r3, r2
    72d8:	d836      	bhi.n	7348 <adc_init+0x4a4>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    72da:	4652      	mov	r2, sl
    72dc:	8253      	strh	r3, [r2, #18]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    72de:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    72e0:	8c13      	ldrh	r3, [r2, #32]
    72e2:	b29b      	uxth	r3, r3
					ADC_GAINCORR_GAINCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    72e4:	2b00      	cmp	r3, #0
    72e6:	d1fb      	bne.n	72e0 <adc_init+0x43c>
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    72e8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
    72ea:	2380      	movs	r3, #128	; 0x80
    72ec:	011b      	lsls	r3, r3, #4
    72ee:	18d3      	adds	r3, r2, r3
    72f0:	b29b      	uxth	r3, r3
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    72f2:	2017      	movs	r0, #23
		while (adc_is_syncing(module_inst)) {
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    72f4:	4918      	ldr	r1, [pc, #96]	; (7358 <adc_init+0x4b4>)
    72f6:	428b      	cmp	r3, r1
    72f8:	d826      	bhi.n	7348 <adc_init+0x4a4>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    72fa:	4653      	mov	r3, sl
    72fc:	829a      	strh	r2, [r3, #20]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    72fe:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7300:	8c13      	ldrh	r3, [r2, #32]
    7302:	b29b      	uxth	r3, r3
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    7304:	2b00      	cmp	r3, #0
    7306:	d1fb      	bne.n	7300 <adc_init+0x45c>
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIASREFBUF(
    7308:	00a2      	lsls	r2, r4, #2
    730a:	4b15      	ldr	r3, [pc, #84]	; (7360 <adc_init+0x4bc>)
    730c:	58d3      	ldr	r3, [r2, r3]
    730e:	4915      	ldr	r1, [pc, #84]	; (7364 <adc_init+0x4c0>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    7310:	5d09      	ldrb	r1, [r1, r4]
    7312:	681b      	ldr	r3, [r3, #0]
    7314:	40cb      	lsrs	r3, r1
    7316:	021b      	lsls	r3, r3, #8
    7318:	21e0      	movs	r1, #224	; 0xe0
    731a:	00c9      	lsls	r1, r1, #3
    731c:	4019      	ands	r1, r3
			ADC_CALIB_BIASREFBUF(
				(*(uint32_t *)_adc_biasrefbuf_addr[index] >> _adc_biasrefbuf_pos[index])
			) |
			ADC_CALIB_BIASCOMP(
    731e:	4b12      	ldr	r3, [pc, #72]	; (7368 <adc_init+0x4c4>)
    7320:	58d3      	ldr	r3, [r2, r3]
    7322:	4a12      	ldr	r2, [pc, #72]	; (736c <adc_init+0x4c8>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    7324:	5d12      	ldrb	r2, [r2, r4]
    7326:	681b      	ldr	r3, [r3, #0]
    7328:	40d3      	lsrs	r3, r2
    732a:	2207      	movs	r2, #7
    732c:	4013      	ands	r3, r2
    732e:	430b      	orrs	r3, r1
    7330:	4652      	mov	r2, sl
    7332:	8593      	strh	r3, [r2, #44]	; 0x2c
			) |
			ADC_CALIB_BIASCOMP(
				(*(uint32_t *)_adc_biascomp_addr[index] >> _adc_biascomp_pos[index])
			);

	return STATUS_OK;
    7334:	2000      	movs	r0, #0
    7336:	e007      	b.n	7348 <adc_init+0x4a4>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    7338:	2017      	movs	r0, #23
    733a:	e005      	b.n	7348 <adc_init+0x4a4>
    733c:	2300      	movs	r3, #0
    733e:	9301      	str	r3, [sp, #4]
    7340:	4698      	mov	r8, r3
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    7342:	3301      	adds	r3, #1
    7344:	469b      	mov	fp, r3
    7346:	e65a      	b.n	6ffe <adc_init+0x15a>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
    7348:	b01d      	add	sp, #116	; 0x74
    734a:	bc3c      	pop	{r2, r3, r4, r5}
    734c:	4690      	mov	r8, r2
    734e:	4699      	mov	r9, r3
    7350:	46a2      	mov	sl, r4
    7352:	46ab      	mov	fp, r5
    7354:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7356:	46c0      	nop			; (mov r8, r8)
    7358:	00000fff 	.word	0x00000fff
    735c:	0000ffff 	.word	0x0000ffff
    7360:	0000b1e0 	.word	0x0000b1e0
    7364:	0000b1bc 	.word	0x0000b1bc
    7368:	0000b1d8 	.word	0x0000b1d8
    736c:	0000b1c8 	.word	0x0000b1c8

00007370 <_can_enable_peripheral_clock>:
	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
}

static void _can_enable_peripheral_clock(struct can_module *const module_inst)
{
	if (module_inst->hw == CAN0) {
    7370:	6803      	ldr	r3, [r0, #0]
    7372:	4a0a      	ldr	r2, [pc, #40]	; (739c <_can_enable_peripheral_clock+0x2c>)
    7374:	4293      	cmp	r3, r2
    7376:	d106      	bne.n	7386 <_can_enable_peripheral_clock+0x16>
 * \param[in] ahb_mask  AHB clock mask to enable
 */
static inline void system_ahb_clock_set_mask(
		const uint32_t ahb_mask)
{
	MCLK->AHBMASK.reg |= ahb_mask;
    7378:	4a09      	ldr	r2, [pc, #36]	; (73a0 <_can_enable_peripheral_clock+0x30>)
    737a:	6913      	ldr	r3, [r2, #16]
    737c:	2180      	movs	r1, #128	; 0x80
    737e:	0049      	lsls	r1, r1, #1
    7380:	430b      	orrs	r3, r1
    7382:	6113      	str	r3, [r2, #16]
    7384:	e008      	b.n	7398 <_can_enable_peripheral_clock+0x28>
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN0);
	} else if (module_inst->hw == CAN1) {
    7386:	4a07      	ldr	r2, [pc, #28]	; (73a4 <_can_enable_peripheral_clock+0x34>)
    7388:	4293      	cmp	r3, r2
    738a:	d105      	bne.n	7398 <_can_enable_peripheral_clock+0x28>
    738c:	4a04      	ldr	r2, [pc, #16]	; (73a0 <_can_enable_peripheral_clock+0x30>)
    738e:	6913      	ldr	r3, [r2, #16]
    7390:	2180      	movs	r1, #128	; 0x80
    7392:	0089      	lsls	r1, r1, #2
    7394:	430b      	orrs	r3, r1
    7396:	6113      	str	r3, [r2, #16]
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN1);
	}
}
    7398:	4770      	bx	lr
    739a:	46c0      	nop			; (mov r8, r8)
    739c:	42001c00 	.word	0x42001c00
    73a0:	40000800 	.word	0x40000800
    73a4:	42002000 	.word	0x42002000

000073a8 <can_init>:

void can_init(struct can_module *const module_inst, Can *hw,
		struct can_config *config)
{
    73a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    73aa:	000c      	movs	r4, r1
    73ac:	0015      	movs	r5, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    73ae:	6001      	str	r1, [r0, #0]

	/* Enable peripheral clock */
	_can_enable_peripheral_clock(module_inst);
    73b0:	4ba6      	ldr	r3, [pc, #664]	; (764c <can_init+0x2a4>)
    73b2:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    73b4:	4ba6      	ldr	r3, [pc, #664]	; (7650 <can_init+0x2a8>)
    73b6:	2200      	movs	r2, #0
    73b8:	701a      	strb	r2, [r3, #0]

	/* Configure GCLK channel */
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    73ba:	782a      	ldrb	r2, [r5, #0]
    73bc:	701a      	strb	r2, [r3, #0]

	if (hw == CAN0) {
    73be:	4ba5      	ldr	r3, [pc, #660]	; (7654 <can_init+0x2ac>)
    73c0:	429c      	cmp	r4, r3
    73c2:	d13c      	bne.n	743e <can_init+0x96>
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
    73c4:	49a2      	ldr	r1, [pc, #648]	; (7650 <can_init+0x2a8>)
    73c6:	201a      	movs	r0, #26
    73c8:	4ba3      	ldr	r3, [pc, #652]	; (7658 <can_init+0x2b0>)
    73ca:	4798      	blx	r3
		system_gclk_chan_enable(CAN0_GCLK_ID);
    73cc:	201a      	movs	r0, #26
    73ce:	4ba3      	ldr	r3, [pc, #652]	; (765c <can_init+0x2b4>)
    73d0:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    73d2:	4ba0      	ldr	r3, [pc, #640]	; (7654 <can_init+0x2ac>)
    73d4:	6999      	ldr	r1, [r3, #24]
    73d6:	2202      	movs	r2, #2
    73d8:	430a      	orrs	r2, r1
    73da:	619a      	str	r2, [r3, #24]
static struct can_extended_message_filter_element can1_rx_extended_filter[CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM];

static void _can_message_memory_init(Can *hw)
{
	if (hw == CAN0) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can0_rx_standard_filter) |
    73dc:	4aa0      	ldr	r2, [pc, #640]	; (7660 <can_init+0x2b8>)
    73de:	0412      	lsls	r2, r2, #16
    73e0:	0c12      	lsrs	r2, r2, #16
    73e2:	2780      	movs	r7, #128	; 0x80
    73e4:	03bf      	lsls	r7, r7, #14
    73e6:	433a      	orrs	r2, r7
    73e8:	2184      	movs	r1, #132	; 0x84
    73ea:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN0_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can0_rx_extended_filter) |
    73ec:	489d      	ldr	r0, [pc, #628]	; (7664 <can_init+0x2bc>)
    73ee:	0400      	lsls	r0, r0, #16
    73f0:	0c00      	lsrs	r0, r0, #16
    73f2:	2680      	movs	r6, #128	; 0x80
    73f4:	0376      	lsls	r6, r6, #13
    73f6:	4330      	orrs	r0, r6
    73f8:	2288      	movs	r2, #136	; 0x88
    73fa:	5098      	str	r0, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN0_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
    73fc:	499a      	ldr	r1, [pc, #616]	; (7668 <can_init+0x2c0>)
    73fe:	0409      	lsls	r1, r1, #16
    7400:	0c09      	lsrs	r1, r1, #16
    7402:	4339      	orrs	r1, r7
    7404:	3218      	adds	r2, #24
    7406:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
    7408:	4a98      	ldr	r2, [pc, #608]	; (766c <can_init+0x2c4>)
    740a:	0412      	lsls	r2, r2, #16
    740c:	0c12      	lsrs	r2, r2, #16
    740e:	4332      	orrs	r2, r6
    7410:	21b0      	movs	r1, #176	; 0xb0
    7412:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
    7414:	4a96      	ldr	r2, [pc, #600]	; (7670 <can_init+0x2c8>)
    7416:	0412      	lsls	r2, r2, #16
    7418:	0c12      	lsrs	r2, r2, #16
    741a:	3904      	subs	r1, #4
    741c:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
    741e:	4a95      	ldr	r2, [pc, #596]	; (7674 <can_init+0x2cc>)
    7420:	0412      	lsls	r2, r2, #16
    7422:	0c12      	lsrs	r2, r2, #16
    7424:	4994      	ldr	r1, [pc, #592]	; (7678 <can_init+0x2d0>)
    7426:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
    7428:	21c0      	movs	r1, #192	; 0xc0
    742a:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
    742c:	4a93      	ldr	r2, [pc, #588]	; (767c <can_init+0x2d4>)
    742e:	0412      	lsls	r2, r2, #16
    7430:	0c12      	lsrs	r2, r2, #16
    7432:	2180      	movs	r1, #128	; 0x80
    7434:	0309      	lsls	r1, r1, #12
    7436:	430a      	orrs	r2, r1
    7438:	21f0      	movs	r1, #240	; 0xf0
    743a:	505a      	str	r2, [r3, r1]
    743c:	e03f      	b.n	74be <can_init+0x116>
	gclk_chan_conf.source_generator = config->clock_source;

	if (hw == CAN0) {
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
		system_gclk_chan_enable(CAN0_GCLK_ID);
	} else if (hw == CAN1) {
    743e:	4b90      	ldr	r3, [pc, #576]	; (7680 <can_init+0x2d8>)
    7440:	429c      	cmp	r4, r3
    7442:	d000      	beq.n	7446 <can_init+0x9e>
    7444:	e0fc      	b.n	7640 <can_init+0x298>
		system_gclk_chan_set_config(CAN1_GCLK_ID, &gclk_chan_conf);
    7446:	4982      	ldr	r1, [pc, #520]	; (7650 <can_init+0x2a8>)
    7448:	201b      	movs	r0, #27
    744a:	4b83      	ldr	r3, [pc, #524]	; (7658 <can_init+0x2b0>)
    744c:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
    744e:	201b      	movs	r0, #27
    7450:	4b82      	ldr	r3, [pc, #520]	; (765c <can_init+0x2b4>)
    7452:	4798      	blx	r3
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    7454:	4b8a      	ldr	r3, [pc, #552]	; (7680 <can_init+0x2d8>)
    7456:	6999      	ldr	r1, [r3, #24]
    7458:	2202      	movs	r2, #2
    745a:	430a      	orrs	r2, r1
    745c:	619a      	str	r2, [r3, #24]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
				CAN_TXEFC_EFS(CONF_CAN0_TX_EVENT_FIFO);
	} else if (hw == CAN1) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can1_rx_standard_filter) |
    745e:	4a89      	ldr	r2, [pc, #548]	; (7684 <can_init+0x2dc>)
    7460:	0412      	lsls	r2, r2, #16
    7462:	0c12      	lsrs	r2, r2, #16
    7464:	2180      	movs	r1, #128	; 0x80
    7466:	0389      	lsls	r1, r1, #14
    7468:	430a      	orrs	r2, r1
    746a:	2184      	movs	r1, #132	; 0x84
    746c:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN1_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can1_rx_extended_filter) |
    746e:	4986      	ldr	r1, [pc, #536]	; (7688 <can_init+0x2e0>)
    7470:	0409      	lsls	r1, r1, #16
    7472:	0c09      	lsrs	r1, r1, #16
    7474:	2080      	movs	r0, #128	; 0x80
    7476:	0340      	lsls	r0, r0, #13
    7478:	4301      	orrs	r1, r0
    747a:	2288      	movs	r2, #136	; 0x88
    747c:	5099      	str	r1, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
    747e:	4983      	ldr	r1, [pc, #524]	; (768c <can_init+0x2e4>)
    7480:	0409      	lsls	r1, r1, #16
    7482:	0c09      	lsrs	r1, r1, #16
    7484:	4301      	orrs	r1, r0
    7486:	3218      	adds	r2, #24
    7488:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
    748a:	4a81      	ldr	r2, [pc, #516]	; (7690 <can_init+0x2e8>)
    748c:	0412      	lsls	r2, r2, #16
    748e:	0c12      	lsrs	r2, r2, #16
    7490:	4302      	orrs	r2, r0
    7492:	21b0      	movs	r1, #176	; 0xb0
    7494:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
    7496:	4a7f      	ldr	r2, [pc, #508]	; (7694 <can_init+0x2ec>)
    7498:	0412      	lsls	r2, r2, #16
    749a:	0c12      	lsrs	r2, r2, #16
    749c:	3904      	subs	r1, #4
    749e:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
    74a0:	4a7d      	ldr	r2, [pc, #500]	; (7698 <can_init+0x2f0>)
    74a2:	0412      	lsls	r2, r2, #16
    74a4:	0c12      	lsrs	r2, r2, #16
    74a6:	4974      	ldr	r1, [pc, #464]	; (7678 <can_init+0x2d0>)
    74a8:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
    74aa:	21c0      	movs	r1, #192	; 0xc0
    74ac:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN1_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can1_tx_event_fifo) |
    74ae:	4a7b      	ldr	r2, [pc, #492]	; (769c <can_init+0x2f4>)
    74b0:	0412      	lsls	r2, r2, #16
    74b2:	0c12      	lsrs	r2, r2, #16
    74b4:	2180      	movs	r1, #128	; 0x80
    74b6:	0309      	lsls	r1, r1, #12
    74b8:	430a      	orrs	r2, r1
    74ba:	21f0      	movs	r1, #240	; 0xf0
    74bc:	505a      	str	r2, [r3, r1]
	 * The corresponding setting value in register is 0/1//2/3/4/5/6/7.
	 * To simplify the calculation, seperate to two group 8/12/16/20/24 which
	 * increased with 4 and 32/48/64 which increased with 16.
	 */
	if (CONF_CAN_ELEMENT_DATA_SIZE <= 24) {
		hw->RXESC.reg = CAN_RXESC_RBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
    74be:	2300      	movs	r3, #0
    74c0:	22bc      	movs	r2, #188	; 0xbc
    74c2:	50a3      	str	r3, [r4, r2]
				CAN_RXESC_F0DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
				CAN_RXESC_F1DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
		hw->TXESC.reg = CAN_TXESC_TBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
    74c4:	320c      	adds	r2, #12
    74c6:	50a3      	str	r3, [r4, r2]
}

static void _can_set_configuration(Can *hw, struct can_config *config)
{
	/* Timing setting. */
	hw->NBTP.reg = CAN_NBTP_NBRP(CONF_CAN_NBTP_NBRP_VALUE) |
    74c8:	4b75      	ldr	r3, [pc, #468]	; (76a0 <can_init+0x2f8>)
    74ca:	61e3      	str	r3, [r4, #28]
			CAN_NBTP_NSJW(CONF_CAN_NBTP_NSJW_VALUE) |
			CAN_NBTP_NTSEG1(CONF_CAN_NBTP_NTSEG1_VALUE) |
			CAN_NBTP_NTSEG2(CONF_CAN_NBTP_NTSEG2_VALUE);
	hw->DBTP.reg = CAN_DBTP_DBRP(CONF_CAN_DBTP_DBRP_VALUE) |
    74cc:	4b75      	ldr	r3, [pc, #468]	; (76a4 <can_init+0x2fc>)
    74ce:	60e3      	str	r3, [r4, #12]
			CAN_DBTP_DSJW(CONF_CAN_DBTP_DSJW_VALUE) |
			CAN_DBTP_DTSEG1(CONF_CAN_DBTP_DTSEG1_VALUE) |
			CAN_DBTP_DTSEG2(CONF_CAN_DBTP_DTSEG2_VALUE);

	if (config->tdc_enable) {
    74d0:	7bab      	ldrb	r3, [r5, #14]
    74d2:	2b00      	cmp	r3, #0
    74d4:	d004      	beq.n	74e0 <can_init+0x138>
		hw->DBTP.reg |= CAN_DBTP_TDC;
    74d6:	68e3      	ldr	r3, [r4, #12]
    74d8:	2280      	movs	r2, #128	; 0x80
    74da:	0412      	lsls	r2, r2, #16
    74dc:	4313      	orrs	r3, r2
    74de:	60e3      	str	r3, [r4, #12]
	}
	
	if (config->run_in_standby) {
    74e0:	786b      	ldrb	r3, [r5, #1]
    74e2:	2b00      	cmp	r3, #0
    74e4:	d003      	beq.n	74ee <can_init+0x146>
		hw->MRCFG.reg |= 0x01<<6;
    74e6:	68a2      	ldr	r2, [r4, #8]
    74e8:	2340      	movs	r3, #64	; 0x40
    74ea:	4313      	orrs	r3, r2
    74ec:	60a3      	str	r3, [r4, #8]
	}

	hw->RWD.reg |= CAN_RWD_WDC(config->watchdog_configuration);
    74ee:	6963      	ldr	r3, [r4, #20]
    74f0:	78aa      	ldrb	r2, [r5, #2]
    74f2:	4313      	orrs	r3, r2
    74f4:	6163      	str	r3, [r4, #20]

	if (config->transmit_pause) {
    74f6:	78eb      	ldrb	r3, [r5, #3]
    74f8:	2b00      	cmp	r3, #0
    74fa:	d004      	beq.n	7506 <can_init+0x15e>
		hw->CCCR.reg |= CAN_CCCR_TXP;
    74fc:	69a3      	ldr	r3, [r4, #24]
    74fe:	2280      	movs	r2, #128	; 0x80
    7500:	01d2      	lsls	r2, r2, #7
    7502:	4313      	orrs	r3, r2
    7504:	61a3      	str	r3, [r4, #24]
	}

	if (config->edge_filtering) {
    7506:	792b      	ldrb	r3, [r5, #4]
    7508:	2b00      	cmp	r3, #0
    750a:	d004      	beq.n	7516 <can_init+0x16e>
		hw->CCCR.reg |= CAN_CCCR_EFBI;
    750c:	69a3      	ldr	r3, [r4, #24]
    750e:	2280      	movs	r2, #128	; 0x80
    7510:	0192      	lsls	r2, r2, #6
    7512:	4313      	orrs	r3, r2
    7514:	61a3      	str	r3, [r4, #24]
	}

	if (config->protocol_exception_handling) {
    7516:	796b      	ldrb	r3, [r5, #5]
    7518:	2b00      	cmp	r3, #0
    751a:	d004      	beq.n	7526 <can_init+0x17e>
		hw->CCCR.reg |= CAN_CCCR_PXHD;
    751c:	69a3      	ldr	r3, [r4, #24]
    751e:	2280      	movs	r2, #128	; 0x80
    7520:	0152      	lsls	r2, r2, #5
    7522:	4313      	orrs	r3, r2
    7524:	61a3      	str	r3, [r4, #24]
	}

	if (!config->automatic_retransmission) {
    7526:	79ab      	ldrb	r3, [r5, #6]
    7528:	2b00      	cmp	r3, #0
    752a:	d103      	bne.n	7534 <can_init+0x18c>
		hw->CCCR.reg |= CAN_CCCR_DAR;
    752c:	69a2      	ldr	r2, [r4, #24]
    752e:	3340      	adds	r3, #64	; 0x40
    7530:	4313      	orrs	r3, r2
    7532:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_request) {
    7534:	79eb      	ldrb	r3, [r5, #7]
    7536:	2b00      	cmp	r3, #0
    7538:	d003      	beq.n	7542 <can_init+0x19a>
		hw->CCCR.reg |= CAN_CCCR_CSR;
    753a:	69a2      	ldr	r2, [r4, #24]
    753c:	2310      	movs	r3, #16
    753e:	4313      	orrs	r3, r2
    7540:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_acknowledge) {
    7542:	7a2b      	ldrb	r3, [r5, #8]
    7544:	2b00      	cmp	r3, #0
    7546:	d003      	beq.n	7550 <can_init+0x1a8>
		hw->CCCR.reg |= CAN_CCCR_CSA;
    7548:	69a2      	ldr	r2, [r4, #24]
    754a:	2308      	movs	r3, #8
    754c:	4313      	orrs	r3, r2
    754e:	61a3      	str	r3, [r4, #24]
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
    7550:	7a6b      	ldrb	r3, [r5, #9]
    7552:	041b      	lsls	r3, r3, #16
    7554:	22f0      	movs	r2, #240	; 0xf0
    7556:	0312      	lsls	r2, r2, #12
    7558:	4013      	ands	r3, r2
    755a:	2201      	movs	r2, #1
    755c:	4313      	orrs	r3, r2
    755e:	6223      	str	r3, [r4, #32]
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
			config->timeout_mode | config->timeout_enable;
    7560:	7b2a      	ldrb	r2, [r5, #12]
    7562:	7b6b      	ldrb	r3, [r5, #13]
    7564:	4313      	orrs	r3, r2
    7566:	896a      	ldrh	r2, [r5, #10]
    7568:	0412      	lsls	r2, r2, #16
    756a:	4313      	orrs	r3, r2
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
    756c:	62a3      	str	r3, [r4, #40]	; 0x28
			config->timeout_mode | config->timeout_enable;

	hw->TDCR.reg = CAN_TDCR_TDCO(config->delay_compensation_offset) |
    756e:	7beb      	ldrb	r3, [r5, #15]
    7570:	021b      	lsls	r3, r3, #8
    7572:	22fe      	movs	r2, #254	; 0xfe
    7574:	01d2      	lsls	r2, r2, #7
    7576:	4013      	ands	r3, r2
    7578:	0019      	movs	r1, r3
    757a:	7c2a      	ldrb	r2, [r5, #16]
    757c:	237f      	movs	r3, #127	; 0x7f
    757e:	401a      	ands	r2, r3
    7580:	000b      	movs	r3, r1
    7582:	4313      	orrs	r3, r2
    7584:	64a3      	str	r3, [r4, #72]	; 0x48
			CAN_TDCR_TDCF(config->delay_compensation_filter_window_length);

	hw->GFC.reg = CAN_GFC_ANFS(config->nonmatching_frames_action_standard) |
    7586:	7c6b      	ldrb	r3, [r5, #17]
    7588:	011b      	lsls	r3, r3, #4
    758a:	2130      	movs	r1, #48	; 0x30
    758c:	4019      	ands	r1, r3
    758e:	7caa      	ldrb	r2, [r5, #18]
    7590:	0092      	lsls	r2, r2, #2
    7592:	230c      	movs	r3, #12
    7594:	4013      	ands	r3, r2
    7596:	430b      	orrs	r3, r1
    7598:	2280      	movs	r2, #128	; 0x80
    759a:	50a3      	str	r3, [r4, r2]
			CAN_GFC_ANFE(config->nonmatching_frames_action_extended);
	if (config->remote_frames_standard_reject) {
    759c:	7ceb      	ldrb	r3, [r5, #19]
    759e:	2b00      	cmp	r3, #0
    75a0:	d003      	beq.n	75aa <can_init+0x202>
		hw->GFC.reg |= CAN_GFC_RRFS;
    75a2:	58a1      	ldr	r1, [r4, r2]
    75a4:	2302      	movs	r3, #2
    75a6:	430b      	orrs	r3, r1
    75a8:	50a3      	str	r3, [r4, r2]
	}
	if (config->remote_frames_extended_reject) {
    75aa:	7d2b      	ldrb	r3, [r5, #20]
    75ac:	2b00      	cmp	r3, #0
    75ae:	d004      	beq.n	75ba <can_init+0x212>
		hw->GFC.reg |= CAN_GFC_RRFE;
    75b0:	2280      	movs	r2, #128	; 0x80
    75b2:	58a1      	ldr	r1, [r4, r2]
    75b4:	2301      	movs	r3, #1
    75b6:	430b      	orrs	r3, r1
    75b8:	50a3      	str	r3, [r4, r2]
	}

	hw->XIDAM.reg = config->extended_id_mask;
    75ba:	2390      	movs	r3, #144	; 0x90
    75bc:	69aa      	ldr	r2, [r5, #24]
    75be:	50e2      	str	r2, [r4, r3]

	if (config->rx_fifo_0_overwrite) {
    75c0:	7f2b      	ldrb	r3, [r5, #28]
    75c2:	2b00      	cmp	r3, #0
    75c4:	d005      	beq.n	75d2 <can_init+0x22a>
		hw->RXF0C.reg |= CAN_RXF0C_F0OM;
    75c6:	22a0      	movs	r2, #160	; 0xa0
    75c8:	58a3      	ldr	r3, [r4, r2]
    75ca:	2180      	movs	r1, #128	; 0x80
    75cc:	0609      	lsls	r1, r1, #24
    75ce:	430b      	orrs	r3, r1
    75d0:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF0C.reg |= CAN_RXF0C_F0WM(config->rx_fifo_0_watermark);
    75d2:	20a0      	movs	r0, #160	; 0xa0
    75d4:	5822      	ldr	r2, [r4, r0]
    75d6:	7f6b      	ldrb	r3, [r5, #29]
    75d8:	061b      	lsls	r3, r3, #24
    75da:	21fe      	movs	r1, #254	; 0xfe
    75dc:	05c9      	lsls	r1, r1, #23
    75de:	400b      	ands	r3, r1
    75e0:	4313      	orrs	r3, r2
    75e2:	5023      	str	r3, [r4, r0]

	if (config->rx_fifo_1_overwrite) {
    75e4:	7fab      	ldrb	r3, [r5, #30]
    75e6:	2b00      	cmp	r3, #0
    75e8:	d005      	beq.n	75f6 <can_init+0x24e>
		hw->RXF1C.reg |= CAN_RXF1C_F1OM;
    75ea:	22b0      	movs	r2, #176	; 0xb0
    75ec:	58a3      	ldr	r3, [r4, r2]
    75ee:	2180      	movs	r1, #128	; 0x80
    75f0:	0609      	lsls	r1, r1, #24
    75f2:	430b      	orrs	r3, r1
    75f4:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF1C.reg |= CAN_RXF1C_F1WM(config->rx_fifo_1_watermark);
    75f6:	20b0      	movs	r0, #176	; 0xb0
    75f8:	5822      	ldr	r2, [r4, r0]
    75fa:	7feb      	ldrb	r3, [r5, #31]
    75fc:	061b      	lsls	r3, r3, #24
    75fe:	21fe      	movs	r1, #254	; 0xfe
    7600:	05c9      	lsls	r1, r1, #23
    7602:	400b      	ands	r3, r1
    7604:	4313      	orrs	r3, r2
    7606:	5023      	str	r3, [r4, r0]

	if (config->tx_queue_mode) {
    7608:	2320      	movs	r3, #32
    760a:	5ceb      	ldrb	r3, [r5, r3]
    760c:	2b00      	cmp	r3, #0
    760e:	d005      	beq.n	761c <can_init+0x274>
		hw->TXBC.reg |= CAN_TXBC_TFQM;
    7610:	22c0      	movs	r2, #192	; 0xc0
    7612:	58a3      	ldr	r3, [r4, r2]
    7614:	2180      	movs	r1, #128	; 0x80
    7616:	05c9      	lsls	r1, r1, #23
    7618:	430b      	orrs	r3, r1
    761a:	50a3      	str	r3, [r4, r2]
	}

	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
    761c:	20f0      	movs	r0, #240	; 0xf0
    761e:	5822      	ldr	r2, [r4, r0]
    7620:	2321      	movs	r3, #33	; 0x21
    7622:	5ceb      	ldrb	r3, [r5, r3]
    7624:	061b      	lsls	r3, r3, #24
    7626:	21fc      	movs	r1, #252	; 0xfc
    7628:	0589      	lsls	r1, r1, #22
    762a:	400b      	ands	r3, r1
    762c:	4313      	orrs	r3, r2
    762e:	5023      	str	r3, [r4, r0]

	/* Set the configuration. */
	_can_set_configuration(hw, config);

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
    7630:	2303      	movs	r3, #3
    7632:	65e3      	str	r3, [r4, #92]	; 0x5c
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
    7634:	3b04      	subs	r3, #4
    7636:	22e0      	movs	r2, #224	; 0xe0
    7638:	50a3      	str	r3, [r4, r2]
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
    763a:	3204      	adds	r2, #4
    763c:	50a3      	str	r3, [r4, r2]
}
    763e:	e004      	b.n	764a <can_init+0x2a2>
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    7640:	69a2      	ldr	r2, [r4, #24]
    7642:	2302      	movs	r3, #2
    7644:	4313      	orrs	r3, r2
    7646:	61a3      	str	r3, [r4, #24]
    7648:	e739      	b.n	74be <can_init+0x116>

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
}
    764a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    764c:	00007371 	.word	0x00007371
    7650:	20000d74 	.word	0x20000d74
    7654:	42001c00 	.word	0x42001c00
    7658:	00009529 	.word	0x00009529
    765c:	000094b9 	.word	0x000094b9
    7660:	20000688 	.word	0x20000688
    7664:	20000588 	.word	0x20000588
    7668:	20000a88 	.word	0x20000a88
    766c:	20000208 	.word	0x20000208
    7670:	20000908 	.word	0x20000908
    7674:	20000788 	.word	0x20000788
    7678:	04040000 	.word	0x04040000
    767c:	20000a48 	.word	0x20000a48
    7680:	42002000 	.word	0x42002000
    7684:	20000608 	.word	0x20000608
    7688:	20000508 	.word	0x20000508
    768c:	20000308 	.word	0x20000308
    7690:	20000408 	.word	0x20000408
    7694:	20000808 	.word	0x20000808
    7698:	20000708 	.word	0x20000708
    769c:	20000a08 	.word	0x20000a08
    76a0:	06030a03 	.word	0x06030a03
    76a4:	00030a33 	.word	0x00030a33

000076a8 <can_start>:
			CAN_DBTP_DTSEG2(can_fd_dbtp_dtseg2_value);
}

void can_start(struct can_module *const module_inst)
{
	module_inst->hw->CCCR.reg &= ~CAN_CCCR_INIT;
    76a8:	6802      	ldr	r2, [r0, #0]
    76aa:	6993      	ldr	r3, [r2, #24]
    76ac:	2101      	movs	r1, #1
    76ae:	438b      	bics	r3, r1
    76b0:	6193      	str	r3, [r2, #24]
	/* Wait for the sync. */
	while (module_inst->hw->CCCR.reg & CAN_CCCR_INIT);
    76b2:	6801      	ldr	r1, [r0, #0]
    76b4:	2201      	movs	r2, #1
    76b6:	698b      	ldr	r3, [r1, #24]
    76b8:	421a      	tst	r2, r3
    76ba:	d1fc      	bne.n	76b6 <can_start+0xe>
}
    76bc:	4770      	bx	lr
    76be:	46c0      	nop			; (mov r8, r8)

000076c0 <can_set_rx_standard_filter>:
}

enum status_code can_set_rx_standard_filter(
		struct can_module *const module_inst,
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
    76c0:	b510      	push	{r4, lr}
	if (module_inst->hw == CAN0) {
    76c2:	6803      	ldr	r3, [r0, #0]
    76c4:	4809      	ldr	r0, [pc, #36]	; (76ec <can_set_rx_standard_filter+0x2c>)
    76c6:	4283      	cmp	r3, r0
    76c8:	d105      	bne.n	76d6 <can_set_rx_standard_filter+0x16>
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    76ca:	6809      	ldr	r1, [r1, #0]
    76cc:	0092      	lsls	r2, r2, #2
    76ce:	4b08      	ldr	r3, [pc, #32]	; (76f0 <can_set_rx_standard_filter+0x30>)
    76d0:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    76d2:	2000      	movs	r0, #0
    76d4:	e008      	b.n	76e8 <can_set_rx_standard_filter+0x28>
	} else if (module_inst->hw == CAN1) {
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    76d6:	2017      	movs	r0, #23
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    76d8:	4c06      	ldr	r4, [pc, #24]	; (76f4 <can_set_rx_standard_filter+0x34>)
    76da:	42a3      	cmp	r3, r4
    76dc:	d104      	bne.n	76e8 <can_set_rx_standard_filter+0x28>
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    76de:	6809      	ldr	r1, [r1, #0]
    76e0:	0092      	lsls	r2, r2, #2
    76e2:	4b05      	ldr	r3, [pc, #20]	; (76f8 <can_set_rx_standard_filter+0x38>)
    76e4:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    76e6:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    76e8:	bd10      	pop	{r4, pc}
    76ea:	46c0      	nop			; (mov r8, r8)
    76ec:	42001c00 	.word	0x42001c00
    76f0:	20000688 	.word	0x20000688
    76f4:	42002000 	.word	0x42002000
    76f8:	20000608 	.word	0x20000608

000076fc <can_get_rx_fifo_0_element>:
}

enum status_code can_get_rx_fifo_0_element(
		struct can_module *const module_inst,
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
    76fc:	b570      	push	{r4, r5, r6, lr}
    76fe:	000d      	movs	r5, r1
	if (module_inst->hw == CAN0) {
    7700:	6803      	ldr	r3, [r0, #0]
    7702:	4c0c      	ldr	r4, [pc, #48]	; (7734 <can_get_rx_fifo_0_element+0x38>)
    7704:	42a3      	cmp	r3, r4
    7706:	d108      	bne.n	771a <can_get_rx_fifo_0_element+0x1e>
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    7708:	0112      	lsls	r2, r2, #4
    770a:	490b      	ldr	r1, [pc, #44]	; (7738 <can_get_rx_fifo_0_element+0x3c>)
    770c:	1889      	adds	r1, r1, r2
    770e:	2210      	movs	r2, #16
    7710:	0028      	movs	r0, r5
    7712:	4b0a      	ldr	r3, [pc, #40]	; (773c <can_get_rx_fifo_0_element+0x40>)
    7714:	4798      	blx	r3
		return STATUS_OK;
    7716:	2000      	movs	r0, #0
    7718:	e00b      	b.n	7732 <can_get_rx_fifo_0_element+0x36>
	} else if (module_inst->hw == CAN1) {
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    771a:	2017      	movs	r0, #23
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    771c:	4c08      	ldr	r4, [pc, #32]	; (7740 <can_get_rx_fifo_0_element+0x44>)
    771e:	42a3      	cmp	r3, r4
    7720:	d107      	bne.n	7732 <can_get_rx_fifo_0_element+0x36>
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    7722:	0112      	lsls	r2, r2, #4
    7724:	4907      	ldr	r1, [pc, #28]	; (7744 <can_get_rx_fifo_0_element+0x48>)
    7726:	1889      	adds	r1, r1, r2
    7728:	2210      	movs	r2, #16
    772a:	0028      	movs	r0, r5
    772c:	4b03      	ldr	r3, [pc, #12]	; (773c <can_get_rx_fifo_0_element+0x40>)
    772e:	4798      	blx	r3
		return STATUS_OK;
    7730:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    7732:	bd70      	pop	{r4, r5, r6, pc}
    7734:	42001c00 	.word	0x42001c00
    7738:	20000a88 	.word	0x20000a88
    773c:	00009be5 	.word	0x00009be5
    7740:	42002000 	.word	0x42002000
    7744:	20000308 	.word	0x20000308

00007748 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    7748:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    774a:	2a00      	cmp	r2, #0
    774c:	d10d      	bne.n	776a <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    774e:	008b      	lsls	r3, r1, #2
    7750:	4a07      	ldr	r2, [pc, #28]	; (7770 <extint_register_callback+0x28>)
    7752:	589b      	ldr	r3, [r3, r2]
    7754:	2b00      	cmp	r3, #0
    7756:	d103      	bne.n	7760 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
    7758:	0089      	lsls	r1, r1, #2
    775a:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    775c:	2300      	movs	r3, #0
    775e:	e004      	b.n	776a <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
    7760:	4283      	cmp	r3, r0
    7762:	d001      	beq.n	7768 <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    7764:	231d      	movs	r3, #29
    7766:	e000      	b.n	776a <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    7768:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    776a:	0018      	movs	r0, r3
    776c:	4770      	bx	lr
    776e:	46c0      	nop			; (mov r8, r8)
    7770:	20000d78 	.word	0x20000d78

00007774 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    7774:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    7776:	2900      	cmp	r1, #0
    7778:	d107      	bne.n	778a <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    777a:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    777c:	281f      	cmp	r0, #31
    777e:	d800      	bhi.n	7782 <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    7780:	4a03      	ldr	r2, [pc, #12]	; (7790 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    7782:	2301      	movs	r3, #1
    7784:	4083      	lsls	r3, r0
    7786:	6113      	str	r3, [r2, #16]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    7788:	2300      	movs	r3, #0
}
    778a:	0018      	movs	r0, r3
    778c:	4770      	bx	lr
    778e:	46c0      	nop			; (mov r8, r8)
    7790:	40002800 	.word	0x40002800

00007794 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    7794:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    7796:	2200      	movs	r2, #0
    7798:	4b15      	ldr	r3, [pc, #84]	; (77f0 <EIC_Handler+0x5c>)
    779a:	701a      	strb	r2, [r3, #0]
    779c:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    779e:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    77a0:	4e14      	ldr	r6, [pc, #80]	; (77f4 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    77a2:	4c13      	ldr	r4, [pc, #76]	; (77f0 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    77a4:	2b1f      	cmp	r3, #31
    77a6:	d919      	bls.n	77dc <EIC_Handler+0x48>
    77a8:	e00f      	b.n	77ca <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    77aa:	2100      	movs	r1, #0
    77ac:	e000      	b.n	77b0 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    77ae:	4912      	ldr	r1, [pc, #72]	; (77f8 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    77b0:	614a      	str	r2, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    77b2:	009b      	lsls	r3, r3, #2
    77b4:	599b      	ldr	r3, [r3, r6]
    77b6:	2b00      	cmp	r3, #0
    77b8:	d000      	beq.n	77bc <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    77ba:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    77bc:	7823      	ldrb	r3, [r4, #0]
    77be:	3301      	adds	r3, #1
    77c0:	b2db      	uxtb	r3, r3
    77c2:	7023      	strb	r3, [r4, #0]
    77c4:	2b0f      	cmp	r3, #15
    77c6:	d9ed      	bls.n	77a4 <EIC_Handler+0x10>
    77c8:	e011      	b.n	77ee <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    77ca:	0029      	movs	r1, r5
    77cc:	4019      	ands	r1, r3
    77ce:	2201      	movs	r2, #1
    77d0:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    77d2:	2100      	movs	r1, #0
    77d4:	6949      	ldr	r1, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    77d6:	4211      	tst	r1, r2
    77d8:	d1e7      	bne.n	77aa <EIC_Handler+0x16>
    77da:	e7ef      	b.n	77bc <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    77dc:	0029      	movs	r1, r5
    77de:	4019      	ands	r1, r3
    77e0:	2201      	movs	r2, #1
    77e2:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    77e4:	4904      	ldr	r1, [pc, #16]	; (77f8 <EIC_Handler+0x64>)
    77e6:	6949      	ldr	r1, [r1, #20]
    77e8:	4211      	tst	r1, r2
    77ea:	d1e0      	bne.n	77ae <EIC_Handler+0x1a>
    77ec:	e7e6      	b.n	77bc <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    77ee:	bd70      	pop	{r4, r5, r6, pc}
    77f0:	20000d75 	.word	0x20000d75
    77f4:	20000d78 	.word	0x20000d78
    77f8:	40002800 	.word	0x40002800

000077fc <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    77fc:	4a06      	ldr	r2, [pc, #24]	; (7818 <_extint_enable+0x1c>)
    77fe:	7811      	ldrb	r1, [r2, #0]
    7800:	2302      	movs	r3, #2
    7802:	430b      	orrs	r3, r1
    7804:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    7806:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    7808:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    780a:	6853      	ldr	r3, [r2, #4]
    780c:	4219      	tst	r1, r3
    780e:	d1fc      	bne.n	780a <_extint_enable+0xe>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    7810:	6853      	ldr	r3, [r2, #4]
    7812:	4218      	tst	r0, r3
    7814:	d1f9      	bne.n	780a <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    7816:	4770      	bx	lr
    7818:	40002800 	.word	0x40002800

0000781c <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    781c:	4a06      	ldr	r2, [pc, #24]	; (7838 <_extint_disable+0x1c>)
    781e:	7813      	ldrb	r3, [r2, #0]
    7820:	2102      	movs	r1, #2
    7822:	438b      	bics	r3, r1
    7824:	7013      	strb	r3, [r2, #0]
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    7826:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    7828:	6853      	ldr	r3, [r2, #4]
    782a:	4219      	tst	r1, r3
    782c:	d1fc      	bne.n	7828 <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    782e:	6853      	ldr	r3, [r2, #4]
    7830:	4218      	tst	r0, r3
    7832:	d1f9      	bne.n	7828 <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    7834:	4770      	bx	lr
    7836:	46c0      	nop			; (mov r8, r8)
    7838:	40002800 	.word	0x40002800

0000783c <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    783c:	b500      	push	{lr}
    783e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    7840:	4a18      	ldr	r2, [pc, #96]	; (78a4 <_system_extint_init+0x68>)
    7842:	6953      	ldr	r3, [r2, #20]
    7844:	2180      	movs	r1, #128	; 0x80
    7846:	00c9      	lsls	r1, r1, #3
    7848:	430b      	orrs	r3, r1
    784a:	6153      	str	r3, [r2, #20]
    784c:	a901      	add	r1, sp, #4
    784e:	2300      	movs	r3, #0
    7850:	700b      	strb	r3, [r1, #0]
#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    7852:	2002      	movs	r0, #2
    7854:	4b14      	ldr	r3, [pc, #80]	; (78a8 <_system_extint_init+0x6c>)
    7856:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    7858:	2002      	movs	r0, #2
    785a:	4b14      	ldr	r3, [pc, #80]	; (78ac <_system_extint_init+0x70>)
    785c:	4798      	blx	r3
#endif

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    785e:	4a14      	ldr	r2, [pc, #80]	; (78b0 <_system_extint_init+0x74>)
    7860:	7811      	ldrb	r1, [r2, #0]
    7862:	2301      	movs	r3, #1
    7864:	430b      	orrs	r3, r1
    7866:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    7868:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    786a:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    786c:	6853      	ldr	r3, [r2, #4]
    786e:	4219      	tst	r1, r3
    7870:	d1fc      	bne.n	786c <_system_extint_init+0x30>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    7872:	6853      	ldr	r3, [r2, #4]
    7874:	4218      	tst	r0, r3
    7876:	d009      	beq.n	788c <_system_extint_init+0x50>
    7878:	e7f8      	b.n	786c <_system_extint_init+0x30>

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    787a:	c304      	stmia	r3!, {r2}
#endif

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    787c:	428b      	cmp	r3, r1
    787e:	d1fc      	bne.n	787a <_system_extint_init+0x3e>
    7880:	2208      	movs	r2, #8
    7882:	4b0c      	ldr	r3, [pc, #48]	; (78b4 <_system_extint_init+0x78>)
    7884:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    7886:	4b0c      	ldr	r3, [pc, #48]	; (78b8 <_system_extint_init+0x7c>)
    7888:	4798      	blx	r3
}
    788a:	e009      	b.n	78a0 <_system_extint_init+0x64>
		/* Wait for all hardware modules to complete synchronization */
	}

#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_GCLK;
    788c:	4a08      	ldr	r2, [pc, #32]	; (78b0 <_system_extint_init+0x74>)
    788e:	7813      	ldrb	r3, [r2, #0]
    7890:	2110      	movs	r1, #16
    7892:	438b      	bics	r3, r1
    7894:	7013      	strb	r3, [r2, #0]
    7896:	4b09      	ldr	r3, [pc, #36]	; (78bc <_system_extint_init+0x80>)
    7898:	0019      	movs	r1, r3
    789a:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    789c:	2200      	movs	r2, #0
    789e:	e7ec      	b.n	787a <_system_extint_init+0x3e>
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
}
    78a0:	b003      	add	sp, #12
    78a2:	bd00      	pop	{pc}
    78a4:	40000800 	.word	0x40000800
    78a8:	00009529 	.word	0x00009529
    78ac:	000094b9 	.word	0x000094b9
    78b0:	40002800 	.word	0x40002800
    78b4:	e000e100 	.word	0xe000e100
    78b8:	000077fd 	.word	0x000077fd
    78bc:	20000d78 	.word	0x20000d78

000078c0 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    78c0:	2300      	movs	r3, #0
    78c2:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    78c4:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    78c6:	2201      	movs	r2, #1
    78c8:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
    78ca:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    78cc:	3201      	adds	r2, #1
    78ce:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
    78d0:	7243      	strb	r3, [r0, #9]
}
    78d2:	4770      	bx	lr

000078d4 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    78d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    78d6:	b083      	sub	sp, #12
    78d8:	0005      	movs	r5, r0
    78da:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
    78dc:	4b1b      	ldr	r3, [pc, #108]	; (794c <extint_chan_set_config+0x78>)
    78de:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    78e0:	a901      	add	r1, sp, #4
    78e2:	2300      	movs	r3, #0
    78e4:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    78e6:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    78e8:	7923      	ldrb	r3, [r4, #4]
    78ea:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    78ec:	7a23      	ldrb	r3, [r4, #8]
    78ee:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    78f0:	7820      	ldrb	r0, [r4, #0]
    78f2:	4b17      	ldr	r3, [pc, #92]	; (7950 <extint_chan_set_config+0x7c>)
    78f4:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    78f6:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    78f8:	2d1f      	cmp	r5, #31
    78fa:	d800      	bhi.n	78fe <extint_chan_set_config+0x2a>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    78fc:	4815      	ldr	r0, [pc, #84]	; (7954 <extint_chan_set_config+0x80>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    78fe:	2107      	movs	r1, #7
    7900:	4029      	ands	r1, r5
    7902:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    7904:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    7906:	7aa3      	ldrb	r3, [r4, #10]
    7908:	2b00      	cmp	r3, #0
    790a:	d001      	beq.n	7910 <extint_chan_set_config+0x3c>
		new_config |= EIC_CONFIG_FILTEN0;
    790c:	2308      	movs	r3, #8
    790e:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    7910:	08eb      	lsrs	r3, r5, #3
    7912:	009b      	lsls	r3, r3, #2
    7914:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    7916:	69de      	ldr	r6, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    7918:	270f      	movs	r7, #15
    791a:	408f      	lsls	r7, r1
    791c:	43be      	bics	r6, r7
    791e:	408a      	lsls	r2, r1
    7920:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    7922:	61da      	str	r2, [r3, #28]
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
#if (SAMC21)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
    7924:	7a63      	ldrb	r3, [r4, #9]
    7926:	2b00      	cmp	r3, #0
    7928:	d005      	beq.n	7936 <extint_chan_set_config+0x62>
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
    792a:	6982      	ldr	r2, [r0, #24]
    792c:	2301      	movs	r3, #1
    792e:	40ab      	lsls	r3, r5
    7930:	4313      	orrs	r3, r2
    7932:	6183      	str	r3, [r0, #24]
    7934:	e006      	b.n	7944 <extint_chan_set_config+0x70>
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
    7936:	6983      	ldr	r3, [r0, #24]
    7938:	2201      	movs	r2, #1
    793a:	40aa      	lsls	r2, r5
    793c:	041b      	lsls	r3, r3, #16
    793e:	0c1b      	lsrs	r3, r3, #16
    7940:	4393      	bics	r3, r2
    7942:	6183      	str	r3, [r0, #24]
	}
#endif
	_extint_enable();
    7944:	4b04      	ldr	r3, [pc, #16]	; (7958 <extint_chan_set_config+0x84>)
    7946:	4798      	blx	r3
}
    7948:	b003      	add	sp, #12
    794a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    794c:	0000781d 	.word	0x0000781d
    7950:	00009625 	.word	0x00009625
    7954:	40002800 	.word	0x40002800
    7958:	000077fd 	.word	0x000077fd

0000795c <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    795c:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    795e:	4a1f      	ldr	r2, [pc, #124]	; (79dc <nvm_set_config+0x80>)
    7960:	6991      	ldr	r1, [r2, #24]
    7962:	2304      	movs	r3, #4
    7964:	430b      	orrs	r3, r1
    7966:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    7968:	4b1d      	ldr	r3, [pc, #116]	; (79e0 <nvm_set_config+0x84>)
    796a:	2220      	movs	r2, #32
    796c:	32ff      	adds	r2, #255	; 0xff
    796e:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    7970:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    7972:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    7974:	07d2      	lsls	r2, r2, #31
    7976:	d52e      	bpl.n	79d6 <nvm_set_config+0x7a>
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    7978:	7903      	ldrb	r3, [r0, #4]
		cache_disable_value = 0x02;
    797a:	2402      	movs	r4, #2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    797c:	2b00      	cmp	r3, #0
    797e:	d000      	beq.n	7982 <nvm_set_config+0x26>
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
    7980:	78c4      	ldrb	r4, [r0, #3]
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    7982:	7803      	ldrb	r3, [r0, #0]
    7984:	021b      	lsls	r3, r3, #8
    7986:	22c0      	movs	r2, #192	; 0xc0
    7988:	0092      	lsls	r2, r2, #2
    798a:	4013      	ands	r3, r2
    798c:	7842      	ldrb	r2, [r0, #1]
    798e:	01d2      	lsls	r2, r2, #7
    7990:	21ff      	movs	r1, #255	; 0xff
    7992:	400a      	ands	r2, r1
    7994:	4313      	orrs	r3, r2
    7996:	0019      	movs	r1, r3
    7998:	7882      	ldrb	r2, [r0, #2]
    799a:	0052      	lsls	r2, r2, #1
    799c:	231e      	movs	r3, #30
    799e:	401a      	ands	r2, r3
    79a0:	000b      	movs	r3, r1
    79a2:	4313      	orrs	r3, r2
    79a4:	7942      	ldrb	r2, [r0, #5]
    79a6:	0412      	lsls	r2, r2, #16
    79a8:	21c0      	movs	r1, #192	; 0xc0
    79aa:	0289      	lsls	r1, r1, #10
    79ac:	400a      	ands	r2, r1
    79ae:	4313      	orrs	r3, r2
    79b0:	04a4      	lsls	r4, r4, #18
    79b2:	4323      	orrs	r3, r4
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
	}
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    79b4:	4a0a      	ldr	r2, [pc, #40]	; (79e0 <nvm_set_config+0x84>)
    79b6:	6053      	str	r3, [r2, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    79b8:	6893      	ldr	r3, [r2, #8]
    79ba:	035b      	lsls	r3, r3, #13
    79bc:	0f5b      	lsrs	r3, r3, #29
    79be:	4909      	ldr	r1, [pc, #36]	; (79e4 <nvm_set_config+0x88>)
    79c0:	2408      	movs	r4, #8
    79c2:	409c      	lsls	r4, r3
    79c4:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    79c6:	6893      	ldr	r3, [r2, #8]
    79c8:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    79ca:	7843      	ldrb	r3, [r0, #1]
    79cc:	710b      	strb	r3, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    79ce:	8b13      	ldrh	r3, [r2, #24]
    79d0:	05db      	lsls	r3, r3, #23
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
    79d2:	0fdb      	lsrs	r3, r3, #31
    79d4:	011b      	lsls	r3, r3, #4
}
    79d6:	0018      	movs	r0, r3
    79d8:	bd10      	pop	{r4, pc}
    79da:	46c0      	nop			; (mov r8, r8)
    79dc:	40000800 	.word	0x40000800
    79e0:	41004000 	.word	0x41004000
    79e4:	20000c88 	.word	0x20000c88

000079e8 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    79e8:	b530      	push	{r4, r5, lr}
    79ea:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    79ec:	4a26      	ldr	r2, [pc, #152]	; (7a88 <nvm_execute_command+0xa0>)
    79ee:	8810      	ldrh	r0, [r2, #0]
    79f0:	8853      	ldrh	r3, [r2, #2]
    79f2:	4343      	muls	r3, r0
    79f4:	428b      	cmp	r3, r1
    79f6:	d20b      	bcs.n	7a10 <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    79f8:	2280      	movs	r2, #128	; 0x80
    79fa:	0192      	lsls	r2, r2, #6
    79fc:	4b23      	ldr	r3, [pc, #140]	; (7a8c <nvm_execute_command+0xa4>)
    79fe:	18cb      	adds	r3, r1, r3
    7a00:	4293      	cmp	r3, r2
    7a02:	d905      	bls.n	7a10 <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    7a04:	2018      	movs	r0, #24

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    7a06:	4a22      	ldr	r2, [pc, #136]	; (7a90 <nvm_execute_command+0xa8>)
    7a08:	4b22      	ldr	r3, [pc, #136]	; (7a94 <nvm_execute_command+0xac>)
    7a0a:	18cb      	adds	r3, r1, r3
    7a0c:	4293      	cmp	r3, r2
    7a0e:	d839      	bhi.n	7a84 <nvm_execute_command+0x9c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    7a10:	4a21      	ldr	r2, [pc, #132]	; (7a98 <nvm_execute_command+0xb0>)
    7a12:	6855      	ldr	r5, [r2, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
    7a14:	4b21      	ldr	r3, [pc, #132]	; (7a9c <nvm_execute_command+0xb4>)
    7a16:	402b      	ands	r3, r5
    7a18:	2080      	movs	r0, #128	; 0x80
    7a1a:	02c0      	lsls	r0, r0, #11
    7a1c:	4303      	orrs	r3, r0
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
    7a1e:	6053      	str	r3, [r2, #4]
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    7a20:	2320      	movs	r3, #32
    7a22:	33ff      	adds	r3, #255	; 0xff
    7a24:	8313      	strh	r3, [r2, #24]
    7a26:	7d13      	ldrb	r3, [r2, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    7a28:	07db      	lsls	r3, r3, #31
    7a2a:	d402      	bmi.n	7a32 <nvm_execute_command+0x4a>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    7a2c:	6055      	str	r5, [r2, #4]
		return STATUS_BUSY;
    7a2e:	2005      	movs	r0, #5
    7a30:	e028      	b.n	7a84 <nvm_execute_command+0x9c>
	}

	switch (command) {
    7a32:	2c45      	cmp	r4, #69	; 0x45
    7a34:	d815      	bhi.n	7a62 <nvm_execute_command+0x7a>
    7a36:	00a3      	lsls	r3, r4, #2
    7a38:	4a19      	ldr	r2, [pc, #100]	; (7aa0 <nvm_execute_command+0xb8>)
    7a3a:	58d3      	ldr	r3, [r2, r3]
    7a3c:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    7a3e:	4b16      	ldr	r3, [pc, #88]	; (7a98 <nvm_execute_command+0xb0>)
    7a40:	8b1b      	ldrh	r3, [r3, #24]
    7a42:	05db      	lsls	r3, r3, #23
    7a44:	d503      	bpl.n	7a4e <nvm_execute_command+0x66>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    7a46:	4b14      	ldr	r3, [pc, #80]	; (7a98 <nvm_execute_command+0xb0>)
    7a48:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    7a4a:	2010      	movs	r0, #16
    7a4c:	e01a      	b.n	7a84 <nvm_execute_command+0x9c>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    7a4e:	0889      	lsrs	r1, r1, #2
    7a50:	0049      	lsls	r1, r1, #1
    7a52:	4b11      	ldr	r3, [pc, #68]	; (7a98 <nvm_execute_command+0xb0>)
    7a54:	61d9      	str	r1, [r3, #28]
			break;
    7a56:	e008      	b.n	7a6a <nvm_execute_command+0x82>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    7a58:	0889      	lsrs	r1, r1, #2
    7a5a:	0049      	lsls	r1, r1, #1
    7a5c:	4b0e      	ldr	r3, [pc, #56]	; (7a98 <nvm_execute_command+0xb0>)
    7a5e:	61d9      	str	r1, [r3, #28]
			break;
    7a60:	e003      	b.n	7a6a <nvm_execute_command+0x82>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    7a62:	4b0d      	ldr	r3, [pc, #52]	; (7a98 <nvm_execute_command+0xb0>)
    7a64:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    7a66:	2017      	movs	r0, #23
    7a68:	e00c      	b.n	7a84 <nvm_execute_command+0x9c>
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    7a6a:	20a5      	movs	r0, #165	; 0xa5
    7a6c:	0200      	lsls	r0, r0, #8
    7a6e:	4304      	orrs	r4, r0
    7a70:	4b09      	ldr	r3, [pc, #36]	; (7a98 <nvm_execute_command+0xb0>)
    7a72:	801c      	strh	r4, [r3, #0]
    7a74:	0019      	movs	r1, r3

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    7a76:	2201      	movs	r2, #1
    7a78:	7d0b      	ldrb	r3, [r1, #20]
    7a7a:	4213      	tst	r3, r2
    7a7c:	d0fc      	beq.n	7a78 <nvm_execute_command+0x90>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    7a7e:	4b06      	ldr	r3, [pc, #24]	; (7a98 <nvm_execute_command+0xb0>)
    7a80:	605d      	str	r5, [r3, #4]

	return STATUS_OK;
    7a82:	2000      	movs	r0, #0
}
    7a84:	bd30      	pop	{r4, r5, pc}
    7a86:	46c0      	nop			; (mov r8, r8)
    7a88:	20000c88 	.word	0x20000c88
    7a8c:	ff7fc000 	.word	0xff7fc000
    7a90:	00001fff 	.word	0x00001fff
    7a94:	ffc00000 	.word	0xffc00000
    7a98:	41004000 	.word	0x41004000
    7a9c:	fff3ffff 	.word	0xfff3ffff
    7aa0:	0000b1e8 	.word	0x0000b1e8

00007aa4 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    7aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    7aa6:	4b2d      	ldr	r3, [pc, #180]	; (7b5c <nvm_write_buffer+0xb8>)
    7aa8:	881c      	ldrh	r4, [r3, #0]
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    7aaa:	885b      	ldrh	r3, [r3, #2]
    7aac:	4363      	muls	r3, r4
    7aae:	4283      	cmp	r3, r0
    7ab0:	d207      	bcs.n	7ac2 <nvm_write_buffer+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    7ab2:	2518      	movs	r5, #24

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    7ab4:	4e2a      	ldr	r6, [pc, #168]	; (7b60 <nvm_write_buffer+0xbc>)
    7ab6:	4b2b      	ldr	r3, [pc, #172]	; (7b64 <nvm_write_buffer+0xc0>)
    7ab8:	18c3      	adds	r3, r0, r3
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    7aba:	2701      	movs	r7, #1

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    7abc:	42b3      	cmp	r3, r6
    7abe:	d901      	bls.n	7ac4 <nvm_write_buffer+0x20>
    7ac0:	e04a      	b.n	7b58 <nvm_write_buffer+0xb4>
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
    7ac2:	2700      	movs	r7, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    7ac4:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
    7ac6:	2518      	movs	r5, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    7ac8:	4218      	tst	r0, r3
    7aca:	d145      	bne.n	7b58 <nvm_write_buffer+0xb4>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    7acc:	3d01      	subs	r5, #1
	if (destination_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    7ace:	4294      	cmp	r4, r2
    7ad0:	d342      	bcc.n	7b58 <nvm_write_buffer+0xb4>
    7ad2:	4b25      	ldr	r3, [pc, #148]	; (7b68 <nvm_write_buffer+0xc4>)
    7ad4:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    7ad6:	3d12      	subs	r5, #18

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    7ad8:	07db      	lsls	r3, r3, #31
    7ada:	d53d      	bpl.n	7b58 <nvm_write_buffer+0xb4>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    7adc:	4c23      	ldr	r4, [pc, #140]	; (7b6c <nvm_write_buffer+0xc8>)
    7ade:	4b22      	ldr	r3, [pc, #136]	; (7b68 <nvm_write_buffer+0xc4>)
    7ae0:	801c      	strh	r4, [r3, #0]
    7ae2:	001d      	movs	r5, r3

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    7ae4:	2401      	movs	r4, #1
    7ae6:	7d2b      	ldrb	r3, [r5, #20]
    7ae8:	4223      	tst	r3, r4
    7aea:	d0fc      	beq.n	7ae6 <nvm_write_buffer+0x42>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    7aec:	2420      	movs	r4, #32
    7aee:	34ff      	adds	r4, #255	; 0xff
    7af0:	4b1d      	ldr	r3, [pc, #116]	; (7b68 <nvm_write_buffer+0xc4>)
    7af2:	831c      	strh	r4, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    7af4:	0846      	lsrs	r6, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    7af6:	2a00      	cmp	r2, #0
    7af8:	d029      	beq.n	7b4e <nvm_write_buffer+0xaa>
    7afa:	0076      	lsls	r6, r6, #1
    7afc:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    7afe:	1e54      	subs	r4, r2, #1
    7b00:	46a4      	mov	ip, r4
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    7b02:	5ccd      	ldrb	r5, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    7b04:	4563      	cmp	r3, ip
    7b06:	db01      	blt.n	7b0c <nvm_write_buffer+0x68>
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    7b08:	b2ac      	uxth	r4, r5
    7b0a:	e003      	b.n	7b14 <nvm_write_buffer+0x70>

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
			data |= (buffer[i + 1] << 8);
    7b0c:	18cc      	adds	r4, r1, r3
    7b0e:	7864      	ldrb	r4, [r4, #1]
    7b10:	0224      	lsls	r4, r4, #8
    7b12:	432c      	orrs	r4, r5
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    7b14:	8034      	strh	r4, [r6, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    7b16:	3302      	adds	r3, #2
    7b18:	b29b      	uxth	r3, r3
    7b1a:	3602      	adds	r6, #2
    7b1c:	429a      	cmp	r2, r3
    7b1e:	d8f0      	bhi.n	7b02 <nvm_write_buffer+0x5e>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    7b20:	4b0e      	ldr	r3, [pc, #56]	; (7b5c <nvm_write_buffer+0xb8>)
    7b22:	791b      	ldrb	r3, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    7b24:	2500      	movs	r5, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    7b26:	2b00      	cmp	r3, #0
    7b28:	d116      	bne.n	7b58 <nvm_write_buffer+0xb4>
    7b2a:	2a3f      	cmp	r2, #63	; 0x3f
    7b2c:	d814      	bhi.n	7b58 <nvm_write_buffer+0xb4>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
    7b2e:	2f00      	cmp	r7, #0
    7b30:	d006      	beq.n	7b40 <nvm_write_buffer+0x9c>
    7b32:	2200      	movs	r2, #0
    7b34:	0001      	movs	r1, r0
    7b36:	201c      	movs	r0, #28
    7b38:	4b0d      	ldr	r3, [pc, #52]	; (7b70 <nvm_write_buffer+0xcc>)
    7b3a:	4798      	blx	r3
    7b3c:	0005      	movs	r5, r0
    7b3e:	e00b      	b.n	7b58 <nvm_write_buffer+0xb4>
    7b40:	2200      	movs	r2, #0
    7b42:	0001      	movs	r1, r0
    7b44:	2004      	movs	r0, #4
    7b46:	4b0a      	ldr	r3, [pc, #40]	; (7b70 <nvm_write_buffer+0xcc>)
    7b48:	4798      	blx	r3
    7b4a:	0005      	movs	r5, r0
    7b4c:	e004      	b.n	7b58 <nvm_write_buffer+0xb4>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    7b4e:	4b03      	ldr	r3, [pc, #12]	; (7b5c <nvm_write_buffer+0xb8>)
    7b50:	791b      	ldrb	r3, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    7b52:	2500      	movs	r5, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    7b54:	2b00      	cmp	r3, #0
    7b56:	d0ea      	beq.n	7b2e <nvm_write_buffer+0x8a>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    7b58:	0028      	movs	r0, r5
    7b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7b5c:	20000c88 	.word	0x20000c88
    7b60:	00001fff 	.word	0x00001fff
    7b64:	ffc00000 	.word	0xffc00000
    7b68:	41004000 	.word	0x41004000
    7b6c:	ffffa544 	.word	0xffffa544
    7b70:	000079e9 	.word	0x000079e9

00007b74 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    7b74:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    7b76:	4b19      	ldr	r3, [pc, #100]	; (7bdc <nvm_read_buffer+0x68>)
    7b78:	881c      	ldrh	r4, [r3, #0]
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    7b7a:	885b      	ldrh	r3, [r3, #2]
    7b7c:	4363      	muls	r3, r4
    7b7e:	4283      	cmp	r3, r0
    7b80:	d205      	bcs.n	7b8e <nvm_read_buffer+0x1a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    7b82:	2318      	movs	r3, #24
{
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    7b84:	4e16      	ldr	r6, [pc, #88]	; (7be0 <nvm_read_buffer+0x6c>)
    7b86:	4d17      	ldr	r5, [pc, #92]	; (7be4 <nvm_read_buffer+0x70>)
    7b88:	1945      	adds	r5, r0, r5
    7b8a:	42b5      	cmp	r5, r6
    7b8c:	d823      	bhi.n	7bd6 <nvm_read_buffer+0x62>
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    7b8e:	2317      	movs	r3, #23
	//if (source_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    7b90:	4294      	cmp	r4, r2
    7b92:	d320      	bcc.n	7bd6 <nvm_read_buffer+0x62>
    7b94:	4b14      	ldr	r3, [pc, #80]	; (7be8 <nvm_read_buffer+0x74>)
    7b96:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    7b98:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    7b9a:	07e4      	lsls	r4, r4, #31
    7b9c:	d51b      	bpl.n	7bd6 <nvm_read_buffer+0x62>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    7b9e:	2420      	movs	r4, #32
    7ba0:	34ff      	adds	r4, #255	; 0xff
    7ba2:	4b11      	ldr	r3, [pc, #68]	; (7be8 <nvm_read_buffer+0x74>)
    7ba4:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    7ba6:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    7ba8:	2a00      	cmp	r2, #0
    7baa:	d013      	beq.n	7bd4 <nvm_read_buffer+0x60>
    7bac:	0040      	lsls	r0, r0, #1
    7bae:	2500      	movs	r5, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    7bb0:	1e56      	subs	r6, r2, #1
    7bb2:	182b      	adds	r3, r5, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    7bb4:	881c      	ldrh	r4, [r3, #0]
    7bb6:	b2a4      	uxth	r4, r4

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    7bb8:	042b      	lsls	r3, r5, #16
    7bba:	0c1b      	lsrs	r3, r3, #16
    7bbc:	54cc      	strb	r4, [r1, r3]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    7bbe:	42b3      	cmp	r3, r6
    7bc0:	da02      	bge.n	7bc8 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    7bc2:	18cb      	adds	r3, r1, r3
    7bc4:	0a24      	lsrs	r4, r4, #8
    7bc6:	705c      	strb	r4, [r3, #1]
    7bc8:	3502      	adds	r5, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    7bca:	b2ab      	uxth	r3, r5
    7bcc:	429a      	cmp	r2, r3
    7bce:	d8f0      	bhi.n	7bb2 <nvm_read_buffer+0x3e>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    7bd0:	2300      	movs	r3, #0
    7bd2:	e000      	b.n	7bd6 <nvm_read_buffer+0x62>
    7bd4:	2300      	movs	r3, #0
}
    7bd6:	0018      	movs	r0, r3
    7bd8:	bd70      	pop	{r4, r5, r6, pc}
    7bda:	46c0      	nop			; (mov r8, r8)
    7bdc:	20000c88 	.word	0x20000c88
    7be0:	00001fff 	.word	0x00001fff
    7be4:	ffc00000 	.word	0xffc00000
    7be8:	41004000 	.word	0x41004000

00007bec <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    7bec:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    7bee:	4a1a      	ldr	r2, [pc, #104]	; (7c58 <nvm_erase_row+0x6c>)
    7bf0:	8813      	ldrh	r3, [r2, #0]
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    7bf2:	8852      	ldrh	r2, [r2, #2]
    7bf4:	435a      	muls	r2, r3
    7bf6:	4282      	cmp	r2, r0
    7bf8:	d207      	bcs.n	7c0a <nvm_erase_row+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    7bfa:	2218      	movs	r2, #24

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    7bfc:	4c17      	ldr	r4, [pc, #92]	; (7c5c <nvm_erase_row+0x70>)
    7bfe:	4918      	ldr	r1, [pc, #96]	; (7c60 <nvm_erase_row+0x74>)
    7c00:	1841      	adds	r1, r0, r1
    7c02:	42a1      	cmp	r1, r4
    7c04:	d826      	bhi.n	7c54 <nvm_erase_row+0x68>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    7c06:	2101      	movs	r1, #1
    7c08:	e000      	b.n	7c0c <nvm_erase_row+0x20>
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
    7c0a:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    7c0c:	009b      	lsls	r3, r3, #2
    7c0e:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    7c10:	2218      	movs	r2, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    7c12:	4218      	tst	r0, r3
    7c14:	d11e      	bne.n	7c54 <nvm_erase_row+0x68>
    7c16:	4b13      	ldr	r3, [pc, #76]	; (7c64 <nvm_erase_row+0x78>)
    7c18:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    7c1a:	3a13      	subs	r2, #19

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    7c1c:	07db      	lsls	r3, r3, #31
    7c1e:	d519      	bpl.n	7c54 <nvm_erase_row+0x68>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    7c20:	4b10      	ldr	r3, [pc, #64]	; (7c64 <nvm_erase_row+0x78>)
    7c22:	2220      	movs	r2, #32
    7c24:	32ff      	adds	r2, #255	; 0xff
    7c26:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    7c28:	0880      	lsrs	r0, r0, #2
    7c2a:	0040      	lsls	r0, r0, #1
    7c2c:	61d8      	str	r0, [r3, #28]
		NVM_MEMORY[row_address / 2] = 0x0;
	}
#endif

#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    7c2e:	2900      	cmp	r1, #0
    7c30:	d101      	bne.n	7c36 <nvm_erase_row+0x4a>
    7c32:	4a0d      	ldr	r2, [pc, #52]	; (7c68 <nvm_erase_row+0x7c>)
    7c34:	e000      	b.n	7c38 <nvm_erase_row+0x4c>
    7c36:	4a0d      	ldr	r2, [pc, #52]	; (7c6c <nvm_erase_row+0x80>)
    7c38:	4b0a      	ldr	r3, [pc, #40]	; (7c64 <nvm_erase_row+0x78>)
    7c3a:	801a      	strh	r2, [r3, #0]
    7c3c:	0019      	movs	r1, r3
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
#endif

	while (!nvm_is_ready()) {
    7c3e:	2201      	movs	r2, #1
    7c40:	7d0b      	ldrb	r3, [r1, #20]
    7c42:	4213      	tst	r3, r2
    7c44:	d0fc      	beq.n	7c40 <nvm_erase_row+0x54>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    7c46:	4b07      	ldr	r3, [pc, #28]	; (7c64 <nvm_erase_row+0x78>)
    7c48:	8b1a      	ldrh	r2, [r3, #24]
    7c4a:	231c      	movs	r3, #28
    7c4c:	401a      	ands	r2, r3
		return STATUS_ABORTED;
	}

	return STATUS_OK;
    7c4e:	1e50      	subs	r0, r2, #1
    7c50:	4182      	sbcs	r2, r0
    7c52:	0092      	lsls	r2, r2, #2
}
    7c54:	0010      	movs	r0, r2
    7c56:	bd10      	pop	{r4, pc}
    7c58:	20000c88 	.word	0x20000c88
    7c5c:	00001fff 	.word	0x00001fff
    7c60:	ffc00000 	.word	0xffc00000
    7c64:	41004000 	.word	0x41004000
    7c68:	0000a502 	.word	0x0000a502
    7c6c:	0000a51a 	.word	0x0000a51a

00007c70 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    7c70:	b500      	push	{lr}
    7c72:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    7c74:	ab01      	add	r3, sp, #4
    7c76:	2280      	movs	r2, #128	; 0x80
    7c78:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    7c7a:	780a      	ldrb	r2, [r1, #0]
    7c7c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    7c7e:	784a      	ldrb	r2, [r1, #1]
    7c80:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    7c82:	788a      	ldrb	r2, [r1, #2]
    7c84:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    7c86:	0019      	movs	r1, r3
    7c88:	4b01      	ldr	r3, [pc, #4]	; (7c90 <port_pin_set_config+0x20>)
    7c8a:	4798      	blx	r3
}
    7c8c:	b003      	add	sp, #12
    7c8e:	bd00      	pop	{pc}
    7c90:	00009625 	.word	0x00009625

00007c94 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    7c94:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    7c96:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    7c98:	2340      	movs	r3, #64	; 0x40
    7c9a:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    7c9c:	4281      	cmp	r1, r0
    7c9e:	d201      	bcs.n	7ca4 <_sercom_get_sync_baud_val+0x10>
    7ca0:	e00a      	b.n	7cb8 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    7ca2:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    7ca4:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    7ca6:	1c63      	adds	r3, r4, #1
    7ca8:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    7caa:	4288      	cmp	r0, r1
    7cac:	d9f9      	bls.n	7ca2 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    7cae:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    7cb0:	2cff      	cmp	r4, #255	; 0xff
    7cb2:	d801      	bhi.n	7cb8 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    7cb4:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    7cb6:	2300      	movs	r3, #0
	}
}
    7cb8:	0018      	movs	r0, r3
    7cba:	bd10      	pop	{r4, pc}

00007cbc <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    7cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    7cbe:	465f      	mov	r7, fp
    7cc0:	4656      	mov	r6, sl
    7cc2:	464d      	mov	r5, r9
    7cc4:	4644      	mov	r4, r8
    7cc6:	b4f0      	push	{r4, r5, r6, r7}
    7cc8:	b089      	sub	sp, #36	; 0x24
    7cca:	000c      	movs	r4, r1
    7ccc:	9205      	str	r2, [sp, #20]
    7cce:	aa12      	add	r2, sp, #72	; 0x48
    7cd0:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    7cd2:	0002      	movs	r2, r0
    7cd4:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    7cd6:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    7cd8:	42a2      	cmp	r2, r4
    7cda:	d900      	bls.n	7cde <_sercom_get_async_baud_val+0x22>
    7cdc:	e0c6      	b.n	7e6c <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    7cde:	2b00      	cmp	r3, #0
    7ce0:	d151      	bne.n	7d86 <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    7ce2:	0002      	movs	r2, r0
    7ce4:	0008      	movs	r0, r1
    7ce6:	2100      	movs	r1, #0
    7ce8:	4d64      	ldr	r5, [pc, #400]	; (7e7c <_sercom_get_async_baud_val+0x1c0>)
    7cea:	47a8      	blx	r5
    7cec:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    7cee:	0026      	movs	r6, r4
    7cf0:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    7cf2:	2300      	movs	r3, #0
    7cf4:	2400      	movs	r4, #0
    7cf6:	9300      	str	r3, [sp, #0]
    7cf8:	9401      	str	r4, [sp, #4]
    7cfa:	2200      	movs	r2, #0
    7cfc:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    7cfe:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    7d00:	2120      	movs	r1, #32
    7d02:	468c      	mov	ip, r1
    7d04:	391f      	subs	r1, #31
    7d06:	9602      	str	r6, [sp, #8]
    7d08:	9703      	str	r7, [sp, #12]
    7d0a:	2420      	movs	r4, #32
    7d0c:	4264      	negs	r4, r4
    7d0e:	1904      	adds	r4, r0, r4
    7d10:	d403      	bmi.n	7d1a <_sercom_get_async_baud_val+0x5e>
    7d12:	000d      	movs	r5, r1
    7d14:	40a5      	lsls	r5, r4
    7d16:	46a8      	mov	r8, r5
    7d18:	e004      	b.n	7d24 <_sercom_get_async_baud_val+0x68>
    7d1a:	4664      	mov	r4, ip
    7d1c:	1a24      	subs	r4, r4, r0
    7d1e:	000d      	movs	r5, r1
    7d20:	40e5      	lsrs	r5, r4
    7d22:	46a8      	mov	r8, r5
    7d24:	000c      	movs	r4, r1
    7d26:	4084      	lsls	r4, r0
    7d28:	46a1      	mov	r9, r4

		r = r << 1;
    7d2a:	0014      	movs	r4, r2
    7d2c:	001d      	movs	r5, r3
    7d2e:	18a4      	adds	r4, r4, r2
    7d30:	415d      	adcs	r5, r3
    7d32:	0022      	movs	r2, r4
    7d34:	002b      	movs	r3, r5

		if (n & bit_shift) {
    7d36:	4646      	mov	r6, r8
    7d38:	465f      	mov	r7, fp
    7d3a:	423e      	tst	r6, r7
    7d3c:	d003      	beq.n	7d46 <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
    7d3e:	000e      	movs	r6, r1
    7d40:	4326      	orrs	r6, r4
    7d42:	0032      	movs	r2, r6
    7d44:	002b      	movs	r3, r5
		}

		if (r >= d) {
    7d46:	9c02      	ldr	r4, [sp, #8]
    7d48:	9d03      	ldr	r5, [sp, #12]
    7d4a:	429d      	cmp	r5, r3
    7d4c:	d80f      	bhi.n	7d6e <_sercom_get_async_baud_val+0xb2>
    7d4e:	d101      	bne.n	7d54 <_sercom_get_async_baud_val+0x98>
    7d50:	4294      	cmp	r4, r2
    7d52:	d80c      	bhi.n	7d6e <_sercom_get_async_baud_val+0xb2>
			r = r - d;
    7d54:	9c02      	ldr	r4, [sp, #8]
    7d56:	9d03      	ldr	r5, [sp, #12]
    7d58:	1b12      	subs	r2, r2, r4
    7d5a:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    7d5c:	464d      	mov	r5, r9
    7d5e:	9e00      	ldr	r6, [sp, #0]
    7d60:	9f01      	ldr	r7, [sp, #4]
    7d62:	4335      	orrs	r5, r6
    7d64:	003c      	movs	r4, r7
    7d66:	4646      	mov	r6, r8
    7d68:	4334      	orrs	r4, r6
    7d6a:	9500      	str	r5, [sp, #0]
    7d6c:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    7d6e:	3801      	subs	r0, #1
    7d70:	d2cb      	bcs.n	7d0a <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
    7d72:	2200      	movs	r2, #0
    7d74:	2301      	movs	r3, #1
    7d76:	9800      	ldr	r0, [sp, #0]
    7d78:	9901      	ldr	r1, [sp, #4]
    7d7a:	1a12      	subs	r2, r2, r0
    7d7c:	418b      	sbcs	r3, r1
    7d7e:	0c12      	lsrs	r2, r2, #16
    7d80:	041b      	lsls	r3, r3, #16
    7d82:	431a      	orrs	r2, r3
    7d84:	e06f      	b.n	7e66 <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    7d86:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    7d88:	2b01      	cmp	r3, #1
    7d8a:	d16c      	bne.n	7e66 <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    7d8c:	0f63      	lsrs	r3, r4, #29
    7d8e:	9304      	str	r3, [sp, #16]
    7d90:	00e3      	lsls	r3, r4, #3
    7d92:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    7d94:	000a      	movs	r2, r1
    7d96:	2300      	movs	r3, #0
    7d98:	2100      	movs	r1, #0
    7d9a:	4c38      	ldr	r4, [pc, #224]	; (7e7c <_sercom_get_async_baud_val+0x1c0>)
    7d9c:	47a0      	blx	r4
    7d9e:	0004      	movs	r4, r0
    7da0:	000d      	movs	r5, r1
    7da2:	2300      	movs	r3, #0
    7da4:	469c      	mov	ip, r3
    7da6:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    7da8:	3320      	adds	r3, #32
    7daa:	469b      	mov	fp, r3
    7dac:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    7dae:	4663      	mov	r3, ip
    7db0:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    7db2:	2300      	movs	r3, #0
    7db4:	9302      	str	r3, [sp, #8]
    7db6:	2200      	movs	r2, #0
    7db8:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    7dba:	213f      	movs	r1, #63	; 0x3f
    7dbc:	9400      	str	r4, [sp, #0]
    7dbe:	9501      	str	r5, [sp, #4]
    7dc0:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
    7dc2:	2120      	movs	r1, #32
    7dc4:	4249      	negs	r1, r1
    7dc6:	1879      	adds	r1, r7, r1
    7dc8:	d403      	bmi.n	7dd2 <_sercom_get_async_baud_val+0x116>
    7dca:	0030      	movs	r0, r6
    7dcc:	4088      	lsls	r0, r1
    7dce:	4684      	mov	ip, r0
    7dd0:	e004      	b.n	7ddc <_sercom_get_async_baud_val+0x120>
    7dd2:	4659      	mov	r1, fp
    7dd4:	1bc9      	subs	r1, r1, r7
    7dd6:	0030      	movs	r0, r6
    7dd8:	40c8      	lsrs	r0, r1
    7dda:	4684      	mov	ip, r0
    7ddc:	0031      	movs	r1, r6
    7dde:	40b9      	lsls	r1, r7
    7de0:	4689      	mov	r9, r1

		r = r << 1;
    7de2:	0010      	movs	r0, r2
    7de4:	0019      	movs	r1, r3
    7de6:	1880      	adds	r0, r0, r2
    7de8:	4159      	adcs	r1, r3
    7dea:	0002      	movs	r2, r0
    7dec:	000b      	movs	r3, r1

		if (n & bit_shift) {
    7dee:	4644      	mov	r4, r8
    7df0:	464d      	mov	r5, r9
    7df2:	402c      	ands	r4, r5
    7df4:	46a2      	mov	sl, r4
    7df6:	4664      	mov	r4, ip
    7df8:	9d04      	ldr	r5, [sp, #16]
    7dfa:	402c      	ands	r4, r5
    7dfc:	46a4      	mov	ip, r4
    7dfe:	4654      	mov	r4, sl
    7e00:	4665      	mov	r5, ip
    7e02:	432c      	orrs	r4, r5
    7e04:	d003      	beq.n	7e0e <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
    7e06:	0034      	movs	r4, r6
    7e08:	4304      	orrs	r4, r0
    7e0a:	0022      	movs	r2, r4
    7e0c:	000b      	movs	r3, r1
		}

		if (r >= d) {
    7e0e:	9800      	ldr	r0, [sp, #0]
    7e10:	9901      	ldr	r1, [sp, #4]
    7e12:	4299      	cmp	r1, r3
    7e14:	d80a      	bhi.n	7e2c <_sercom_get_async_baud_val+0x170>
    7e16:	d101      	bne.n	7e1c <_sercom_get_async_baud_val+0x160>
    7e18:	4290      	cmp	r0, r2
    7e1a:	d807      	bhi.n	7e2c <_sercom_get_async_baud_val+0x170>
			r = r - d;
    7e1c:	9800      	ldr	r0, [sp, #0]
    7e1e:	9901      	ldr	r1, [sp, #4]
    7e20:	1a12      	subs	r2, r2, r0
    7e22:	418b      	sbcs	r3, r1
			q |= bit_shift;
    7e24:	9902      	ldr	r1, [sp, #8]
    7e26:	4648      	mov	r0, r9
    7e28:	4301      	orrs	r1, r0
    7e2a:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    7e2c:	3f01      	subs	r7, #1
    7e2e:	d2c8      	bcs.n	7dc2 <_sercom_get_async_baud_val+0x106>
    7e30:	9c00      	ldr	r4, [sp, #0]
    7e32:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    7e34:	9902      	ldr	r1, [sp, #8]
    7e36:	9a07      	ldr	r2, [sp, #28]
    7e38:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    7e3a:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    7e3c:	4910      	ldr	r1, [pc, #64]	; (7e80 <_sercom_get_async_baud_val+0x1c4>)
    7e3e:	428b      	cmp	r3, r1
    7e40:	d90b      	bls.n	7e5a <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    7e42:	9b06      	ldr	r3, [sp, #24]
    7e44:	3301      	adds	r3, #1
    7e46:	b2db      	uxtb	r3, r3
    7e48:	0019      	movs	r1, r3
    7e4a:	9306      	str	r3, [sp, #24]
    7e4c:	0013      	movs	r3, r2
    7e4e:	3301      	adds	r3, #1
    7e50:	9307      	str	r3, [sp, #28]
    7e52:	2908      	cmp	r1, #8
    7e54:	d1ad      	bne.n	7db2 <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    7e56:	2540      	movs	r5, #64	; 0x40
    7e58:	e008      	b.n	7e6c <_sercom_get_async_baud_val+0x1b0>
    7e5a:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    7e5c:	9a06      	ldr	r2, [sp, #24]
    7e5e:	2a08      	cmp	r2, #8
    7e60:	d004      	beq.n	7e6c <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    7e62:	0352      	lsls	r2, r2, #13
    7e64:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    7e66:	9b05      	ldr	r3, [sp, #20]
    7e68:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    7e6a:	2500      	movs	r5, #0
}
    7e6c:	0028      	movs	r0, r5
    7e6e:	b009      	add	sp, #36	; 0x24
    7e70:	bc3c      	pop	{r2, r3, r4, r5}
    7e72:	4690      	mov	r8, r2
    7e74:	4699      	mov	r9, r3
    7e76:	46a2      	mov	sl, r4
    7e78:	46ab      	mov	fp, r5
    7e7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7e7c:	00009b41 	.word	0x00009b41
    7e80:	00001fff 	.word	0x00001fff

00007e84 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    7e84:	b510      	push	{r4, lr}
    7e86:	b082      	sub	sp, #8
    7e88:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    7e8a:	4b0e      	ldr	r3, [pc, #56]	; (7ec4 <sercom_set_gclk_generator+0x40>)
    7e8c:	781b      	ldrb	r3, [r3, #0]
    7e8e:	2b00      	cmp	r3, #0
    7e90:	d001      	beq.n	7e96 <sercom_set_gclk_generator+0x12>
    7e92:	2900      	cmp	r1, #0
    7e94:	d00d      	beq.n	7eb2 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    7e96:	a901      	add	r1, sp, #4
    7e98:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    7e9a:	2012      	movs	r0, #18
    7e9c:	4b0a      	ldr	r3, [pc, #40]	; (7ec8 <sercom_set_gclk_generator+0x44>)
    7e9e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    7ea0:	2012      	movs	r0, #18
    7ea2:	4b0a      	ldr	r3, [pc, #40]	; (7ecc <sercom_set_gclk_generator+0x48>)
    7ea4:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    7ea6:	4b07      	ldr	r3, [pc, #28]	; (7ec4 <sercom_set_gclk_generator+0x40>)
    7ea8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    7eaa:	2201      	movs	r2, #1
    7eac:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    7eae:	2000      	movs	r0, #0
    7eb0:	e006      	b.n	7ec0 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    7eb2:	4b04      	ldr	r3, [pc, #16]	; (7ec4 <sercom_set_gclk_generator+0x40>)
    7eb4:	785b      	ldrb	r3, [r3, #1]
    7eb6:	4283      	cmp	r3, r0
    7eb8:	d001      	beq.n	7ebe <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    7eba:	201d      	movs	r0, #29
    7ebc:	e000      	b.n	7ec0 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    7ebe:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    7ec0:	b002      	add	sp, #8
    7ec2:	bd10      	pop	{r4, pc}
    7ec4:	20000c90 	.word	0x20000c90
    7ec8:	00009529 	.word	0x00009529
    7ecc:	000094b9 	.word	0x000094b9

00007ed0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    7ed0:	4b44      	ldr	r3, [pc, #272]	; (7fe4 <_sercom_get_default_pad+0x114>)
    7ed2:	4298      	cmp	r0, r3
    7ed4:	d033      	beq.n	7f3e <_sercom_get_default_pad+0x6e>
    7ed6:	d806      	bhi.n	7ee6 <_sercom_get_default_pad+0x16>
    7ed8:	4b43      	ldr	r3, [pc, #268]	; (7fe8 <_sercom_get_default_pad+0x118>)
    7eda:	4298      	cmp	r0, r3
    7edc:	d00d      	beq.n	7efa <_sercom_get_default_pad+0x2a>
    7ede:	4b43      	ldr	r3, [pc, #268]	; (7fec <_sercom_get_default_pad+0x11c>)
    7ee0:	4298      	cmp	r0, r3
    7ee2:	d01b      	beq.n	7f1c <_sercom_get_default_pad+0x4c>
    7ee4:	e06f      	b.n	7fc6 <_sercom_get_default_pad+0xf6>
    7ee6:	4b42      	ldr	r3, [pc, #264]	; (7ff0 <_sercom_get_default_pad+0x120>)
    7ee8:	4298      	cmp	r0, r3
    7eea:	d04a      	beq.n	7f82 <_sercom_get_default_pad+0xb2>
    7eec:	4b41      	ldr	r3, [pc, #260]	; (7ff4 <_sercom_get_default_pad+0x124>)
    7eee:	4298      	cmp	r0, r3
    7ef0:	d058      	beq.n	7fa4 <_sercom_get_default_pad+0xd4>
    7ef2:	4b41      	ldr	r3, [pc, #260]	; (7ff8 <_sercom_get_default_pad+0x128>)
    7ef4:	4298      	cmp	r0, r3
    7ef6:	d166      	bne.n	7fc6 <_sercom_get_default_pad+0xf6>
    7ef8:	e032      	b.n	7f60 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7efa:	2901      	cmp	r1, #1
    7efc:	d006      	beq.n	7f0c <_sercom_get_default_pad+0x3c>
    7efe:	2900      	cmp	r1, #0
    7f00:	d063      	beq.n	7fca <_sercom_get_default_pad+0xfa>
    7f02:	2902      	cmp	r1, #2
    7f04:	d006      	beq.n	7f14 <_sercom_get_default_pad+0x44>
    7f06:	2903      	cmp	r1, #3
    7f08:	d006      	beq.n	7f18 <_sercom_get_default_pad+0x48>
    7f0a:	e001      	b.n	7f10 <_sercom_get_default_pad+0x40>
    7f0c:	483b      	ldr	r0, [pc, #236]	; (7ffc <_sercom_get_default_pad+0x12c>)
    7f0e:	e067      	b.n	7fe0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    7f10:	2000      	movs	r0, #0
    7f12:	e065      	b.n	7fe0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7f14:	483a      	ldr	r0, [pc, #232]	; (8000 <_sercom_get_default_pad+0x130>)
    7f16:	e063      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7f18:	483a      	ldr	r0, [pc, #232]	; (8004 <_sercom_get_default_pad+0x134>)
    7f1a:	e061      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7f1c:	2901      	cmp	r1, #1
    7f1e:	d006      	beq.n	7f2e <_sercom_get_default_pad+0x5e>
    7f20:	2900      	cmp	r1, #0
    7f22:	d054      	beq.n	7fce <_sercom_get_default_pad+0xfe>
    7f24:	2902      	cmp	r1, #2
    7f26:	d006      	beq.n	7f36 <_sercom_get_default_pad+0x66>
    7f28:	2903      	cmp	r1, #3
    7f2a:	d006      	beq.n	7f3a <_sercom_get_default_pad+0x6a>
    7f2c:	e001      	b.n	7f32 <_sercom_get_default_pad+0x62>
    7f2e:	4836      	ldr	r0, [pc, #216]	; (8008 <_sercom_get_default_pad+0x138>)
    7f30:	e056      	b.n	7fe0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    7f32:	2000      	movs	r0, #0
    7f34:	e054      	b.n	7fe0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7f36:	4835      	ldr	r0, [pc, #212]	; (800c <_sercom_get_default_pad+0x13c>)
    7f38:	e052      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7f3a:	4835      	ldr	r0, [pc, #212]	; (8010 <_sercom_get_default_pad+0x140>)
    7f3c:	e050      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7f3e:	2901      	cmp	r1, #1
    7f40:	d006      	beq.n	7f50 <_sercom_get_default_pad+0x80>
    7f42:	2900      	cmp	r1, #0
    7f44:	d045      	beq.n	7fd2 <_sercom_get_default_pad+0x102>
    7f46:	2902      	cmp	r1, #2
    7f48:	d006      	beq.n	7f58 <_sercom_get_default_pad+0x88>
    7f4a:	2903      	cmp	r1, #3
    7f4c:	d006      	beq.n	7f5c <_sercom_get_default_pad+0x8c>
    7f4e:	e001      	b.n	7f54 <_sercom_get_default_pad+0x84>
    7f50:	4830      	ldr	r0, [pc, #192]	; (8014 <_sercom_get_default_pad+0x144>)
    7f52:	e045      	b.n	7fe0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    7f54:	2000      	movs	r0, #0
    7f56:	e043      	b.n	7fe0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7f58:	482f      	ldr	r0, [pc, #188]	; (8018 <_sercom_get_default_pad+0x148>)
    7f5a:	e041      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7f5c:	482f      	ldr	r0, [pc, #188]	; (801c <_sercom_get_default_pad+0x14c>)
    7f5e:	e03f      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7f60:	2901      	cmp	r1, #1
    7f62:	d006      	beq.n	7f72 <_sercom_get_default_pad+0xa2>
    7f64:	2900      	cmp	r1, #0
    7f66:	d036      	beq.n	7fd6 <_sercom_get_default_pad+0x106>
    7f68:	2902      	cmp	r1, #2
    7f6a:	d006      	beq.n	7f7a <_sercom_get_default_pad+0xaa>
    7f6c:	2903      	cmp	r1, #3
    7f6e:	d006      	beq.n	7f7e <_sercom_get_default_pad+0xae>
    7f70:	e001      	b.n	7f76 <_sercom_get_default_pad+0xa6>
    7f72:	482b      	ldr	r0, [pc, #172]	; (8020 <_sercom_get_default_pad+0x150>)
    7f74:	e034      	b.n	7fe0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    7f76:	2000      	movs	r0, #0
    7f78:	e032      	b.n	7fe0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7f7a:	482a      	ldr	r0, [pc, #168]	; (8024 <_sercom_get_default_pad+0x154>)
    7f7c:	e030      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7f7e:	482a      	ldr	r0, [pc, #168]	; (8028 <_sercom_get_default_pad+0x158>)
    7f80:	e02e      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7f82:	2901      	cmp	r1, #1
    7f84:	d006      	beq.n	7f94 <_sercom_get_default_pad+0xc4>
    7f86:	2900      	cmp	r1, #0
    7f88:	d027      	beq.n	7fda <_sercom_get_default_pad+0x10a>
    7f8a:	2902      	cmp	r1, #2
    7f8c:	d006      	beq.n	7f9c <_sercom_get_default_pad+0xcc>
    7f8e:	2903      	cmp	r1, #3
    7f90:	d006      	beq.n	7fa0 <_sercom_get_default_pad+0xd0>
    7f92:	e001      	b.n	7f98 <_sercom_get_default_pad+0xc8>
    7f94:	4825      	ldr	r0, [pc, #148]	; (802c <_sercom_get_default_pad+0x15c>)
    7f96:	e023      	b.n	7fe0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    7f98:	2000      	movs	r0, #0
    7f9a:	e021      	b.n	7fe0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7f9c:	4824      	ldr	r0, [pc, #144]	; (8030 <_sercom_get_default_pad+0x160>)
    7f9e:	e01f      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7fa0:	4824      	ldr	r0, [pc, #144]	; (8034 <_sercom_get_default_pad+0x164>)
    7fa2:	e01d      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7fa4:	2901      	cmp	r1, #1
    7fa6:	d006      	beq.n	7fb6 <_sercom_get_default_pad+0xe6>
    7fa8:	2900      	cmp	r1, #0
    7faa:	d018      	beq.n	7fde <_sercom_get_default_pad+0x10e>
    7fac:	2902      	cmp	r1, #2
    7fae:	d006      	beq.n	7fbe <_sercom_get_default_pad+0xee>
    7fb0:	2903      	cmp	r1, #3
    7fb2:	d006      	beq.n	7fc2 <_sercom_get_default_pad+0xf2>
    7fb4:	e001      	b.n	7fba <_sercom_get_default_pad+0xea>
    7fb6:	4820      	ldr	r0, [pc, #128]	; (8038 <_sercom_get_default_pad+0x168>)
    7fb8:	e012      	b.n	7fe0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    7fba:	2000      	movs	r0, #0
    7fbc:	e010      	b.n	7fe0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7fbe:	481f      	ldr	r0, [pc, #124]	; (803c <_sercom_get_default_pad+0x16c>)
    7fc0:	e00e      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7fc2:	481f      	ldr	r0, [pc, #124]	; (8040 <_sercom_get_default_pad+0x170>)
    7fc4:	e00c      	b.n	7fe0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    7fc6:	2000      	movs	r0, #0
    7fc8:	e00a      	b.n	7fe0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7fca:	481e      	ldr	r0, [pc, #120]	; (8044 <_sercom_get_default_pad+0x174>)
    7fcc:	e008      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7fce:	481e      	ldr	r0, [pc, #120]	; (8048 <_sercom_get_default_pad+0x178>)
    7fd0:	e006      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7fd2:	481e      	ldr	r0, [pc, #120]	; (804c <_sercom_get_default_pad+0x17c>)
    7fd4:	e004      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7fd6:	481e      	ldr	r0, [pc, #120]	; (8050 <_sercom_get_default_pad+0x180>)
    7fd8:	e002      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7fda:	481e      	ldr	r0, [pc, #120]	; (8054 <_sercom_get_default_pad+0x184>)
    7fdc:	e000      	b.n	7fe0 <_sercom_get_default_pad+0x110>
    7fde:	481e      	ldr	r0, [pc, #120]	; (8058 <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
    7fe0:	4770      	bx	lr
    7fe2:	46c0      	nop			; (mov r8, r8)
    7fe4:	42000c00 	.word	0x42000c00
    7fe8:	42000400 	.word	0x42000400
    7fec:	42000800 	.word	0x42000800
    7ff0:	42001400 	.word	0x42001400
    7ff4:	42001800 	.word	0x42001800
    7ff8:	42001000 	.word	0x42001000
    7ffc:	00050003 	.word	0x00050003
    8000:	00060003 	.word	0x00060003
    8004:	00070003 	.word	0x00070003
    8008:	00110002 	.word	0x00110002
    800c:	00120002 	.word	0x00120002
    8010:	00130002 	.word	0x00130002
    8014:	000d0002 	.word	0x000d0002
    8018:	000e0002 	.word	0x000e0002
    801c:	000f0002 	.word	0x000f0002
    8020:	00170002 	.word	0x00170002
    8024:	00180002 	.word	0x00180002
    8028:	00190002 	.word	0x00190002
    802c:	00290003 	.word	0x00290003
    8030:	002a0003 	.word	0x002a0003
    8034:	002b0003 	.word	0x002b0003
    8038:	00230003 	.word	0x00230003
    803c:	00200003 	.word	0x00200003
    8040:	00210003 	.word	0x00210003
    8044:	00040003 	.word	0x00040003
    8048:	00100002 	.word	0x00100002
    804c:	000c0002 	.word	0x000c0002
    8050:	00160002 	.word	0x00160002
    8054:	00280003 	.word	0x00280003
    8058:	00220003 	.word	0x00220003

0000805c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    805c:	b530      	push	{r4, r5, lr}
    805e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    8060:	4b0c      	ldr	r3, [pc, #48]	; (8094 <_sercom_get_sercom_inst_index+0x38>)
    8062:	466a      	mov	r2, sp
    8064:	cb32      	ldmia	r3!, {r1, r4, r5}
    8066:	c232      	stmia	r2!, {r1, r4, r5}
    8068:	cb32      	ldmia	r3!, {r1, r4, r5}
    806a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    806c:	9b00      	ldr	r3, [sp, #0]
    806e:	4283      	cmp	r3, r0
    8070:	d006      	beq.n	8080 <_sercom_get_sercom_inst_index+0x24>
    8072:	2301      	movs	r3, #1
    8074:	009a      	lsls	r2, r3, #2
    8076:	4669      	mov	r1, sp
    8078:	5852      	ldr	r2, [r2, r1]
    807a:	4282      	cmp	r2, r0
    807c:	d103      	bne.n	8086 <_sercom_get_sercom_inst_index+0x2a>
    807e:	e000      	b.n	8082 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    8080:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    8082:	b2d8      	uxtb	r0, r3
    8084:	e003      	b.n	808e <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    8086:	3301      	adds	r3, #1
    8088:	2b06      	cmp	r3, #6
    808a:	d1f3      	bne.n	8074 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    808c:	2000      	movs	r0, #0
}
    808e:	b007      	add	sp, #28
    8090:	bd30      	pop	{r4, r5, pc}
    8092:	46c0      	nop			; (mov r8, r8)
    8094:	0000b300 	.word	0x0000b300

00008098 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    8098:	4770      	bx	lr
    809a:	46c0      	nop			; (mov r8, r8)

0000809c <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    809c:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    809e:	4b0a      	ldr	r3, [pc, #40]	; (80c8 <_sercom_set_handler+0x2c>)
    80a0:	781b      	ldrb	r3, [r3, #0]
    80a2:	2b00      	cmp	r3, #0
    80a4:	d10c      	bne.n	80c0 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    80a6:	4f09      	ldr	r7, [pc, #36]	; (80cc <_sercom_set_handler+0x30>)
    80a8:	4e09      	ldr	r6, [pc, #36]	; (80d0 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    80aa:	4d0a      	ldr	r5, [pc, #40]	; (80d4 <_sercom_set_handler+0x38>)
    80ac:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    80ae:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    80b0:	195a      	adds	r2, r3, r5
    80b2:	6014      	str	r4, [r2, #0]
    80b4:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    80b6:	2b18      	cmp	r3, #24
    80b8:	d1f9      	bne.n	80ae <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    80ba:	2201      	movs	r2, #1
    80bc:	4b02      	ldr	r3, [pc, #8]	; (80c8 <_sercom_set_handler+0x2c>)
    80be:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    80c0:	0080      	lsls	r0, r0, #2
    80c2:	4b02      	ldr	r3, [pc, #8]	; (80cc <_sercom_set_handler+0x30>)
    80c4:	50c1      	str	r1, [r0, r3]
}
    80c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    80c8:	20000c92 	.word	0x20000c92
    80cc:	20000c94 	.word	0x20000c94
    80d0:	00008099 	.word	0x00008099
    80d4:	20000db8 	.word	0x20000db8

000080d8 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    80d8:	b510      	push	{r4, lr}
    80da:	b082      	sub	sp, #8
    80dc:	0004      	movs	r4, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    80de:	2206      	movs	r2, #6
    80e0:	4905      	ldr	r1, [pc, #20]	; (80f8 <_sercom_get_interrupt_vector+0x20>)
    80e2:	4668      	mov	r0, sp
    80e4:	4b05      	ldr	r3, [pc, #20]	; (80fc <_sercom_get_interrupt_vector+0x24>)
    80e6:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    80e8:	0020      	movs	r0, r4
    80ea:	4b05      	ldr	r3, [pc, #20]	; (8100 <_sercom_get_interrupt_vector+0x28>)
    80ec:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    80ee:	466b      	mov	r3, sp
    80f0:	5618      	ldrsb	r0, [r3, r0]
}
    80f2:	b002      	add	sp, #8
    80f4:	bd10      	pop	{r4, pc}
    80f6:	46c0      	nop			; (mov r8, r8)
    80f8:	0000b318 	.word	0x0000b318
    80fc:	00009be5 	.word	0x00009be5
    8100:	0000805d 	.word	0x0000805d

00008104 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    8104:	b510      	push	{r4, lr}
    8106:	4b02      	ldr	r3, [pc, #8]	; (8110 <SERCOM0_Handler+0xc>)
    8108:	681b      	ldr	r3, [r3, #0]
    810a:	2000      	movs	r0, #0
    810c:	4798      	blx	r3
    810e:	bd10      	pop	{r4, pc}
    8110:	20000c94 	.word	0x20000c94

00008114 <SERCOM1_Handler>:
    8114:	b510      	push	{r4, lr}
    8116:	4b02      	ldr	r3, [pc, #8]	; (8120 <SERCOM1_Handler+0xc>)
    8118:	685b      	ldr	r3, [r3, #4]
    811a:	2001      	movs	r0, #1
    811c:	4798      	blx	r3
    811e:	bd10      	pop	{r4, pc}
    8120:	20000c94 	.word	0x20000c94

00008124 <SERCOM2_Handler>:
    8124:	b510      	push	{r4, lr}
    8126:	4b02      	ldr	r3, [pc, #8]	; (8130 <SERCOM2_Handler+0xc>)
    8128:	689b      	ldr	r3, [r3, #8]
    812a:	2002      	movs	r0, #2
    812c:	4798      	blx	r3
    812e:	bd10      	pop	{r4, pc}
    8130:	20000c94 	.word	0x20000c94

00008134 <SERCOM3_Handler>:
    8134:	b510      	push	{r4, lr}
    8136:	4b02      	ldr	r3, [pc, #8]	; (8140 <SERCOM3_Handler+0xc>)
    8138:	68db      	ldr	r3, [r3, #12]
    813a:	2003      	movs	r0, #3
    813c:	4798      	blx	r3
    813e:	bd10      	pop	{r4, pc}
    8140:	20000c94 	.word	0x20000c94

00008144 <SERCOM4_Handler>:
    8144:	b510      	push	{r4, lr}
    8146:	4b02      	ldr	r3, [pc, #8]	; (8150 <SERCOM4_Handler+0xc>)
    8148:	691b      	ldr	r3, [r3, #16]
    814a:	2004      	movs	r0, #4
    814c:	4798      	blx	r3
    814e:	bd10      	pop	{r4, pc}
    8150:	20000c94 	.word	0x20000c94

00008154 <SERCOM5_Handler>:
    8154:	b510      	push	{r4, lr}
    8156:	4b02      	ldr	r3, [pc, #8]	; (8160 <SERCOM5_Handler+0xc>)
    8158:	695b      	ldr	r3, [r3, #20]
    815a:	2005      	movs	r0, #5
    815c:	4798      	blx	r3
    815e:	bd10      	pop	{r4, pc}
    8160:	20000c94 	.word	0x20000c94

00008164 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    8164:	b5f0      	push	{r4, r5, r6, r7, lr}
    8166:	4657      	mov	r7, sl
    8168:	464e      	mov	r6, r9
    816a:	4645      	mov	r5, r8
    816c:	b4e0      	push	{r5, r6, r7}
    816e:	b088      	sub	sp, #32
    8170:	4680      	mov	r8, r0
    8172:	000e      	movs	r6, r1
    8174:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    8176:	0003      	movs	r3, r0
    8178:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    817a:	680b      	ldr	r3, [r1, #0]
    817c:	079b      	lsls	r3, r3, #30
    817e:	d400      	bmi.n	8182 <spi_init+0x1e>
    8180:	e0a7      	b.n	82d2 <spi_init+0x16e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    8182:	6a93      	ldr	r3, [r2, #40]	; 0x28
    8184:	9303      	str	r3, [sp, #12]
    8186:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    8188:	9304      	str	r3, [sp, #16]
    818a:	6b13      	ldr	r3, [r2, #48]	; 0x30
    818c:	9305      	str	r3, [sp, #20]
    818e:	6b53      	ldr	r3, [r2, #52]	; 0x34
    8190:	9306      	str	r3, [sp, #24]
    8192:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    8194:	231f      	movs	r3, #31
    8196:	4699      	mov	r9, r3
    8198:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    819a:	00bb      	lsls	r3, r7, #2
    819c:	aa03      	add	r2, sp, #12
    819e:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    81a0:	2800      	cmp	r0, #0
    81a2:	d102      	bne.n	81aa <spi_init+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    81a4:	0030      	movs	r0, r6
    81a6:	4baf      	ldr	r3, [pc, #700]	; (8464 <spi_init+0x300>)
    81a8:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    81aa:	1c43      	adds	r3, r0, #1
    81ac:	d028      	beq.n	8200 <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    81ae:	0402      	lsls	r2, r0, #16
    81b0:	0c13      	lsrs	r3, r2, #16
    81b2:	469c      	mov	ip, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    81b4:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    81b6:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    81b8:	2500      	movs	r5, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    81ba:	0603      	lsls	r3, r0, #24
    81bc:	d404      	bmi.n	81c8 <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
    81be:	094b      	lsrs	r3, r1, #5
    81c0:	01db      	lsls	r3, r3, #7
    81c2:	2282      	movs	r2, #130	; 0x82
    81c4:	05d2      	lsls	r2, r2, #23
    81c6:	189d      	adds	r5, r3, r2
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    81c8:	464b      	mov	r3, r9
    81ca:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    81cc:	18e8      	adds	r0, r5, r3
    81ce:	3040      	adds	r0, #64	; 0x40
    81d0:	7800      	ldrb	r0, [r0, #0]
    81d2:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    81d4:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    81d6:	4652      	mov	r2, sl
    81d8:	07d2      	lsls	r2, r2, #31
    81da:	d50a      	bpl.n	81f2 <spi_init+0x8e>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    81dc:	085b      	lsrs	r3, r3, #1
    81de:	18eb      	adds	r3, r5, r3
    81e0:	3330      	adds	r3, #48	; 0x30
    81e2:	7818      	ldrb	r0, [r3, #0]
    81e4:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    81e6:	07cb      	lsls	r3, r1, #31
    81e8:	d501      	bpl.n	81ee <spi_init+0x8a>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    81ea:	0900      	lsrs	r0, r0, #4
    81ec:	e001      	b.n	81f2 <spi_init+0x8e>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    81ee:	230f      	movs	r3, #15
    81f0:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    81f2:	4584      	cmp	ip, r0
    81f4:	d004      	beq.n	8200 <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    81f6:	2300      	movs	r3, #0
    81f8:	4642      	mov	r2, r8
    81fa:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    81fc:	201c      	movs	r0, #28
    81fe:	e12b      	b.n	8458 <spi_init+0x2f4>
    8200:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    8202:	2f04      	cmp	r7, #4
    8204:	d1c8      	bne.n	8198 <spi_init+0x34>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    8206:	2012      	movs	r0, #18
    8208:	4b97      	ldr	r3, [pc, #604]	; (8468 <spi_init+0x304>)
    820a:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    820c:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    820e:	2700      	movs	r7, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    8210:	2b01      	cmp	r3, #1
    8212:	d112      	bne.n	823a <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
    8214:	aa02      	add	r2, sp, #8
    8216:	0001      	movs	r1, r0
    8218:	69a0      	ldr	r0, [r4, #24]
    821a:	4b94      	ldr	r3, [pc, #592]	; (846c <spi_init+0x308>)
    821c:	4798      	blx	r3
    821e:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    8220:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    8222:	2b00      	cmp	r3, #0
    8224:	d000      	beq.n	8228 <spi_init+0xc4>
    8226:	e117      	b.n	8458 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    8228:	7b33      	ldrb	r3, [r6, #12]
    822a:	b2db      	uxtb	r3, r3
    822c:	aa02      	add	r2, sp, #8
    822e:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    8230:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    8232:	429a      	cmp	r2, r3
    8234:	d000      	beq.n	8238 <spi_init+0xd4>
    8236:	e10f      	b.n	8458 <spi_init+0x2f4>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    8238:	370c      	adds	r7, #12
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    823a:	7825      	ldrb	r5, [r4, #0]
    823c:	2d00      	cmp	r5, #0
    823e:	d114      	bne.n	826a <spi_init+0x106>
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    8240:	6832      	ldr	r2, [r6, #0]
    8242:	7fe3      	ldrb	r3, [r4, #31]
    8244:	041b      	lsls	r3, r3, #16
    8246:	7fa1      	ldrb	r1, [r4, #30]
    8248:	430b      	orrs	r3, r1
			return STATUS_ERR_DENIED;
    824a:	201c      	movs	r0, #28
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    824c:	4293      	cmp	r3, r2
    824e:	d000      	beq.n	8252 <spi_init+0xee>
    8250:	e102      	b.n	8458 <spi_init+0x2f4>

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
    8252:	69a1      	ldr	r1, [r4, #24]

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
    8254:	8ba3      	ldrh	r3, [r4, #28]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
			return STATUS_ERR_DENIED;
		}

		if (config->mode_specific.slave.preload_enable) {
    8256:	2220      	movs	r2, #32
    8258:	5ca2      	ldrb	r2, [r4, r2]
    825a:	2a00      	cmp	r2, #0
    825c:	d001      	beq.n	8262 <spi_init+0xfe>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    825e:	2240      	movs	r2, #64	; 0x40
    8260:	4313      	orrs	r3, r2
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    8262:	2208      	movs	r2, #8
    8264:	430a      	orrs	r2, r1
    8266:	4317      	orrs	r7, r2
    8268:	e000      	b.n	826c <spi_init+0x108>
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
    826a:	2300      	movs	r3, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    826c:	6862      	ldr	r2, [r4, #4]
    826e:	68a1      	ldr	r1, [r4, #8]
    8270:	430a      	orrs	r2, r1
    8272:	68e1      	ldr	r1, [r4, #12]
    8274:	430a      	orrs	r2, r1
    8276:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    8278:	7c21      	ldrb	r1, [r4, #16]
    827a:	430b      	orrs	r3, r1

	if (config->run_in_standby) {
    827c:	7c61      	ldrb	r1, [r4, #17]
    827e:	2900      	cmp	r1, #0
    8280:	d001      	beq.n	8286 <spi_init+0x122>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    8282:	2180      	movs	r1, #128	; 0x80
    8284:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    8286:	7ca1      	ldrb	r1, [r4, #18]
    8288:	2900      	cmp	r1, #0
    828a:	d002      	beq.n	8292 <spi_init+0x12e>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    828c:	2180      	movs	r1, #128	; 0x80
    828e:	0289      	lsls	r1, r1, #10
    8290:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    8292:	7ce1      	ldrb	r1, [r4, #19]
    8294:	2900      	cmp	r1, #0
    8296:	d002      	beq.n	829e <spi_init+0x13a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    8298:	2180      	movs	r1, #128	; 0x80
    829a:	0089      	lsls	r1, r1, #2
    829c:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    829e:	7d21      	ldrb	r1, [r4, #20]
    82a0:	2900      	cmp	r1, #0
    82a2:	d002      	beq.n	82aa <spi_init+0x146>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    82a4:	2180      	movs	r1, #128	; 0x80
    82a6:	0189      	lsls	r1, r1, #6
    82a8:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    82aa:	6830      	ldr	r0, [r6, #0]
    82ac:	2102      	movs	r1, #2
    82ae:	430a      	orrs	r2, r1
    82b0:	4282      	cmp	r2, r0
    82b2:	d109      	bne.n	82c8 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
    82b4:	6872      	ldr	r2, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    82b6:	429a      	cmp	r2, r3
    82b8:	d106      	bne.n	82c8 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    82ba:	4643      	mov	r3, r8
    82bc:	715d      	strb	r5, [r3, #5]
		module->character_size = config->character_size;
    82be:	7c23      	ldrb	r3, [r4, #16]
    82c0:	4642      	mov	r2, r8
    82c2:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    82c4:	2000      	movs	r0, #0
    82c6:	e0c7      	b.n	8458 <spi_init+0x2f4>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    82c8:	2300      	movs	r3, #0
    82ca:	4642      	mov	r2, r8
    82cc:	6013      	str	r3, [r2, #0]

	return STATUS_ERR_DENIED;
    82ce:	201c      	movs	r0, #28
    82d0:	e0c2      	b.n	8458 <spi_init+0x2f4>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    82d2:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    82d4:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    82d6:	07db      	lsls	r3, r3, #31
    82d8:	d500      	bpl.n	82dc <spi_init+0x178>
    82da:	e0bd      	b.n	8458 <spi_init+0x2f4>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    82dc:	0008      	movs	r0, r1
    82de:	4b64      	ldr	r3, [pc, #400]	; (8470 <spi_init+0x30c>)
    82e0:	4798      	blx	r3
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
    82e2:	2805      	cmp	r0, #5
    82e4:	d002      	beq.n	82ec <spi_init+0x188>
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
#  else
		return STATUS_ERR_INVALID_ARG;
#  endif
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    82e6:	1c45      	adds	r5, r0, #1
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    82e8:	3013      	adds	r0, #19
    82ea:	e001      	b.n	82f0 <spi_init+0x18c>
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    82ec:	2019      	movs	r0, #25
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    82ee:	2506      	movs	r5, #6
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    82f0:	4960      	ldr	r1, [pc, #384]	; (8474 <spi_init+0x310>)
    82f2:	69ca      	ldr	r2, [r1, #28]
    82f4:	2301      	movs	r3, #1
    82f6:	40ab      	lsls	r3, r5
    82f8:	4313      	orrs	r3, r2
    82fa:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    82fc:	a907      	add	r1, sp, #28
    82fe:	2724      	movs	r7, #36	; 0x24
    8300:	5de3      	ldrb	r3, [r4, r7]
    8302:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    8304:	b2c5      	uxtb	r5, r0
    8306:	0028      	movs	r0, r5
    8308:	4b5b      	ldr	r3, [pc, #364]	; (8478 <spi_init+0x314>)
    830a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    830c:	0028      	movs	r0, r5
    830e:	4b5b      	ldr	r3, [pc, #364]	; (847c <spi_init+0x318>)
    8310:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    8312:	5de0      	ldrb	r0, [r4, r7]
    8314:	2100      	movs	r1, #0
    8316:	4b5a      	ldr	r3, [pc, #360]	; (8480 <spi_init+0x31c>)
    8318:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    831a:	7823      	ldrb	r3, [r4, #0]
    831c:	2b01      	cmp	r3, #1
    831e:	d103      	bne.n	8328 <spi_init+0x1c4>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    8320:	6832      	ldr	r2, [r6, #0]
    8322:	330b      	adds	r3, #11
    8324:	4313      	orrs	r3, r2
    8326:	6033      	str	r3, [r6, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    8328:	7823      	ldrb	r3, [r4, #0]
    832a:	2b00      	cmp	r3, #0
    832c:	d103      	bne.n	8336 <spi_init+0x1d2>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    832e:	6832      	ldr	r2, [r6, #0]
    8330:	3308      	adds	r3, #8
    8332:	4313      	orrs	r3, r2
    8334:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8336:	4643      	mov	r3, r8
    8338:	681e      	ldr	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    833a:	ab02      	add	r3, sp, #8
    833c:	2280      	movs	r2, #128	; 0x80
    833e:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    8340:	2200      	movs	r2, #0
    8342:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    8344:	2101      	movs	r1, #1
    8346:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    8348:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    834a:	7823      	ldrb	r3, [r4, #0]
    834c:	2b00      	cmp	r3, #0
    834e:	d101      	bne.n	8354 <spi_init+0x1f0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    8350:	ab02      	add	r3, sp, #8
    8352:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    8354:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    8356:	9303      	str	r3, [sp, #12]
    8358:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    835a:	9304      	str	r3, [sp, #16]
    835c:	6b23      	ldr	r3, [r4, #48]	; 0x30
    835e:	9305      	str	r3, [sp, #20]
    8360:	6b63      	ldr	r3, [r4, #52]	; 0x34
    8362:	9306      	str	r3, [sp, #24]
    8364:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    8366:	ad02      	add	r5, sp, #8
    8368:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    836a:	00bb      	lsls	r3, r7, #2
    836c:	aa03      	add	r2, sp, #12
    836e:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    8370:	2800      	cmp	r0, #0
    8372:	d102      	bne.n	837a <spi_init+0x216>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    8374:	0030      	movs	r0, r6
    8376:	4b3b      	ldr	r3, [pc, #236]	; (8464 <spi_init+0x300>)
    8378:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    837a:	1c43      	adds	r3, r0, #1
    837c:	d005      	beq.n	838a <spi_init+0x226>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    837e:	7028      	strb	r0, [r5, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    8380:	0c00      	lsrs	r0, r0, #16
    8382:	b2c0      	uxtb	r0, r0
    8384:	0029      	movs	r1, r5
    8386:	4b3f      	ldr	r3, [pc, #252]	; (8484 <spi_init+0x320>)
    8388:	4798      	blx	r3
    838a:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    838c:	2f04      	cmp	r7, #4
    838e:	d1eb      	bne.n	8368 <spi_init+0x204>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    8390:	7823      	ldrb	r3, [r4, #0]
    8392:	4642      	mov	r2, r8
    8394:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    8396:	7c23      	ldrb	r3, [r4, #16]
    8398:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    839a:	7ca3      	ldrb	r3, [r4, #18]
    839c:	71d3      	strb	r3, [r2, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    839e:	7d23      	ldrb	r3, [r4, #20]
    83a0:	7213      	strb	r3, [r2, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    83a2:	2200      	movs	r2, #0
    83a4:	466b      	mov	r3, sp
    83a6:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    83a8:	7823      	ldrb	r3, [r4, #0]
    83aa:	2b01      	cmp	r3, #1
    83ac:	d115      	bne.n	83da <spi_init+0x276>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    83ae:	4643      	mov	r3, r8
    83b0:	6818      	ldr	r0, [r3, #0]
    83b2:	4b2f      	ldr	r3, [pc, #188]	; (8470 <spi_init+0x30c>)
    83b4:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    83b6:	3013      	adds	r0, #19
    83b8:	b2c0      	uxtb	r0, r0
    83ba:	4b2b      	ldr	r3, [pc, #172]	; (8468 <spi_init+0x304>)
    83bc:	4798      	blx	r3
    83be:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    83c0:	466b      	mov	r3, sp
    83c2:	1d9a      	adds	r2, r3, #6
    83c4:	69a0      	ldr	r0, [r4, #24]
    83c6:	4b29      	ldr	r3, [pc, #164]	; (846c <spi_init+0x308>)
    83c8:	4798      	blx	r3
    83ca:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    83cc:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    83ce:	2b00      	cmp	r3, #0
    83d0:	d142      	bne.n	8458 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    83d2:	466b      	mov	r3, sp
    83d4:	3306      	adds	r3, #6
    83d6:	781b      	ldrb	r3, [r3, #0]
    83d8:	7333      	strb	r3, [r6, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    83da:	7823      	ldrb	r3, [r4, #0]
    83dc:	2b00      	cmp	r3, #0
    83de:	d10f      	bne.n	8400 <spi_init+0x29c>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    83e0:	69a7      	ldr	r7, [r4, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    83e2:	8ba3      	ldrh	r3, [r4, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    83e4:	6a70      	ldr	r0, [r6, #36]	; 0x24
    83e6:	7fe1      	ldrb	r1, [r4, #31]
    83e8:	0409      	lsls	r1, r1, #16
    83ea:	7fa5      	ldrb	r5, [r4, #30]
    83ec:	4329      	orrs	r1, r5
    83ee:	4301      	orrs	r1, r0
    83f0:	6271      	str	r1, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    83f2:	2220      	movs	r2, #32
    83f4:	5ca2      	ldrb	r2, [r4, r2]
    83f6:	2a00      	cmp	r2, #0
    83f8:	d004      	beq.n	8404 <spi_init+0x2a0>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    83fa:	2140      	movs	r1, #64	; 0x40
    83fc:	430b      	orrs	r3, r1
    83fe:	e001      	b.n	8404 <spi_init+0x2a0>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    8400:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    8402:	2700      	movs	r7, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    8404:	6862      	ldr	r2, [r4, #4]
    8406:	68a1      	ldr	r1, [r4, #8]
    8408:	430a      	orrs	r2, r1
    840a:	68e1      	ldr	r1, [r4, #12]
    840c:	430a      	orrs	r2, r1
    840e:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    8410:	7c21      	ldrb	r1, [r4, #16]
    8412:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    8414:	7c61      	ldrb	r1, [r4, #17]
    8416:	2900      	cmp	r1, #0
    8418:	d103      	bne.n	8422 <spi_init+0x2be>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    841a:	491b      	ldr	r1, [pc, #108]	; (8488 <spi_init+0x324>)
    841c:	7889      	ldrb	r1, [r1, #2]
    841e:	0789      	lsls	r1, r1, #30
    8420:	d501      	bpl.n	8426 <spi_init+0x2c2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    8422:	2180      	movs	r1, #128	; 0x80
    8424:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    8426:	7ca1      	ldrb	r1, [r4, #18]
    8428:	2900      	cmp	r1, #0
    842a:	d002      	beq.n	8432 <spi_init+0x2ce>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    842c:	2180      	movs	r1, #128	; 0x80
    842e:	0289      	lsls	r1, r1, #10
    8430:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    8432:	7ce1      	ldrb	r1, [r4, #19]
    8434:	2900      	cmp	r1, #0
    8436:	d002      	beq.n	843e <spi_init+0x2da>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    8438:	2180      	movs	r1, #128	; 0x80
    843a:	0089      	lsls	r1, r1, #2
    843c:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    843e:	7d21      	ldrb	r1, [r4, #20]
    8440:	2900      	cmp	r1, #0
    8442:	d002      	beq.n	844a <spi_init+0x2e6>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    8444:	2180      	movs	r1, #128	; 0x80
    8446:	0189      	lsls	r1, r1, #6
    8448:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    844a:	6831      	ldr	r1, [r6, #0]
    844c:	430a      	orrs	r2, r1
    844e:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    8450:	6872      	ldr	r2, [r6, #4]
    8452:	4313      	orrs	r3, r2
    8454:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    8456:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    8458:	b008      	add	sp, #32
    845a:	bc1c      	pop	{r2, r3, r4}
    845c:	4690      	mov	r8, r2
    845e:	4699      	mov	r9, r3
    8460:	46a2      	mov	sl, r4
    8462:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8464:	00007ed1 	.word	0x00007ed1
    8468:	0000954d 	.word	0x0000954d
    846c:	00007c95 	.word	0x00007c95
    8470:	0000805d 	.word	0x0000805d
    8474:	40000800 	.word	0x40000800
    8478:	00009529 	.word	0x00009529
    847c:	000094b9 	.word	0x000094b9
    8480:	00007e85 	.word	0x00007e85
    8484:	00009625 	.word	0x00009625
    8488:	41002000 	.word	0x41002000

0000848c <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    848c:	b5f0      	push	{r4, r5, r6, r7, lr}
    848e:	465f      	mov	r7, fp
    8490:	464e      	mov	r6, r9
    8492:	4645      	mov	r5, r8
    8494:	b4e0      	push	{r5, r6, r7}
    8496:	4689      	mov	r9, r1
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    8498:	2417      	movs	r4, #23
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    849a:	2a00      	cmp	r2, #0
    849c:	d06a      	beq.n	8574 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    849e:	79c1      	ldrb	r1, [r0, #7]
		return STATUS_ERR_DENIED;
    84a0:	3405      	adds	r4, #5
	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    84a2:	2900      	cmp	r1, #0
    84a4:	d066      	beq.n	8574 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_DENIED;
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    84a6:	7941      	ldrb	r1, [r0, #5]
    84a8:	2900      	cmp	r1, #0
    84aa:	d105      	bne.n	84b8 <spi_read_buffer_wait+0x2c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    84ac:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    84ae:	7e0c      	ldrb	r4, [r1, #24]
    84b0:	07a4      	lsls	r4, r4, #30
    84b2:	d501      	bpl.n	84b8 <spi_read_buffer_wait+0x2c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    84b4:	2402      	movs	r4, #2
    84b6:	760c      	strb	r4, [r1, #24]
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    84b8:	2600      	movs	r6, #0

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    84ba:	2504      	movs	r5, #4
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    84bc:	2102      	movs	r1, #2
    84be:	468c      	mov	ip, r1

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    84c0:	3901      	subs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    84c2:	05db      	lsls	r3, r3, #23
    84c4:	0ddb      	lsrs	r3, r3, #23
    84c6:	4698      	mov	r8, r3
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    84c8:	7944      	ldrb	r4, [r0, #5]
    84ca:	2c01      	cmp	r4, #1
    84cc:	d108      	bne.n	84e0 <spi_read_buffer_wait+0x54>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    84ce:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    84d0:	7e1c      	ldrb	r4, [r3, #24]
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    84d2:	420c      	tst	r4, r1
    84d4:	d0fc      	beq.n	84d0 <spi_read_buffer_wait+0x44>
    84d6:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    84d8:	420c      	tst	r4, r1
    84da:	d01a      	beq.n	8512 <spi_read_buffer_wait+0x86>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    84dc:	4644      	mov	r4, r8
    84de:	629c      	str	r4, [r3, #40]	; 0x28
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    84e0:	7944      	ldrb	r4, [r0, #5]
    84e2:	2c00      	cmp	r4, #0
    84e4:	d115      	bne.n	8512 <spi_read_buffer_wait+0x86>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    84e6:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    84e8:	7e1c      	ldrb	r4, [r3, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    84ea:	422c      	tst	r4, r5
    84ec:	d106      	bne.n	84fc <spi_read_buffer_wait+0x70>
    84ee:	4c24      	ldr	r4, [pc, #144]	; (8580 <spi_read_buffer_wait+0xf4>)
    84f0:	7e1f      	ldrb	r7, [r3, #24]
    84f2:	422f      	tst	r7, r5
    84f4:	d102      	bne.n	84fc <spi_read_buffer_wait+0x70>
    84f6:	3c01      	subs	r4, #1
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    84f8:	2c00      	cmp	r4, #0
    84fa:	d1f9      	bne.n	84f0 <spi_read_buffer_wait+0x64>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    84fc:	7e1c      	ldrb	r4, [r3, #24]
				if (spi_is_ready_to_read(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    84fe:	4667      	mov	r7, ip
    8500:	423c      	tst	r4, r7
    8502:	d003      	beq.n	850c <spi_read_buffer_wait+0x80>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8504:	2202      	movs	r2, #2
    8506:	761a      	strb	r2, [r3, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    8508:	2404      	movs	r4, #4
    850a:	e033      	b.n	8574 <spi_read_buffer_wait+0xe8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    850c:	7e1c      	ldrb	r4, [r3, #24]
			}

			if (!spi_is_ready_to_read(module)) {
    850e:	422c      	tst	r4, r5
    8510:	d02d      	beq.n	856e <spi_read_buffer_wait+0xe2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8512:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8514:	7e1c      	ldrb	r4, [r3, #24]
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    8516:	422c      	tst	r4, r5
    8518:	d0fc      	beq.n	8514 <spi_read_buffer_wait+0x88>
    851a:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    851c:	422c      	tst	r4, r5
    851e:	d028      	beq.n	8572 <spi_read_buffer_wait+0xe6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8520:	8b5c      	ldrh	r4, [r3, #26]
    8522:	46a3      	mov	fp, r4
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    8524:	2400      	movs	r4, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8526:	465f      	mov	r7, fp
    8528:	422f      	tst	r7, r5
    852a:	d001      	beq.n	8530 <spi_read_buffer_wait+0xa4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    852c:	835d      	strh	r5, [r3, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    852e:	341e      	adds	r4, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8530:	7987      	ldrb	r7, [r0, #6]
    8532:	2f01      	cmp	r7, #1
    8534:	d103      	bne.n	853e <spi_read_buffer_wait+0xb2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8538:	05db      	lsls	r3, r3, #23
    853a:	0ddb      	lsrs	r3, r3, #23
    853c:	e001      	b.n	8542 <spi_read_buffer_wait+0xb6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    853e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8540:	b2db      	uxtb	r3, r3
		}

		uint16_t received_data = 0;
		enum status_code retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
    8542:	2c00      	cmp	r4, #0
    8544:	d116      	bne.n	8574 <spi_read_buffer_wait+0xe8>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    8546:	1c74      	adds	r4, r6, #1
    8548:	b2a4      	uxth	r4, r4
    854a:	464f      	mov	r7, r9
    854c:	55bb      	strb	r3, [r7, r6]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    854e:	7987      	ldrb	r7, [r0, #6]
    8550:	2f01      	cmp	r7, #1
    8552:	d105      	bne.n	8560 <spi_read_buffer_wait+0xd4>
			rx_data[rx_pos++] = (received_data >> 8);
    8554:	3602      	adds	r6, #2
    8556:	b2b6      	uxth	r6, r6
    8558:	0a1b      	lsrs	r3, r3, #8
    855a:	464f      	mov	r7, r9
    855c:	553b      	strb	r3, [r7, r4]
    855e:	e000      	b.n	8562 <spi_read_buffer_wait+0xd6>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    8560:	0026      	movs	r6, r4
    8562:	3a01      	subs	r2, #1
    8564:	b292      	uxth	r2, r2
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    8566:	2a00      	cmp	r2, #0
    8568:	d1ae      	bne.n	84c8 <spi_read_buffer_wait+0x3c>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    856a:	2400      	movs	r4, #0
    856c:	e002      	b.n	8574 <spi_read_buffer_wait+0xe8>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_read(module)) {
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    856e:	2412      	movs	r4, #18
    8570:	e000      	b.n	8574 <spi_read_buffer_wait+0xe8>
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
    8572:	2410      	movs	r4, #16
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    8574:	0020      	movs	r0, r4
    8576:	bc1c      	pop	{r2, r3, r4}
    8578:	4690      	mov	r8, r2
    857a:	4699      	mov	r9, r3
    857c:	46a3      	mov	fp, r4
    857e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8580:	00002710 	.word	0x00002710

00008584 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    8584:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    8586:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    8588:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    858a:	2c01      	cmp	r4, #1
    858c:	d172      	bne.n	8674 <spi_select_slave+0xf0>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    858e:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    8590:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    8592:	2c00      	cmp	r4, #0
    8594:	d16e      	bne.n	8674 <spi_select_slave+0xf0>
#  endif
	{
		if (select) {
    8596:	2a00      	cmp	r2, #0
    8598:	d05b      	beq.n	8652 <spi_select_slave+0xce>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    859a:	784b      	ldrb	r3, [r1, #1]
    859c:	2b00      	cmp	r3, #0
    859e:	d046      	beq.n	862e <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    85a0:	6803      	ldr	r3, [r0, #0]
    85a2:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    85a4:	07db      	lsls	r3, r3, #31
    85a6:	d411      	bmi.n	85cc <spi_select_slave+0x48>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    85a8:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    85aa:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    85ac:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    85ae:	2900      	cmp	r1, #0
    85b0:	d105      	bne.n	85be <spi_select_slave+0x3a>
		return &(ports[port_index]->Group[group_index]);
    85b2:	095a      	lsrs	r2, r3, #5
    85b4:	01d2      	lsls	r2, r2, #7
    85b6:	2182      	movs	r1, #130	; 0x82
    85b8:	05c9      	lsls	r1, r1, #23
    85ba:	468c      	mov	ip, r1
    85bc:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    85be:	211f      	movs	r1, #31
    85c0:	400b      	ands	r3, r1
    85c2:	391e      	subs	r1, #30
    85c4:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    85c6:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    85c8:	2305      	movs	r3, #5
    85ca:	e053      	b.n	8674 <spi_select_slave+0xf0>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    85cc:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    85ce:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    85d0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    85d2:	2c00      	cmp	r4, #0
    85d4:	d105      	bne.n	85e2 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    85d6:	095a      	lsrs	r2, r3, #5
    85d8:	01d2      	lsls	r2, r2, #7
    85da:	2482      	movs	r4, #130	; 0x82
    85dc:	05e4      	lsls	r4, r4, #23
    85de:	46a4      	mov	ip, r4
    85e0:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    85e2:	241f      	movs	r4, #31
    85e4:	4023      	ands	r3, r4
    85e6:	3c1e      	subs	r4, #30
    85e8:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    85ea:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    85ec:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    85ee:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    85f0:	07d2      	lsls	r2, r2, #31
    85f2:	d501      	bpl.n	85f8 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    85f4:	788a      	ldrb	r2, [r1, #2]
    85f6:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    85f8:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    85fa:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    85fc:	2a00      	cmp	r2, #0
    85fe:	d139      	bne.n	8674 <spi_select_slave+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8600:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    8602:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8604:	7e13      	ldrb	r3, [r2, #24]
    8606:	420b      	tst	r3, r1
    8608:	d0fc      	beq.n	8604 <spi_select_slave+0x80>
    860a:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    860c:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    860e:	0749      	lsls	r1, r1, #29
    8610:	d530      	bpl.n	8674 <spi_select_slave+0xf0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8612:	8b53      	ldrh	r3, [r2, #26]
    8614:	075b      	lsls	r3, r3, #29
    8616:	d501      	bpl.n	861c <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8618:	2304      	movs	r3, #4
    861a:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    861c:	7983      	ldrb	r3, [r0, #6]
    861e:	2b01      	cmp	r3, #1
    8620:	d102      	bne.n	8628 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8622:	6a93      	ldr	r3, [r2, #40]	; 0x28
    8624:	2300      	movs	r3, #0
    8626:	e025      	b.n	8674 <spi_select_slave+0xf0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8628:	6a93      	ldr	r3, [r2, #40]	; 0x28
    862a:	2300      	movs	r3, #0
    862c:	e022      	b.n	8674 <spi_select_slave+0xf0>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    862e:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8630:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8632:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8634:	2900      	cmp	r1, #0
    8636:	d105      	bne.n	8644 <spi_select_slave+0xc0>
		return &(ports[port_index]->Group[group_index]);
    8638:	095a      	lsrs	r2, r3, #5
    863a:	01d2      	lsls	r2, r2, #7
    863c:	2182      	movs	r1, #130	; 0x82
    863e:	05c9      	lsls	r1, r1, #23
    8640:	468c      	mov	ip, r1
    8642:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8644:	211f      	movs	r1, #31
    8646:	400b      	ands	r3, r1
    8648:	391e      	subs	r1, #30
    864a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    864c:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    864e:	2300      	movs	r3, #0
    8650:	e010      	b.n	8674 <spi_select_slave+0xf0>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    8652:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8654:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8656:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8658:	2900      	cmp	r1, #0
    865a:	d105      	bne.n	8668 <spi_select_slave+0xe4>
		return &(ports[port_index]->Group[group_index]);
    865c:	095a      	lsrs	r2, r3, #5
    865e:	01d2      	lsls	r2, r2, #7
    8660:	2182      	movs	r1, #130	; 0x82
    8662:	05c9      	lsls	r1, r1, #23
    8664:	468c      	mov	ip, r1
    8666:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8668:	211f      	movs	r1, #31
    866a:	400b      	ands	r3, r1
    866c:	391e      	subs	r1, #30
    866e:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8670:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    8672:	2300      	movs	r3, #0
}
    8674:	0018      	movs	r0, r3
    8676:	bd10      	pop	{r4, pc}

00008678 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    8678:	b5f0      	push	{r4, r5, r6, r7, lr}
    867a:	465f      	mov	r7, fp
    867c:	4656      	mov	r6, sl
    867e:	464d      	mov	r5, r9
    8680:	4644      	mov	r4, r8
    8682:	b4f0      	push	{r4, r5, r6, r7}
    8684:	b083      	sub	sp, #12
    8686:	4693      	mov	fp, r2
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    8688:	2317      	movs	r3, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    868a:	2a00      	cmp	r2, #0
    868c:	d100      	bne.n	8690 <spi_write_buffer_wait+0x18>
    868e:	e0e5      	b.n	885c <spi_write_buffer_wait+0x1e4>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    8690:	7943      	ldrb	r3, [r0, #5]
    8692:	2b00      	cmp	r3, #0
    8694:	d105      	bne.n	86a2 <spi_write_buffer_wait+0x2a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8696:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8698:	7e1c      	ldrb	r4, [r3, #24]
    869a:	07a2      	lsls	r2, r4, #30
    869c:	d501      	bpl.n	86a2 <spi_write_buffer_wait+0x2a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    869e:	2402      	movs	r4, #2
    86a0:	761c      	strb	r4, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    86a2:	465d      	mov	r5, fp
    86a4:	2400      	movs	r4, #0
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    86a6:	2301      	movs	r3, #1
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    86a8:	2202      	movs	r2, #2
    86aa:	4694      	mov	ip, r2

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
					}
					if (spi_is_ready_to_read(module)) {
    86ac:	3202      	adds	r2, #2
    86ae:	4690      	mov	r8, r2
    86b0:	e08c      	b.n	87cc <spi_write_buffer_wait+0x154>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    86b2:	7942      	ldrb	r2, [r0, #5]
    86b4:	2a00      	cmp	r2, #0
    86b6:	d116      	bne.n	86e6 <spi_write_buffer_wait+0x6e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    86b8:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    86ba:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    86bc:	421e      	tst	r6, r3
    86be:	d106      	bne.n	86ce <spi_write_buffer_wait+0x56>
    86c0:	4e6a      	ldr	r6, [pc, #424]	; (886c <spi_write_buffer_wait+0x1f4>)
    86c2:	7e17      	ldrb	r7, [r2, #24]
    86c4:	421f      	tst	r7, r3
    86c6:	d102      	bne.n	86ce <spi_write_buffer_wait+0x56>
    86c8:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    86ca:	2e00      	cmp	r6, #0
    86cc:	d1f9      	bne.n	86c2 <spi_write_buffer_wait+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    86ce:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    86d0:	4661      	mov	r1, ip
    86d2:	420e      	tst	r6, r1
    86d4:	d003      	beq.n	86de <spi_write_buffer_wait+0x66>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    86d6:	2302      	movs	r3, #2
    86d8:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    86da:	3302      	adds	r3, #2
    86dc:	e0be      	b.n	885c <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    86de:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    86e0:	421a      	tst	r2, r3
    86e2:	d100      	bne.n	86e6 <spi_write_buffer_wait+0x6e>
    86e4:	e0b1      	b.n	884a <spi_write_buffer_wait+0x1d2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    86e6:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    86e8:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    86ea:	421a      	tst	r2, r3
    86ec:	d0fc      	beq.n	86e8 <spi_write_buffer_wait+0x70>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    86ee:	1c62      	adds	r2, r4, #1
    86f0:	b297      	uxth	r7, r2
    86f2:	4652      	mov	r2, sl
    86f4:	5d12      	ldrb	r2, [r2, r4]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    86f6:	7981      	ldrb	r1, [r0, #6]
    86f8:	2901      	cmp	r1, #1
    86fa:	d002      	beq.n	8702 <spi_write_buffer_wait+0x8a>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    86fc:	b292      	uxth	r2, r2
    86fe:	003c      	movs	r4, r7
    8700:	e005      	b.n	870e <spi_write_buffer_wait+0x96>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    8702:	3402      	adds	r4, #2
    8704:	b2a4      	uxth	r4, r4
    8706:	4651      	mov	r1, sl
    8708:	5dcf      	ldrb	r7, [r1, r7]
    870a:	023f      	lsls	r7, r7, #8
    870c:	433a      	orrs	r2, r7
    870e:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8710:	421f      	tst	r7, r3
    8712:	d002      	beq.n	871a <spi_write_buffer_wait+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8714:	05d2      	lsls	r2, r2, #23
    8716:	0dd2      	lsrs	r2, r2, #23
    8718:	62b2      	str	r2, [r6, #40]	; 0x28
    871a:	1e6a      	subs	r2, r5, #1
    871c:	b292      	uxth	r2, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    871e:	79c6      	ldrb	r6, [r0, #7]
    8720:	2e00      	cmp	r6, #0
    8722:	d057      	beq.n	87d4 <spi_write_buffer_wait+0x15c>
    8724:	4651      	mov	r1, sl
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    8726:	7942      	ldrb	r2, [r0, #5]
    8728:	2a00      	cmp	r2, #0
    872a:	d139      	bne.n	87a0 <spi_write_buffer_wait+0x128>
    872c:	4a50      	ldr	r2, [pc, #320]	; (8870 <spi_write_buffer_wait+0x1f8>)
    872e:	9101      	str	r1, [sp, #4]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
    8730:	2d00      	cmp	r5, #0
    8732:	d020      	beq.n	8776 <spi_write_buffer_wait+0xfe>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8734:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8736:	7e37      	ldrb	r7, [r6, #24]
    8738:	421f      	tst	r7, r3
    873a:	d01c      	beq.n	8776 <spi_write_buffer_wait+0xfe>
						data_to_send = tx_data[tx_pos++];
    873c:	1c67      	adds	r7, r4, #1
    873e:	b2b9      	uxth	r1, r7
    8740:	4689      	mov	r9, r1
    8742:	9901      	ldr	r1, [sp, #4]
    8744:	5d09      	ldrb	r1, [r1, r4]
    8746:	9100      	str	r1, [sp, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8748:	7981      	ldrb	r1, [r0, #6]
    874a:	2901      	cmp	r1, #1
    874c:	d003      	beq.n	8756 <spi_write_buffer_wait+0xde>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    874e:	4669      	mov	r1, sp
    8750:	880f      	ldrh	r7, [r1, #0]
    8752:	464c      	mov	r4, r9
    8754:	e007      	b.n	8766 <spi_write_buffer_wait+0xee>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    8756:	3402      	adds	r4, #2
    8758:	b2a4      	uxth	r4, r4
    875a:	4649      	mov	r1, r9
    875c:	9f01      	ldr	r7, [sp, #4]
    875e:	5c79      	ldrb	r1, [r7, r1]
    8760:	0209      	lsls	r1, r1, #8
    8762:	9f00      	ldr	r7, [sp, #0]
    8764:	430f      	orrs	r7, r1
    8766:	7e31      	ldrb	r1, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8768:	4219      	tst	r1, r3
    876a:	d002      	beq.n	8772 <spi_write_buffer_wait+0xfa>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    876c:	05ff      	lsls	r7, r7, #23
    876e:	0dff      	lsrs	r7, r7, #23
    8770:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    8772:	3d01      	subs	r5, #1
    8774:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8776:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8778:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    877a:	4641      	mov	r1, r8
    877c:	420f      	tst	r7, r1
    877e:	d102      	bne.n	8786 <spi_write_buffer_wait+0x10e>
    8780:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    8782:	2a00      	cmp	r2, #0
    8784:	d1d4      	bne.n	8730 <spi_write_buffer_wait+0xb8>
    8786:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8788:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    878a:	4667      	mov	r7, ip
    878c:	423a      	tst	r2, r7
    878e:	d003      	beq.n	8798 <spi_write_buffer_wait+0x120>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8790:	2302      	movs	r3, #2
    8792:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    8794:	3302      	adds	r3, #2
    8796:	e061      	b.n	885c <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8798:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    879a:	4646      	mov	r6, r8
    879c:	4232      	tst	r2, r6
    879e:	d056      	beq.n	884e <spi_write_buffer_wait+0x1d6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    87a0:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    87a2:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    87a4:	4647      	mov	r7, r8
    87a6:	423a      	tst	r2, r7
    87a8:	d0fb      	beq.n	87a2 <spi_write_buffer_wait+0x12a>
    87aa:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    87ac:	423a      	tst	r2, r7
    87ae:	d009      	beq.n	87c4 <spi_write_buffer_wait+0x14c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    87b0:	8b72      	ldrh	r2, [r6, #26]
    87b2:	423a      	tst	r2, r7
    87b4:	d000      	beq.n	87b8 <spi_write_buffer_wait+0x140>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    87b6:	8377      	strh	r7, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    87b8:	7982      	ldrb	r2, [r0, #6]
    87ba:	2a01      	cmp	r2, #1
    87bc:	d101      	bne.n	87c2 <spi_write_buffer_wait+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    87be:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    87c0:	e000      	b.n	87c4 <spi_write_buffer_wait+0x14c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    87c2:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    87c4:	465a      	mov	r2, fp
    87c6:	3a01      	subs	r2, #1
    87c8:	b292      	uxth	r2, r2
    87ca:	4693      	mov	fp, r2
    87cc:	3d01      	subs	r5, #1
    87ce:	b2ad      	uxth	r5, r5
    87d0:	468a      	mov	sl, r1
    87d2:	e000      	b.n	87d6 <spi_write_buffer_wait+0x15e>
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    87d4:	0015      	movs	r5, r2

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    87d6:	4a27      	ldr	r2, [pc, #156]	; (8874 <spi_write_buffer_wait+0x1fc>)
    87d8:	4295      	cmp	r5, r2
    87da:	d000      	beq.n	87de <spi_write_buffer_wait+0x166>
    87dc:	e769      	b.n	86b2 <spi_write_buffer_wait+0x3a>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    87de:	7943      	ldrb	r3, [r0, #5]
    87e0:	2b01      	cmp	r3, #1
    87e2:	d106      	bne.n	87f2 <spi_write_buffer_wait+0x17a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    87e4:	6801      	ldr	r1, [r0, #0]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    87e6:	2202      	movs	r2, #2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    87e8:	7e0b      	ldrb	r3, [r1, #24]
    87ea:	4213      	tst	r3, r2
    87ec:	d0fc      	beq.n	87e8 <spi_write_buffer_wait+0x170>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    87ee:	2300      	movs	r3, #0
    87f0:	e034      	b.n	885c <spi_write_buffer_wait+0x1e4>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    87f2:	2b00      	cmp	r3, #0
    87f4:	d12d      	bne.n	8852 <spi_write_buffer_wait+0x1da>
		if (module->receiver_enabled) {
    87f6:	79c1      	ldrb	r1, [r0, #7]
    87f8:	2900      	cmp	r1, #0
    87fa:	d02f      	beq.n	885c <spi_write_buffer_wait+0x1e4>
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    87fc:	2504      	movs	r5, #4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    87fe:	465b      	mov	r3, fp
    8800:	465c      	mov	r4, fp
    8802:	2b00      	cmp	r3, #0
    8804:	d11b      	bne.n	883e <spi_write_buffer_wait+0x1c6>
    8806:	e029      	b.n	885c <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8808:	7e0a      	ldrb	r2, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    880a:	422a      	tst	r2, r5
    880c:	d102      	bne.n	8814 <spi_write_buffer_wait+0x19c>
    880e:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    8810:	2b00      	cmp	r3, #0
    8812:	d1f9      	bne.n	8808 <spi_write_buffer_wait+0x190>
    8814:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    8816:	422b      	tst	r3, r5
    8818:	d01d      	beq.n	8856 <spi_write_buffer_wait+0x1de>
    881a:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    881c:	422b      	tst	r3, r5
    881e:	d009      	beq.n	8834 <spi_write_buffer_wait+0x1bc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8820:	8b4b      	ldrh	r3, [r1, #26]
    8822:	422b      	tst	r3, r5
    8824:	d000      	beq.n	8828 <spi_write_buffer_wait+0x1b0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8826:	834d      	strh	r5, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8828:	7983      	ldrb	r3, [r0, #6]
    882a:	2b01      	cmp	r3, #1
    882c:	d101      	bne.n	8832 <spi_write_buffer_wait+0x1ba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    882e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    8830:	e000      	b.n	8834 <spi_write_buffer_wait+0x1bc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8832:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    8834:	3c01      	subs	r4, #1
    8836:	b2a4      	uxth	r4, r4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    8838:	2c00      	cmp	r4, #0
    883a:	d00e      	beq.n	885a <spi_write_buffer_wait+0x1e2>
    883c:	e7ff      	b.n	883e <spi_write_buffer_wait+0x1c6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    883e:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8840:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    8842:	422b      	tst	r3, r5
    8844:	d1e6      	bne.n	8814 <spi_write_buffer_wait+0x19c>
    8846:	4b09      	ldr	r3, [pc, #36]	; (886c <spi_write_buffer_wait+0x1f4>)
    8848:	e7de      	b.n	8808 <spi_write_buffer_wait+0x190>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    884a:	2312      	movs	r3, #18
    884c:	e006      	b.n	885c <spi_write_buffer_wait+0x1e4>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    884e:	2312      	movs	r3, #18
    8850:	e004      	b.n	885c <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    8852:	2300      	movs	r3, #0
    8854:	e002      	b.n	885c <spi_write_buffer_wait+0x1e4>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    8856:	2312      	movs	r3, #18
    8858:	e000      	b.n	885c <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    885a:	2300      	movs	r3, #0
}
    885c:	0018      	movs	r0, r3
    885e:	b003      	add	sp, #12
    8860:	bc3c      	pop	{r2, r3, r4, r5}
    8862:	4690      	mov	r8, r2
    8864:	4699      	mov	r9, r3
    8866:	46a2      	mov	sl, r4
    8868:	46ab      	mov	fp, r5
    886a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    886c:	00002710 	.word	0x00002710
    8870:	00002711 	.word	0x00002711
    8874:	0000ffff 	.word	0x0000ffff

00008878 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    8878:	b5f0      	push	{r4, r5, r6, r7, lr}
    887a:	465f      	mov	r7, fp
    887c:	4656      	mov	r6, sl
    887e:	464d      	mov	r5, r9
    8880:	4644      	mov	r4, r8
    8882:	b4f0      	push	{r4, r5, r6, r7}
    8884:	b091      	sub	sp, #68	; 0x44
    8886:	0005      	movs	r5, r0
    8888:	000c      	movs	r4, r1
    888a:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    888c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    888e:	0008      	movs	r0, r1
    8890:	4bcf      	ldr	r3, [pc, #828]	; (8bd0 <usart_init+0x358>)
    8892:	4798      	blx	r3
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21)
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	
	if (sercom_index == 5){
    8894:	2805      	cmp	r0, #5
    8896:	d002      	beq.n	889e <usart_init+0x26>
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    8898:	0007      	movs	r7, r0
    889a:	3713      	adds	r7, #19
    889c:	e000      	b.n	88a0 <usart_init+0x28>
	}
#elif (SAMC21)
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	
	if (sercom_index == 5){
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    889e:	2719      	movs	r7, #25
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    88a0:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    88a2:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    88a4:	07d2      	lsls	r2, r2, #31
    88a6:	d500      	bpl.n	88aa <usart_init+0x32>
    88a8:	e18a      	b.n	8bc0 <usart_init+0x348>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    88aa:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    88ac:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    88ae:	0792      	lsls	r2, r2, #30
    88b0:	d500      	bpl.n	88b4 <usart_init+0x3c>
    88b2:	e185      	b.n	8bc0 <usart_init+0x348>
    88b4:	49c7      	ldr	r1, [pc, #796]	; (8bd4 <usart_init+0x35c>)
    88b6:	69ca      	ldr	r2, [r1, #28]
    88b8:	3001      	adds	r0, #1
    88ba:	3b1b      	subs	r3, #27
    88bc:	4083      	lsls	r3, r0
    88be:	4313      	orrs	r3, r2
    88c0:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    88c2:	a90f      	add	r1, sp, #60	; 0x3c
    88c4:	2335      	movs	r3, #53	; 0x35
    88c6:	4698      	mov	r8, r3
    88c8:	5cf3      	ldrb	r3, [r6, r3]
    88ca:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    88cc:	b2ff      	uxtb	r7, r7
    88ce:	0038      	movs	r0, r7
    88d0:	4bc1      	ldr	r3, [pc, #772]	; (8bd8 <usart_init+0x360>)
    88d2:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    88d4:	0038      	movs	r0, r7
    88d6:	4bc1      	ldr	r3, [pc, #772]	; (8bdc <usart_init+0x364>)
    88d8:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    88da:	4643      	mov	r3, r8
    88dc:	5cf0      	ldrb	r0, [r6, r3]
    88de:	2100      	movs	r1, #0
    88e0:	4bbf      	ldr	r3, [pc, #764]	; (8be0 <usart_init+0x368>)
    88e2:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    88e4:	7af3      	ldrb	r3, [r6, #11]
    88e6:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    88e8:	232c      	movs	r3, #44	; 0x2c
    88ea:	5cf3      	ldrb	r3, [r6, r3]
    88ec:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    88ee:	232d      	movs	r3, #45	; 0x2d
    88f0:	5cf3      	ldrb	r3, [r6, r3]
    88f2:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    88f4:	7ef3      	ldrb	r3, [r6, #27]
    88f6:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    88f8:	2324      	movs	r3, #36	; 0x24
    88fa:	5cf3      	ldrb	r3, [r6, r3]
    88fc:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    88fe:	682b      	ldr	r3, [r5, #0]
    8900:	9302      	str	r3, [sp, #8]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    8902:	0018      	movs	r0, r3
    8904:	4bb2      	ldr	r3, [pc, #712]	; (8bd0 <usart_init+0x358>)
    8906:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    8908:	3013      	adds	r0, #19
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    890a:	2200      	movs	r2, #0
    890c:	230e      	movs	r3, #14
    890e:	a906      	add	r1, sp, #24
    8910:	468c      	mov	ip, r1
    8912:	4463      	add	r3, ip
    8914:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    8916:	8a33      	ldrh	r3, [r6, #16]
    8918:	4699      	mov	r9, r3
    891a:	2380      	movs	r3, #128	; 0x80
    891c:	01db      	lsls	r3, r3, #7
    891e:	4599      	cmp	r9, r3
    8920:	d019      	beq.n	8956 <usart_init+0xde>
    8922:	d804      	bhi.n	892e <usart_init+0xb6>
    8924:	2380      	movs	r3, #128	; 0x80
    8926:	019b      	lsls	r3, r3, #6
    8928:	4599      	cmp	r9, r3
    892a:	d00a      	beq.n	8942 <usart_init+0xca>
    892c:	e129      	b.n	8b82 <usart_init+0x30a>
    892e:	23c0      	movs	r3, #192	; 0xc0
    8930:	01db      	lsls	r3, r3, #7
    8932:	4599      	cmp	r9, r3
    8934:	d00a      	beq.n	894c <usart_init+0xd4>
    8936:	2380      	movs	r3, #128	; 0x80
    8938:	021b      	lsls	r3, r3, #8
    893a:	4599      	cmp	r9, r3
    893c:	d100      	bne.n	8940 <usart_init+0xc8>
    893e:	e125      	b.n	8b8c <usart_init+0x314>
    8940:	e11f      	b.n	8b82 <usart_init+0x30a>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    8942:	2310      	movs	r3, #16
    8944:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    8946:	3b0f      	subs	r3, #15
    8948:	9307      	str	r3, [sp, #28]
    894a:	e123      	b.n	8b94 <usart_init+0x31c>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    894c:	2308      	movs	r3, #8
    894e:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    8950:	3b07      	subs	r3, #7
    8952:	9307      	str	r3, [sp, #28]
    8954:	e11e      	b.n	8b94 <usart_init+0x31c>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    8956:	6833      	ldr	r3, [r6, #0]
    8958:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    895a:	68f3      	ldr	r3, [r6, #12]
    895c:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    895e:	6973      	ldr	r3, [r6, #20]
    8960:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    8962:	7e33      	ldrb	r3, [r6, #24]
    8964:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    8966:	232e      	movs	r3, #46	; 0x2e
    8968:	5cf3      	ldrb	r3, [r6, r3]
    896a:	4698      	mov	r8, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    896c:	6873      	ldr	r3, [r6, #4]
    896e:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    8970:	2b00      	cmp	r3, #0
    8972:	d015      	beq.n	89a0 <usart_init+0x128>
    8974:	2380      	movs	r3, #128	; 0x80
    8976:	055b      	lsls	r3, r3, #21
    8978:	459a      	cmp	sl, r3
    897a:	d136      	bne.n	89ea <usart_init+0x172>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    897c:	232f      	movs	r3, #47	; 0x2f
    897e:	5cf3      	ldrb	r3, [r6, r3]
    8980:	2b00      	cmp	r3, #0
    8982:	d136      	bne.n	89f2 <usart_init+0x17a>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    8984:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    8986:	001f      	movs	r7, r3
    8988:	b2c0      	uxtb	r0, r0
    898a:	4b96      	ldr	r3, [pc, #600]	; (8be4 <usart_init+0x36c>)
    898c:	4798      	blx	r3
    898e:	0001      	movs	r1, r0
    8990:	220e      	movs	r2, #14
    8992:	ab06      	add	r3, sp, #24
    8994:	469c      	mov	ip, r3
    8996:	4462      	add	r2, ip
    8998:	0038      	movs	r0, r7
    899a:	4b93      	ldr	r3, [pc, #588]	; (8be8 <usart_init+0x370>)
    899c:	4798      	blx	r3
    899e:	e025      	b.n	89ec <usart_init+0x174>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    89a0:	2308      	movs	r3, #8
    89a2:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    89a4:	2300      	movs	r3, #0
    89a6:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    89a8:	232f      	movs	r3, #47	; 0x2f
    89aa:	5cf3      	ldrb	r3, [r6, r3]
    89ac:	2b00      	cmp	r3, #0
    89ae:	d00b      	beq.n	89c8 <usart_init+0x150>
				status_code =
    89b0:	9b06      	ldr	r3, [sp, #24]
    89b2:	9300      	str	r3, [sp, #0]
    89b4:	9b07      	ldr	r3, [sp, #28]
    89b6:	220e      	movs	r2, #14
    89b8:	a906      	add	r1, sp, #24
    89ba:	468c      	mov	ip, r1
    89bc:	4462      	add	r2, ip
    89be:	6b31      	ldr	r1, [r6, #48]	; 0x30
    89c0:	6ab0      	ldr	r0, [r6, #40]	; 0x28
    89c2:	4f8a      	ldr	r7, [pc, #552]	; (8bec <usart_init+0x374>)
    89c4:	47b8      	blx	r7
    89c6:	e011      	b.n	89ec <usart_init+0x174>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    89c8:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    89ca:	001f      	movs	r7, r3
    89cc:	b2c0      	uxtb	r0, r0
    89ce:	4b85      	ldr	r3, [pc, #532]	; (8be4 <usart_init+0x36c>)
    89d0:	4798      	blx	r3
    89d2:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    89d4:	9b06      	ldr	r3, [sp, #24]
    89d6:	9300      	str	r3, [sp, #0]
    89d8:	9b07      	ldr	r3, [sp, #28]
    89da:	220e      	movs	r2, #14
    89dc:	a806      	add	r0, sp, #24
    89de:	4684      	mov	ip, r0
    89e0:	4462      	add	r2, ip
    89e2:	0038      	movs	r0, r7
    89e4:	4f81      	ldr	r7, [pc, #516]	; (8bec <usart_init+0x374>)
    89e6:	47b8      	blx	r7
    89e8:	e000      	b.n	89ec <usart_init+0x174>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    89ea:	2000      	movs	r0, #0
    89ec:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    89ee:	d000      	beq.n	89f2 <usart_init+0x17a>
    89f0:	e0e6      	b.n	8bc0 <usart_init+0x348>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    89f2:	7e73      	ldrb	r3, [r6, #25]
    89f4:	2b00      	cmp	r3, #0
    89f6:	d002      	beq.n	89fe <usart_init+0x186>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    89f8:	7eb3      	ldrb	r3, [r6, #26]
    89fa:	9a02      	ldr	r2, [sp, #8]
    89fc:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    89fe:	682a      	ldr	r2, [r5, #0]
    8a00:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    8a02:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    8a04:	2b00      	cmp	r3, #0
    8a06:	d1fc      	bne.n	8a02 <usart_init+0x18a>
    8a08:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    8a0a:	330e      	adds	r3, #14
    8a0c:	a906      	add	r1, sp, #24
    8a0e:	468c      	mov	ip, r1
    8a10:	4463      	add	r3, ip
    8a12:	881b      	ldrh	r3, [r3, #0]
    8a14:	81bb      	strh	r3, [r7, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    8a16:	9b05      	ldr	r3, [sp, #20]
    8a18:	465a      	mov	r2, fp
    8a1a:	4313      	orrs	r3, r2
    8a1c:	9a03      	ldr	r2, [sp, #12]
    8a1e:	4313      	orrs	r3, r2
    8a20:	4652      	mov	r2, sl
    8a22:	4313      	orrs	r3, r2
    8a24:	464a      	mov	r2, r9
    8a26:	4313      	orrs	r3, r2
    8a28:	9a04      	ldr	r2, [sp, #16]
    8a2a:	0210      	lsls	r0, r2, #8
    8a2c:	4303      	orrs	r3, r0
    8a2e:	4642      	mov	r2, r8
    8a30:	0750      	lsls	r0, r2, #29
    8a32:	4318      	orrs	r0, r3

	if (config->use_external_clock == false) {
    8a34:	232f      	movs	r3, #47	; 0x2f
    8a36:	5cf3      	ldrb	r3, [r6, r3]
    8a38:	2b00      	cmp	r3, #0
    8a3a:	d101      	bne.n	8a40 <usart_init+0x1c8>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    8a3c:	3304      	adds	r3, #4
    8a3e:	4318      	orrs	r0, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    8a40:	7e71      	ldrb	r1, [r6, #25]
    8a42:	0289      	lsls	r1, r1, #10
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    8a44:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    8a46:	5cf3      	ldrb	r3, [r6, r3]
    8a48:	025b      	lsls	r3, r3, #9
    8a4a:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    8a4c:	2326      	movs	r3, #38	; 0x26
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    8a4e:	5cf3      	ldrb	r3, [r6, r3]
    8a50:	021b      	lsls	r3, r3, #8
    8a52:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    8a54:	232c      	movs	r3, #44	; 0x2c
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    8a56:	5cf3      	ldrb	r3, [r6, r3]
    8a58:	045b      	lsls	r3, r3, #17
    8a5a:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    8a5c:	232d      	movs	r3, #45	; 0x2d
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    8a5e:	5cf2      	ldrb	r2, [r6, r3]
    8a60:	0412      	lsls	r2, r2, #16
    8a62:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    8a64:	7af3      	ldrb	r3, [r6, #11]
    8a66:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    8a68:	8933      	ldrh	r3, [r6, #8]
    8a6a:	2bff      	cmp	r3, #255	; 0xff
    8a6c:	d004      	beq.n	8a78 <usart_init+0x200>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    8a6e:	2280      	movs	r2, #128	; 0x80
    8a70:	0452      	lsls	r2, r2, #17
    8a72:	4310      	orrs	r0, r2
		ctrlb |= config->parity;
    8a74:	4319      	orrs	r1, r3
    8a76:	e005      	b.n	8a84 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    8a78:	7ef3      	ldrb	r3, [r6, #27]
    8a7a:	2b00      	cmp	r3, #0
    8a7c:	d002      	beq.n	8a84 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    8a7e:	2380      	movs	r3, #128	; 0x80
    8a80:	04db      	lsls	r3, r3, #19
    8a82:	4318      	orrs	r0, r3
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_LIN_MASTER
	usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk)
    8a84:	9f02      	ldr	r7, [sp, #8]
    8a86:	68bb      	ldr	r3, [r7, #8]
						| config->lin_header_delay
						| config->lin_break_length;
    8a88:	2207      	movs	r2, #7
    8a8a:	4013      	ands	r3, r2
    8a8c:	8c32      	ldrh	r2, [r6, #32]
    8a8e:	4313      	orrs	r3, r2
    8a90:	8c72      	ldrh	r2, [r6, #34]	; 0x22
    8a92:	4313      	orrs	r3, r2
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_LIN_MASTER
	usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk)
    8a94:	60bb      	str	r3, [r7, #8]
						| config->lin_header_delay
						| config->lin_break_length;

	if (config->lin_node != LIN_INVALID_MODE) {
    8a96:	69f2      	ldr	r2, [r6, #28]
    8a98:	2a00      	cmp	r2, #0
    8a9a:	d002      	beq.n	8aa2 <usart_init+0x22a>
		ctrla &= ~(SERCOM_USART_CTRLA_FORM(0xf));
    8a9c:	4b54      	ldr	r3, [pc, #336]	; (8bf0 <usart_init+0x378>)
    8a9e:	4018      	ands	r0, r3
		ctrla |= config->lin_node;
    8aa0:	4310      	orrs	r0, r2
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    8aa2:	2334      	movs	r3, #52	; 0x34
    8aa4:	5cf3      	ldrb	r3, [r6, r3]
    8aa6:	2b00      	cmp	r3, #0
    8aa8:	d103      	bne.n	8ab2 <usart_init+0x23a>
    8aaa:	4b52      	ldr	r3, [pc, #328]	; (8bf4 <usart_init+0x37c>)
    8aac:	789b      	ldrb	r3, [r3, #2]
    8aae:	079b      	lsls	r3, r3, #30
    8ab0:	d501      	bpl.n	8ab6 <usart_init+0x23e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    8ab2:	2380      	movs	r3, #128	; 0x80
    8ab4:	4318      	orrs	r0, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    8ab6:	682a      	ldr	r2, [r5, #0]
    8ab8:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    8aba:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    8abc:	2b00      	cmp	r3, #0
    8abe:	d1fc      	bne.n	8aba <usart_init+0x242>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    8ac0:	6079      	str	r1, [r7, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    8ac2:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    8ac4:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    8ac6:	2b00      	cmp	r3, #0
    8ac8:	d1fc      	bne.n	8ac4 <usart_init+0x24c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    8aca:	6038      	str	r0, [r7, #0]

#ifdef FEATURE_USART_RS485
	if ((usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_FORM_Msk) != \
    8acc:	683a      	ldr	r2, [r7, #0]
    8ace:	23f0      	movs	r3, #240	; 0xf0
    8ad0:	051b      	lsls	r3, r3, #20
    8ad2:	4013      	ands	r3, r2
    8ad4:	22e0      	movs	r2, #224	; 0xe0
    8ad6:	04d2      	lsls	r2, r2, #19
    8ad8:	4293      	cmp	r3, r2
    8ada:	d03f      	beq.n	8b5c <usart_init+0x2e4>
		SERCOM_USART_CTRLA_FORM(0x07)) {
		usart_hw->CTRLC.reg &= ~(SERCOM_USART_CTRLC_GTIME(0x7));
    8adc:	68bb      	ldr	r3, [r7, #8]
    8ade:	2207      	movs	r2, #7
    8ae0:	4393      	bics	r3, r2
    8ae2:	60bb      	str	r3, [r7, #8]
		usart_hw->CTRLC.reg |= SERCOM_USART_CTRLC_GTIME(config->rs485_guard_time);
    8ae4:	68ba      	ldr	r2, [r7, #8]
    8ae6:	2325      	movs	r3, #37	; 0x25
    8ae8:	5cf3      	ldrb	r3, [r6, r3]
    8aea:	2107      	movs	r1, #7
    8aec:	400b      	ands	r3, r1
    8aee:	4313      	orrs	r3, r2
    8af0:	60bb      	str	r3, [r7, #8]
    8af2:	e033      	b.n	8b5c <usart_init+0x2e4>
    8af4:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    8af6:	00bb      	lsls	r3, r7, #2
    8af8:	aa0a      	add	r2, sp, #40	; 0x28
    8afa:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    8afc:	2800      	cmp	r0, #0
    8afe:	d102      	bne.n	8b06 <usart_init+0x28e>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    8b00:	0020      	movs	r0, r4
    8b02:	4b3d      	ldr	r3, [pc, #244]	; (8bf8 <usart_init+0x380>)
    8b04:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    8b06:	1c43      	adds	r3, r0, #1
    8b08:	d005      	beq.n	8b16 <usart_init+0x29e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    8b0a:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    8b0c:	0c00      	lsrs	r0, r0, #16
    8b0e:	b2c0      	uxtb	r0, r0
    8b10:	0031      	movs	r1, r6
    8b12:	4b3a      	ldr	r3, [pc, #232]	; (8bfc <usart_init+0x384>)
    8b14:	4798      	blx	r3
    8b16:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    8b18:	2f04      	cmp	r7, #4
    8b1a:	d1eb      	bne.n	8af4 <usart_init+0x27c>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    8b1c:	2300      	movs	r3, #0
    8b1e:	60eb      	str	r3, [r5, #12]
    8b20:	612b      	str	r3, [r5, #16]
    8b22:	616b      	str	r3, [r5, #20]
    8b24:	61ab      	str	r3, [r5, #24]
    8b26:	61eb      	str	r3, [r5, #28]
    8b28:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    8b2a:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    8b2c:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    8b2e:	2200      	movs	r2, #0
    8b30:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    8b32:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    8b34:	3330      	adds	r3, #48	; 0x30
    8b36:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    8b38:	3301      	adds	r3, #1
    8b3a:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    8b3c:	3301      	adds	r3, #1
    8b3e:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    8b40:	3301      	adds	r3, #1
    8b42:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    8b44:	6828      	ldr	r0, [r5, #0]
    8b46:	4b22      	ldr	r3, [pc, #136]	; (8bd0 <usart_init+0x358>)
    8b48:	4798      	blx	r3
    8b4a:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    8b4c:	492c      	ldr	r1, [pc, #176]	; (8c00 <usart_init+0x388>)
    8b4e:	4b2d      	ldr	r3, [pc, #180]	; (8c04 <usart_init+0x38c>)
    8b50:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    8b52:	00a4      	lsls	r4, r4, #2
    8b54:	4b2c      	ldr	r3, [pc, #176]	; (8c08 <usart_init+0x390>)
    8b56:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    8b58:	2300      	movs	r3, #0
    8b5a:	e031      	b.n	8bc0 <usart_init+0x348>
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    8b5c:	ab0e      	add	r3, sp, #56	; 0x38
    8b5e:	2280      	movs	r2, #128	; 0x80
    8b60:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    8b62:	2200      	movs	r2, #0
    8b64:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    8b66:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    8b68:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    8b6a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    8b6c:	930a      	str	r3, [sp, #40]	; 0x28
    8b6e:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    8b70:	930b      	str	r3, [sp, #44]	; 0x2c
    8b72:	6c33      	ldr	r3, [r6, #64]	; 0x40
    8b74:	930c      	str	r3, [sp, #48]	; 0x30
    8b76:	6c73      	ldr	r3, [r6, #68]	; 0x44
    8b78:	9302      	str	r3, [sp, #8]
    8b7a:	930d      	str	r3, [sp, #52]	; 0x34
    8b7c:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    8b7e:	ae0e      	add	r6, sp, #56	; 0x38
    8b80:	e7b8      	b.n	8af4 <usart_init+0x27c>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    8b82:	2310      	movs	r3, #16
    8b84:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    8b86:	2300      	movs	r3, #0
    8b88:	9307      	str	r3, [sp, #28]
    8b8a:	e003      	b.n	8b94 <usart_init+0x31c>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    8b8c:	2303      	movs	r3, #3
    8b8e:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    8b90:	2300      	movs	r3, #0
    8b92:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    8b94:	6833      	ldr	r3, [r6, #0]
    8b96:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    8b98:	68f3      	ldr	r3, [r6, #12]
    8b9a:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    8b9c:	6973      	ldr	r3, [r6, #20]
    8b9e:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    8ba0:	7e33      	ldrb	r3, [r6, #24]
    8ba2:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    8ba4:	232e      	movs	r3, #46	; 0x2e
    8ba6:	5cf3      	ldrb	r3, [r6, r3]
    8ba8:	4698      	mov	r8, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    8baa:	6873      	ldr	r3, [r6, #4]
    8bac:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    8bae:	2b00      	cmp	r3, #0
    8bb0:	d100      	bne.n	8bb4 <usart_init+0x33c>
    8bb2:	e6f9      	b.n	89a8 <usart_init+0x130>
    8bb4:	2380      	movs	r3, #128	; 0x80
    8bb6:	055b      	lsls	r3, r3, #21
    8bb8:	459a      	cmp	sl, r3
    8bba:	d100      	bne.n	8bbe <usart_init+0x346>
    8bbc:	e6de      	b.n	897c <usart_init+0x104>
    8bbe:	e718      	b.n	89f2 <usart_init+0x17a>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    8bc0:	0018      	movs	r0, r3
    8bc2:	b011      	add	sp, #68	; 0x44
    8bc4:	bc3c      	pop	{r2, r3, r4, r5}
    8bc6:	4690      	mov	r8, r2
    8bc8:	4699      	mov	r9, r3
    8bca:	46a2      	mov	sl, r4
    8bcc:	46ab      	mov	fp, r5
    8bce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8bd0:	0000805d 	.word	0x0000805d
    8bd4:	40000800 	.word	0x40000800
    8bd8:	00009529 	.word	0x00009529
    8bdc:	000094b9 	.word	0x000094b9
    8be0:	00007e85 	.word	0x00007e85
    8be4:	0000954d 	.word	0x0000954d
    8be8:	00007c95 	.word	0x00007c95
    8bec:	00007cbd 	.word	0x00007cbd
    8bf0:	f0ffffff 	.word	0xf0ffffff
    8bf4:	41002000 	.word	0x41002000
    8bf8:	00007ed1 	.word	0x00007ed1
    8bfc:	00009625 	.word	0x00009625
    8c00:	00008ca9 	.word	0x00008ca9
    8c04:	0000809d 	.word	0x0000809d
    8c08:	20000db8 	.word	0x20000db8

00008c0c <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    8c0c:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    8c0e:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    8c10:	2a00      	cmp	r2, #0
    8c12:	d00e      	beq.n	8c32 <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    8c14:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    8c16:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    8c18:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    8c1a:	2a00      	cmp	r2, #0
    8c1c:	d109      	bne.n	8c32 <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    8c1e:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    8c20:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    8c22:	2a00      	cmp	r2, #0
    8c24:	d1fc      	bne.n	8c20 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    8c26:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    8c28:	2102      	movs	r1, #2
    8c2a:	7e1a      	ldrb	r2, [r3, #24]
    8c2c:	420a      	tst	r2, r1
    8c2e:	d0fc      	beq.n	8c2a <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    8c30:	2300      	movs	r3, #0
}
    8c32:	0018      	movs	r0, r3
    8c34:	4770      	bx	lr
    8c36:	46c0      	nop			; (mov r8, r8)

00008c38 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    8c38:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    8c3a:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    8c3c:	2a00      	cmp	r2, #0
    8c3e:	d030      	beq.n	8ca2 <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    8c40:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    8c42:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    8c44:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    8c46:	2a00      	cmp	r2, #0
    8c48:	d12b      	bne.n	8ca2 <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    8c4a:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    8c4c:	7e10      	ldrb	r0, [r2, #24]
    8c4e:	0740      	lsls	r0, r0, #29
    8c50:	d527      	bpl.n	8ca2 <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    8c52:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    8c54:	2b00      	cmp	r3, #0
    8c56:	d1fc      	bne.n	8c52 <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    8c58:	8b53      	ldrh	r3, [r2, #26]
    8c5a:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    8c5c:	0658      	lsls	r0, r3, #25
    8c5e:	d01d      	beq.n	8c9c <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    8c60:	0798      	lsls	r0, r3, #30
    8c62:	d503      	bpl.n	8c6c <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    8c64:	2302      	movs	r3, #2
    8c66:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    8c68:	3318      	adds	r3, #24
    8c6a:	e01a      	b.n	8ca2 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    8c6c:	0758      	lsls	r0, r3, #29
    8c6e:	d503      	bpl.n	8c78 <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    8c70:	2304      	movs	r3, #4
    8c72:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    8c74:	331a      	adds	r3, #26
    8c76:	e014      	b.n	8ca2 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    8c78:	07d8      	lsls	r0, r3, #31
    8c7a:	d503      	bpl.n	8c84 <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    8c7c:	2301      	movs	r3, #1
    8c7e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    8c80:	3312      	adds	r3, #18
    8c82:	e00e      	b.n	8ca2 <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    8c84:	06d8      	lsls	r0, r3, #27
    8c86:	d503      	bpl.n	8c90 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    8c88:	2310      	movs	r3, #16
    8c8a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    8c8c:	3332      	adds	r3, #50	; 0x32
    8c8e:	e008      	b.n	8ca2 <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    8c90:	069b      	lsls	r3, r3, #26
    8c92:	d503      	bpl.n	8c9c <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    8c94:	2320      	movs	r3, #32
    8c96:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    8c98:	3321      	adds	r3, #33	; 0x21
    8c9a:	e002      	b.n	8ca2 <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    8c9c:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    8c9e:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    8ca0:	2300      	movs	r3, #0
}
    8ca2:	0018      	movs	r0, r3
    8ca4:	4770      	bx	lr
    8ca6:	46c0      	nop			; (mov r8, r8)

00008ca8 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    8ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    8caa:	0080      	lsls	r0, r0, #2
    8cac:	4b61      	ldr	r3, [pc, #388]	; (8e34 <_usart_interrupt_handler+0x18c>)
    8cae:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    8cb0:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    8cb2:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    8cb4:	2b00      	cmp	r3, #0
    8cb6:	d1fc      	bne.n	8cb2 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    8cb8:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    8cba:	7da6      	ldrb	r6, [r4, #22]
    8cbc:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    8cbe:	2330      	movs	r3, #48	; 0x30
    8cc0:	5ceb      	ldrb	r3, [r5, r3]
    8cc2:	2231      	movs	r2, #49	; 0x31
    8cc4:	5caf      	ldrb	r7, [r5, r2]
    8cc6:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    8cc8:	07f3      	lsls	r3, r6, #31
    8cca:	d522      	bpl.n	8d12 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    8ccc:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    8cce:	b29b      	uxth	r3, r3
    8cd0:	2b00      	cmp	r3, #0
    8cd2:	d01c      	beq.n	8d0e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    8cd4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    8cd6:	7813      	ldrb	r3, [r2, #0]
    8cd8:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    8cda:	1c51      	adds	r1, r2, #1
    8cdc:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    8cde:	7969      	ldrb	r1, [r5, #5]
    8ce0:	2901      	cmp	r1, #1
    8ce2:	d001      	beq.n	8ce8 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    8ce4:	b29b      	uxth	r3, r3
    8ce6:	e004      	b.n	8cf2 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    8ce8:	7851      	ldrb	r1, [r2, #1]
    8cea:	0209      	lsls	r1, r1, #8
    8cec:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    8cee:	3202      	adds	r2, #2
    8cf0:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    8cf2:	05db      	lsls	r3, r3, #23
    8cf4:	0ddb      	lsrs	r3, r3, #23
    8cf6:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    8cf8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    8cfa:	3b01      	subs	r3, #1
    8cfc:	b29b      	uxth	r3, r3
    8cfe:	85eb      	strh	r3, [r5, #46]	; 0x2e
    8d00:	2b00      	cmp	r3, #0
    8d02:	d106      	bne.n	8d12 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    8d04:	3301      	adds	r3, #1
    8d06:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    8d08:	3301      	adds	r3, #1
    8d0a:	75a3      	strb	r3, [r4, #22]
    8d0c:	e001      	b.n	8d12 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    8d0e:	2301      	movs	r3, #1
    8d10:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    8d12:	07b3      	lsls	r3, r6, #30
    8d14:	d509      	bpl.n	8d2a <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    8d16:	2302      	movs	r3, #2
    8d18:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    8d1a:	2200      	movs	r2, #0
    8d1c:	3331      	adds	r3, #49	; 0x31
    8d1e:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    8d20:	07fb      	lsls	r3, r7, #31
    8d22:	d502      	bpl.n	8d2a <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    8d24:	0028      	movs	r0, r5
    8d26:	68eb      	ldr	r3, [r5, #12]
    8d28:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    8d2a:	0773      	lsls	r3, r6, #29
    8d2c:	d563      	bpl.n	8df6 <_usart_interrupt_handler+0x14e>

		if (module->remaining_rx_buffer_length) {
    8d2e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    8d30:	b29b      	uxth	r3, r3
    8d32:	2b00      	cmp	r3, #0
    8d34:	d05d      	beq.n	8df2 <_usart_interrupt_handler+0x14a>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    8d36:	8b63      	ldrh	r3, [r4, #26]
    8d38:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    8d3a:	071a      	lsls	r2, r3, #28
    8d3c:	d402      	bmi.n	8d44 <_usart_interrupt_handler+0x9c>
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    8d3e:	227f      	movs	r2, #127	; 0x7f
    8d40:	4013      	ands	r3, r2
    8d42:	e001      	b.n	8d48 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    8d44:	2277      	movs	r2, #119	; 0x77
    8d46:	4013      	ands	r3, r2
			}
#endif
#ifdef FEATURE_USART_LIN_MASTER
			/* TXE status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_TXE) {
    8d48:	065a      	lsls	r2, r3, #25
    8d4a:	d501      	bpl.n	8d50 <_usart_interrupt_handler+0xa8>
				error_code &= ~SERCOM_USART_STATUS_TXE;
    8d4c:	2240      	movs	r2, #64	; 0x40
    8d4e:	4393      	bics	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    8d50:	2b00      	cmp	r3, #0
    8d52:	d02c      	beq.n	8dae <_usart_interrupt_handler+0x106>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    8d54:	079a      	lsls	r2, r3, #30
    8d56:	d505      	bpl.n	8d64 <_usart_interrupt_handler+0xbc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    8d58:	221a      	movs	r2, #26
    8d5a:	2332      	movs	r3, #50	; 0x32
    8d5c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    8d5e:	3b30      	subs	r3, #48	; 0x30
    8d60:	8363      	strh	r3, [r4, #26]
    8d62:	e01e      	b.n	8da2 <_usart_interrupt_handler+0xfa>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    8d64:	075a      	lsls	r2, r3, #29
    8d66:	d505      	bpl.n	8d74 <_usart_interrupt_handler+0xcc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    8d68:	221e      	movs	r2, #30
    8d6a:	2332      	movs	r3, #50	; 0x32
    8d6c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    8d6e:	3b2e      	subs	r3, #46	; 0x2e
    8d70:	8363      	strh	r3, [r4, #26]
    8d72:	e016      	b.n	8da2 <_usart_interrupt_handler+0xfa>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    8d74:	07da      	lsls	r2, r3, #31
    8d76:	d505      	bpl.n	8d84 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    8d78:	2213      	movs	r2, #19
    8d7a:	2332      	movs	r3, #50	; 0x32
    8d7c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    8d7e:	3b31      	subs	r3, #49	; 0x31
    8d80:	8363      	strh	r3, [r4, #26]
    8d82:	e00e      	b.n	8da2 <_usart_interrupt_handler+0xfa>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    8d84:	06da      	lsls	r2, r3, #27
    8d86:	d505      	bpl.n	8d94 <_usart_interrupt_handler+0xec>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    8d88:	2242      	movs	r2, #66	; 0x42
    8d8a:	2332      	movs	r3, #50	; 0x32
    8d8c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    8d8e:	3b22      	subs	r3, #34	; 0x22
    8d90:	8363      	strh	r3, [r4, #26]
    8d92:	e006      	b.n	8da2 <_usart_interrupt_handler+0xfa>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    8d94:	069b      	lsls	r3, r3, #26
    8d96:	d504      	bpl.n	8da2 <_usart_interrupt_handler+0xfa>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    8d98:	2241      	movs	r2, #65	; 0x41
    8d9a:	2332      	movs	r3, #50	; 0x32
    8d9c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    8d9e:	3b12      	subs	r3, #18
    8da0:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    8da2:	077b      	lsls	r3, r7, #29
    8da4:	d527      	bpl.n	8df6 <_usart_interrupt_handler+0x14e>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    8da6:	0028      	movs	r0, r5
    8da8:	696b      	ldr	r3, [r5, #20]
    8daa:	4798      	blx	r3
    8dac:	e023      	b.n	8df6 <_usart_interrupt_handler+0x14e>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    8dae:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    8db0:	05db      	lsls	r3, r3, #23
    8db2:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    8db4:	b2da      	uxtb	r2, r3
    8db6:	6a69      	ldr	r1, [r5, #36]	; 0x24
    8db8:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    8dba:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    8dbc:	1c51      	adds	r1, r2, #1
    8dbe:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    8dc0:	7969      	ldrb	r1, [r5, #5]
    8dc2:	2901      	cmp	r1, #1
    8dc4:	d104      	bne.n	8dd0 <_usart_interrupt_handler+0x128>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    8dc6:	0a1b      	lsrs	r3, r3, #8
    8dc8:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    8dca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    8dcc:	3301      	adds	r3, #1
    8dce:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    8dd0:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    8dd2:	3b01      	subs	r3, #1
    8dd4:	b29b      	uxth	r3, r3
    8dd6:	85ab      	strh	r3, [r5, #44]	; 0x2c
    8dd8:	2b00      	cmp	r3, #0
    8dda:	d10c      	bne.n	8df6 <_usart_interrupt_handler+0x14e>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    8ddc:	3304      	adds	r3, #4
    8dde:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    8de0:	2200      	movs	r2, #0
    8de2:	332e      	adds	r3, #46	; 0x2e
    8de4:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    8de6:	07bb      	lsls	r3, r7, #30
    8de8:	d505      	bpl.n	8df6 <_usart_interrupt_handler+0x14e>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    8dea:	0028      	movs	r0, r5
    8dec:	692b      	ldr	r3, [r5, #16]
    8dee:	4798      	blx	r3
    8df0:	e001      	b.n	8df6 <_usart_interrupt_handler+0x14e>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    8df2:	2304      	movs	r3, #4
    8df4:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    8df6:	06f3      	lsls	r3, r6, #27
    8df8:	d507      	bpl.n	8e0a <_usart_interrupt_handler+0x162>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    8dfa:	2310      	movs	r3, #16
    8dfc:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    8dfe:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    8e00:	06fb      	lsls	r3, r7, #27
    8e02:	d502      	bpl.n	8e0a <_usart_interrupt_handler+0x162>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    8e04:	0028      	movs	r0, r5
    8e06:	69eb      	ldr	r3, [r5, #28]
    8e08:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    8e0a:	06b3      	lsls	r3, r6, #26
    8e0c:	d507      	bpl.n	8e1e <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    8e0e:	2320      	movs	r3, #32
    8e10:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    8e12:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    8e14:	073b      	lsls	r3, r7, #28
    8e16:	d502      	bpl.n	8e1e <_usart_interrupt_handler+0x176>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    8e18:	0028      	movs	r0, r5
    8e1a:	69ab      	ldr	r3, [r5, #24]
    8e1c:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    8e1e:	0733      	lsls	r3, r6, #28
    8e20:	d507      	bpl.n	8e32 <_usart_interrupt_handler+0x18a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    8e22:	2308      	movs	r3, #8
    8e24:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    8e26:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    8e28:	06bb      	lsls	r3, r7, #26
    8e2a:	d502      	bpl.n	8e32 <_usart_interrupt_handler+0x18a>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    8e2c:	6a2b      	ldr	r3, [r5, #32]
    8e2e:	0028      	movs	r0, r5
    8e30:	4798      	blx	r3
		}
	}
#endif
}
    8e32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8e34:	20000db8 	.word	0x20000db8

00008e38 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    8e38:	b5f0      	push	{r4, r5, r6, r7, lr}
    8e3a:	4647      	mov	r7, r8
    8e3c:	b480      	push	{r7}
    8e3e:	000c      	movs	r4, r1
    8e40:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    8e42:	2800      	cmp	r0, #0
    8e44:	d10d      	bne.n	8e62 <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
    8e46:	2a00      	cmp	r2, #0
    8e48:	dd0e      	ble.n	8e68 <_read+0x30>
    8e4a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    8e4c:	4e08      	ldr	r6, [pc, #32]	; (8e70 <_read+0x38>)
    8e4e:	4d09      	ldr	r5, [pc, #36]	; (8e74 <_read+0x3c>)
    8e50:	6830      	ldr	r0, [r6, #0]
    8e52:	0021      	movs	r1, r4
    8e54:	682b      	ldr	r3, [r5, #0]
    8e56:	4798      	blx	r3
		ptr++;
    8e58:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    8e5a:	42a7      	cmp	r7, r4
    8e5c:	d1f8      	bne.n	8e50 <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    8e5e:	4640      	mov	r0, r8
    8e60:	e003      	b.n	8e6a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    8e62:	2001      	movs	r0, #1
    8e64:	4240      	negs	r0, r0
    8e66:	e000      	b.n	8e6a <_read+0x32>
	}

	for (; len > 0; --len) {
    8e68:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
    8e6a:	bc04      	pop	{r2}
    8e6c:	4690      	mov	r8, r2
    8e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8e70:	20000dd8 	.word	0x20000dd8
    8e74:	20000dd0 	.word	0x20000dd0

00008e78 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    8e78:	b5f0      	push	{r4, r5, r6, r7, lr}
    8e7a:	4647      	mov	r7, r8
    8e7c:	b480      	push	{r7}
    8e7e:	000e      	movs	r6, r1
    8e80:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    8e82:	3801      	subs	r0, #1
    8e84:	2802      	cmp	r0, #2
    8e86:	d811      	bhi.n	8eac <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
    8e88:	2a00      	cmp	r2, #0
    8e8a:	d012      	beq.n	8eb2 <_write+0x3a>
    8e8c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    8e8e:	4b0c      	ldr	r3, [pc, #48]	; (8ec0 <_write+0x48>)
    8e90:	4698      	mov	r8, r3
    8e92:	4f0c      	ldr	r7, [pc, #48]	; (8ec4 <_write+0x4c>)
    8e94:	4643      	mov	r3, r8
    8e96:	6818      	ldr	r0, [r3, #0]
    8e98:	5d31      	ldrb	r1, [r6, r4]
    8e9a:	683b      	ldr	r3, [r7, #0]
    8e9c:	4798      	blx	r3
    8e9e:	2800      	cmp	r0, #0
    8ea0:	db09      	blt.n	8eb6 <_write+0x3e>
			return -1;
		}
		++nChars;
    8ea2:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    8ea4:	42a5      	cmp	r5, r4
    8ea6:	d1f5      	bne.n	8e94 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
    8ea8:	0020      	movs	r0, r4
    8eaa:	e006      	b.n	8eba <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    8eac:	2001      	movs	r0, #1
    8eae:	4240      	negs	r0, r0
    8eb0:	e003      	b.n	8eba <_write+0x42>
	}

	for (; len != 0; --len) {
    8eb2:	2000      	movs	r0, #0
    8eb4:	e001      	b.n	8eba <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    8eb6:	2001      	movs	r0, #1
    8eb8:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
    8eba:	bc04      	pop	{r2}
    8ebc:	4690      	mov	r8, r2
    8ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8ec0:	20000dd8 	.word	0x20000dd8
    8ec4:	20000dd4 	.word	0x20000dd4

00008ec8 <Configure_Led>:
  * @param  None
  * @retval None
  */

void Configure_Led(void)
{
    8ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
    8eca:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    8ecc:	ac01      	add	r4, sp, #4
    8ece:	2501      	movs	r5, #1
    8ed0:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    8ed2:	2300      	movs	r3, #0
    8ed4:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8ed6:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED0_PIN, &pin_conf);
    8ed8:	0021      	movs	r1, r4
    8eda:	201b      	movs	r0, #27
    8edc:	4f07      	ldr	r7, [pc, #28]	; (8efc <Configure_Led+0x34>)
    8ede:	47b8      	blx	r7

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8ee0:	2682      	movs	r6, #130	; 0x82
    8ee2:	05f6      	lsls	r6, r6, #23
    8ee4:	2380      	movs	r3, #128	; 0x80
    8ee6:	051b      	lsls	r3, r3, #20
    8ee8:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED0_PIN, LED0_INACTIVE);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8eea:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED1_PIN, &pin_conf);
    8eec:	0021      	movs	r1, r4
    8eee:	201c      	movs	r0, #28
    8ef0:	47b8      	blx	r7
    8ef2:	2380      	movs	r3, #128	; 0x80
    8ef4:	055b      	lsls	r3, r3, #21
    8ef6:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED1_PIN, LED1_INACTIVE);

}
    8ef8:	b003      	add	sp, #12
    8efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8efc:	00007c71 	.word	0x00007c71

00008f00 <SysLED_RunProtect>:
NOTICE			: 红灯2S灭250ms亮,绿灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_RunProtect(void)
{
	led_250ms_tick++;
    8f00:	4a11      	ldr	r2, [pc, #68]	; (8f48 <SysLED_RunProtect+0x48>)
    8f02:	7813      	ldrb	r3, [r2, #0]
    8f04:	3301      	adds	r3, #1
    8f06:	b2db      	uxtb	r3, r3
    8f08:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > LED_DISPLAY_2S)
    8f0a:	2b08      	cmp	r3, #8
    8f0c:	d910      	bls.n	8f30 <SysLED_RunProtect+0x30>
	{
		if(led_250ms_tick >(LED_DISPLAY_2S+1))
    8f0e:	2b09      	cmp	r3, #9
    8f10:	d908      	bls.n	8f24 <SysLED_RunProtect+0x24>
		{
			led_250ms_tick =0;
    8f12:	2200      	movs	r2, #0
    8f14:	4b0c      	ldr	r3, [pc, #48]	; (8f48 <SysLED_RunProtect+0x48>)
    8f16:	701a      	strb	r2, [r3, #0]
    8f18:	2280      	movs	r2, #128	; 0x80
    8f1a:	0512      	lsls	r2, r2, #20
    8f1c:	2382      	movs	r3, #130	; 0x82
    8f1e:	05db      	lsls	r3, r3, #23
    8f20:	615a      	str	r2, [r3, #20]
    8f22:	e00a      	b.n	8f3a <SysLED_RunProtect+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8f24:	2280      	movs	r2, #128	; 0x80
    8f26:	0512      	lsls	r2, r2, #20
    8f28:	2382      	movs	r3, #130	; 0x82
    8f2a:	05db      	lsls	r3, r3, #23
    8f2c:	619a      	str	r2, [r3, #24]
    8f2e:	e004      	b.n	8f3a <SysLED_RunProtect+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8f30:	2280      	movs	r2, #128	; 0x80
    8f32:	0512      	lsls	r2, r2, #20
    8f34:	2382      	movs	r3, #130	; 0x82
    8f36:	05db      	lsls	r3, r3, #23
    8f38:	615a      	str	r2, [r3, #20]
    8f3a:	2280      	movs	r2, #128	; 0x80
    8f3c:	0552      	lsls	r2, r2, #21
    8f3e:	2382      	movs	r3, #130	; 0x82
    8f40:	05db      	lsls	r3, r3, #23
    8f42:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED0_Off();
	}
	Bsp_LED1_Off();
}
    8f44:	4770      	bx	lr
    8f46:	46c0      	nop			; (mov r8, r8)
    8f48:	20000ddc 	.word	0x20000ddc

00008f4c <SysLED_ChgNormal>:
NOTICE			: 绿灯1S灭250ms亮,红灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_ChgNormal(void)
{
	led_250ms_tick++;
    8f4c:	4a11      	ldr	r2, [pc, #68]	; (8f94 <SysLED_ChgNormal+0x48>)
    8f4e:	7813      	ldrb	r3, [r2, #0]
    8f50:	3301      	adds	r3, #1
    8f52:	b2db      	uxtb	r3, r3
    8f54:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > (LED_DISPLAY_2S>>1))
    8f56:	2b04      	cmp	r3, #4
    8f58:	d910      	bls.n	8f7c <SysLED_ChgNormal+0x30>
	{
		if(led_250ms_tick >((LED_DISPLAY_2S>>1)+1))
    8f5a:	2b05      	cmp	r3, #5
    8f5c:	d908      	bls.n	8f70 <SysLED_ChgNormal+0x24>
		{
			led_250ms_tick =0;
    8f5e:	2200      	movs	r2, #0
    8f60:	4b0c      	ldr	r3, [pc, #48]	; (8f94 <SysLED_ChgNormal+0x48>)
    8f62:	701a      	strb	r2, [r3, #0]
    8f64:	2280      	movs	r2, #128	; 0x80
    8f66:	0552      	lsls	r2, r2, #21
    8f68:	2382      	movs	r3, #130	; 0x82
    8f6a:	05db      	lsls	r3, r3, #23
    8f6c:	615a      	str	r2, [r3, #20]
    8f6e:	e00a      	b.n	8f86 <SysLED_ChgNormal+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8f70:	2280      	movs	r2, #128	; 0x80
    8f72:	0552      	lsls	r2, r2, #21
    8f74:	2382      	movs	r3, #130	; 0x82
    8f76:	05db      	lsls	r3, r3, #23
    8f78:	619a      	str	r2, [r3, #24]
    8f7a:	e004      	b.n	8f86 <SysLED_ChgNormal+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8f7c:	2280      	movs	r2, #128	; 0x80
    8f7e:	0552      	lsls	r2, r2, #21
    8f80:	2382      	movs	r3, #130	; 0x82
    8f82:	05db      	lsls	r3, r3, #23
    8f84:	615a      	str	r2, [r3, #20]
    8f86:	2280      	movs	r2, #128	; 0x80
    8f88:	0512      	lsls	r2, r2, #20
    8f8a:	2382      	movs	r3, #130	; 0x82
    8f8c:	05db      	lsls	r3, r3, #23
    8f8e:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED1_Off();
	}
	Bsp_LED0_Off();
}
    8f90:	4770      	bx	lr
    8f92:	46c0      	nop			; (mov r8, r8)
    8f94:	20000ddc 	.word	0x20000ddc

00008f98 <SysLED_RunNormal>:
NOTICE			: 绿灯2S灭250ms亮,红灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_RunNormal(void)
{
	led_250ms_tick++;
    8f98:	4a11      	ldr	r2, [pc, #68]	; (8fe0 <SysLED_RunNormal+0x48>)
    8f9a:	7813      	ldrb	r3, [r2, #0]
    8f9c:	3301      	adds	r3, #1
    8f9e:	b2db      	uxtb	r3, r3
    8fa0:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > LED_DISPLAY_2S)
    8fa2:	2b08      	cmp	r3, #8
    8fa4:	d910      	bls.n	8fc8 <SysLED_RunNormal+0x30>
	{
		if(led_250ms_tick >(LED_DISPLAY_2S+1))
    8fa6:	2b09      	cmp	r3, #9
    8fa8:	d908      	bls.n	8fbc <SysLED_RunNormal+0x24>
		{
			led_250ms_tick =0;
    8faa:	2200      	movs	r2, #0
    8fac:	4b0c      	ldr	r3, [pc, #48]	; (8fe0 <SysLED_RunNormal+0x48>)
    8fae:	701a      	strb	r2, [r3, #0]
    8fb0:	2280      	movs	r2, #128	; 0x80
    8fb2:	0552      	lsls	r2, r2, #21
    8fb4:	2382      	movs	r3, #130	; 0x82
    8fb6:	05db      	lsls	r3, r3, #23
    8fb8:	615a      	str	r2, [r3, #20]
    8fba:	e00a      	b.n	8fd2 <SysLED_RunNormal+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8fbc:	2280      	movs	r2, #128	; 0x80
    8fbe:	0552      	lsls	r2, r2, #21
    8fc0:	2382      	movs	r3, #130	; 0x82
    8fc2:	05db      	lsls	r3, r3, #23
    8fc4:	619a      	str	r2, [r3, #24]
    8fc6:	e004      	b.n	8fd2 <SysLED_RunNormal+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8fc8:	2280      	movs	r2, #128	; 0x80
    8fca:	0552      	lsls	r2, r2, #21
    8fcc:	2382      	movs	r3, #130	; 0x82
    8fce:	05db      	lsls	r3, r3, #23
    8fd0:	615a      	str	r2, [r3, #20]
    8fd2:	2280      	movs	r2, #128	; 0x80
    8fd4:	0512      	lsls	r2, r2, #20
    8fd6:	2382      	movs	r3, #130	; 0x82
    8fd8:	05db      	lsls	r3, r3, #23
    8fda:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED1_Off();
	}
	Bsp_LED0_Off();
    8fdc:	4770      	bx	lr
    8fde:	46c0      	nop			; (mov r8, r8)
    8fe0:	20000ddc 	.word	0x20000ddc

00008fe4 <SysLED_Display>:
OUTPUT			: None
NOTICE			: LED显示逻辑判断
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_Display(void)
{
    8fe4:	b510      	push	{r4, lr}
	if(sys_states.val.sys_sw_nconnect_flag == 1)
    8fe6:	4b23      	ldr	r3, [pc, #140]	; (9074 <SysLED_Display+0x90>)
    8fe8:	785b      	ldrb	r3, [r3, #1]
    8fea:	065a      	lsls	r2, r3, #25
    8fec:	d508      	bpl.n	9000 <SysLED_Display+0x1c>
    8fee:	2382      	movs	r3, #130	; 0x82
    8ff0:	05db      	lsls	r3, r3, #23
    8ff2:	2280      	movs	r2, #128	; 0x80
    8ff4:	0512      	lsls	r2, r2, #20
    8ff6:	615a      	str	r2, [r3, #20]
    8ff8:	2280      	movs	r2, #128	; 0x80
    8ffa:	0552      	lsls	r2, r2, #21
    8ffc:	615a      	str	r2, [r3, #20]
    8ffe:	e037      	b.n	9070 <SysLED_Display+0x8c>
		Bsp_LED0_Off();//red
		Bsp_LED1_Off();//green
	}
	else
	{
		if(sys_err_flags.VAL >0)
    9000:	4a1d      	ldr	r2, [pc, #116]	; (9078 <SysLED_Display+0x94>)
    9002:	8812      	ldrh	r2, [r2, #0]
    9004:	2a00      	cmp	r2, #0
    9006:	d008      	beq.n	901a <SysLED_Display+0x36>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    9008:	2382      	movs	r3, #130	; 0x82
    900a:	05db      	lsls	r3, r3, #23
    900c:	2280      	movs	r2, #128	; 0x80
    900e:	0512      	lsls	r2, r2, #20
    9010:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    9012:	2280      	movs	r2, #128	; 0x80
    9014:	0552      	lsls	r2, r2, #21
    9016:	615a      	str	r2, [r3, #20]
    9018:	e02a      	b.n	9070 <SysLED_Display+0x8c>
		Bsp_LED0_On();
		Bsp_LED1_Off();
		}
		else
		{
			if((afe_flags.val.afe_dfrv_autoprotect_flag == 1)||(sys_states.val.soft_dch_protect ==1))
    901a:	4a18      	ldr	r2, [pc, #96]	; (907c <SysLED_Display+0x98>)
    901c:	7852      	ldrb	r2, [r2, #1]
    901e:	0692      	lsls	r2, r2, #26
    9020:	d401      	bmi.n	9026 <SysLED_Display+0x42>
    9022:	079b      	lsls	r3, r3, #30
    9024:	d502      	bpl.n	902c <SysLED_Display+0x48>
			{
				SysLED_RunProtect();
    9026:	4b16      	ldr	r3, [pc, #88]	; (9080 <SysLED_Display+0x9c>)
    9028:	4798      	blx	r3
    902a:	e021      	b.n	9070 <SysLED_Display+0x8c>
			}
			else
			{
				if(g_sys_cap.val.re_cap_rate>95)//满电
    902c:	4b15      	ldr	r3, [pc, #84]	; (9084 <SysLED_Display+0xa0>)
    902e:	7c9b      	ldrb	r3, [r3, #18]
    9030:	b2db      	uxtb	r3, r3
    9032:	2b5f      	cmp	r3, #95	; 0x5f
    9034:	d908      	bls.n	9048 <SysLED_Display+0x64>
    9036:	2382      	movs	r3, #130	; 0x82
    9038:	05db      	lsls	r3, r3, #23
    903a:	2280      	movs	r2, #128	; 0x80
    903c:	0512      	lsls	r2, r2, #20
    903e:	615a      	str	r2, [r3, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    9040:	2280      	movs	r2, #128	; 0x80
    9042:	0552      	lsls	r2, r2, #21
    9044:	619a      	str	r2, [r3, #24]
    9046:	e013      	b.n	9070 <SysLED_Display+0x8c>
					Bsp_LED0_Off();
					Bsp_LED1_On();
				}
				else
				{
					if(sys_states.val.sys_chg_state == 1)
    9048:	4b0a      	ldr	r3, [pc, #40]	; (9074 <SysLED_Display+0x90>)
    904a:	781b      	ldrb	r3, [r3, #0]
    904c:	075a      	lsls	r2, r3, #29
    904e:	d502      	bpl.n	9056 <SysLED_Display+0x72>
					{
						SysLED_ChgNormal();
    9050:	4b0d      	ldr	r3, [pc, #52]	; (9088 <SysLED_Display+0xa4>)
    9052:	4798      	blx	r3
    9054:	e00c      	b.n	9070 <SysLED_Display+0x8c>
					}
					else
					{
						if(sys_states.val.sys_dch_state == 1)
    9056:	071b      	lsls	r3, r3, #28
    9058:	d508      	bpl.n	906c <SysLED_Display+0x88>
    905a:	2382      	movs	r3, #130	; 0x82
    905c:	05db      	lsls	r3, r3, #23
    905e:	2280      	movs	r2, #128	; 0x80
    9060:	0512      	lsls	r2, r2, #20
    9062:	619a      	str	r2, [r3, #24]
    9064:	2280      	movs	r2, #128	; 0x80
    9066:	0552      	lsls	r2, r2, #21
    9068:	619a      	str	r2, [r3, #24]
    906a:	e001      	b.n	9070 <SysLED_Display+0x8c>
							Bsp_LED0_On();//red
							Bsp_LED1_On();//green
						}
						else
						{
							SysLED_RunNormal();
    906c:	4b07      	ldr	r3, [pc, #28]	; (908c <SysLED_Display+0xa8>)
    906e:	4798      	blx	r3
					}
				}
			}
		}
	}
}
    9070:	bd10      	pop	{r4, pc}
    9072:	46c0      	nop			; (mov r8, r8)
    9074:	20000f9c 	.word	0x20000f9c
    9078:	20000f6c 	.word	0x20000f6c
    907c:	20000f78 	.word	0x20000f78
    9080:	00008f01 	.word	0x00008f01
    9084:	20000ecc 	.word	0x20000ecc
    9088:	00008f4d 	.word	0x00008f4d
    908c:	00008f99 	.word	0x00008f99

00009090 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    9090:	b570      	push	{r4, r5, r6, lr}
    9092:	b082      	sub	sp, #8
    9094:	0005      	movs	r5, r0
    9096:	000e      	movs	r6, r1
	uint16_t temp = 0;
    9098:	2200      	movs	r2, #0
    909a:	466b      	mov	r3, sp
    909c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    909e:	4c06      	ldr	r4, [pc, #24]	; (90b8 <usart_serial_getchar+0x28>)
    90a0:	466b      	mov	r3, sp
    90a2:	1d99      	adds	r1, r3, #6
    90a4:	0028      	movs	r0, r5
    90a6:	47a0      	blx	r4
    90a8:	2800      	cmp	r0, #0
    90aa:	d1f9      	bne.n	90a0 <usart_serial_getchar+0x10>

	*c = temp;
    90ac:	466b      	mov	r3, sp
    90ae:	3306      	adds	r3, #6
    90b0:	881b      	ldrh	r3, [r3, #0]
    90b2:	7033      	strb	r3, [r6, #0]
}
    90b4:	b002      	add	sp, #8
    90b6:	bd70      	pop	{r4, r5, r6, pc}
    90b8:	00008c39 	.word	0x00008c39

000090bc <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    90bc:	b570      	push	{r4, r5, r6, lr}
    90be:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    90c0:	b28c      	uxth	r4, r1
    90c2:	4e03      	ldr	r6, [pc, #12]	; (90d0 <usart_serial_putchar+0x14>)
    90c4:	0021      	movs	r1, r4
    90c6:	0028      	movs	r0, r5
    90c8:	47b0      	blx	r6
    90ca:	2800      	cmp	r0, #0
    90cc:	d1fa      	bne.n	90c4 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    90ce:	bd70      	pop	{r4, r5, r6, pc}
    90d0:	00008c0d 	.word	0x00008c0d

000090d4 <Configure_Usart>:
  * @param  None
  * @retval None
  */

void Configure_Usart(void)
{
    90d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    90d6:	b093      	sub	sp, #76	; 0x4c
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    90d8:	2380      	movs	r3, #128	; 0x80
    90da:	05db      	lsls	r3, r3, #23
    90dc:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    90de:	2300      	movs	r3, #0
    90e0:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    90e2:	22ff      	movs	r2, #255	; 0xff
    90e4:	4669      	mov	r1, sp
    90e6:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    90e8:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    90ea:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    90ec:	2401      	movs	r4, #1
    90ee:	222c      	movs	r2, #44	; 0x2c
    90f0:	548c      	strb	r4, [r1, r2]
	config->transmitter_enable = true;
    90f2:	3201      	adds	r2, #1
    90f4:	548c      	strb	r4, [r1, r2]
	config->clock_polarity_inverted = false;
    90f6:	3201      	adds	r2, #1
    90f8:	548b      	strb	r3, [r1, r2]
	config->use_external_clock = false;
    90fa:	3201      	adds	r2, #1
    90fc:	548b      	strb	r3, [r1, r2]
	config->ext_clock_freq   = 0;
    90fe:	930c      	str	r3, [sp, #48]	; 0x30
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    9100:	3205      	adds	r2, #5
    9102:	548b      	strb	r3, [r1, r2]
	config->generator_source = GCLK_GENERATOR_0;
    9104:	3201      	adds	r2, #1
    9106:	548b      	strb	r3, [r1, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    9108:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    910a:	2200      	movs	r2, #0
    910c:	820b      	strh	r3, [r1, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    910e:	76ca      	strb	r2, [r1, #27]
#endif

#ifdef FEATURE_USART_LIN_MASTER
	config->lin_node = LIN_INVALID_MODE;
    9110:	9307      	str	r3, [sp, #28]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
    9112:	840b      	strh	r3, [r1, #32]
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
    9114:	844b      	strh	r3, [r1, #34]	; 0x22
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    9116:	760a      	strb	r2, [r1, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    9118:	2324      	movs	r3, #36	; 0x24
    911a:	54ca      	strb	r2, [r1, r3]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    911c:	764a      	strb	r2, [r1, #25]
	config->receive_pulse_length                    = 19;
    911e:	2313      	movs	r3, #19
    9120:	768b      	strb	r3, [r1, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    9122:	3313      	adds	r3, #19
    9124:	54ca      	strb	r2, [r1, r3]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
    9126:	3b01      	subs	r3, #1
    9128:	54ca      	strb	r2, [r1, r3]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
	config_usart.baudrate    = USART1_BAUD;
    912a:	2396      	movs	r3, #150	; 0x96
    912c:	01db      	lsls	r3, r3, #7
    912e:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.mux_setting = USART1_SERCOM_MUX_SETTING;
    9130:	2380      	movs	r3, #128	; 0x80
    9132:	035b      	lsls	r3, r3, #13
    9134:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = USART1_SERCOM_PINMUX_PAD0;
    9136:	4b19      	ldr	r3, [pc, #100]	; (919c <Configure_Usart+0xc8>)
    9138:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad1 = USART1_SERCOM_PINMUX_PAD1;
    913a:	4b19      	ldr	r3, [pc, #100]	; (91a0 <Configure_Usart+0xcc>)
    913c:	930f      	str	r3, [sp, #60]	; 0x3c
	config_usart.pinmux_pad2 = USART1_SERCOM_PINMUX_PAD2;
    913e:	2301      	movs	r3, #1
    9140:	425b      	negs	r3, r3
    9142:	9310      	str	r3, [sp, #64]	; 0x40
	config_usart.pinmux_pad3 = USART1_SERCOM_PINMUX_PAD3;
    9144:	9311      	str	r3, [sp, #68]	; 0x44
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    9146:	4d17      	ldr	r5, [pc, #92]	; (91a4 <Configure_Usart+0xd0>)
    9148:	4b17      	ldr	r3, [pc, #92]	; (91a8 <Configure_Usart+0xd4>)
    914a:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    914c:	4a17      	ldr	r2, [pc, #92]	; (91ac <Configure_Usart+0xd8>)
    914e:	4b18      	ldr	r3, [pc, #96]	; (91b0 <Configure_Usart+0xdc>)
    9150:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    9152:	4a18      	ldr	r2, [pc, #96]	; (91b4 <Configure_Usart+0xe0>)
    9154:	4b18      	ldr	r3, [pc, #96]	; (91b8 <Configure_Usart+0xe4>)
    9156:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    9158:	466a      	mov	r2, sp
    915a:	4918      	ldr	r1, [pc, #96]	; (91bc <Configure_Usart+0xe8>)
    915c:	0028      	movs	r0, r5
    915e:	4b18      	ldr	r3, [pc, #96]	; (91c0 <Configure_Usart+0xec>)
    9160:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    9162:	4f18      	ldr	r7, [pc, #96]	; (91c4 <Configure_Usart+0xf0>)
    9164:	683b      	ldr	r3, [r7, #0]
    9166:	6898      	ldr	r0, [r3, #8]
    9168:	2100      	movs	r1, #0
    916a:	4e17      	ldr	r6, [pc, #92]	; (91c8 <Configure_Usart+0xf4>)
    916c:	47b0      	blx	r6
	setbuf(stdin, NULL);
    916e:	683b      	ldr	r3, [r7, #0]
    9170:	6858      	ldr	r0, [r3, #4]
    9172:	2100      	movs	r1, #0
    9174:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    9176:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    9178:	0030      	movs	r0, r6
    917a:	4b14      	ldr	r3, [pc, #80]	; (91cc <Configure_Usart+0xf8>)
    917c:	4798      	blx	r3
    917e:	231f      	movs	r3, #31
    9180:	4018      	ands	r0, r3
    9182:	4084      	lsls	r4, r0
    9184:	4b12      	ldr	r3, [pc, #72]	; (91d0 <Configure_Usart+0xfc>)
    9186:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    9188:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    918a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    918c:	2b00      	cmp	r3, #0
    918e:	d1fc      	bne.n	918a <Configure_Usart+0xb6>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    9190:	6832      	ldr	r2, [r6, #0]
    9192:	3302      	adds	r3, #2
    9194:	4313      	orrs	r3, r2
    9196:	6033      	str	r3, [r6, #0]
	
	stdio_serial_init(&usart_instance, USART1_MODULE, &config_usart);
	
	usart_enable(&usart_instance);
}
    9198:	b013      	add	sp, #76	; 0x4c
    919a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    919c:	00160002 	.word	0x00160002
    91a0:	00170002 	.word	0x00170002
    91a4:	20000de0 	.word	0x20000de0
    91a8:	20000dd8 	.word	0x20000dd8
    91ac:	000090bd 	.word	0x000090bd
    91b0:	20000dd4 	.word	0x20000dd4
    91b4:	00009091 	.word	0x00009091
    91b8:	20000dd0 	.word	0x20000dd0
    91bc:	42001000 	.word	0x42001000
    91c0:	00008879 	.word	0x00008879
    91c4:	2000006c 	.word	0x2000006c
    91c8:	00009d15 	.word	0x00009d15
    91cc:	000080d9 	.word	0x000080d9
    91d0:	e000e100 	.word	0xe000e100

000091d4 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    91d4:	4770      	bx	lr
    91d6:	46c0      	nop			; (mov r8, r8)

000091d8 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    91d8:	4b0c      	ldr	r3, [pc, #48]	; (920c <cpu_irq_enter_critical+0x34>)
    91da:	681b      	ldr	r3, [r3, #0]
    91dc:	2b00      	cmp	r3, #0
    91de:	d110      	bne.n	9202 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    91e0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    91e4:	2b00      	cmp	r3, #0
    91e6:	d109      	bne.n	91fc <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    91e8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    91ea:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    91ee:	2200      	movs	r2, #0
    91f0:	4b07      	ldr	r3, [pc, #28]	; (9210 <cpu_irq_enter_critical+0x38>)
    91f2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    91f4:	3201      	adds	r2, #1
    91f6:	4b07      	ldr	r3, [pc, #28]	; (9214 <cpu_irq_enter_critical+0x3c>)
    91f8:	701a      	strb	r2, [r3, #0]
    91fa:	e002      	b.n	9202 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    91fc:	2200      	movs	r2, #0
    91fe:	4b05      	ldr	r3, [pc, #20]	; (9214 <cpu_irq_enter_critical+0x3c>)
    9200:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    9202:	4a02      	ldr	r2, [pc, #8]	; (920c <cpu_irq_enter_critical+0x34>)
    9204:	6813      	ldr	r3, [r2, #0]
    9206:	3301      	adds	r3, #1
    9208:	6013      	str	r3, [r2, #0]
}
    920a:	4770      	bx	lr
    920c:	20000cac 	.word	0x20000cac
    9210:	20000008 	.word	0x20000008
    9214:	20000cb0 	.word	0x20000cb0

00009218 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    9218:	4b08      	ldr	r3, [pc, #32]	; (923c <cpu_irq_leave_critical+0x24>)
    921a:	681a      	ldr	r2, [r3, #0]
    921c:	3a01      	subs	r2, #1
    921e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    9220:	681b      	ldr	r3, [r3, #0]
    9222:	2b00      	cmp	r3, #0
    9224:	d109      	bne.n	923a <cpu_irq_leave_critical+0x22>
    9226:	4b06      	ldr	r3, [pc, #24]	; (9240 <cpu_irq_leave_critical+0x28>)
    9228:	781b      	ldrb	r3, [r3, #0]
    922a:	2b00      	cmp	r3, #0
    922c:	d005      	beq.n	923a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    922e:	2201      	movs	r2, #1
    9230:	4b04      	ldr	r3, [pc, #16]	; (9244 <cpu_irq_leave_critical+0x2c>)
    9232:	701a      	strb	r2, [r3, #0]
    9234:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    9238:	b662      	cpsie	i
	}
}
    923a:	4770      	bx	lr
    923c:	20000cac 	.word	0x20000cac
    9240:	20000cb0 	.word	0x20000cb0
    9244:	20000008 	.word	0x20000008

00009248 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    9248:	b510      	push	{r4, lr}
	switch (clock_source) {
    924a:	2807      	cmp	r0, #7
    924c:	d803      	bhi.n	9256 <system_clock_source_get_hz+0xe>
    924e:	0080      	lsls	r0, r0, #2
    9250:	4b0f      	ldr	r3, [pc, #60]	; (9290 <system_clock_source_get_hz+0x48>)
    9252:	581b      	ldr	r3, [r3, r0]
    9254:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    9256:	2000      	movs	r0, #0
    9258:	e018      	b.n	928c <system_clock_source_get_hz+0x44>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    925a:	4b0e      	ldr	r3, [pc, #56]	; (9294 <system_clock_source_get_hz+0x4c>)
    925c:	6858      	ldr	r0, [r3, #4]
    925e:	e015      	b.n	928c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);
    9260:	4b0d      	ldr	r3, [pc, #52]	; (9298 <system_clock_source_get_hz+0x50>)
    9262:	7d59      	ldrb	r1, [r3, #21]
    9264:	0709      	lsls	r1, r1, #28
    9266:	0f09      	lsrs	r1, r1, #28
    9268:	3101      	adds	r1, #1
    926a:	480c      	ldr	r0, [pc, #48]	; (929c <system_clock_source_get_hz+0x54>)
    926c:	4b0c      	ldr	r3, [pc, #48]	; (92a0 <system_clock_source_get_hz+0x58>)
    926e:	4798      	blx	r3
    9270:	e00c      	b.n	928c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    9272:	4b08      	ldr	r3, [pc, #32]	; (9294 <system_clock_source_get_hz+0x4c>)
    9274:	6898      	ldr	r0, [r3, #8]
    9276:	e009      	b.n	928c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    9278:	4b07      	ldr	r3, [pc, #28]	; (9298 <system_clock_source_get_hz+0x50>)
    927a:	7f1b      	ldrb	r3, [r3, #28]
			return 0;
    927c:	2000      	movs	r0, #0

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    927e:	079b      	lsls	r3, r3, #30
    9280:	d504      	bpl.n	928c <system_clock_source_get_hz+0x44>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    9282:	4b04      	ldr	r3, [pc, #16]	; (9294 <system_clock_source_get_hz+0x4c>)
    9284:	6818      	ldr	r0, [r3, #0]
    9286:	e001      	b.n	928c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    9288:	2080      	movs	r0, #128	; 0x80
    928a:	0200      	lsls	r0, r0, #8
		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
	}
}
    928c:	bd10      	pop	{r4, pc}
    928e:	46c0      	nop			; (mov r8, r8)
    9290:	0000b320 	.word	0x0000b320
    9294:	20000cb4 	.word	0x20000cb4
    9298:	40001000 	.word	0x40001000
    929c:	02dc6c00 	.word	0x02dc6c00
    92a0:	00009855 	.word	0x00009855

000092a4 <system_clock_init>:
 * \note OSC48M is always enabled and if the user selects other clocks for GCLK generators,
 * the OSC48M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC48M.
 */
void system_clock_init(void)
{
    92a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    92a6:	464f      	mov	r7, r9
    92a8:	4646      	mov	r6, r8
    92aa:	b4c0      	push	{r6, r7}
    92ac:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BODVDDRDY | SUPC_INTFLAG_BODVDDDET;
    92ae:	2203      	movs	r2, #3
    92b0:	4b1b      	ldr	r3, [pc, #108]	; (9320 <system_clock_init+0x7c>)
    92b2:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    92b4:	4a1b      	ldr	r2, [pc, #108]	; (9324 <system_clock_init+0x80>)
    92b6:	6853      	ldr	r3, [r2, #4]
    92b8:	211e      	movs	r1, #30
    92ba:	438b      	bics	r3, r1
    92bc:	6053      	str	r3, [r2, #4]
	system_clock_source_osc32k_set_config(&osc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC48M */
	OSCCTRL->OSC48MCTRL.reg |= (CONF_CLOCK_OSC48M_ON_DEMAND << OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)
    92be:	4b1a      	ldr	r3, [pc, #104]	; (9328 <system_clock_init+0x84>)
    92c0:	7d19      	ldrb	r1, [r3, #20]
    92c2:	2280      	movs	r2, #128	; 0x80
    92c4:	430a      	orrs	r2, r1
    92c6:	751a      	strb	r2, [r3, #20]
								|(CONF_CLOCK_OSC48M_RUN_IN_STANDBY << OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos);

	if (CONF_CLOCK_OSC48M_FREQ_DIV != SYSTEM_OSC48M_DIV_12){
		OSCCTRL->OSC48MDIV.reg = OSCCTRL_OSC48MDIV_DIV(CONF_CLOCK_OSC48M_FREQ_DIV);
    92c8:	2202      	movs	r2, #2
    92ca:	755a      	strb	r2, [r3, #21]
		while(OSCCTRL->OSC48MSYNCBUSY.reg) ;
    92cc:	001a      	movs	r2, r3
    92ce:	6993      	ldr	r3, [r2, #24]
    92d0:	2b00      	cmp	r3, #0
    92d2:	d1fc      	bne.n	92ce <system_clock_init+0x2a>
	}

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    92d4:	4b15      	ldr	r3, [pc, #84]	; (932c <system_clock_init+0x88>)
    92d6:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    92d8:	ac01      	add	r4, sp, #4
    92da:	2601      	movs	r6, #1
    92dc:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    92de:	2500      	movs	r5, #0
    92e0:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    92e2:	2306      	movs	r3, #6
    92e4:	4699      	mov	r9, r3
    92e6:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    92e8:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    92ea:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    92ec:	0021      	movs	r1, r4
    92ee:	2008      	movs	r0, #8
    92f0:	4b0f      	ldr	r3, [pc, #60]	; (9330 <system_clock_init+0x8c>)
    92f2:	4698      	mov	r8, r3
    92f4:	4798      	blx	r3
    92f6:	2008      	movs	r0, #8
    92f8:	4f0e      	ldr	r7, [pc, #56]	; (9334 <system_clock_init+0x90>)
    92fa:	47b8      	blx	r7
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    92fc:	4b0e      	ldr	r3, [pc, #56]	; (9338 <system_clock_init+0x94>)
    92fe:	711e      	strb	r6, [r3, #4]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    9300:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    9302:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    9304:	464b      	mov	r3, r9
    9306:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    9308:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    930a:	7265      	strb	r5, [r4, #9]
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    930c:	0021      	movs	r1, r4
    930e:	2000      	movs	r0, #0
    9310:	47c0      	blx	r8
    9312:	2000      	movs	r0, #0
    9314:	47b8      	blx	r7
#endif

}
    9316:	b005      	add	sp, #20
    9318:	bc0c      	pop	{r2, r3}
    931a:	4690      	mov	r8, r2
    931c:	4699      	mov	r9, r3
    931e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9320:	40001800 	.word	0x40001800
    9324:	41004000 	.word	0x41004000
    9328:	40001000 	.word	0x40001000
    932c:	0000933d 	.word	0x0000933d
    9330:	00009361 	.word	0x00009361
    9334:	0000940d 	.word	0x0000940d
    9338:	40000800 	.word	0x40000800

0000933c <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    933c:	4a06      	ldr	r2, [pc, #24]	; (9358 <system_gclk_init+0x1c>)
    933e:	6951      	ldr	r1, [r2, #20]
    9340:	2380      	movs	r3, #128	; 0x80
    9342:	430b      	orrs	r3, r1
    9344:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    9346:	2201      	movs	r2, #1
    9348:	4b04      	ldr	r3, [pc, #16]	; (935c <system_gclk_init+0x20>)
    934a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    934c:	0019      	movs	r1, r3
    934e:	780b      	ldrb	r3, [r1, #0]
    9350:	4213      	tst	r3, r2
    9352:	d1fc      	bne.n	934e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    9354:	4770      	bx	lr
    9356:	46c0      	nop			; (mov r8, r8)
    9358:	40000800 	.word	0x40000800
    935c:	40001c00 	.word	0x40001c00

00009360 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    9360:	b570      	push	{r4, r5, r6, lr}
    9362:	0005      	movs	r5, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    9364:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    9366:	784b      	ldrb	r3, [r1, #1]
    9368:	2b00      	cmp	r3, #0
    936a:	d002      	beq.n	9372 <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    936c:	2380      	movs	r3, #128	; 0x80
    936e:	00db      	lsls	r3, r3, #3
    9370:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    9372:	7a4b      	ldrb	r3, [r1, #9]
    9374:	2b00      	cmp	r3, #0
    9376:	d002      	beq.n	937e <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    9378:	2380      	movs	r3, #128	; 0x80
    937a:	011b      	lsls	r3, r3, #4
    937c:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    937e:	684a      	ldr	r2, [r1, #4]
    9380:	2a01      	cmp	r2, #1
    9382:	d917      	bls.n	93b4 <system_gclk_gen_set_config+0x54>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    9384:	1e53      	subs	r3, r2, #1
    9386:	421a      	tst	r2, r3
    9388:	d10f      	bne.n	93aa <system_gclk_gen_set_config+0x4a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    938a:	2a02      	cmp	r2, #2
    938c:	d906      	bls.n	939c <system_gclk_gen_set_config+0x3c>
    938e:	2302      	movs	r3, #2
    9390:	2000      	movs	r0, #0
						mask <<= 1) {
				div2_count++;
    9392:	3001      	adds	r0, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    9394:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    9396:	429a      	cmp	r2, r3
    9398:	d8fb      	bhi.n	9392 <system_gclk_gen_set_config+0x32>
    939a:	e000      	b.n	939e <system_gclk_gen_set_config+0x3e>
    939c:	2000      	movs	r0, #0
    939e:	2380      	movs	r3, #128	; 0x80
    93a0:	015b      	lsls	r3, r3, #5
    93a2:	431c      	orrs	r4, r3
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    93a4:	0400      	lsls	r0, r0, #16
    93a6:	4304      	orrs	r4, r0
    93a8:	e004      	b.n	93b4 <system_gclk_gen_set_config+0x54>

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    93aa:	0412      	lsls	r2, r2, #16
    93ac:	2380      	movs	r3, #128	; 0x80
    93ae:	009b      	lsls	r3, r3, #2
    93b0:	431a      	orrs	r2, r3
    93b2:	4314      	orrs	r4, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    93b4:	7a0b      	ldrb	r3, [r1, #8]
    93b6:	2b00      	cmp	r3, #0
    93b8:	d002      	beq.n	93c0 <system_gclk_gen_set_config+0x60>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    93ba:	2380      	movs	r3, #128	; 0x80
    93bc:	019b      	lsls	r3, r3, #6
    93be:	431c      	orrs	r4, r3
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    93c0:	2604      	movs	r6, #4
    93c2:	40ae      	lsls	r6, r5
    93c4:	490d      	ldr	r1, [pc, #52]	; (93fc <system_gclk_gen_set_config+0x9c>)
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    93c6:	4a0e      	ldr	r2, [pc, #56]	; (9400 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    93c8:	684b      	ldr	r3, [r1, #4]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    93ca:	4013      	ands	r3, r2
    93cc:	421e      	tst	r6, r3
    93ce:	d1fb      	bne.n	93c8 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    93d0:	4b0c      	ldr	r3, [pc, #48]	; (9404 <system_gclk_gen_set_config+0xa4>)
    93d2:	4798      	blx	r3
    93d4:	00ad      	lsls	r5, r5, #2
    93d6:	4b09      	ldr	r3, [pc, #36]	; (93fc <system_gclk_gen_set_config+0x9c>)
    93d8:	469c      	mov	ip, r3
    93da:	4465      	add	r5, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    93dc:	6a28      	ldr	r0, [r5, #32]
    93de:	2380      	movs	r3, #128	; 0x80
    93e0:	005b      	lsls	r3, r3, #1
    93e2:	4018      	ands	r0, r3
    93e4:	4320      	orrs	r0, r4
    93e6:	6228      	str	r0, [r5, #32]
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    93e8:	4661      	mov	r1, ip

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    93ea:	4a05      	ldr	r2, [pc, #20]	; (9400 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    93ec:	684b      	ldr	r3, [r1, #4]

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    93ee:	4013      	ands	r3, r2
    93f0:	421e      	tst	r6, r3
    93f2:	d1fb      	bne.n	93ec <system_gclk_gen_set_config+0x8c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    93f4:	4b04      	ldr	r3, [pc, #16]	; (9408 <system_gclk_gen_set_config+0xa8>)
    93f6:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    93f8:	bd70      	pop	{r4, r5, r6, pc}
    93fa:	46c0      	nop			; (mov r8, r8)
    93fc:	40001c00 	.word	0x40001c00
    9400:	000007fc 	.word	0x000007fc
    9404:	000091d9 	.word	0x000091d9
    9408:	00009219 	.word	0x00009219

0000940c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    940c:	b510      	push	{r4, lr}
    940e:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9410:	2204      	movs	r2, #4
    9412:	4082      	lsls	r2, r0
    9414:	4809      	ldr	r0, [pc, #36]	; (943c <system_gclk_gen_enable+0x30>)
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    9416:	490a      	ldr	r1, [pc, #40]	; (9440 <system_gclk_gen_enable+0x34>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9418:	6843      	ldr	r3, [r0, #4]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    941a:	400b      	ands	r3, r1
    941c:	421a      	tst	r2, r3
    941e:	d1fb      	bne.n	9418 <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9420:	4b08      	ldr	r3, [pc, #32]	; (9444 <system_gclk_gen_enable+0x38>)
    9422:	4798      	blx	r3
    9424:	00a4      	lsls	r4, r4, #2
    9426:	4b05      	ldr	r3, [pc, #20]	; (943c <system_gclk_gen_enable+0x30>)
    9428:	469c      	mov	ip, r3
    942a:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    942c:	6a23      	ldr	r3, [r4, #32]
    942e:	2280      	movs	r2, #128	; 0x80
    9430:	0052      	lsls	r2, r2, #1
    9432:	4313      	orrs	r3, r2
    9434:	6223      	str	r3, [r4, #32]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9436:	4b04      	ldr	r3, [pc, #16]	; (9448 <system_gclk_gen_enable+0x3c>)
    9438:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    943a:	bd10      	pop	{r4, pc}
    943c:	40001c00 	.word	0x40001c00
    9440:	000007fc 	.word	0x000007fc
    9444:	000091d9 	.word	0x000091d9
    9448:	00009219 	.word	0x00009219

0000944c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    944c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    944e:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9450:	2204      	movs	r2, #4
    9452:	4082      	lsls	r2, r0
    9454:	4812      	ldr	r0, [pc, #72]	; (94a0 <system_gclk_gen_get_hz+0x54>)
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    9456:	4913      	ldr	r1, [pc, #76]	; (94a4 <system_gclk_gen_get_hz+0x58>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9458:	6843      	ldr	r3, [r0, #4]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    945a:	400b      	ands	r3, r1
    945c:	421a      	tst	r2, r3
    945e:	d1fb      	bne.n	9458 <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9460:	4b11      	ldr	r3, [pc, #68]	; (94a8 <system_gclk_gen_get_hz+0x5c>)
    9462:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    9464:	4f0e      	ldr	r7, [pc, #56]	; (94a0 <system_gclk_gen_get_hz+0x54>)
    9466:	3408      	adds	r4, #8
    9468:	00a4      	lsls	r4, r4, #2
    946a:	59e0      	ldr	r0, [r4, r7]
    946c:	0740      	lsls	r0, r0, #29
    946e:	0f40      	lsrs	r0, r0, #29
	};

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    9470:	4b0e      	ldr	r3, [pc, #56]	; (94ac <system_gclk_gen_get_hz+0x60>)
    9472:	4798      	blx	r3
    9474:	0006      	movs	r6, r0
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    9476:	59e5      	ldr	r5, [r4, r7]
    9478:	04ed      	lsls	r5, r5, #19
    947a:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    947c:	59e4      	ldr	r4, [r4, r7]
    947e:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9480:	4b0b      	ldr	r3, [pc, #44]	; (94b0 <system_gclk_gen_get_hz+0x64>)
    9482:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    9484:	2d00      	cmp	r5, #0
    9486:	d107      	bne.n	9498 <system_gclk_gen_get_hz+0x4c>
    9488:	2c01      	cmp	r4, #1
    948a:	d907      	bls.n	949c <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    948c:	0021      	movs	r1, r4
    948e:	0030      	movs	r0, r6
    9490:	4b08      	ldr	r3, [pc, #32]	; (94b4 <system_gclk_gen_get_hz+0x68>)
    9492:	4798      	blx	r3
    9494:	0006      	movs	r6, r0
    9496:	e001      	b.n	949c <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    9498:	3401      	adds	r4, #1
    949a:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    949c:	0030      	movs	r0, r6
    949e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    94a0:	40001c00 	.word	0x40001c00
    94a4:	000007fc 	.word	0x000007fc
    94a8:	000091d9 	.word	0x000091d9
    94ac:	00009249 	.word	0x00009249
    94b0:	00009219 	.word	0x00009219
    94b4:	00009855 	.word	0x00009855

000094b8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    94b8:	b510      	push	{r4, lr}
    94ba:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    94bc:	4b09      	ldr	r3, [pc, #36]	; (94e4 <system_gclk_chan_enable+0x2c>)
    94be:	4798      	blx	r3
    94c0:	00a0      	lsls	r0, r4, #2
    94c2:	4b09      	ldr	r3, [pc, #36]	; (94e8 <system_gclk_chan_enable+0x30>)
    94c4:	469c      	mov	ip, r3
    94c6:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    94c8:	2280      	movs	r2, #128	; 0x80
    94ca:	5881      	ldr	r1, [r0, r2]
    94cc:	2340      	movs	r3, #64	; 0x40
    94ce:	430b      	orrs	r3, r1
    94d0:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    94d2:	2180      	movs	r1, #128	; 0x80
    94d4:	3a40      	subs	r2, #64	; 0x40
    94d6:	5843      	ldr	r3, [r0, r1]
    94d8:	421a      	tst	r2, r3
    94da:	d0fc      	beq.n	94d6 <system_gclk_chan_enable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    94dc:	4b03      	ldr	r3, [pc, #12]	; (94ec <system_gclk_chan_enable+0x34>)
    94de:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    94e0:	bd10      	pop	{r4, pc}
    94e2:	46c0      	nop			; (mov r8, r8)
    94e4:	000091d9 	.word	0x000091d9
    94e8:	40001c00 	.word	0x40001c00
    94ec:	00009219 	.word	0x00009219

000094f0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    94f0:	b510      	push	{r4, lr}
    94f2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    94f4:	4b09      	ldr	r3, [pc, #36]	; (951c <system_gclk_chan_disable+0x2c>)
    94f6:	4798      	blx	r3
    94f8:	00a0      	lsls	r0, r4, #2
    94fa:	4b09      	ldr	r3, [pc, #36]	; (9520 <system_gclk_chan_disable+0x30>)
    94fc:	469c      	mov	ip, r3
    94fe:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    9500:	2280      	movs	r2, #128	; 0x80
    9502:	5883      	ldr	r3, [r0, r2]
    9504:	2140      	movs	r1, #64	; 0x40
    9506:	438b      	bics	r3, r1
    9508:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    950a:	3140      	adds	r1, #64	; 0x40
    950c:	3a40      	subs	r2, #64	; 0x40
    950e:	5843      	ldr	r3, [r0, r1]
    9510:	421a      	tst	r2, r3
    9512:	d1fc      	bne.n	950e <system_gclk_chan_disable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9514:	4b03      	ldr	r3, [pc, #12]	; (9524 <system_gclk_chan_disable+0x34>)
    9516:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    9518:	bd10      	pop	{r4, pc}
    951a:	46c0      	nop			; (mov r8, r8)
    951c:	000091d9 	.word	0x000091d9
    9520:	40001c00 	.word	0x40001c00
    9524:	00009219 	.word	0x00009219

00009528 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    9528:	b570      	push	{r4, r5, r6, lr}
    952a:	0004      	movs	r4, r0
    952c:	000d      	movs	r5, r1
	/* Sanity check arguments */
	Assert(config);

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    952e:	4b05      	ldr	r3, [pc, #20]	; (9544 <system_gclk_chan_set_config+0x1c>)
    9530:	4798      	blx	r3

	/* Configure the peripheral channel */
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    9532:	782b      	ldrb	r3, [r5, #0]
    9534:	220f      	movs	r2, #15
    9536:	4013      	ands	r3, r2
    9538:	3420      	adds	r4, #32
    953a:	00a4      	lsls	r4, r4, #2
    953c:	4a02      	ldr	r2, [pc, #8]	; (9548 <system_gclk_chan_set_config+0x20>)
    953e:	50a3      	str	r3, [r4, r2]


}
    9540:	bd70      	pop	{r4, r5, r6, pc}
    9542:	46c0      	nop			; (mov r8, r8)
    9544:	000094f1 	.word	0x000094f1
    9548:	40001c00 	.word	0x40001c00

0000954c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    954c:	b510      	push	{r4, lr}
    954e:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9550:	4b06      	ldr	r3, [pc, #24]	; (956c <system_gclk_chan_get_hz+0x20>)
    9552:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    9554:	3420      	adds	r4, #32
    9556:	00a4      	lsls	r4, r4, #2
    9558:	4b05      	ldr	r3, [pc, #20]	; (9570 <system_gclk_chan_get_hz+0x24>)
    955a:	58e4      	ldr	r4, [r4, r3]
    955c:	0724      	lsls	r4, r4, #28
    955e:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9560:	4b04      	ldr	r3, [pc, #16]	; (9574 <system_gclk_chan_get_hz+0x28>)
    9562:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    9564:	0020      	movs	r0, r4
    9566:	4b04      	ldr	r3, [pc, #16]	; (9578 <system_gclk_chan_get_hz+0x2c>)
    9568:	4798      	blx	r3
}
    956a:	bd10      	pop	{r4, pc}
    956c:	000091d9 	.word	0x000091d9
    9570:	40001c00 	.word	0x40001c00
    9574:	00009219 	.word	0x00009219
    9578:	0000944d 	.word	0x0000944d

0000957c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    957c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    957e:	78d3      	ldrb	r3, [r2, #3]
    9580:	2b00      	cmp	r3, #0
    9582:	d11e      	bne.n	95c2 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    9584:	7813      	ldrb	r3, [r2, #0]
    9586:	2b80      	cmp	r3, #128	; 0x80
    9588:	d004      	beq.n	9594 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    958a:	061b      	lsls	r3, r3, #24
    958c:	2480      	movs	r4, #128	; 0x80
    958e:	0264      	lsls	r4, r4, #9
    9590:	4323      	orrs	r3, r4
    9592:	e000      	b.n	9596 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    9594:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    9596:	7854      	ldrb	r4, [r2, #1]
    9598:	2502      	movs	r5, #2
    959a:	43ac      	bics	r4, r5
    959c:	d10a      	bne.n	95b4 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    959e:	7894      	ldrb	r4, [r2, #2]
    95a0:	2c00      	cmp	r4, #0
    95a2:	d103      	bne.n	95ac <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    95a4:	2480      	movs	r4, #128	; 0x80
    95a6:	02a4      	lsls	r4, r4, #10
    95a8:	4323      	orrs	r3, r4
    95aa:	e002      	b.n	95b2 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    95ac:	24c0      	movs	r4, #192	; 0xc0
    95ae:	02e4      	lsls	r4, r4, #11
    95b0:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    95b2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    95b4:	7854      	ldrb	r4, [r2, #1]
    95b6:	3c01      	subs	r4, #1
    95b8:	2c01      	cmp	r4, #1
    95ba:	d812      	bhi.n	95e2 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    95bc:	4c18      	ldr	r4, [pc, #96]	; (9620 <_system_pinmux_config+0xa4>)
    95be:	4023      	ands	r3, r4
    95c0:	e00f      	b.n	95e2 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    95c2:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    95c4:	040b      	lsls	r3, r1, #16
    95c6:	0c1b      	lsrs	r3, r3, #16
    95c8:	24a0      	movs	r4, #160	; 0xa0
    95ca:	05e4      	lsls	r4, r4, #23
    95cc:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    95ce:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    95d0:	0c0b      	lsrs	r3, r1, #16
    95d2:	24d0      	movs	r4, #208	; 0xd0
    95d4:	0624      	lsls	r4, r4, #24
    95d6:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    95d8:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    95da:	78d3      	ldrb	r3, [r2, #3]
    95dc:	2b00      	cmp	r3, #0
    95de:	d018      	beq.n	9612 <_system_pinmux_config+0x96>
    95e0:	e01c      	b.n	961c <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    95e2:	040c      	lsls	r4, r1, #16
    95e4:	0c24      	lsrs	r4, r4, #16
    95e6:	25a0      	movs	r5, #160	; 0xa0
    95e8:	05ed      	lsls	r5, r5, #23
    95ea:	432c      	orrs	r4, r5
    95ec:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    95ee:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    95f0:	0c0c      	lsrs	r4, r1, #16
    95f2:	25d0      	movs	r5, #208	; 0xd0
    95f4:	062d      	lsls	r5, r5, #24
    95f6:	432c      	orrs	r4, r5
    95f8:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    95fa:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    95fc:	78d4      	ldrb	r4, [r2, #3]
    95fe:	2c00      	cmp	r4, #0
    9600:	d10c      	bne.n	961c <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    9602:	035b      	lsls	r3, r3, #13
    9604:	d505      	bpl.n	9612 <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    9606:	7893      	ldrb	r3, [r2, #2]
    9608:	2b01      	cmp	r3, #1
    960a:	d101      	bne.n	9610 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    960c:	6181      	str	r1, [r0, #24]
    960e:	e000      	b.n	9612 <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    9610:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    9612:	7853      	ldrb	r3, [r2, #1]
    9614:	3b01      	subs	r3, #1
    9616:	2b01      	cmp	r3, #1
    9618:	d800      	bhi.n	961c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    961a:	6081      	str	r1, [r0, #8]
		}
	}
}
    961c:	bd30      	pop	{r4, r5, pc}
    961e:	46c0      	nop			; (mov r8, r8)
    9620:	fffbffff 	.word	0xfffbffff

00009624 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    9624:	b510      	push	{r4, lr}
    9626:	0003      	movs	r3, r0
    9628:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    962a:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    962c:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    962e:	2900      	cmp	r1, #0
    9630:	d105      	bne.n	963e <system_pinmux_pin_set_config+0x1a>
		return &(ports[port_index]->Group[group_index]);
    9632:	0958      	lsrs	r0, r3, #5
    9634:	01c0      	lsls	r0, r0, #7
    9636:	2182      	movs	r1, #130	; 0x82
    9638:	05c9      	lsls	r1, r1, #23
    963a:	468c      	mov	ip, r1
    963c:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    963e:	211f      	movs	r1, #31
    9640:	400b      	ands	r3, r1
    9642:	391e      	subs	r1, #30
    9644:	4099      	lsls	r1, r3
    9646:	4b01      	ldr	r3, [pc, #4]	; (964c <system_pinmux_pin_set_config+0x28>)
    9648:	4798      	blx	r3
}
    964a:	bd10      	pop	{r4, pc}
    964c:	0000957d 	.word	0x0000957d

00009650 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    9650:	4770      	bx	lr
    9652:	46c0      	nop			; (mov r8, r8)

00009654 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    9654:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    9656:	4b05      	ldr	r3, [pc, #20]	; (966c <system_init+0x18>)
    9658:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    965a:	4b05      	ldr	r3, [pc, #20]	; (9670 <system_init+0x1c>)
    965c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    965e:	4b05      	ldr	r3, [pc, #20]	; (9674 <system_init+0x20>)
    9660:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    9662:	4b05      	ldr	r3, [pc, #20]	; (9678 <system_init+0x24>)
    9664:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    9666:	4b05      	ldr	r3, [pc, #20]	; (967c <system_init+0x28>)
    9668:	4798      	blx	r3
}
    966a:	bd10      	pop	{r4, pc}
    966c:	000092a5 	.word	0x000092a5
    9670:	000091d5 	.word	0x000091d5
    9674:	00009651 	.word	0x00009651
    9678:	0000783d 	.word	0x0000783d
    967c:	00009651 	.word	0x00009651

00009680 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    9680:	e7fe      	b.n	9680 <Dummy_Handler>
    9682:	46c0      	nop			; (mov r8, r8)

00009684 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    9684:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    9686:	4b1b      	ldr	r3, [pc, #108]	; (96f4 <Reset_Handler+0x70>)
    9688:	4a1b      	ldr	r2, [pc, #108]	; (96f8 <Reset_Handler+0x74>)
    968a:	429a      	cmp	r2, r3
    968c:	d003      	beq.n	9696 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    968e:	4b1b      	ldr	r3, [pc, #108]	; (96fc <Reset_Handler+0x78>)
    9690:	4a18      	ldr	r2, [pc, #96]	; (96f4 <Reset_Handler+0x70>)
    9692:	429a      	cmp	r2, r3
    9694:	d304      	bcc.n	96a0 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    9696:	4b1a      	ldr	r3, [pc, #104]	; (9700 <Reset_Handler+0x7c>)
    9698:	4a1a      	ldr	r2, [pc, #104]	; (9704 <Reset_Handler+0x80>)
    969a:	429a      	cmp	r2, r3
    969c:	d310      	bcc.n	96c0 <Reset_Handler+0x3c>
    969e:	e01e      	b.n	96de <Reset_Handler+0x5a>
    96a0:	4a19      	ldr	r2, [pc, #100]	; (9708 <Reset_Handler+0x84>)
    96a2:	4b16      	ldr	r3, [pc, #88]	; (96fc <Reset_Handler+0x78>)
    96a4:	3303      	adds	r3, #3
    96a6:	1a9b      	subs	r3, r3, r2
    96a8:	089b      	lsrs	r3, r3, #2
    96aa:	3301      	adds	r3, #1
    96ac:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    96ae:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    96b0:	4810      	ldr	r0, [pc, #64]	; (96f4 <Reset_Handler+0x70>)
    96b2:	4911      	ldr	r1, [pc, #68]	; (96f8 <Reset_Handler+0x74>)
    96b4:	588c      	ldr	r4, [r1, r2]
    96b6:	5084      	str	r4, [r0, r2]
    96b8:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    96ba:	429a      	cmp	r2, r3
    96bc:	d1fa      	bne.n	96b4 <Reset_Handler+0x30>
    96be:	e7ea      	b.n	9696 <Reset_Handler+0x12>
    96c0:	4a12      	ldr	r2, [pc, #72]	; (970c <Reset_Handler+0x88>)
    96c2:	4b0f      	ldr	r3, [pc, #60]	; (9700 <Reset_Handler+0x7c>)
    96c4:	3303      	adds	r3, #3
    96c6:	1a9b      	subs	r3, r3, r2
    96c8:	089b      	lsrs	r3, r3, #2
    96ca:	3301      	adds	r3, #1
    96cc:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    96ce:	2200      	movs	r2, #0
                *pDest++ = 0;
    96d0:	480c      	ldr	r0, [pc, #48]	; (9704 <Reset_Handler+0x80>)
    96d2:	2100      	movs	r1, #0
    96d4:	1814      	adds	r4, r2, r0
    96d6:	6021      	str	r1, [r4, #0]
    96d8:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    96da:	429a      	cmp	r2, r3
    96dc:	d1fa      	bne.n	96d4 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    96de:	4a0c      	ldr	r2, [pc, #48]	; (9710 <Reset_Handler+0x8c>)
    96e0:	21ff      	movs	r1, #255	; 0xff
    96e2:	4b0c      	ldr	r3, [pc, #48]	; (9714 <Reset_Handler+0x90>)
    96e4:	438b      	bics	r3, r1
    96e6:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
    96e8:	4b0b      	ldr	r3, [pc, #44]	; (9718 <Reset_Handler+0x94>)
    96ea:	4798      	blx	r3

        /* Branch to main function */
        main();
    96ec:	4b0b      	ldr	r3, [pc, #44]	; (971c <Reset_Handler+0x98>)
    96ee:	4798      	blx	r3
    96f0:	e7fe      	b.n	96f0 <Reset_Handler+0x6c>
    96f2:	46c0      	nop			; (mov r8, r8)
    96f4:	20000000 	.word	0x20000000
    96f8:	0000b3fc 	.word	0x0000b3fc
    96fc:	20000070 	.word	0x20000070
    9700:	20000fc4 	.word	0x20000fc4
    9704:	20000070 	.word	0x20000070
    9708:	20000004 	.word	0x20000004
    970c:	20000074 	.word	0x20000074
    9710:	e000ed00 	.word	0xe000ed00
    9714:	00004000 	.word	0x00004000
    9718:	00009b99 	.word	0x00009b99
    971c:	00009761 	.word	0x00009761

00009720 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    9720:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    9722:	4a06      	ldr	r2, [pc, #24]	; (973c <_sbrk+0x1c>)
    9724:	6812      	ldr	r2, [r2, #0]
    9726:	2a00      	cmp	r2, #0
    9728:	d102      	bne.n	9730 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    972a:	4905      	ldr	r1, [pc, #20]	; (9740 <_sbrk+0x20>)
    972c:	4a03      	ldr	r2, [pc, #12]	; (973c <_sbrk+0x1c>)
    972e:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    9730:	4a02      	ldr	r2, [pc, #8]	; (973c <_sbrk+0x1c>)
    9732:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    9734:	18c3      	adds	r3, r0, r3
    9736:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    9738:	4770      	bx	lr
    973a:	46c0      	nop			; (mov r8, r8)
    973c:	20000cc0 	.word	0x20000cc0
    9740:	20002fc8 	.word	0x20002fc8

00009744 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    9744:	2001      	movs	r0, #1
    9746:	4240      	negs	r0, r0
    9748:	4770      	bx	lr
    974a:	46c0      	nop			; (mov r8, r8)

0000974c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    974c:	2380      	movs	r3, #128	; 0x80
    974e:	019b      	lsls	r3, r3, #6
    9750:	604b      	str	r3, [r1, #4]

	return 0;
}
    9752:	2000      	movs	r0, #0
    9754:	4770      	bx	lr
    9756:	46c0      	nop			; (mov r8, r8)

00009758 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    9758:	2001      	movs	r0, #1
    975a:	4770      	bx	lr

0000975c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    975c:	2000      	movs	r0, #0
    975e:	4770      	bx	lr

00009760 <main>:

static volatile unsigned char flash_data[] __attribute__((section(".physicalsection")))={"const data"};


int main (void)
{
    9760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t temp = flash_data[0] ;
    9762:	4b25      	ldr	r3, [pc, #148]	; (97f8 <main+0x98>)
    9764:	781b      	ldrb	r3, [r3, #0]
	temp = temp;
	
	system_init();
    9766:	4b25      	ldr	r3, [pc, #148]	; (97fc <main+0x9c>)
    9768:	4798      	blx	r3
	
	/* Initialize the delay driver */
	delay_init();
    976a:	4b25      	ldr	r3, [pc, #148]	; (9800 <main+0xa0>)
    976c:	4798      	blx	r3
	
	/* Initialize the USART */
	#ifdef OS_DEBUG
	/*  Init Usart */
	Configure_Usart();
    976e:	4b25      	ldr	r3, [pc, #148]	; (9804 <main+0xa4>)
    9770:	4798      	blx	r3
	//uint8_t string[] = "Hello World!\r\n";
	//Usart_send_buff(string,12);
	#endif // DEBUG
	
	/*  Init LED  */
	Configure_Led();
    9772:	4b25      	ldr	r3, [pc, #148]	; (9808 <main+0xa8>)
    9774:	4798      	blx	r3
	
	/*  Init WDT  */
	//Configure_Wdt();
	
	/*  Init SPI  */	
	Configure_Spi_Master();
    9776:	4b25      	ldr	r3, [pc, #148]	; (980c <main+0xac>)
    9778:	4798      	blx	r3
	
	/*  Init flash  */
	Configure_Flash();
    977a:	4b25      	ldr	r3, [pc, #148]	; (9810 <main+0xb0>)
    977c:	4798      	blx	r3
	
	/* Init ADC0 */
	Configure_Adc();
    977e:	4b25      	ldr	r3, [pc, #148]	; (9814 <main+0xb4>)
    9780:	4798      	blx	r3
	
	/* Init GPIO */
	Configure_GPIO();
    9782:	4b25      	ldr	r3, [pc, #148]	; (9818 <main+0xb8>)
    9784:	4798      	blx	r3
	
	/* Init CAN */
	configure_can();
    9786:	4b25      	ldr	r3, [pc, #148]	; (981c <main+0xbc>)
    9788:	4798      	blx	r3
	can_set_standard_filter_1();
    978a:	4b25      	ldr	r3, [pc, #148]	; (9820 <main+0xc0>)
    978c:	4798      	blx	r3
	buff_init();
    978e:	4b25      	ldr	r3, [pc, #148]	; (9824 <main+0xc4>)
    9790:	4798      	blx	r3
	
	/* 上电变量初始化 */
	PowerOn_Init();
    9792:	4b25      	ldr	r3, [pc, #148]	; (9828 <main+0xc8>)
    9794:	4798      	blx	r3
    9796:	2482      	movs	r4, #130	; 0x82
    9798:	05e4      	lsls	r4, r4, #23
    979a:	0026      	movs	r6, r4
    979c:	3680      	adds	r6, #128	; 0x80
    979e:	2780      	movs	r7, #128	; 0x80
    97a0:	02bf      	lsls	r7, r7, #10
    97a2:	61b7      	str	r7, [r6, #24]
	
	VPC_High();
	delay_ms(50);
    97a4:	2032      	movs	r0, #50	; 0x32
    97a6:	4d21      	ldr	r5, [pc, #132]	; (982c <main+0xcc>)
    97a8:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
    97aa:	6177      	str	r7, [r6, #20]
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    97ac:	2201      	movs	r2, #1
    97ae:	4b20      	ldr	r3, [pc, #128]	; (9830 <main+0xd0>)
    97b0:	701a      	strb	r2, [r3, #0]
    97b2:	f3bf 8f5f 	dmb	sy
    97b6:	b662      	cpsie	i

	system_interrupt_enable_global();

	
	/* 从EEPROM恢复各变量的值 */
	SYS_EEPROM_Init();
    97b8:	4b1e      	ldr	r3, [pc, #120]	; (9834 <main+0xd4>)
    97ba:	4798      	blx	r3
	g_sys_cap.val.full_cap = cap_update;
    97bc:	4b1e      	ldr	r3, [pc, #120]	; (9838 <main+0xd8>)
    97be:	881b      	ldrh	r3, [r3, #0]
    97c0:	b29b      	uxth	r3, r3
    97c2:	4a1e      	ldr	r2, [pc, #120]	; (983c <main+0xdc>)
    97c4:	8013      	strh	r3, [r2, #0]
	
	/* 初始化AFE */
    AFE_Init();
    97c6:	4b1e      	ldr	r3, [pc, #120]	; (9840 <main+0xe0>)
    97c8:	4798      	blx	r3
	delay_ms(300);
    97ca:	2096      	movs	r0, #150	; 0x96
    97cc:	0040      	lsls	r0, r0, #1
    97ce:	47a8      	blx	r5
	
    sleep_delay_cycle = 0;
    97d0:	2200      	movs	r2, #0
    97d2:	4b1c      	ldr	r3, [pc, #112]	; (9844 <main+0xe4>)
    97d4:	701a      	strb	r2, [r3, #0]
    sys_states.val.sys_sw_lowpower_flag = 0 ;          //低功耗模式 1关闭所有功能zzy20161101
    97d6:	4a1c      	ldr	r2, [pc, #112]	; (9848 <main+0xe8>)
    97d8:	7853      	ldrb	r3, [r2, #1]
    97da:	2110      	movs	r1, #16
    97dc:	438b      	bics	r3, r1
    97de:	7053      	strb	r3, [r2, #1]
    97e0:	2380      	movs	r3, #128	; 0x80
    97e2:	051b      	lsls	r3, r3, #20
    97e4:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    97e6:	2380      	movs	r3, #128	; 0x80
    97e8:	055b      	lsls	r3, r3, #21
    97ea:	61a3      	str	r3, [r4, #24]
	Bsp_LED1_On();
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    97ec:	4d17      	ldr	r5, [pc, #92]	; (984c <main+0xec>)
		AFE_Reg_Read();
    97ee:	4c18      	ldr	r4, [pc, #96]	; (9850 <main+0xf0>)
	Bsp_LED1_On();
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    97f0:	47a8      	blx	r5
		AFE_Reg_Read();
    97f2:	47a0      	blx	r4
    97f4:	e7fc      	b.n	97f0 <main+0x90>
    97f6:	46c0      	nop			; (mov r8, r8)
    97f8:	00003000 	.word	0x00003000
    97fc:	00009655 	.word	0x00009655
    9800:	00006d9d 	.word	0x00006d9d
    9804:	000090d5 	.word	0x000090d5
    9808:	00008ec9 	.word	0x00008ec9
    980c:	000068cd 	.word	0x000068cd
    9810:	00005145 	.word	0x00005145
    9814:	00004139 	.word	0x00004139
    9818:	00005435 	.word	0x00005435
    981c:	00004e45 	.word	0x00004e45
    9820:	00004f01 	.word	0x00004f01
    9824:	00004f45 	.word	0x00004f45
    9828:	00005775 	.word	0x00005775
    982c:	00006e09 	.word	0x00006e09
    9830:	20000008 	.word	0x20000008
    9834:	000053dd 	.word	0x000053dd
    9838:	20000efa 	.word	0x20000efa
    983c:	20000ecc 	.word	0x20000ecc
    9840:	000047d1 	.word	0x000047d1
    9844:	20000f08 	.word	0x20000f08
    9848:	20000f9c 	.word	0x20000f9c
    984c:	00005091 	.word	0x00005091
    9850:	00004afd 	.word	0x00004afd

00009854 <__aeabi_uidiv>:
    9854:	2200      	movs	r2, #0
    9856:	0843      	lsrs	r3, r0, #1
    9858:	428b      	cmp	r3, r1
    985a:	d374      	bcc.n	9946 <__aeabi_uidiv+0xf2>
    985c:	0903      	lsrs	r3, r0, #4
    985e:	428b      	cmp	r3, r1
    9860:	d35f      	bcc.n	9922 <__aeabi_uidiv+0xce>
    9862:	0a03      	lsrs	r3, r0, #8
    9864:	428b      	cmp	r3, r1
    9866:	d344      	bcc.n	98f2 <__aeabi_uidiv+0x9e>
    9868:	0b03      	lsrs	r3, r0, #12
    986a:	428b      	cmp	r3, r1
    986c:	d328      	bcc.n	98c0 <__aeabi_uidiv+0x6c>
    986e:	0c03      	lsrs	r3, r0, #16
    9870:	428b      	cmp	r3, r1
    9872:	d30d      	bcc.n	9890 <__aeabi_uidiv+0x3c>
    9874:	22ff      	movs	r2, #255	; 0xff
    9876:	0209      	lsls	r1, r1, #8
    9878:	ba12      	rev	r2, r2
    987a:	0c03      	lsrs	r3, r0, #16
    987c:	428b      	cmp	r3, r1
    987e:	d302      	bcc.n	9886 <__aeabi_uidiv+0x32>
    9880:	1212      	asrs	r2, r2, #8
    9882:	0209      	lsls	r1, r1, #8
    9884:	d065      	beq.n	9952 <__aeabi_uidiv+0xfe>
    9886:	0b03      	lsrs	r3, r0, #12
    9888:	428b      	cmp	r3, r1
    988a:	d319      	bcc.n	98c0 <__aeabi_uidiv+0x6c>
    988c:	e000      	b.n	9890 <__aeabi_uidiv+0x3c>
    988e:	0a09      	lsrs	r1, r1, #8
    9890:	0bc3      	lsrs	r3, r0, #15
    9892:	428b      	cmp	r3, r1
    9894:	d301      	bcc.n	989a <__aeabi_uidiv+0x46>
    9896:	03cb      	lsls	r3, r1, #15
    9898:	1ac0      	subs	r0, r0, r3
    989a:	4152      	adcs	r2, r2
    989c:	0b83      	lsrs	r3, r0, #14
    989e:	428b      	cmp	r3, r1
    98a0:	d301      	bcc.n	98a6 <__aeabi_uidiv+0x52>
    98a2:	038b      	lsls	r3, r1, #14
    98a4:	1ac0      	subs	r0, r0, r3
    98a6:	4152      	adcs	r2, r2
    98a8:	0b43      	lsrs	r3, r0, #13
    98aa:	428b      	cmp	r3, r1
    98ac:	d301      	bcc.n	98b2 <__aeabi_uidiv+0x5e>
    98ae:	034b      	lsls	r3, r1, #13
    98b0:	1ac0      	subs	r0, r0, r3
    98b2:	4152      	adcs	r2, r2
    98b4:	0b03      	lsrs	r3, r0, #12
    98b6:	428b      	cmp	r3, r1
    98b8:	d301      	bcc.n	98be <__aeabi_uidiv+0x6a>
    98ba:	030b      	lsls	r3, r1, #12
    98bc:	1ac0      	subs	r0, r0, r3
    98be:	4152      	adcs	r2, r2
    98c0:	0ac3      	lsrs	r3, r0, #11
    98c2:	428b      	cmp	r3, r1
    98c4:	d301      	bcc.n	98ca <__aeabi_uidiv+0x76>
    98c6:	02cb      	lsls	r3, r1, #11
    98c8:	1ac0      	subs	r0, r0, r3
    98ca:	4152      	adcs	r2, r2
    98cc:	0a83      	lsrs	r3, r0, #10
    98ce:	428b      	cmp	r3, r1
    98d0:	d301      	bcc.n	98d6 <__aeabi_uidiv+0x82>
    98d2:	028b      	lsls	r3, r1, #10
    98d4:	1ac0      	subs	r0, r0, r3
    98d6:	4152      	adcs	r2, r2
    98d8:	0a43      	lsrs	r3, r0, #9
    98da:	428b      	cmp	r3, r1
    98dc:	d301      	bcc.n	98e2 <__aeabi_uidiv+0x8e>
    98de:	024b      	lsls	r3, r1, #9
    98e0:	1ac0      	subs	r0, r0, r3
    98e2:	4152      	adcs	r2, r2
    98e4:	0a03      	lsrs	r3, r0, #8
    98e6:	428b      	cmp	r3, r1
    98e8:	d301      	bcc.n	98ee <__aeabi_uidiv+0x9a>
    98ea:	020b      	lsls	r3, r1, #8
    98ec:	1ac0      	subs	r0, r0, r3
    98ee:	4152      	adcs	r2, r2
    98f0:	d2cd      	bcs.n	988e <__aeabi_uidiv+0x3a>
    98f2:	09c3      	lsrs	r3, r0, #7
    98f4:	428b      	cmp	r3, r1
    98f6:	d301      	bcc.n	98fc <__aeabi_uidiv+0xa8>
    98f8:	01cb      	lsls	r3, r1, #7
    98fa:	1ac0      	subs	r0, r0, r3
    98fc:	4152      	adcs	r2, r2
    98fe:	0983      	lsrs	r3, r0, #6
    9900:	428b      	cmp	r3, r1
    9902:	d301      	bcc.n	9908 <__aeabi_uidiv+0xb4>
    9904:	018b      	lsls	r3, r1, #6
    9906:	1ac0      	subs	r0, r0, r3
    9908:	4152      	adcs	r2, r2
    990a:	0943      	lsrs	r3, r0, #5
    990c:	428b      	cmp	r3, r1
    990e:	d301      	bcc.n	9914 <__aeabi_uidiv+0xc0>
    9910:	014b      	lsls	r3, r1, #5
    9912:	1ac0      	subs	r0, r0, r3
    9914:	4152      	adcs	r2, r2
    9916:	0903      	lsrs	r3, r0, #4
    9918:	428b      	cmp	r3, r1
    991a:	d301      	bcc.n	9920 <__aeabi_uidiv+0xcc>
    991c:	010b      	lsls	r3, r1, #4
    991e:	1ac0      	subs	r0, r0, r3
    9920:	4152      	adcs	r2, r2
    9922:	08c3      	lsrs	r3, r0, #3
    9924:	428b      	cmp	r3, r1
    9926:	d301      	bcc.n	992c <__aeabi_uidiv+0xd8>
    9928:	00cb      	lsls	r3, r1, #3
    992a:	1ac0      	subs	r0, r0, r3
    992c:	4152      	adcs	r2, r2
    992e:	0883      	lsrs	r3, r0, #2
    9930:	428b      	cmp	r3, r1
    9932:	d301      	bcc.n	9938 <__aeabi_uidiv+0xe4>
    9934:	008b      	lsls	r3, r1, #2
    9936:	1ac0      	subs	r0, r0, r3
    9938:	4152      	adcs	r2, r2
    993a:	0843      	lsrs	r3, r0, #1
    993c:	428b      	cmp	r3, r1
    993e:	d301      	bcc.n	9944 <__aeabi_uidiv+0xf0>
    9940:	004b      	lsls	r3, r1, #1
    9942:	1ac0      	subs	r0, r0, r3
    9944:	4152      	adcs	r2, r2
    9946:	1a41      	subs	r1, r0, r1
    9948:	d200      	bcs.n	994c <__aeabi_uidiv+0xf8>
    994a:	4601      	mov	r1, r0
    994c:	4152      	adcs	r2, r2
    994e:	4610      	mov	r0, r2
    9950:	4770      	bx	lr
    9952:	e7ff      	b.n	9954 <__aeabi_uidiv+0x100>
    9954:	b501      	push	{r0, lr}
    9956:	2000      	movs	r0, #0
    9958:	f000 f8f0 	bl	9b3c <__aeabi_idiv0>
    995c:	bd02      	pop	{r1, pc}
    995e:	46c0      	nop			; (mov r8, r8)

00009960 <__aeabi_uidivmod>:
    9960:	2900      	cmp	r1, #0
    9962:	d0f7      	beq.n	9954 <__aeabi_uidiv+0x100>
    9964:	e776      	b.n	9854 <__aeabi_uidiv>
    9966:	4770      	bx	lr

00009968 <__aeabi_idiv>:
    9968:	4603      	mov	r3, r0
    996a:	430b      	orrs	r3, r1
    996c:	d47f      	bmi.n	9a6e <__aeabi_idiv+0x106>
    996e:	2200      	movs	r2, #0
    9970:	0843      	lsrs	r3, r0, #1
    9972:	428b      	cmp	r3, r1
    9974:	d374      	bcc.n	9a60 <__aeabi_idiv+0xf8>
    9976:	0903      	lsrs	r3, r0, #4
    9978:	428b      	cmp	r3, r1
    997a:	d35f      	bcc.n	9a3c <__aeabi_idiv+0xd4>
    997c:	0a03      	lsrs	r3, r0, #8
    997e:	428b      	cmp	r3, r1
    9980:	d344      	bcc.n	9a0c <__aeabi_idiv+0xa4>
    9982:	0b03      	lsrs	r3, r0, #12
    9984:	428b      	cmp	r3, r1
    9986:	d328      	bcc.n	99da <__aeabi_idiv+0x72>
    9988:	0c03      	lsrs	r3, r0, #16
    998a:	428b      	cmp	r3, r1
    998c:	d30d      	bcc.n	99aa <__aeabi_idiv+0x42>
    998e:	22ff      	movs	r2, #255	; 0xff
    9990:	0209      	lsls	r1, r1, #8
    9992:	ba12      	rev	r2, r2
    9994:	0c03      	lsrs	r3, r0, #16
    9996:	428b      	cmp	r3, r1
    9998:	d302      	bcc.n	99a0 <__aeabi_idiv+0x38>
    999a:	1212      	asrs	r2, r2, #8
    999c:	0209      	lsls	r1, r1, #8
    999e:	d065      	beq.n	9a6c <__aeabi_idiv+0x104>
    99a0:	0b03      	lsrs	r3, r0, #12
    99a2:	428b      	cmp	r3, r1
    99a4:	d319      	bcc.n	99da <__aeabi_idiv+0x72>
    99a6:	e000      	b.n	99aa <__aeabi_idiv+0x42>
    99a8:	0a09      	lsrs	r1, r1, #8
    99aa:	0bc3      	lsrs	r3, r0, #15
    99ac:	428b      	cmp	r3, r1
    99ae:	d301      	bcc.n	99b4 <__aeabi_idiv+0x4c>
    99b0:	03cb      	lsls	r3, r1, #15
    99b2:	1ac0      	subs	r0, r0, r3
    99b4:	4152      	adcs	r2, r2
    99b6:	0b83      	lsrs	r3, r0, #14
    99b8:	428b      	cmp	r3, r1
    99ba:	d301      	bcc.n	99c0 <__aeabi_idiv+0x58>
    99bc:	038b      	lsls	r3, r1, #14
    99be:	1ac0      	subs	r0, r0, r3
    99c0:	4152      	adcs	r2, r2
    99c2:	0b43      	lsrs	r3, r0, #13
    99c4:	428b      	cmp	r3, r1
    99c6:	d301      	bcc.n	99cc <__aeabi_idiv+0x64>
    99c8:	034b      	lsls	r3, r1, #13
    99ca:	1ac0      	subs	r0, r0, r3
    99cc:	4152      	adcs	r2, r2
    99ce:	0b03      	lsrs	r3, r0, #12
    99d0:	428b      	cmp	r3, r1
    99d2:	d301      	bcc.n	99d8 <__aeabi_idiv+0x70>
    99d4:	030b      	lsls	r3, r1, #12
    99d6:	1ac0      	subs	r0, r0, r3
    99d8:	4152      	adcs	r2, r2
    99da:	0ac3      	lsrs	r3, r0, #11
    99dc:	428b      	cmp	r3, r1
    99de:	d301      	bcc.n	99e4 <__aeabi_idiv+0x7c>
    99e0:	02cb      	lsls	r3, r1, #11
    99e2:	1ac0      	subs	r0, r0, r3
    99e4:	4152      	adcs	r2, r2
    99e6:	0a83      	lsrs	r3, r0, #10
    99e8:	428b      	cmp	r3, r1
    99ea:	d301      	bcc.n	99f0 <__aeabi_idiv+0x88>
    99ec:	028b      	lsls	r3, r1, #10
    99ee:	1ac0      	subs	r0, r0, r3
    99f0:	4152      	adcs	r2, r2
    99f2:	0a43      	lsrs	r3, r0, #9
    99f4:	428b      	cmp	r3, r1
    99f6:	d301      	bcc.n	99fc <__aeabi_idiv+0x94>
    99f8:	024b      	lsls	r3, r1, #9
    99fa:	1ac0      	subs	r0, r0, r3
    99fc:	4152      	adcs	r2, r2
    99fe:	0a03      	lsrs	r3, r0, #8
    9a00:	428b      	cmp	r3, r1
    9a02:	d301      	bcc.n	9a08 <__aeabi_idiv+0xa0>
    9a04:	020b      	lsls	r3, r1, #8
    9a06:	1ac0      	subs	r0, r0, r3
    9a08:	4152      	adcs	r2, r2
    9a0a:	d2cd      	bcs.n	99a8 <__aeabi_idiv+0x40>
    9a0c:	09c3      	lsrs	r3, r0, #7
    9a0e:	428b      	cmp	r3, r1
    9a10:	d301      	bcc.n	9a16 <__aeabi_idiv+0xae>
    9a12:	01cb      	lsls	r3, r1, #7
    9a14:	1ac0      	subs	r0, r0, r3
    9a16:	4152      	adcs	r2, r2
    9a18:	0983      	lsrs	r3, r0, #6
    9a1a:	428b      	cmp	r3, r1
    9a1c:	d301      	bcc.n	9a22 <__aeabi_idiv+0xba>
    9a1e:	018b      	lsls	r3, r1, #6
    9a20:	1ac0      	subs	r0, r0, r3
    9a22:	4152      	adcs	r2, r2
    9a24:	0943      	lsrs	r3, r0, #5
    9a26:	428b      	cmp	r3, r1
    9a28:	d301      	bcc.n	9a2e <__aeabi_idiv+0xc6>
    9a2a:	014b      	lsls	r3, r1, #5
    9a2c:	1ac0      	subs	r0, r0, r3
    9a2e:	4152      	adcs	r2, r2
    9a30:	0903      	lsrs	r3, r0, #4
    9a32:	428b      	cmp	r3, r1
    9a34:	d301      	bcc.n	9a3a <__aeabi_idiv+0xd2>
    9a36:	010b      	lsls	r3, r1, #4
    9a38:	1ac0      	subs	r0, r0, r3
    9a3a:	4152      	adcs	r2, r2
    9a3c:	08c3      	lsrs	r3, r0, #3
    9a3e:	428b      	cmp	r3, r1
    9a40:	d301      	bcc.n	9a46 <__aeabi_idiv+0xde>
    9a42:	00cb      	lsls	r3, r1, #3
    9a44:	1ac0      	subs	r0, r0, r3
    9a46:	4152      	adcs	r2, r2
    9a48:	0883      	lsrs	r3, r0, #2
    9a4a:	428b      	cmp	r3, r1
    9a4c:	d301      	bcc.n	9a52 <__aeabi_idiv+0xea>
    9a4e:	008b      	lsls	r3, r1, #2
    9a50:	1ac0      	subs	r0, r0, r3
    9a52:	4152      	adcs	r2, r2
    9a54:	0843      	lsrs	r3, r0, #1
    9a56:	428b      	cmp	r3, r1
    9a58:	d301      	bcc.n	9a5e <__aeabi_idiv+0xf6>
    9a5a:	004b      	lsls	r3, r1, #1
    9a5c:	1ac0      	subs	r0, r0, r3
    9a5e:	4152      	adcs	r2, r2
    9a60:	1a41      	subs	r1, r0, r1
    9a62:	d200      	bcs.n	9a66 <__aeabi_idiv+0xfe>
    9a64:	4601      	mov	r1, r0
    9a66:	4152      	adcs	r2, r2
    9a68:	4610      	mov	r0, r2
    9a6a:	4770      	bx	lr
    9a6c:	e05d      	b.n	9b2a <__aeabi_idiv+0x1c2>
    9a6e:	0fca      	lsrs	r2, r1, #31
    9a70:	d000      	beq.n	9a74 <__aeabi_idiv+0x10c>
    9a72:	4249      	negs	r1, r1
    9a74:	1003      	asrs	r3, r0, #32
    9a76:	d300      	bcc.n	9a7a <__aeabi_idiv+0x112>
    9a78:	4240      	negs	r0, r0
    9a7a:	4053      	eors	r3, r2
    9a7c:	2200      	movs	r2, #0
    9a7e:	469c      	mov	ip, r3
    9a80:	0903      	lsrs	r3, r0, #4
    9a82:	428b      	cmp	r3, r1
    9a84:	d32d      	bcc.n	9ae2 <__aeabi_idiv+0x17a>
    9a86:	0a03      	lsrs	r3, r0, #8
    9a88:	428b      	cmp	r3, r1
    9a8a:	d312      	bcc.n	9ab2 <__aeabi_idiv+0x14a>
    9a8c:	22fc      	movs	r2, #252	; 0xfc
    9a8e:	0189      	lsls	r1, r1, #6
    9a90:	ba12      	rev	r2, r2
    9a92:	0a03      	lsrs	r3, r0, #8
    9a94:	428b      	cmp	r3, r1
    9a96:	d30c      	bcc.n	9ab2 <__aeabi_idiv+0x14a>
    9a98:	0189      	lsls	r1, r1, #6
    9a9a:	1192      	asrs	r2, r2, #6
    9a9c:	428b      	cmp	r3, r1
    9a9e:	d308      	bcc.n	9ab2 <__aeabi_idiv+0x14a>
    9aa0:	0189      	lsls	r1, r1, #6
    9aa2:	1192      	asrs	r2, r2, #6
    9aa4:	428b      	cmp	r3, r1
    9aa6:	d304      	bcc.n	9ab2 <__aeabi_idiv+0x14a>
    9aa8:	0189      	lsls	r1, r1, #6
    9aaa:	d03a      	beq.n	9b22 <__aeabi_idiv+0x1ba>
    9aac:	1192      	asrs	r2, r2, #6
    9aae:	e000      	b.n	9ab2 <__aeabi_idiv+0x14a>
    9ab0:	0989      	lsrs	r1, r1, #6
    9ab2:	09c3      	lsrs	r3, r0, #7
    9ab4:	428b      	cmp	r3, r1
    9ab6:	d301      	bcc.n	9abc <__aeabi_idiv+0x154>
    9ab8:	01cb      	lsls	r3, r1, #7
    9aba:	1ac0      	subs	r0, r0, r3
    9abc:	4152      	adcs	r2, r2
    9abe:	0983      	lsrs	r3, r0, #6
    9ac0:	428b      	cmp	r3, r1
    9ac2:	d301      	bcc.n	9ac8 <__aeabi_idiv+0x160>
    9ac4:	018b      	lsls	r3, r1, #6
    9ac6:	1ac0      	subs	r0, r0, r3
    9ac8:	4152      	adcs	r2, r2
    9aca:	0943      	lsrs	r3, r0, #5
    9acc:	428b      	cmp	r3, r1
    9ace:	d301      	bcc.n	9ad4 <__aeabi_idiv+0x16c>
    9ad0:	014b      	lsls	r3, r1, #5
    9ad2:	1ac0      	subs	r0, r0, r3
    9ad4:	4152      	adcs	r2, r2
    9ad6:	0903      	lsrs	r3, r0, #4
    9ad8:	428b      	cmp	r3, r1
    9ada:	d301      	bcc.n	9ae0 <__aeabi_idiv+0x178>
    9adc:	010b      	lsls	r3, r1, #4
    9ade:	1ac0      	subs	r0, r0, r3
    9ae0:	4152      	adcs	r2, r2
    9ae2:	08c3      	lsrs	r3, r0, #3
    9ae4:	428b      	cmp	r3, r1
    9ae6:	d301      	bcc.n	9aec <__aeabi_idiv+0x184>
    9ae8:	00cb      	lsls	r3, r1, #3
    9aea:	1ac0      	subs	r0, r0, r3
    9aec:	4152      	adcs	r2, r2
    9aee:	0883      	lsrs	r3, r0, #2
    9af0:	428b      	cmp	r3, r1
    9af2:	d301      	bcc.n	9af8 <__aeabi_idiv+0x190>
    9af4:	008b      	lsls	r3, r1, #2
    9af6:	1ac0      	subs	r0, r0, r3
    9af8:	4152      	adcs	r2, r2
    9afa:	d2d9      	bcs.n	9ab0 <__aeabi_idiv+0x148>
    9afc:	0843      	lsrs	r3, r0, #1
    9afe:	428b      	cmp	r3, r1
    9b00:	d301      	bcc.n	9b06 <__aeabi_idiv+0x19e>
    9b02:	004b      	lsls	r3, r1, #1
    9b04:	1ac0      	subs	r0, r0, r3
    9b06:	4152      	adcs	r2, r2
    9b08:	1a41      	subs	r1, r0, r1
    9b0a:	d200      	bcs.n	9b0e <__aeabi_idiv+0x1a6>
    9b0c:	4601      	mov	r1, r0
    9b0e:	4663      	mov	r3, ip
    9b10:	4152      	adcs	r2, r2
    9b12:	105b      	asrs	r3, r3, #1
    9b14:	4610      	mov	r0, r2
    9b16:	d301      	bcc.n	9b1c <__aeabi_idiv+0x1b4>
    9b18:	4240      	negs	r0, r0
    9b1a:	2b00      	cmp	r3, #0
    9b1c:	d500      	bpl.n	9b20 <__aeabi_idiv+0x1b8>
    9b1e:	4249      	negs	r1, r1
    9b20:	4770      	bx	lr
    9b22:	4663      	mov	r3, ip
    9b24:	105b      	asrs	r3, r3, #1
    9b26:	d300      	bcc.n	9b2a <__aeabi_idiv+0x1c2>
    9b28:	4240      	negs	r0, r0
    9b2a:	b501      	push	{r0, lr}
    9b2c:	2000      	movs	r0, #0
    9b2e:	f000 f805 	bl	9b3c <__aeabi_idiv0>
    9b32:	bd02      	pop	{r1, pc}

00009b34 <__aeabi_idivmod>:
    9b34:	2900      	cmp	r1, #0
    9b36:	d0f8      	beq.n	9b2a <__aeabi_idiv+0x1c2>
    9b38:	e716      	b.n	9968 <__aeabi_idiv>
    9b3a:	4770      	bx	lr

00009b3c <__aeabi_idiv0>:
    9b3c:	4770      	bx	lr
    9b3e:	46c0      	nop			; (mov r8, r8)

00009b40 <__aeabi_lmul>:
    9b40:	b5f0      	push	{r4, r5, r6, r7, lr}
    9b42:	464f      	mov	r7, r9
    9b44:	4646      	mov	r6, r8
    9b46:	b4c0      	push	{r6, r7}
    9b48:	0416      	lsls	r6, r2, #16
    9b4a:	0c36      	lsrs	r6, r6, #16
    9b4c:	4699      	mov	r9, r3
    9b4e:	0033      	movs	r3, r6
    9b50:	0405      	lsls	r5, r0, #16
    9b52:	0c2c      	lsrs	r4, r5, #16
    9b54:	0c07      	lsrs	r7, r0, #16
    9b56:	0c15      	lsrs	r5, r2, #16
    9b58:	4363      	muls	r3, r4
    9b5a:	437e      	muls	r6, r7
    9b5c:	436f      	muls	r7, r5
    9b5e:	4365      	muls	r5, r4
    9b60:	0c1c      	lsrs	r4, r3, #16
    9b62:	19ad      	adds	r5, r5, r6
    9b64:	1964      	adds	r4, r4, r5
    9b66:	469c      	mov	ip, r3
    9b68:	42a6      	cmp	r6, r4
    9b6a:	d903      	bls.n	9b74 <__aeabi_lmul+0x34>
    9b6c:	2380      	movs	r3, #128	; 0x80
    9b6e:	025b      	lsls	r3, r3, #9
    9b70:	4698      	mov	r8, r3
    9b72:	4447      	add	r7, r8
    9b74:	4663      	mov	r3, ip
    9b76:	0c25      	lsrs	r5, r4, #16
    9b78:	19ef      	adds	r7, r5, r7
    9b7a:	041d      	lsls	r5, r3, #16
    9b7c:	464b      	mov	r3, r9
    9b7e:	434a      	muls	r2, r1
    9b80:	4343      	muls	r3, r0
    9b82:	0c2d      	lsrs	r5, r5, #16
    9b84:	0424      	lsls	r4, r4, #16
    9b86:	1964      	adds	r4, r4, r5
    9b88:	1899      	adds	r1, r3, r2
    9b8a:	19c9      	adds	r1, r1, r7
    9b8c:	0020      	movs	r0, r4
    9b8e:	bc0c      	pop	{r2, r3}
    9b90:	4690      	mov	r8, r2
    9b92:	4699      	mov	r9, r3
    9b94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9b96:	46c0      	nop			; (mov r8, r8)

00009b98 <__libc_init_array>:
    9b98:	4b0e      	ldr	r3, [pc, #56]	; (9bd4 <__libc_init_array+0x3c>)
    9b9a:	b570      	push	{r4, r5, r6, lr}
    9b9c:	2500      	movs	r5, #0
    9b9e:	001e      	movs	r6, r3
    9ba0:	4c0d      	ldr	r4, [pc, #52]	; (9bd8 <__libc_init_array+0x40>)
    9ba2:	1ae4      	subs	r4, r4, r3
    9ba4:	10a4      	asrs	r4, r4, #2
    9ba6:	42a5      	cmp	r5, r4
    9ba8:	d004      	beq.n	9bb4 <__libc_init_array+0x1c>
    9baa:	00ab      	lsls	r3, r5, #2
    9bac:	58f3      	ldr	r3, [r6, r3]
    9bae:	4798      	blx	r3
    9bb0:	3501      	adds	r5, #1
    9bb2:	e7f8      	b.n	9ba6 <__libc_init_array+0xe>
    9bb4:	f001 fc12 	bl	b3dc <_init>
    9bb8:	4b08      	ldr	r3, [pc, #32]	; (9bdc <__libc_init_array+0x44>)
    9bba:	2500      	movs	r5, #0
    9bbc:	001e      	movs	r6, r3
    9bbe:	4c08      	ldr	r4, [pc, #32]	; (9be0 <__libc_init_array+0x48>)
    9bc0:	1ae4      	subs	r4, r4, r3
    9bc2:	10a4      	asrs	r4, r4, #2
    9bc4:	42a5      	cmp	r5, r4
    9bc6:	d004      	beq.n	9bd2 <__libc_init_array+0x3a>
    9bc8:	00ab      	lsls	r3, r5, #2
    9bca:	58f3      	ldr	r3, [r6, r3]
    9bcc:	4798      	blx	r3
    9bce:	3501      	adds	r5, #1
    9bd0:	e7f8      	b.n	9bc4 <__libc_init_array+0x2c>
    9bd2:	bd70      	pop	{r4, r5, r6, pc}
    9bd4:	0000b3e8 	.word	0x0000b3e8
    9bd8:	0000b3e8 	.word	0x0000b3e8
    9bdc:	0000b3e8 	.word	0x0000b3e8
    9be0:	0000b3ec 	.word	0x0000b3ec

00009be4 <memcpy>:
    9be4:	2300      	movs	r3, #0
    9be6:	b510      	push	{r4, lr}
    9be8:	429a      	cmp	r2, r3
    9bea:	d003      	beq.n	9bf4 <memcpy+0x10>
    9bec:	5ccc      	ldrb	r4, [r1, r3]
    9bee:	54c4      	strb	r4, [r0, r3]
    9bf0:	3301      	adds	r3, #1
    9bf2:	e7f9      	b.n	9be8 <memcpy+0x4>
    9bf4:	bd10      	pop	{r4, pc}

00009bf6 <memset>:
    9bf6:	0003      	movs	r3, r0
    9bf8:	1882      	adds	r2, r0, r2
    9bfa:	4293      	cmp	r3, r2
    9bfc:	d002      	beq.n	9c04 <memset+0xe>
    9bfe:	7019      	strb	r1, [r3, #0]
    9c00:	3301      	adds	r3, #1
    9c02:	e7fa      	b.n	9bfa <memset+0x4>
    9c04:	4770      	bx	lr
	...

00009c08 <iprintf>:
    9c08:	b40f      	push	{r0, r1, r2, r3}
    9c0a:	4b0b      	ldr	r3, [pc, #44]	; (9c38 <iprintf+0x30>)
    9c0c:	b513      	push	{r0, r1, r4, lr}
    9c0e:	681c      	ldr	r4, [r3, #0]
    9c10:	2c00      	cmp	r4, #0
    9c12:	d005      	beq.n	9c20 <iprintf+0x18>
    9c14:	69a3      	ldr	r3, [r4, #24]
    9c16:	2b00      	cmp	r3, #0
    9c18:	d102      	bne.n	9c20 <iprintf+0x18>
    9c1a:	0020      	movs	r0, r4
    9c1c:	f000 faf6 	bl	a20c <__sinit>
    9c20:	ab05      	add	r3, sp, #20
    9c22:	9a04      	ldr	r2, [sp, #16]
    9c24:	68a1      	ldr	r1, [r4, #8]
    9c26:	0020      	movs	r0, r4
    9c28:	9301      	str	r3, [sp, #4]
    9c2a:	f000 fcb5 	bl	a598 <_vfiprintf_r>
    9c2e:	bc16      	pop	{r1, r2, r4}
    9c30:	bc08      	pop	{r3}
    9c32:	b004      	add	sp, #16
    9c34:	4718      	bx	r3
    9c36:	46c0      	nop			; (mov r8, r8)
    9c38:	2000006c 	.word	0x2000006c

00009c3c <_puts_r>:
    9c3c:	b570      	push	{r4, r5, r6, lr}
    9c3e:	0005      	movs	r5, r0
    9c40:	000e      	movs	r6, r1
    9c42:	2800      	cmp	r0, #0
    9c44:	d004      	beq.n	9c50 <_puts_r+0x14>
    9c46:	6983      	ldr	r3, [r0, #24]
    9c48:	2b00      	cmp	r3, #0
    9c4a:	d101      	bne.n	9c50 <_puts_r+0x14>
    9c4c:	f000 fade 	bl	a20c <__sinit>
    9c50:	69ab      	ldr	r3, [r5, #24]
    9c52:	68ac      	ldr	r4, [r5, #8]
    9c54:	2b00      	cmp	r3, #0
    9c56:	d102      	bne.n	9c5e <_puts_r+0x22>
    9c58:	0028      	movs	r0, r5
    9c5a:	f000 fad7 	bl	a20c <__sinit>
    9c5e:	4b25      	ldr	r3, [pc, #148]	; (9cf4 <_puts_r+0xb8>)
    9c60:	429c      	cmp	r4, r3
    9c62:	d101      	bne.n	9c68 <_puts_r+0x2c>
    9c64:	686c      	ldr	r4, [r5, #4]
    9c66:	e008      	b.n	9c7a <_puts_r+0x3e>
    9c68:	4b23      	ldr	r3, [pc, #140]	; (9cf8 <_puts_r+0xbc>)
    9c6a:	429c      	cmp	r4, r3
    9c6c:	d101      	bne.n	9c72 <_puts_r+0x36>
    9c6e:	68ac      	ldr	r4, [r5, #8]
    9c70:	e003      	b.n	9c7a <_puts_r+0x3e>
    9c72:	4b22      	ldr	r3, [pc, #136]	; (9cfc <_puts_r+0xc0>)
    9c74:	429c      	cmp	r4, r3
    9c76:	d100      	bne.n	9c7a <_puts_r+0x3e>
    9c78:	68ec      	ldr	r4, [r5, #12]
    9c7a:	89a3      	ldrh	r3, [r4, #12]
    9c7c:	071b      	lsls	r3, r3, #28
    9c7e:	d502      	bpl.n	9c86 <_puts_r+0x4a>
    9c80:	6923      	ldr	r3, [r4, #16]
    9c82:	2b00      	cmp	r3, #0
    9c84:	d111      	bne.n	9caa <_puts_r+0x6e>
    9c86:	0021      	movs	r1, r4
    9c88:	0028      	movs	r0, r5
    9c8a:	f000 f955 	bl	9f38 <__swsetup_r>
    9c8e:	2800      	cmp	r0, #0
    9c90:	d00b      	beq.n	9caa <_puts_r+0x6e>
    9c92:	2001      	movs	r0, #1
    9c94:	4240      	negs	r0, r0
    9c96:	e02b      	b.n	9cf0 <_puts_r+0xb4>
    9c98:	3b01      	subs	r3, #1
    9c9a:	3601      	adds	r6, #1
    9c9c:	60a3      	str	r3, [r4, #8]
    9c9e:	2b00      	cmp	r3, #0
    9ca0:	db08      	blt.n	9cb4 <_puts_r+0x78>
    9ca2:	6823      	ldr	r3, [r4, #0]
    9ca4:	1c5a      	adds	r2, r3, #1
    9ca6:	6022      	str	r2, [r4, #0]
    9ca8:	7019      	strb	r1, [r3, #0]
    9caa:	7831      	ldrb	r1, [r6, #0]
    9cac:	68a3      	ldr	r3, [r4, #8]
    9cae:	2900      	cmp	r1, #0
    9cb0:	d1f2      	bne.n	9c98 <_puts_r+0x5c>
    9cb2:	e00b      	b.n	9ccc <_puts_r+0x90>
    9cb4:	69a2      	ldr	r2, [r4, #24]
    9cb6:	4293      	cmp	r3, r2
    9cb8:	db01      	blt.n	9cbe <_puts_r+0x82>
    9cba:	290a      	cmp	r1, #10
    9cbc:	d1f1      	bne.n	9ca2 <_puts_r+0x66>
    9cbe:	0022      	movs	r2, r4
    9cc0:	0028      	movs	r0, r5
    9cc2:	f000 f8e1 	bl	9e88 <__swbuf_r>
    9cc6:	1c43      	adds	r3, r0, #1
    9cc8:	d1ef      	bne.n	9caa <_puts_r+0x6e>
    9cca:	e7e2      	b.n	9c92 <_puts_r+0x56>
    9ccc:	3b01      	subs	r3, #1
    9cce:	60a3      	str	r3, [r4, #8]
    9cd0:	2b00      	cmp	r3, #0
    9cd2:	da08      	bge.n	9ce6 <_puts_r+0xaa>
    9cd4:	0022      	movs	r2, r4
    9cd6:	310a      	adds	r1, #10
    9cd8:	0028      	movs	r0, r5
    9cda:	f000 f8d5 	bl	9e88 <__swbuf_r>
    9cde:	1c43      	adds	r3, r0, #1
    9ce0:	d0d7      	beq.n	9c92 <_puts_r+0x56>
    9ce2:	200a      	movs	r0, #10
    9ce4:	e004      	b.n	9cf0 <_puts_r+0xb4>
    9ce6:	200a      	movs	r0, #10
    9ce8:	6823      	ldr	r3, [r4, #0]
    9cea:	1c5a      	adds	r2, r3, #1
    9cec:	6022      	str	r2, [r4, #0]
    9cee:	7018      	strb	r0, [r3, #0]
    9cf0:	bd70      	pop	{r4, r5, r6, pc}
    9cf2:	46c0      	nop			; (mov r8, r8)
    9cf4:	0000b348 	.word	0x0000b348
    9cf8:	0000b368 	.word	0x0000b368
    9cfc:	0000b388 	.word	0x0000b388

00009d00 <puts>:
    9d00:	b510      	push	{r4, lr}
    9d02:	4b03      	ldr	r3, [pc, #12]	; (9d10 <puts+0x10>)
    9d04:	0001      	movs	r1, r0
    9d06:	6818      	ldr	r0, [r3, #0]
    9d08:	f7ff ff98 	bl	9c3c <_puts_r>
    9d0c:	bd10      	pop	{r4, pc}
    9d0e:	46c0      	nop			; (mov r8, r8)
    9d10:	2000006c 	.word	0x2000006c

00009d14 <setbuf>:
    9d14:	424a      	negs	r2, r1
    9d16:	414a      	adcs	r2, r1
    9d18:	2380      	movs	r3, #128	; 0x80
    9d1a:	b510      	push	{r4, lr}
    9d1c:	0052      	lsls	r2, r2, #1
    9d1e:	00db      	lsls	r3, r3, #3
    9d20:	f000 f802 	bl	9d28 <setvbuf>
    9d24:	bd10      	pop	{r4, pc}
	...

00009d28 <setvbuf>:
    9d28:	b5f0      	push	{r4, r5, r6, r7, lr}
    9d2a:	001d      	movs	r5, r3
    9d2c:	4b51      	ldr	r3, [pc, #324]	; (9e74 <setvbuf+0x14c>)
    9d2e:	b085      	sub	sp, #20
    9d30:	681e      	ldr	r6, [r3, #0]
    9d32:	0004      	movs	r4, r0
    9d34:	000f      	movs	r7, r1
    9d36:	9200      	str	r2, [sp, #0]
    9d38:	2e00      	cmp	r6, #0
    9d3a:	d005      	beq.n	9d48 <setvbuf+0x20>
    9d3c:	69b3      	ldr	r3, [r6, #24]
    9d3e:	2b00      	cmp	r3, #0
    9d40:	d102      	bne.n	9d48 <setvbuf+0x20>
    9d42:	0030      	movs	r0, r6
    9d44:	f000 fa62 	bl	a20c <__sinit>
    9d48:	4b4b      	ldr	r3, [pc, #300]	; (9e78 <setvbuf+0x150>)
    9d4a:	429c      	cmp	r4, r3
    9d4c:	d101      	bne.n	9d52 <setvbuf+0x2a>
    9d4e:	6874      	ldr	r4, [r6, #4]
    9d50:	e008      	b.n	9d64 <setvbuf+0x3c>
    9d52:	4b4a      	ldr	r3, [pc, #296]	; (9e7c <setvbuf+0x154>)
    9d54:	429c      	cmp	r4, r3
    9d56:	d101      	bne.n	9d5c <setvbuf+0x34>
    9d58:	68b4      	ldr	r4, [r6, #8]
    9d5a:	e003      	b.n	9d64 <setvbuf+0x3c>
    9d5c:	4b48      	ldr	r3, [pc, #288]	; (9e80 <setvbuf+0x158>)
    9d5e:	429c      	cmp	r4, r3
    9d60:	d100      	bne.n	9d64 <setvbuf+0x3c>
    9d62:	68f4      	ldr	r4, [r6, #12]
    9d64:	9b00      	ldr	r3, [sp, #0]
    9d66:	2b02      	cmp	r3, #2
    9d68:	d005      	beq.n	9d76 <setvbuf+0x4e>
    9d6a:	2b01      	cmp	r3, #1
    9d6c:	d900      	bls.n	9d70 <setvbuf+0x48>
    9d6e:	e07c      	b.n	9e6a <setvbuf+0x142>
    9d70:	2d00      	cmp	r5, #0
    9d72:	da00      	bge.n	9d76 <setvbuf+0x4e>
    9d74:	e079      	b.n	9e6a <setvbuf+0x142>
    9d76:	0021      	movs	r1, r4
    9d78:	0030      	movs	r0, r6
    9d7a:	f000 f9d9 	bl	a130 <_fflush_r>
    9d7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    9d80:	2900      	cmp	r1, #0
    9d82:	d008      	beq.n	9d96 <setvbuf+0x6e>
    9d84:	0023      	movs	r3, r4
    9d86:	3344      	adds	r3, #68	; 0x44
    9d88:	4299      	cmp	r1, r3
    9d8a:	d002      	beq.n	9d92 <setvbuf+0x6a>
    9d8c:	0030      	movs	r0, r6
    9d8e:	f000 fb3f 	bl	a410 <_free_r>
    9d92:	2300      	movs	r3, #0
    9d94:	6363      	str	r3, [r4, #52]	; 0x34
    9d96:	2300      	movs	r3, #0
    9d98:	61a3      	str	r3, [r4, #24]
    9d9a:	6063      	str	r3, [r4, #4]
    9d9c:	89a3      	ldrh	r3, [r4, #12]
    9d9e:	061b      	lsls	r3, r3, #24
    9da0:	d503      	bpl.n	9daa <setvbuf+0x82>
    9da2:	6921      	ldr	r1, [r4, #16]
    9da4:	0030      	movs	r0, r6
    9da6:	f000 fb33 	bl	a410 <_free_r>
    9daa:	89a2      	ldrh	r2, [r4, #12]
    9dac:	4b35      	ldr	r3, [pc, #212]	; (9e84 <setvbuf+0x15c>)
    9dae:	4013      	ands	r3, r2
    9db0:	81a3      	strh	r3, [r4, #12]
    9db2:	9b00      	ldr	r3, [sp, #0]
    9db4:	2b02      	cmp	r3, #2
    9db6:	d021      	beq.n	9dfc <setvbuf+0xd4>
    9db8:	ab03      	add	r3, sp, #12
    9dba:	aa02      	add	r2, sp, #8
    9dbc:	0021      	movs	r1, r4
    9dbe:	0030      	movs	r0, r6
    9dc0:	f000 fab8 	bl	a334 <__swhatbuf_r>
    9dc4:	89a3      	ldrh	r3, [r4, #12]
    9dc6:	4318      	orrs	r0, r3
    9dc8:	81a0      	strh	r0, [r4, #12]
    9dca:	2d00      	cmp	r5, #0
    9dcc:	d101      	bne.n	9dd2 <setvbuf+0xaa>
    9dce:	9d02      	ldr	r5, [sp, #8]
    9dd0:	e001      	b.n	9dd6 <setvbuf+0xae>
    9dd2:	2f00      	cmp	r7, #0
    9dd4:	d125      	bne.n	9e22 <setvbuf+0xfa>
    9dd6:	0028      	movs	r0, r5
    9dd8:	f000 fb10 	bl	a3fc <malloc>
    9ddc:	9501      	str	r5, [sp, #4]
    9dde:	1e07      	subs	r7, r0, #0
    9de0:	d11a      	bne.n	9e18 <setvbuf+0xf0>
    9de2:	9b02      	ldr	r3, [sp, #8]
    9de4:	9301      	str	r3, [sp, #4]
    9de6:	42ab      	cmp	r3, r5
    9de8:	d102      	bne.n	9df0 <setvbuf+0xc8>
    9dea:	2001      	movs	r0, #1
    9dec:	4240      	negs	r0, r0
    9dee:	e006      	b.n	9dfe <setvbuf+0xd6>
    9df0:	9801      	ldr	r0, [sp, #4]
    9df2:	f000 fb03 	bl	a3fc <malloc>
    9df6:	1e07      	subs	r7, r0, #0
    9df8:	d10e      	bne.n	9e18 <setvbuf+0xf0>
    9dfa:	e7f6      	b.n	9dea <setvbuf+0xc2>
    9dfc:	2000      	movs	r0, #0
    9dfe:	2202      	movs	r2, #2
    9e00:	89a3      	ldrh	r3, [r4, #12]
    9e02:	4313      	orrs	r3, r2
    9e04:	81a3      	strh	r3, [r4, #12]
    9e06:	2300      	movs	r3, #0
    9e08:	60a3      	str	r3, [r4, #8]
    9e0a:	0023      	movs	r3, r4
    9e0c:	3347      	adds	r3, #71	; 0x47
    9e0e:	6023      	str	r3, [r4, #0]
    9e10:	6123      	str	r3, [r4, #16]
    9e12:	2301      	movs	r3, #1
    9e14:	6163      	str	r3, [r4, #20]
    9e16:	e02a      	b.n	9e6e <setvbuf+0x146>
    9e18:	2280      	movs	r2, #128	; 0x80
    9e1a:	89a3      	ldrh	r3, [r4, #12]
    9e1c:	9d01      	ldr	r5, [sp, #4]
    9e1e:	4313      	orrs	r3, r2
    9e20:	81a3      	strh	r3, [r4, #12]
    9e22:	69b3      	ldr	r3, [r6, #24]
    9e24:	2b00      	cmp	r3, #0
    9e26:	d102      	bne.n	9e2e <setvbuf+0x106>
    9e28:	0030      	movs	r0, r6
    9e2a:	f000 f9ef 	bl	a20c <__sinit>
    9e2e:	9b00      	ldr	r3, [sp, #0]
    9e30:	2b01      	cmp	r3, #1
    9e32:	d103      	bne.n	9e3c <setvbuf+0x114>
    9e34:	89a3      	ldrh	r3, [r4, #12]
    9e36:	9a00      	ldr	r2, [sp, #0]
    9e38:	431a      	orrs	r2, r3
    9e3a:	81a2      	strh	r2, [r4, #12]
    9e3c:	2308      	movs	r3, #8
    9e3e:	89a2      	ldrh	r2, [r4, #12]
    9e40:	6027      	str	r7, [r4, #0]
    9e42:	4013      	ands	r3, r2
    9e44:	6127      	str	r7, [r4, #16]
    9e46:	6165      	str	r5, [r4, #20]
    9e48:	1e18      	subs	r0, r3, #0
    9e4a:	d00c      	beq.n	9e66 <setvbuf+0x13e>
    9e4c:	2301      	movs	r3, #1
    9e4e:	401a      	ands	r2, r3
    9e50:	2300      	movs	r3, #0
    9e52:	1e10      	subs	r0, r2, #0
    9e54:	4298      	cmp	r0, r3
    9e56:	d004      	beq.n	9e62 <setvbuf+0x13a>
    9e58:	426d      	negs	r5, r5
    9e5a:	60a3      	str	r3, [r4, #8]
    9e5c:	61a5      	str	r5, [r4, #24]
    9e5e:	0018      	movs	r0, r3
    9e60:	e005      	b.n	9e6e <setvbuf+0x146>
    9e62:	60a5      	str	r5, [r4, #8]
    9e64:	e003      	b.n	9e6e <setvbuf+0x146>
    9e66:	60a3      	str	r3, [r4, #8]
    9e68:	e001      	b.n	9e6e <setvbuf+0x146>
    9e6a:	2001      	movs	r0, #1
    9e6c:	4240      	negs	r0, r0
    9e6e:	b005      	add	sp, #20
    9e70:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9e72:	46c0      	nop			; (mov r8, r8)
    9e74:	2000006c 	.word	0x2000006c
    9e78:	0000b348 	.word	0x0000b348
    9e7c:	0000b368 	.word	0x0000b368
    9e80:	0000b388 	.word	0x0000b388
    9e84:	fffff35c 	.word	0xfffff35c

00009e88 <__swbuf_r>:
    9e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9e8a:	0005      	movs	r5, r0
    9e8c:	000f      	movs	r7, r1
    9e8e:	0014      	movs	r4, r2
    9e90:	2800      	cmp	r0, #0
    9e92:	d004      	beq.n	9e9e <__swbuf_r+0x16>
    9e94:	6983      	ldr	r3, [r0, #24]
    9e96:	2b00      	cmp	r3, #0
    9e98:	d101      	bne.n	9e9e <__swbuf_r+0x16>
    9e9a:	f000 f9b7 	bl	a20c <__sinit>
    9e9e:	4b23      	ldr	r3, [pc, #140]	; (9f2c <__swbuf_r+0xa4>)
    9ea0:	429c      	cmp	r4, r3
    9ea2:	d101      	bne.n	9ea8 <__swbuf_r+0x20>
    9ea4:	686c      	ldr	r4, [r5, #4]
    9ea6:	e008      	b.n	9eba <__swbuf_r+0x32>
    9ea8:	4b21      	ldr	r3, [pc, #132]	; (9f30 <__swbuf_r+0xa8>)
    9eaa:	429c      	cmp	r4, r3
    9eac:	d101      	bne.n	9eb2 <__swbuf_r+0x2a>
    9eae:	68ac      	ldr	r4, [r5, #8]
    9eb0:	e003      	b.n	9eba <__swbuf_r+0x32>
    9eb2:	4b20      	ldr	r3, [pc, #128]	; (9f34 <__swbuf_r+0xac>)
    9eb4:	429c      	cmp	r4, r3
    9eb6:	d100      	bne.n	9eba <__swbuf_r+0x32>
    9eb8:	68ec      	ldr	r4, [r5, #12]
    9eba:	69a3      	ldr	r3, [r4, #24]
    9ebc:	60a3      	str	r3, [r4, #8]
    9ebe:	89a3      	ldrh	r3, [r4, #12]
    9ec0:	071b      	lsls	r3, r3, #28
    9ec2:	d50a      	bpl.n	9eda <__swbuf_r+0x52>
    9ec4:	6923      	ldr	r3, [r4, #16]
    9ec6:	2b00      	cmp	r3, #0
    9ec8:	d007      	beq.n	9eda <__swbuf_r+0x52>
    9eca:	6823      	ldr	r3, [r4, #0]
    9ecc:	6922      	ldr	r2, [r4, #16]
    9ece:	b2fe      	uxtb	r6, r7
    9ed0:	1a98      	subs	r0, r3, r2
    9ed2:	6963      	ldr	r3, [r4, #20]
    9ed4:	4298      	cmp	r0, r3
    9ed6:	db0f      	blt.n	9ef8 <__swbuf_r+0x70>
    9ed8:	e008      	b.n	9eec <__swbuf_r+0x64>
    9eda:	0021      	movs	r1, r4
    9edc:	0028      	movs	r0, r5
    9ede:	f000 f82b 	bl	9f38 <__swsetup_r>
    9ee2:	2800      	cmp	r0, #0
    9ee4:	d0f1      	beq.n	9eca <__swbuf_r+0x42>
    9ee6:	2001      	movs	r0, #1
    9ee8:	4240      	negs	r0, r0
    9eea:	e01d      	b.n	9f28 <__swbuf_r+0xa0>
    9eec:	0021      	movs	r1, r4
    9eee:	0028      	movs	r0, r5
    9ef0:	f000 f91e 	bl	a130 <_fflush_r>
    9ef4:	2800      	cmp	r0, #0
    9ef6:	d1f6      	bne.n	9ee6 <__swbuf_r+0x5e>
    9ef8:	68a3      	ldr	r3, [r4, #8]
    9efa:	3001      	adds	r0, #1
    9efc:	3b01      	subs	r3, #1
    9efe:	60a3      	str	r3, [r4, #8]
    9f00:	6823      	ldr	r3, [r4, #0]
    9f02:	1c5a      	adds	r2, r3, #1
    9f04:	6022      	str	r2, [r4, #0]
    9f06:	701f      	strb	r7, [r3, #0]
    9f08:	6963      	ldr	r3, [r4, #20]
    9f0a:	4298      	cmp	r0, r3
    9f0c:	d005      	beq.n	9f1a <__swbuf_r+0x92>
    9f0e:	89a3      	ldrh	r3, [r4, #12]
    9f10:	0030      	movs	r0, r6
    9f12:	07db      	lsls	r3, r3, #31
    9f14:	d508      	bpl.n	9f28 <__swbuf_r+0xa0>
    9f16:	2e0a      	cmp	r6, #10
    9f18:	d106      	bne.n	9f28 <__swbuf_r+0xa0>
    9f1a:	0021      	movs	r1, r4
    9f1c:	0028      	movs	r0, r5
    9f1e:	f000 f907 	bl	a130 <_fflush_r>
    9f22:	2800      	cmp	r0, #0
    9f24:	d1df      	bne.n	9ee6 <__swbuf_r+0x5e>
    9f26:	0030      	movs	r0, r6
    9f28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9f2a:	46c0      	nop			; (mov r8, r8)
    9f2c:	0000b348 	.word	0x0000b348
    9f30:	0000b368 	.word	0x0000b368
    9f34:	0000b388 	.word	0x0000b388

00009f38 <__swsetup_r>:
    9f38:	4b36      	ldr	r3, [pc, #216]	; (a014 <__swsetup_r+0xdc>)
    9f3a:	b570      	push	{r4, r5, r6, lr}
    9f3c:	681d      	ldr	r5, [r3, #0]
    9f3e:	0006      	movs	r6, r0
    9f40:	000c      	movs	r4, r1
    9f42:	2d00      	cmp	r5, #0
    9f44:	d005      	beq.n	9f52 <__swsetup_r+0x1a>
    9f46:	69ab      	ldr	r3, [r5, #24]
    9f48:	2b00      	cmp	r3, #0
    9f4a:	d102      	bne.n	9f52 <__swsetup_r+0x1a>
    9f4c:	0028      	movs	r0, r5
    9f4e:	f000 f95d 	bl	a20c <__sinit>
    9f52:	4b31      	ldr	r3, [pc, #196]	; (a018 <__swsetup_r+0xe0>)
    9f54:	429c      	cmp	r4, r3
    9f56:	d101      	bne.n	9f5c <__swsetup_r+0x24>
    9f58:	686c      	ldr	r4, [r5, #4]
    9f5a:	e008      	b.n	9f6e <__swsetup_r+0x36>
    9f5c:	4b2f      	ldr	r3, [pc, #188]	; (a01c <__swsetup_r+0xe4>)
    9f5e:	429c      	cmp	r4, r3
    9f60:	d101      	bne.n	9f66 <__swsetup_r+0x2e>
    9f62:	68ac      	ldr	r4, [r5, #8]
    9f64:	e003      	b.n	9f6e <__swsetup_r+0x36>
    9f66:	4b2e      	ldr	r3, [pc, #184]	; (a020 <__swsetup_r+0xe8>)
    9f68:	429c      	cmp	r4, r3
    9f6a:	d100      	bne.n	9f6e <__swsetup_r+0x36>
    9f6c:	68ec      	ldr	r4, [r5, #12]
    9f6e:	220c      	movs	r2, #12
    9f70:	5ea3      	ldrsh	r3, [r4, r2]
    9f72:	b29a      	uxth	r2, r3
    9f74:	0711      	lsls	r1, r2, #28
    9f76:	d423      	bmi.n	9fc0 <__swsetup_r+0x88>
    9f78:	06d1      	lsls	r1, r2, #27
    9f7a:	d407      	bmi.n	9f8c <__swsetup_r+0x54>
    9f7c:	2209      	movs	r2, #9
    9f7e:	2001      	movs	r0, #1
    9f80:	6032      	str	r2, [r6, #0]
    9f82:	3237      	adds	r2, #55	; 0x37
    9f84:	4313      	orrs	r3, r2
    9f86:	81a3      	strh	r3, [r4, #12]
    9f88:	4240      	negs	r0, r0
    9f8a:	e042      	b.n	a012 <__swsetup_r+0xda>
    9f8c:	0753      	lsls	r3, r2, #29
    9f8e:	d513      	bpl.n	9fb8 <__swsetup_r+0x80>
    9f90:	6b61      	ldr	r1, [r4, #52]	; 0x34
    9f92:	2900      	cmp	r1, #0
    9f94:	d008      	beq.n	9fa8 <__swsetup_r+0x70>
    9f96:	0023      	movs	r3, r4
    9f98:	3344      	adds	r3, #68	; 0x44
    9f9a:	4299      	cmp	r1, r3
    9f9c:	d002      	beq.n	9fa4 <__swsetup_r+0x6c>
    9f9e:	0030      	movs	r0, r6
    9fa0:	f000 fa36 	bl	a410 <_free_r>
    9fa4:	2300      	movs	r3, #0
    9fa6:	6363      	str	r3, [r4, #52]	; 0x34
    9fa8:	2224      	movs	r2, #36	; 0x24
    9faa:	89a3      	ldrh	r3, [r4, #12]
    9fac:	4393      	bics	r3, r2
    9fae:	81a3      	strh	r3, [r4, #12]
    9fb0:	2300      	movs	r3, #0
    9fb2:	6063      	str	r3, [r4, #4]
    9fb4:	6923      	ldr	r3, [r4, #16]
    9fb6:	6023      	str	r3, [r4, #0]
    9fb8:	2208      	movs	r2, #8
    9fba:	89a3      	ldrh	r3, [r4, #12]
    9fbc:	4313      	orrs	r3, r2
    9fbe:	81a3      	strh	r3, [r4, #12]
    9fc0:	6923      	ldr	r3, [r4, #16]
    9fc2:	2b00      	cmp	r3, #0
    9fc4:	d10b      	bne.n	9fde <__swsetup_r+0xa6>
    9fc6:	23a0      	movs	r3, #160	; 0xa0
    9fc8:	89a2      	ldrh	r2, [r4, #12]
    9fca:	009b      	lsls	r3, r3, #2
    9fcc:	4013      	ands	r3, r2
    9fce:	2280      	movs	r2, #128	; 0x80
    9fd0:	0092      	lsls	r2, r2, #2
    9fd2:	4293      	cmp	r3, r2
    9fd4:	d003      	beq.n	9fde <__swsetup_r+0xa6>
    9fd6:	0021      	movs	r1, r4
    9fd8:	0030      	movs	r0, r6
    9fda:	f000 f9d1 	bl	a380 <__smakebuf_r>
    9fde:	2301      	movs	r3, #1
    9fe0:	89a2      	ldrh	r2, [r4, #12]
    9fe2:	4013      	ands	r3, r2
    9fe4:	d005      	beq.n	9ff2 <__swsetup_r+0xba>
    9fe6:	2300      	movs	r3, #0
    9fe8:	60a3      	str	r3, [r4, #8]
    9fea:	6963      	ldr	r3, [r4, #20]
    9fec:	425b      	negs	r3, r3
    9fee:	61a3      	str	r3, [r4, #24]
    9ff0:	e003      	b.n	9ffa <__swsetup_r+0xc2>
    9ff2:	0792      	lsls	r2, r2, #30
    9ff4:	d400      	bmi.n	9ff8 <__swsetup_r+0xc0>
    9ff6:	6963      	ldr	r3, [r4, #20]
    9ff8:	60a3      	str	r3, [r4, #8]
    9ffa:	2000      	movs	r0, #0
    9ffc:	6923      	ldr	r3, [r4, #16]
    9ffe:	4283      	cmp	r3, r0
    a000:	d107      	bne.n	a012 <__swsetup_r+0xda>
    a002:	220c      	movs	r2, #12
    a004:	5ea3      	ldrsh	r3, [r4, r2]
    a006:	061a      	lsls	r2, r3, #24
    a008:	d503      	bpl.n	a012 <__swsetup_r+0xda>
    a00a:	2240      	movs	r2, #64	; 0x40
    a00c:	4313      	orrs	r3, r2
    a00e:	81a3      	strh	r3, [r4, #12]
    a010:	3801      	subs	r0, #1
    a012:	bd70      	pop	{r4, r5, r6, pc}
    a014:	2000006c 	.word	0x2000006c
    a018:	0000b348 	.word	0x0000b348
    a01c:	0000b368 	.word	0x0000b368
    a020:	0000b388 	.word	0x0000b388

0000a024 <__sflush_r>:
    a024:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a026:	898a      	ldrh	r2, [r1, #12]
    a028:	0005      	movs	r5, r0
    a02a:	000c      	movs	r4, r1
    a02c:	0713      	lsls	r3, r2, #28
    a02e:	d45a      	bmi.n	a0e6 <__sflush_r+0xc2>
    a030:	684b      	ldr	r3, [r1, #4]
    a032:	2b00      	cmp	r3, #0
    a034:	dc02      	bgt.n	a03c <__sflush_r+0x18>
    a036:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    a038:	2b00      	cmp	r3, #0
    a03a:	dd19      	ble.n	a070 <__sflush_r+0x4c>
    a03c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    a03e:	2f00      	cmp	r7, #0
    a040:	d016      	beq.n	a070 <__sflush_r+0x4c>
    a042:	2300      	movs	r3, #0
    a044:	682e      	ldr	r6, [r5, #0]
    a046:	602b      	str	r3, [r5, #0]
    a048:	2380      	movs	r3, #128	; 0x80
    a04a:	015b      	lsls	r3, r3, #5
    a04c:	401a      	ands	r2, r3
    a04e:	d001      	beq.n	a054 <__sflush_r+0x30>
    a050:	6d60      	ldr	r0, [r4, #84]	; 0x54
    a052:	e014      	b.n	a07e <__sflush_r+0x5a>
    a054:	2301      	movs	r3, #1
    a056:	6a21      	ldr	r1, [r4, #32]
    a058:	0028      	movs	r0, r5
    a05a:	47b8      	blx	r7
    a05c:	1c43      	adds	r3, r0, #1
    a05e:	d10e      	bne.n	a07e <__sflush_r+0x5a>
    a060:	682b      	ldr	r3, [r5, #0]
    a062:	2b00      	cmp	r3, #0
    a064:	d00b      	beq.n	a07e <__sflush_r+0x5a>
    a066:	2b1d      	cmp	r3, #29
    a068:	d001      	beq.n	a06e <__sflush_r+0x4a>
    a06a:	2b16      	cmp	r3, #22
    a06c:	d102      	bne.n	a074 <__sflush_r+0x50>
    a06e:	602e      	str	r6, [r5, #0]
    a070:	2000      	movs	r0, #0
    a072:	e05a      	b.n	a12a <__sflush_r+0x106>
    a074:	2240      	movs	r2, #64	; 0x40
    a076:	89a3      	ldrh	r3, [r4, #12]
    a078:	4313      	orrs	r3, r2
    a07a:	81a3      	strh	r3, [r4, #12]
    a07c:	e055      	b.n	a12a <__sflush_r+0x106>
    a07e:	89a3      	ldrh	r3, [r4, #12]
    a080:	075b      	lsls	r3, r3, #29
    a082:	d506      	bpl.n	a092 <__sflush_r+0x6e>
    a084:	6863      	ldr	r3, [r4, #4]
    a086:	1ac0      	subs	r0, r0, r3
    a088:	6b63      	ldr	r3, [r4, #52]	; 0x34
    a08a:	2b00      	cmp	r3, #0
    a08c:	d001      	beq.n	a092 <__sflush_r+0x6e>
    a08e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    a090:	1ac0      	subs	r0, r0, r3
    a092:	2300      	movs	r3, #0
    a094:	0002      	movs	r2, r0
    a096:	6a21      	ldr	r1, [r4, #32]
    a098:	0028      	movs	r0, r5
    a09a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    a09c:	47b8      	blx	r7
    a09e:	89a3      	ldrh	r3, [r4, #12]
    a0a0:	1c42      	adds	r2, r0, #1
    a0a2:	d106      	bne.n	a0b2 <__sflush_r+0x8e>
    a0a4:	6829      	ldr	r1, [r5, #0]
    a0a6:	291d      	cmp	r1, #29
    a0a8:	d83a      	bhi.n	a120 <__sflush_r+0xfc>
    a0aa:	4a20      	ldr	r2, [pc, #128]	; (a12c <__sflush_r+0x108>)
    a0ac:	40ca      	lsrs	r2, r1
    a0ae:	07d2      	lsls	r2, r2, #31
    a0b0:	d536      	bpl.n	a120 <__sflush_r+0xfc>
    a0b2:	2200      	movs	r2, #0
    a0b4:	6062      	str	r2, [r4, #4]
    a0b6:	6922      	ldr	r2, [r4, #16]
    a0b8:	6022      	str	r2, [r4, #0]
    a0ba:	04db      	lsls	r3, r3, #19
    a0bc:	d505      	bpl.n	a0ca <__sflush_r+0xa6>
    a0be:	1c43      	adds	r3, r0, #1
    a0c0:	d102      	bne.n	a0c8 <__sflush_r+0xa4>
    a0c2:	682b      	ldr	r3, [r5, #0]
    a0c4:	2b00      	cmp	r3, #0
    a0c6:	d100      	bne.n	a0ca <__sflush_r+0xa6>
    a0c8:	6560      	str	r0, [r4, #84]	; 0x54
    a0ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
    a0cc:	602e      	str	r6, [r5, #0]
    a0ce:	2900      	cmp	r1, #0
    a0d0:	d0ce      	beq.n	a070 <__sflush_r+0x4c>
    a0d2:	0023      	movs	r3, r4
    a0d4:	3344      	adds	r3, #68	; 0x44
    a0d6:	4299      	cmp	r1, r3
    a0d8:	d002      	beq.n	a0e0 <__sflush_r+0xbc>
    a0da:	0028      	movs	r0, r5
    a0dc:	f000 f998 	bl	a410 <_free_r>
    a0e0:	2000      	movs	r0, #0
    a0e2:	6360      	str	r0, [r4, #52]	; 0x34
    a0e4:	e021      	b.n	a12a <__sflush_r+0x106>
    a0e6:	690f      	ldr	r7, [r1, #16]
    a0e8:	2f00      	cmp	r7, #0
    a0ea:	d0c1      	beq.n	a070 <__sflush_r+0x4c>
    a0ec:	680b      	ldr	r3, [r1, #0]
    a0ee:	600f      	str	r7, [r1, #0]
    a0f0:	1bdb      	subs	r3, r3, r7
    a0f2:	9301      	str	r3, [sp, #4]
    a0f4:	2300      	movs	r3, #0
    a0f6:	0792      	lsls	r2, r2, #30
    a0f8:	d100      	bne.n	a0fc <__sflush_r+0xd8>
    a0fa:	694b      	ldr	r3, [r1, #20]
    a0fc:	60a3      	str	r3, [r4, #8]
    a0fe:	e003      	b.n	a108 <__sflush_r+0xe4>
    a100:	9b01      	ldr	r3, [sp, #4]
    a102:	183f      	adds	r7, r7, r0
    a104:	1a1b      	subs	r3, r3, r0
    a106:	9301      	str	r3, [sp, #4]
    a108:	9b01      	ldr	r3, [sp, #4]
    a10a:	2b00      	cmp	r3, #0
    a10c:	ddb0      	ble.n	a070 <__sflush_r+0x4c>
    a10e:	9b01      	ldr	r3, [sp, #4]
    a110:	003a      	movs	r2, r7
    a112:	6a21      	ldr	r1, [r4, #32]
    a114:	0028      	movs	r0, r5
    a116:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    a118:	47b0      	blx	r6
    a11a:	2800      	cmp	r0, #0
    a11c:	dcf0      	bgt.n	a100 <__sflush_r+0xdc>
    a11e:	89a3      	ldrh	r3, [r4, #12]
    a120:	2240      	movs	r2, #64	; 0x40
    a122:	2001      	movs	r0, #1
    a124:	4313      	orrs	r3, r2
    a126:	81a3      	strh	r3, [r4, #12]
    a128:	4240      	negs	r0, r0
    a12a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    a12c:	20400001 	.word	0x20400001

0000a130 <_fflush_r>:
    a130:	690b      	ldr	r3, [r1, #16]
    a132:	b570      	push	{r4, r5, r6, lr}
    a134:	0005      	movs	r5, r0
    a136:	000c      	movs	r4, r1
    a138:	2b00      	cmp	r3, #0
    a13a:	d101      	bne.n	a140 <_fflush_r+0x10>
    a13c:	2000      	movs	r0, #0
    a13e:	e01c      	b.n	a17a <_fflush_r+0x4a>
    a140:	2800      	cmp	r0, #0
    a142:	d004      	beq.n	a14e <_fflush_r+0x1e>
    a144:	6983      	ldr	r3, [r0, #24]
    a146:	2b00      	cmp	r3, #0
    a148:	d101      	bne.n	a14e <_fflush_r+0x1e>
    a14a:	f000 f85f 	bl	a20c <__sinit>
    a14e:	4b0b      	ldr	r3, [pc, #44]	; (a17c <_fflush_r+0x4c>)
    a150:	429c      	cmp	r4, r3
    a152:	d101      	bne.n	a158 <_fflush_r+0x28>
    a154:	686c      	ldr	r4, [r5, #4]
    a156:	e008      	b.n	a16a <_fflush_r+0x3a>
    a158:	4b09      	ldr	r3, [pc, #36]	; (a180 <_fflush_r+0x50>)
    a15a:	429c      	cmp	r4, r3
    a15c:	d101      	bne.n	a162 <_fflush_r+0x32>
    a15e:	68ac      	ldr	r4, [r5, #8]
    a160:	e003      	b.n	a16a <_fflush_r+0x3a>
    a162:	4b08      	ldr	r3, [pc, #32]	; (a184 <_fflush_r+0x54>)
    a164:	429c      	cmp	r4, r3
    a166:	d100      	bne.n	a16a <_fflush_r+0x3a>
    a168:	68ec      	ldr	r4, [r5, #12]
    a16a:	220c      	movs	r2, #12
    a16c:	5ea3      	ldrsh	r3, [r4, r2]
    a16e:	2b00      	cmp	r3, #0
    a170:	d0e4      	beq.n	a13c <_fflush_r+0xc>
    a172:	0021      	movs	r1, r4
    a174:	0028      	movs	r0, r5
    a176:	f7ff ff55 	bl	a024 <__sflush_r>
    a17a:	bd70      	pop	{r4, r5, r6, pc}
    a17c:	0000b348 	.word	0x0000b348
    a180:	0000b368 	.word	0x0000b368
    a184:	0000b388 	.word	0x0000b388

0000a188 <_cleanup_r>:
    a188:	b510      	push	{r4, lr}
    a18a:	4902      	ldr	r1, [pc, #8]	; (a194 <_cleanup_r+0xc>)
    a18c:	f000 f8b0 	bl	a2f0 <_fwalk_reent>
    a190:	bd10      	pop	{r4, pc}
    a192:	46c0      	nop			; (mov r8, r8)
    a194:	0000a131 	.word	0x0000a131

0000a198 <std.isra.0>:
    a198:	2300      	movs	r3, #0
    a19a:	b510      	push	{r4, lr}
    a19c:	0004      	movs	r4, r0
    a19e:	6003      	str	r3, [r0, #0]
    a1a0:	6043      	str	r3, [r0, #4]
    a1a2:	6083      	str	r3, [r0, #8]
    a1a4:	8181      	strh	r1, [r0, #12]
    a1a6:	6643      	str	r3, [r0, #100]	; 0x64
    a1a8:	81c2      	strh	r2, [r0, #14]
    a1aa:	6103      	str	r3, [r0, #16]
    a1ac:	6143      	str	r3, [r0, #20]
    a1ae:	6183      	str	r3, [r0, #24]
    a1b0:	0019      	movs	r1, r3
    a1b2:	2208      	movs	r2, #8
    a1b4:	305c      	adds	r0, #92	; 0x5c
    a1b6:	f7ff fd1e 	bl	9bf6 <memset>
    a1ba:	4b05      	ldr	r3, [pc, #20]	; (a1d0 <std.isra.0+0x38>)
    a1bc:	6224      	str	r4, [r4, #32]
    a1be:	6263      	str	r3, [r4, #36]	; 0x24
    a1c0:	4b04      	ldr	r3, [pc, #16]	; (a1d4 <std.isra.0+0x3c>)
    a1c2:	62a3      	str	r3, [r4, #40]	; 0x28
    a1c4:	4b04      	ldr	r3, [pc, #16]	; (a1d8 <std.isra.0+0x40>)
    a1c6:	62e3      	str	r3, [r4, #44]	; 0x2c
    a1c8:	4b04      	ldr	r3, [pc, #16]	; (a1dc <std.isra.0+0x44>)
    a1ca:	6323      	str	r3, [r4, #48]	; 0x30
    a1cc:	bd10      	pop	{r4, pc}
    a1ce:	46c0      	nop			; (mov r8, r8)
    a1d0:	0000ab15 	.word	0x0000ab15
    a1d4:	0000ab3d 	.word	0x0000ab3d
    a1d8:	0000ab75 	.word	0x0000ab75
    a1dc:	0000aba1 	.word	0x0000aba1

0000a1e0 <__sfmoreglue>:
    a1e0:	b570      	push	{r4, r5, r6, lr}
    a1e2:	2568      	movs	r5, #104	; 0x68
    a1e4:	1e4b      	subs	r3, r1, #1
    a1e6:	435d      	muls	r5, r3
    a1e8:	000e      	movs	r6, r1
    a1ea:	0029      	movs	r1, r5
    a1ec:	3174      	adds	r1, #116	; 0x74
    a1ee:	f000 f955 	bl	a49c <_malloc_r>
    a1f2:	1e04      	subs	r4, r0, #0
    a1f4:	d008      	beq.n	a208 <__sfmoreglue+0x28>
    a1f6:	2100      	movs	r1, #0
    a1f8:	002a      	movs	r2, r5
    a1fa:	6001      	str	r1, [r0, #0]
    a1fc:	6046      	str	r6, [r0, #4]
    a1fe:	300c      	adds	r0, #12
    a200:	60a0      	str	r0, [r4, #8]
    a202:	3268      	adds	r2, #104	; 0x68
    a204:	f7ff fcf7 	bl	9bf6 <memset>
    a208:	0020      	movs	r0, r4
    a20a:	bd70      	pop	{r4, r5, r6, pc}

0000a20c <__sinit>:
    a20c:	6983      	ldr	r3, [r0, #24]
    a20e:	b513      	push	{r0, r1, r4, lr}
    a210:	0004      	movs	r4, r0
    a212:	2b00      	cmp	r3, #0
    a214:	d128      	bne.n	a268 <__sinit+0x5c>
    a216:	6483      	str	r3, [r0, #72]	; 0x48
    a218:	64c3      	str	r3, [r0, #76]	; 0x4c
    a21a:	6503      	str	r3, [r0, #80]	; 0x50
    a21c:	4b13      	ldr	r3, [pc, #76]	; (a26c <__sinit+0x60>)
    a21e:	4a14      	ldr	r2, [pc, #80]	; (a270 <__sinit+0x64>)
    a220:	681b      	ldr	r3, [r3, #0]
    a222:	6282      	str	r2, [r0, #40]	; 0x28
    a224:	9301      	str	r3, [sp, #4]
    a226:	4298      	cmp	r0, r3
    a228:	d101      	bne.n	a22e <__sinit+0x22>
    a22a:	2301      	movs	r3, #1
    a22c:	6183      	str	r3, [r0, #24]
    a22e:	0020      	movs	r0, r4
    a230:	f000 f820 	bl	a274 <__sfp>
    a234:	6060      	str	r0, [r4, #4]
    a236:	0020      	movs	r0, r4
    a238:	f000 f81c 	bl	a274 <__sfp>
    a23c:	60a0      	str	r0, [r4, #8]
    a23e:	0020      	movs	r0, r4
    a240:	f000 f818 	bl	a274 <__sfp>
    a244:	2200      	movs	r2, #0
    a246:	60e0      	str	r0, [r4, #12]
    a248:	2104      	movs	r1, #4
    a24a:	6860      	ldr	r0, [r4, #4]
    a24c:	f7ff ffa4 	bl	a198 <std.isra.0>
    a250:	2201      	movs	r2, #1
    a252:	2109      	movs	r1, #9
    a254:	68a0      	ldr	r0, [r4, #8]
    a256:	f7ff ff9f 	bl	a198 <std.isra.0>
    a25a:	2202      	movs	r2, #2
    a25c:	2112      	movs	r1, #18
    a25e:	68e0      	ldr	r0, [r4, #12]
    a260:	f7ff ff9a 	bl	a198 <std.isra.0>
    a264:	2301      	movs	r3, #1
    a266:	61a3      	str	r3, [r4, #24]
    a268:	bd13      	pop	{r0, r1, r4, pc}
    a26a:	46c0      	nop			; (mov r8, r8)
    a26c:	0000b344 	.word	0x0000b344
    a270:	0000a189 	.word	0x0000a189

0000a274 <__sfp>:
    a274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a276:	4b1d      	ldr	r3, [pc, #116]	; (a2ec <__sfp+0x78>)
    a278:	0006      	movs	r6, r0
    a27a:	681d      	ldr	r5, [r3, #0]
    a27c:	69ab      	ldr	r3, [r5, #24]
    a27e:	2b00      	cmp	r3, #0
    a280:	d102      	bne.n	a288 <__sfp+0x14>
    a282:	0028      	movs	r0, r5
    a284:	f7ff ffc2 	bl	a20c <__sinit>
    a288:	3548      	adds	r5, #72	; 0x48
    a28a:	68ac      	ldr	r4, [r5, #8]
    a28c:	686b      	ldr	r3, [r5, #4]
    a28e:	3b01      	subs	r3, #1
    a290:	d405      	bmi.n	a29e <__sfp+0x2a>
    a292:	220c      	movs	r2, #12
    a294:	5ea7      	ldrsh	r7, [r4, r2]
    a296:	2f00      	cmp	r7, #0
    a298:	d010      	beq.n	a2bc <__sfp+0x48>
    a29a:	3468      	adds	r4, #104	; 0x68
    a29c:	e7f7      	b.n	a28e <__sfp+0x1a>
    a29e:	682b      	ldr	r3, [r5, #0]
    a2a0:	2b00      	cmp	r3, #0
    a2a2:	d001      	beq.n	a2a8 <__sfp+0x34>
    a2a4:	682d      	ldr	r5, [r5, #0]
    a2a6:	e7f0      	b.n	a28a <__sfp+0x16>
    a2a8:	2104      	movs	r1, #4
    a2aa:	0030      	movs	r0, r6
    a2ac:	f7ff ff98 	bl	a1e0 <__sfmoreglue>
    a2b0:	6028      	str	r0, [r5, #0]
    a2b2:	2800      	cmp	r0, #0
    a2b4:	d1f6      	bne.n	a2a4 <__sfp+0x30>
    a2b6:	230c      	movs	r3, #12
    a2b8:	6033      	str	r3, [r6, #0]
    a2ba:	e016      	b.n	a2ea <__sfp+0x76>
    a2bc:	2301      	movs	r3, #1
    a2be:	0020      	movs	r0, r4
    a2c0:	425b      	negs	r3, r3
    a2c2:	81e3      	strh	r3, [r4, #14]
    a2c4:	3302      	adds	r3, #2
    a2c6:	81a3      	strh	r3, [r4, #12]
    a2c8:	6667      	str	r7, [r4, #100]	; 0x64
    a2ca:	6027      	str	r7, [r4, #0]
    a2cc:	60a7      	str	r7, [r4, #8]
    a2ce:	6067      	str	r7, [r4, #4]
    a2d0:	6127      	str	r7, [r4, #16]
    a2d2:	6167      	str	r7, [r4, #20]
    a2d4:	61a7      	str	r7, [r4, #24]
    a2d6:	305c      	adds	r0, #92	; 0x5c
    a2d8:	2208      	movs	r2, #8
    a2da:	0039      	movs	r1, r7
    a2dc:	f7ff fc8b 	bl	9bf6 <memset>
    a2e0:	0020      	movs	r0, r4
    a2e2:	6367      	str	r7, [r4, #52]	; 0x34
    a2e4:	63a7      	str	r7, [r4, #56]	; 0x38
    a2e6:	64a7      	str	r7, [r4, #72]	; 0x48
    a2e8:	64e7      	str	r7, [r4, #76]	; 0x4c
    a2ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a2ec:	0000b344 	.word	0x0000b344

0000a2f0 <_fwalk_reent>:
    a2f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a2f2:	0004      	movs	r4, r0
    a2f4:	0007      	movs	r7, r0
    a2f6:	2600      	movs	r6, #0
    a2f8:	9101      	str	r1, [sp, #4]
    a2fa:	3448      	adds	r4, #72	; 0x48
    a2fc:	2c00      	cmp	r4, #0
    a2fe:	d016      	beq.n	a32e <_fwalk_reent+0x3e>
    a300:	6863      	ldr	r3, [r4, #4]
    a302:	68a5      	ldr	r5, [r4, #8]
    a304:	9300      	str	r3, [sp, #0]
    a306:	9b00      	ldr	r3, [sp, #0]
    a308:	3b01      	subs	r3, #1
    a30a:	9300      	str	r3, [sp, #0]
    a30c:	d40d      	bmi.n	a32a <_fwalk_reent+0x3a>
    a30e:	89ab      	ldrh	r3, [r5, #12]
    a310:	2b01      	cmp	r3, #1
    a312:	d908      	bls.n	a326 <_fwalk_reent+0x36>
    a314:	220e      	movs	r2, #14
    a316:	5eab      	ldrsh	r3, [r5, r2]
    a318:	3301      	adds	r3, #1
    a31a:	d004      	beq.n	a326 <_fwalk_reent+0x36>
    a31c:	0029      	movs	r1, r5
    a31e:	0038      	movs	r0, r7
    a320:	9b01      	ldr	r3, [sp, #4]
    a322:	4798      	blx	r3
    a324:	4306      	orrs	r6, r0
    a326:	3568      	adds	r5, #104	; 0x68
    a328:	e7ed      	b.n	a306 <_fwalk_reent+0x16>
    a32a:	6824      	ldr	r4, [r4, #0]
    a32c:	e7e6      	b.n	a2fc <_fwalk_reent+0xc>
    a32e:	0030      	movs	r0, r6
    a330:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

0000a334 <__swhatbuf_r>:
    a334:	b570      	push	{r4, r5, r6, lr}
    a336:	000e      	movs	r6, r1
    a338:	001d      	movs	r5, r3
    a33a:	230e      	movs	r3, #14
    a33c:	5ec9      	ldrsh	r1, [r1, r3]
    a33e:	b090      	sub	sp, #64	; 0x40
    a340:	0014      	movs	r4, r2
    a342:	2900      	cmp	r1, #0
    a344:	da06      	bge.n	a354 <__swhatbuf_r+0x20>
    a346:	2300      	movs	r3, #0
    a348:	602b      	str	r3, [r5, #0]
    a34a:	89b3      	ldrh	r3, [r6, #12]
    a34c:	061b      	lsls	r3, r3, #24
    a34e:	d50f      	bpl.n	a370 <__swhatbuf_r+0x3c>
    a350:	2340      	movs	r3, #64	; 0x40
    a352:	e00f      	b.n	a374 <__swhatbuf_r+0x40>
    a354:	aa01      	add	r2, sp, #4
    a356:	f000 fc4f 	bl	abf8 <_fstat_r>
    a35a:	2800      	cmp	r0, #0
    a35c:	dbf3      	blt.n	a346 <__swhatbuf_r+0x12>
    a35e:	23f0      	movs	r3, #240	; 0xf0
    a360:	9a02      	ldr	r2, [sp, #8]
    a362:	021b      	lsls	r3, r3, #8
    a364:	4013      	ands	r3, r2
    a366:	4a05      	ldr	r2, [pc, #20]	; (a37c <__swhatbuf_r+0x48>)
    a368:	189b      	adds	r3, r3, r2
    a36a:	425a      	negs	r2, r3
    a36c:	4153      	adcs	r3, r2
    a36e:	602b      	str	r3, [r5, #0]
    a370:	2380      	movs	r3, #128	; 0x80
    a372:	00db      	lsls	r3, r3, #3
    a374:	2000      	movs	r0, #0
    a376:	6023      	str	r3, [r4, #0]
    a378:	b010      	add	sp, #64	; 0x40
    a37a:	bd70      	pop	{r4, r5, r6, pc}
    a37c:	ffffe000 	.word	0xffffe000

0000a380 <__smakebuf_r>:
    a380:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a382:	2602      	movs	r6, #2
    a384:	898b      	ldrh	r3, [r1, #12]
    a386:	0005      	movs	r5, r0
    a388:	000c      	movs	r4, r1
    a38a:	4233      	tst	r3, r6
    a38c:	d110      	bne.n	a3b0 <__smakebuf_r+0x30>
    a38e:	ab01      	add	r3, sp, #4
    a390:	466a      	mov	r2, sp
    a392:	f7ff ffcf 	bl	a334 <__swhatbuf_r>
    a396:	9900      	ldr	r1, [sp, #0]
    a398:	0007      	movs	r7, r0
    a39a:	0028      	movs	r0, r5
    a39c:	f000 f87e 	bl	a49c <_malloc_r>
    a3a0:	2800      	cmp	r0, #0
    a3a2:	d10c      	bne.n	a3be <__smakebuf_r+0x3e>
    a3a4:	220c      	movs	r2, #12
    a3a6:	5ea3      	ldrsh	r3, [r4, r2]
    a3a8:	059a      	lsls	r2, r3, #22
    a3aa:	d423      	bmi.n	a3f4 <__smakebuf_r+0x74>
    a3ac:	4333      	orrs	r3, r6
    a3ae:	81a3      	strh	r3, [r4, #12]
    a3b0:	0023      	movs	r3, r4
    a3b2:	3347      	adds	r3, #71	; 0x47
    a3b4:	6023      	str	r3, [r4, #0]
    a3b6:	6123      	str	r3, [r4, #16]
    a3b8:	2301      	movs	r3, #1
    a3ba:	6163      	str	r3, [r4, #20]
    a3bc:	e01a      	b.n	a3f4 <__smakebuf_r+0x74>
    a3be:	2280      	movs	r2, #128	; 0x80
    a3c0:	4b0d      	ldr	r3, [pc, #52]	; (a3f8 <__smakebuf_r+0x78>)
    a3c2:	62ab      	str	r3, [r5, #40]	; 0x28
    a3c4:	89a3      	ldrh	r3, [r4, #12]
    a3c6:	6020      	str	r0, [r4, #0]
    a3c8:	4313      	orrs	r3, r2
    a3ca:	81a3      	strh	r3, [r4, #12]
    a3cc:	9b00      	ldr	r3, [sp, #0]
    a3ce:	6120      	str	r0, [r4, #16]
    a3d0:	6163      	str	r3, [r4, #20]
    a3d2:	9b01      	ldr	r3, [sp, #4]
    a3d4:	2b00      	cmp	r3, #0
    a3d6:	d00a      	beq.n	a3ee <__smakebuf_r+0x6e>
    a3d8:	230e      	movs	r3, #14
    a3da:	5ee1      	ldrsh	r1, [r4, r3]
    a3dc:	0028      	movs	r0, r5
    a3de:	f000 fc1d 	bl	ac1c <_isatty_r>
    a3e2:	2800      	cmp	r0, #0
    a3e4:	d003      	beq.n	a3ee <__smakebuf_r+0x6e>
    a3e6:	2201      	movs	r2, #1
    a3e8:	89a3      	ldrh	r3, [r4, #12]
    a3ea:	4313      	orrs	r3, r2
    a3ec:	81a3      	strh	r3, [r4, #12]
    a3ee:	89a3      	ldrh	r3, [r4, #12]
    a3f0:	431f      	orrs	r7, r3
    a3f2:	81a7      	strh	r7, [r4, #12]
    a3f4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    a3f6:	46c0      	nop			; (mov r8, r8)
    a3f8:	0000a189 	.word	0x0000a189

0000a3fc <malloc>:
    a3fc:	b510      	push	{r4, lr}
    a3fe:	4b03      	ldr	r3, [pc, #12]	; (a40c <malloc+0x10>)
    a400:	0001      	movs	r1, r0
    a402:	6818      	ldr	r0, [r3, #0]
    a404:	f000 f84a 	bl	a49c <_malloc_r>
    a408:	bd10      	pop	{r4, pc}
    a40a:	46c0      	nop			; (mov r8, r8)
    a40c:	2000006c 	.word	0x2000006c

0000a410 <_free_r>:
    a410:	b530      	push	{r4, r5, lr}
    a412:	2900      	cmp	r1, #0
    a414:	d03e      	beq.n	a494 <_free_r+0x84>
    a416:	3904      	subs	r1, #4
    a418:	680b      	ldr	r3, [r1, #0]
    a41a:	2b00      	cmp	r3, #0
    a41c:	da00      	bge.n	a420 <_free_r+0x10>
    a41e:	18c9      	adds	r1, r1, r3
    a420:	4a1d      	ldr	r2, [pc, #116]	; (a498 <_free_r+0x88>)
    a422:	6813      	ldr	r3, [r2, #0]
    a424:	0014      	movs	r4, r2
    a426:	2b00      	cmp	r3, #0
    a428:	d102      	bne.n	a430 <_free_r+0x20>
    a42a:	604b      	str	r3, [r1, #4]
    a42c:	6011      	str	r1, [r2, #0]
    a42e:	e031      	b.n	a494 <_free_r+0x84>
    a430:	428b      	cmp	r3, r1
    a432:	d90d      	bls.n	a450 <_free_r+0x40>
    a434:	680a      	ldr	r2, [r1, #0]
    a436:	1888      	adds	r0, r1, r2
    a438:	4283      	cmp	r3, r0
    a43a:	d103      	bne.n	a444 <_free_r+0x34>
    a43c:	6818      	ldr	r0, [r3, #0]
    a43e:	685b      	ldr	r3, [r3, #4]
    a440:	1882      	adds	r2, r0, r2
    a442:	600a      	str	r2, [r1, #0]
    a444:	604b      	str	r3, [r1, #4]
    a446:	6021      	str	r1, [r4, #0]
    a448:	e024      	b.n	a494 <_free_r+0x84>
    a44a:	428a      	cmp	r2, r1
    a44c:	d803      	bhi.n	a456 <_free_r+0x46>
    a44e:	0013      	movs	r3, r2
    a450:	685a      	ldr	r2, [r3, #4]
    a452:	2a00      	cmp	r2, #0
    a454:	d1f9      	bne.n	a44a <_free_r+0x3a>
    a456:	681d      	ldr	r5, [r3, #0]
    a458:	195c      	adds	r4, r3, r5
    a45a:	428c      	cmp	r4, r1
    a45c:	d10b      	bne.n	a476 <_free_r+0x66>
    a45e:	6809      	ldr	r1, [r1, #0]
    a460:	1869      	adds	r1, r5, r1
    a462:	1858      	adds	r0, r3, r1
    a464:	6019      	str	r1, [r3, #0]
    a466:	4282      	cmp	r2, r0
    a468:	d114      	bne.n	a494 <_free_r+0x84>
    a46a:	6810      	ldr	r0, [r2, #0]
    a46c:	6852      	ldr	r2, [r2, #4]
    a46e:	1841      	adds	r1, r0, r1
    a470:	6019      	str	r1, [r3, #0]
    a472:	605a      	str	r2, [r3, #4]
    a474:	e00e      	b.n	a494 <_free_r+0x84>
    a476:	428c      	cmp	r4, r1
    a478:	d902      	bls.n	a480 <_free_r+0x70>
    a47a:	230c      	movs	r3, #12
    a47c:	6003      	str	r3, [r0, #0]
    a47e:	e009      	b.n	a494 <_free_r+0x84>
    a480:	6808      	ldr	r0, [r1, #0]
    a482:	180c      	adds	r4, r1, r0
    a484:	42a2      	cmp	r2, r4
    a486:	d103      	bne.n	a490 <_free_r+0x80>
    a488:	6814      	ldr	r4, [r2, #0]
    a48a:	6852      	ldr	r2, [r2, #4]
    a48c:	1820      	adds	r0, r4, r0
    a48e:	6008      	str	r0, [r1, #0]
    a490:	604a      	str	r2, [r1, #4]
    a492:	6059      	str	r1, [r3, #4]
    a494:	bd30      	pop	{r4, r5, pc}
    a496:	46c0      	nop			; (mov r8, r8)
    a498:	20000cc8 	.word	0x20000cc8

0000a49c <_malloc_r>:
    a49c:	2303      	movs	r3, #3
    a49e:	b570      	push	{r4, r5, r6, lr}
    a4a0:	1ccd      	adds	r5, r1, #3
    a4a2:	439d      	bics	r5, r3
    a4a4:	3508      	adds	r5, #8
    a4a6:	0006      	movs	r6, r0
    a4a8:	2d0c      	cmp	r5, #12
    a4aa:	d201      	bcs.n	a4b0 <_malloc_r+0x14>
    a4ac:	250c      	movs	r5, #12
    a4ae:	e005      	b.n	a4bc <_malloc_r+0x20>
    a4b0:	2d00      	cmp	r5, #0
    a4b2:	da03      	bge.n	a4bc <_malloc_r+0x20>
    a4b4:	230c      	movs	r3, #12
    a4b6:	2000      	movs	r0, #0
    a4b8:	6033      	str	r3, [r6, #0]
    a4ba:	e040      	b.n	a53e <_malloc_r+0xa2>
    a4bc:	42a9      	cmp	r1, r5
    a4be:	d8f9      	bhi.n	a4b4 <_malloc_r+0x18>
    a4c0:	4b1f      	ldr	r3, [pc, #124]	; (a540 <_malloc_r+0xa4>)
    a4c2:	681c      	ldr	r4, [r3, #0]
    a4c4:	001a      	movs	r2, r3
    a4c6:	0021      	movs	r1, r4
    a4c8:	2900      	cmp	r1, #0
    a4ca:	d013      	beq.n	a4f4 <_malloc_r+0x58>
    a4cc:	680b      	ldr	r3, [r1, #0]
    a4ce:	1b5b      	subs	r3, r3, r5
    a4d0:	d40d      	bmi.n	a4ee <_malloc_r+0x52>
    a4d2:	2b0b      	cmp	r3, #11
    a4d4:	d902      	bls.n	a4dc <_malloc_r+0x40>
    a4d6:	600b      	str	r3, [r1, #0]
    a4d8:	18cc      	adds	r4, r1, r3
    a4da:	e01e      	b.n	a51a <_malloc_r+0x7e>
    a4dc:	428c      	cmp	r4, r1
    a4de:	d102      	bne.n	a4e6 <_malloc_r+0x4a>
    a4e0:	6863      	ldr	r3, [r4, #4]
    a4e2:	6013      	str	r3, [r2, #0]
    a4e4:	e01a      	b.n	a51c <_malloc_r+0x80>
    a4e6:	684b      	ldr	r3, [r1, #4]
    a4e8:	6063      	str	r3, [r4, #4]
    a4ea:	000c      	movs	r4, r1
    a4ec:	e016      	b.n	a51c <_malloc_r+0x80>
    a4ee:	000c      	movs	r4, r1
    a4f0:	6849      	ldr	r1, [r1, #4]
    a4f2:	e7e9      	b.n	a4c8 <_malloc_r+0x2c>
    a4f4:	4c13      	ldr	r4, [pc, #76]	; (a544 <_malloc_r+0xa8>)
    a4f6:	6823      	ldr	r3, [r4, #0]
    a4f8:	2b00      	cmp	r3, #0
    a4fa:	d103      	bne.n	a504 <_malloc_r+0x68>
    a4fc:	0030      	movs	r0, r6
    a4fe:	f000 faf7 	bl	aaf0 <_sbrk_r>
    a502:	6020      	str	r0, [r4, #0]
    a504:	0029      	movs	r1, r5
    a506:	0030      	movs	r0, r6
    a508:	f000 faf2 	bl	aaf0 <_sbrk_r>
    a50c:	1c43      	adds	r3, r0, #1
    a50e:	d0d1      	beq.n	a4b4 <_malloc_r+0x18>
    a510:	2303      	movs	r3, #3
    a512:	1cc4      	adds	r4, r0, #3
    a514:	439c      	bics	r4, r3
    a516:	42a0      	cmp	r0, r4
    a518:	d10a      	bne.n	a530 <_malloc_r+0x94>
    a51a:	6025      	str	r5, [r4, #0]
    a51c:	0020      	movs	r0, r4
    a51e:	2207      	movs	r2, #7
    a520:	300b      	adds	r0, #11
    a522:	1d23      	adds	r3, r4, #4
    a524:	4390      	bics	r0, r2
    a526:	1ac3      	subs	r3, r0, r3
    a528:	d009      	beq.n	a53e <_malloc_r+0xa2>
    a52a:	425a      	negs	r2, r3
    a52c:	50e2      	str	r2, [r4, r3]
    a52e:	e006      	b.n	a53e <_malloc_r+0xa2>
    a530:	1a21      	subs	r1, r4, r0
    a532:	0030      	movs	r0, r6
    a534:	f000 fadc 	bl	aaf0 <_sbrk_r>
    a538:	1c43      	adds	r3, r0, #1
    a53a:	d1ee      	bne.n	a51a <_malloc_r+0x7e>
    a53c:	e7ba      	b.n	a4b4 <_malloc_r+0x18>
    a53e:	bd70      	pop	{r4, r5, r6, pc}
    a540:	20000cc8 	.word	0x20000cc8
    a544:	20000cc4 	.word	0x20000cc4

0000a548 <__sfputc_r>:
    a548:	6893      	ldr	r3, [r2, #8]
    a54a:	b510      	push	{r4, lr}
    a54c:	3b01      	subs	r3, #1
    a54e:	6093      	str	r3, [r2, #8]
    a550:	2b00      	cmp	r3, #0
    a552:	da05      	bge.n	a560 <__sfputc_r+0x18>
    a554:	6994      	ldr	r4, [r2, #24]
    a556:	42a3      	cmp	r3, r4
    a558:	db08      	blt.n	a56c <__sfputc_r+0x24>
    a55a:	b2cb      	uxtb	r3, r1
    a55c:	2b0a      	cmp	r3, #10
    a55e:	d005      	beq.n	a56c <__sfputc_r+0x24>
    a560:	6813      	ldr	r3, [r2, #0]
    a562:	1c58      	adds	r0, r3, #1
    a564:	6010      	str	r0, [r2, #0]
    a566:	7019      	strb	r1, [r3, #0]
    a568:	b2c8      	uxtb	r0, r1
    a56a:	e001      	b.n	a570 <__sfputc_r+0x28>
    a56c:	f7ff fc8c 	bl	9e88 <__swbuf_r>
    a570:	bd10      	pop	{r4, pc}

0000a572 <__sfputs_r>:
    a572:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a574:	0006      	movs	r6, r0
    a576:	000f      	movs	r7, r1
    a578:	0014      	movs	r4, r2
    a57a:	18d5      	adds	r5, r2, r3
    a57c:	42ac      	cmp	r4, r5
    a57e:	d008      	beq.n	a592 <__sfputs_r+0x20>
    a580:	7821      	ldrb	r1, [r4, #0]
    a582:	003a      	movs	r2, r7
    a584:	0030      	movs	r0, r6
    a586:	f7ff ffdf 	bl	a548 <__sfputc_r>
    a58a:	3401      	adds	r4, #1
    a58c:	1c43      	adds	r3, r0, #1
    a58e:	d1f5      	bne.n	a57c <__sfputs_r+0xa>
    a590:	e000      	b.n	a594 <__sfputs_r+0x22>
    a592:	2000      	movs	r0, #0
    a594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000a598 <_vfiprintf_r>:
    a598:	b5f0      	push	{r4, r5, r6, r7, lr}
    a59a:	b09f      	sub	sp, #124	; 0x7c
    a59c:	0006      	movs	r6, r0
    a59e:	000f      	movs	r7, r1
    a5a0:	9202      	str	r2, [sp, #8]
    a5a2:	9305      	str	r3, [sp, #20]
    a5a4:	2800      	cmp	r0, #0
    a5a6:	d004      	beq.n	a5b2 <_vfiprintf_r+0x1a>
    a5a8:	6983      	ldr	r3, [r0, #24]
    a5aa:	2b00      	cmp	r3, #0
    a5ac:	d101      	bne.n	a5b2 <_vfiprintf_r+0x1a>
    a5ae:	f7ff fe2d 	bl	a20c <__sinit>
    a5b2:	4b7f      	ldr	r3, [pc, #508]	; (a7b0 <_vfiprintf_r+0x218>)
    a5b4:	429f      	cmp	r7, r3
    a5b6:	d101      	bne.n	a5bc <_vfiprintf_r+0x24>
    a5b8:	6877      	ldr	r7, [r6, #4]
    a5ba:	e008      	b.n	a5ce <_vfiprintf_r+0x36>
    a5bc:	4b7d      	ldr	r3, [pc, #500]	; (a7b4 <_vfiprintf_r+0x21c>)
    a5be:	429f      	cmp	r7, r3
    a5c0:	d101      	bne.n	a5c6 <_vfiprintf_r+0x2e>
    a5c2:	68b7      	ldr	r7, [r6, #8]
    a5c4:	e003      	b.n	a5ce <_vfiprintf_r+0x36>
    a5c6:	4b7c      	ldr	r3, [pc, #496]	; (a7b8 <_vfiprintf_r+0x220>)
    a5c8:	429f      	cmp	r7, r3
    a5ca:	d100      	bne.n	a5ce <_vfiprintf_r+0x36>
    a5cc:	68f7      	ldr	r7, [r6, #12]
    a5ce:	89bb      	ldrh	r3, [r7, #12]
    a5d0:	071b      	lsls	r3, r3, #28
    a5d2:	d50a      	bpl.n	a5ea <_vfiprintf_r+0x52>
    a5d4:	693b      	ldr	r3, [r7, #16]
    a5d6:	2b00      	cmp	r3, #0
    a5d8:	d007      	beq.n	a5ea <_vfiprintf_r+0x52>
    a5da:	2300      	movs	r3, #0
    a5dc:	ad06      	add	r5, sp, #24
    a5de:	616b      	str	r3, [r5, #20]
    a5e0:	3320      	adds	r3, #32
    a5e2:	766b      	strb	r3, [r5, #25]
    a5e4:	3310      	adds	r3, #16
    a5e6:	76ab      	strb	r3, [r5, #26]
    a5e8:	e03d      	b.n	a666 <_vfiprintf_r+0xce>
    a5ea:	0039      	movs	r1, r7
    a5ec:	0030      	movs	r0, r6
    a5ee:	f7ff fca3 	bl	9f38 <__swsetup_r>
    a5f2:	2800      	cmp	r0, #0
    a5f4:	d0f1      	beq.n	a5da <_vfiprintf_r+0x42>
    a5f6:	2001      	movs	r0, #1
    a5f8:	4240      	negs	r0, r0
    a5fa:	e0d6      	b.n	a7aa <_vfiprintf_r+0x212>
    a5fc:	9a05      	ldr	r2, [sp, #20]
    a5fe:	1d11      	adds	r1, r2, #4
    a600:	6812      	ldr	r2, [r2, #0]
    a602:	9105      	str	r1, [sp, #20]
    a604:	2a00      	cmp	r2, #0
    a606:	da00      	bge.n	a60a <_vfiprintf_r+0x72>
    a608:	e07f      	b.n	a70a <_vfiprintf_r+0x172>
    a60a:	9209      	str	r2, [sp, #36]	; 0x24
    a60c:	3401      	adds	r4, #1
    a60e:	7823      	ldrb	r3, [r4, #0]
    a610:	2b2e      	cmp	r3, #46	; 0x2e
    a612:	d100      	bne.n	a616 <_vfiprintf_r+0x7e>
    a614:	e08d      	b.n	a732 <_vfiprintf_r+0x19a>
    a616:	7821      	ldrb	r1, [r4, #0]
    a618:	2203      	movs	r2, #3
    a61a:	4868      	ldr	r0, [pc, #416]	; (a7bc <_vfiprintf_r+0x224>)
    a61c:	f000 fb24 	bl	ac68 <memchr>
    a620:	2800      	cmp	r0, #0
    a622:	d007      	beq.n	a634 <_vfiprintf_r+0x9c>
    a624:	4b65      	ldr	r3, [pc, #404]	; (a7bc <_vfiprintf_r+0x224>)
    a626:	682a      	ldr	r2, [r5, #0]
    a628:	1ac0      	subs	r0, r0, r3
    a62a:	2340      	movs	r3, #64	; 0x40
    a62c:	4083      	lsls	r3, r0
    a62e:	4313      	orrs	r3, r2
    a630:	602b      	str	r3, [r5, #0]
    a632:	3401      	adds	r4, #1
    a634:	7821      	ldrb	r1, [r4, #0]
    a636:	1c63      	adds	r3, r4, #1
    a638:	2206      	movs	r2, #6
    a63a:	4861      	ldr	r0, [pc, #388]	; (a7c0 <_vfiprintf_r+0x228>)
    a63c:	9302      	str	r3, [sp, #8]
    a63e:	7629      	strb	r1, [r5, #24]
    a640:	f000 fb12 	bl	ac68 <memchr>
    a644:	2800      	cmp	r0, #0
    a646:	d100      	bne.n	a64a <_vfiprintf_r+0xb2>
    a648:	e09d      	b.n	a786 <_vfiprintf_r+0x1ee>
    a64a:	4b5e      	ldr	r3, [pc, #376]	; (a7c4 <_vfiprintf_r+0x22c>)
    a64c:	2b00      	cmp	r3, #0
    a64e:	d000      	beq.n	a652 <_vfiprintf_r+0xba>
    a650:	e090      	b.n	a774 <_vfiprintf_r+0x1dc>
    a652:	2207      	movs	r2, #7
    a654:	9b05      	ldr	r3, [sp, #20]
    a656:	3307      	adds	r3, #7
    a658:	4393      	bics	r3, r2
    a65a:	3308      	adds	r3, #8
    a65c:	9305      	str	r3, [sp, #20]
    a65e:	696b      	ldr	r3, [r5, #20]
    a660:	9a03      	ldr	r2, [sp, #12]
    a662:	189b      	adds	r3, r3, r2
    a664:	616b      	str	r3, [r5, #20]
    a666:	9c02      	ldr	r4, [sp, #8]
    a668:	7823      	ldrb	r3, [r4, #0]
    a66a:	2b00      	cmp	r3, #0
    a66c:	d104      	bne.n	a678 <_vfiprintf_r+0xe0>
    a66e:	9b02      	ldr	r3, [sp, #8]
    a670:	1ae3      	subs	r3, r4, r3
    a672:	9304      	str	r3, [sp, #16]
    a674:	d012      	beq.n	a69c <_vfiprintf_r+0x104>
    a676:	e003      	b.n	a680 <_vfiprintf_r+0xe8>
    a678:	2b25      	cmp	r3, #37	; 0x25
    a67a:	d0f8      	beq.n	a66e <_vfiprintf_r+0xd6>
    a67c:	3401      	adds	r4, #1
    a67e:	e7f3      	b.n	a668 <_vfiprintf_r+0xd0>
    a680:	9b04      	ldr	r3, [sp, #16]
    a682:	9a02      	ldr	r2, [sp, #8]
    a684:	0039      	movs	r1, r7
    a686:	0030      	movs	r0, r6
    a688:	f7ff ff73 	bl	a572 <__sfputs_r>
    a68c:	1c43      	adds	r3, r0, #1
    a68e:	d100      	bne.n	a692 <_vfiprintf_r+0xfa>
    a690:	e086      	b.n	a7a0 <_vfiprintf_r+0x208>
    a692:	696a      	ldr	r2, [r5, #20]
    a694:	9b04      	ldr	r3, [sp, #16]
    a696:	4694      	mov	ip, r2
    a698:	4463      	add	r3, ip
    a69a:	616b      	str	r3, [r5, #20]
    a69c:	7823      	ldrb	r3, [r4, #0]
    a69e:	2b00      	cmp	r3, #0
    a6a0:	d07e      	beq.n	a7a0 <_vfiprintf_r+0x208>
    a6a2:	2201      	movs	r2, #1
    a6a4:	2300      	movs	r3, #0
    a6a6:	4252      	negs	r2, r2
    a6a8:	606a      	str	r2, [r5, #4]
    a6aa:	a902      	add	r1, sp, #8
    a6ac:	3254      	adds	r2, #84	; 0x54
    a6ae:	1852      	adds	r2, r2, r1
    a6b0:	3401      	adds	r4, #1
    a6b2:	602b      	str	r3, [r5, #0]
    a6b4:	60eb      	str	r3, [r5, #12]
    a6b6:	60ab      	str	r3, [r5, #8]
    a6b8:	7013      	strb	r3, [r2, #0]
    a6ba:	65ab      	str	r3, [r5, #88]	; 0x58
    a6bc:	7821      	ldrb	r1, [r4, #0]
    a6be:	2205      	movs	r2, #5
    a6c0:	4841      	ldr	r0, [pc, #260]	; (a7c8 <_vfiprintf_r+0x230>)
    a6c2:	f000 fad1 	bl	ac68 <memchr>
    a6c6:	2800      	cmp	r0, #0
    a6c8:	d008      	beq.n	a6dc <_vfiprintf_r+0x144>
    a6ca:	4b3f      	ldr	r3, [pc, #252]	; (a7c8 <_vfiprintf_r+0x230>)
    a6cc:	682a      	ldr	r2, [r5, #0]
    a6ce:	1ac0      	subs	r0, r0, r3
    a6d0:	2301      	movs	r3, #1
    a6d2:	4083      	lsls	r3, r0
    a6d4:	4313      	orrs	r3, r2
    a6d6:	602b      	str	r3, [r5, #0]
    a6d8:	3401      	adds	r4, #1
    a6da:	e7ef      	b.n	a6bc <_vfiprintf_r+0x124>
    a6dc:	682b      	ldr	r3, [r5, #0]
    a6de:	06da      	lsls	r2, r3, #27
    a6e0:	d504      	bpl.n	a6ec <_vfiprintf_r+0x154>
    a6e2:	2253      	movs	r2, #83	; 0x53
    a6e4:	2120      	movs	r1, #32
    a6e6:	a802      	add	r0, sp, #8
    a6e8:	1812      	adds	r2, r2, r0
    a6ea:	7011      	strb	r1, [r2, #0]
    a6ec:	071a      	lsls	r2, r3, #28
    a6ee:	d504      	bpl.n	a6fa <_vfiprintf_r+0x162>
    a6f0:	2253      	movs	r2, #83	; 0x53
    a6f2:	212b      	movs	r1, #43	; 0x2b
    a6f4:	a802      	add	r0, sp, #8
    a6f6:	1812      	adds	r2, r2, r0
    a6f8:	7011      	strb	r1, [r2, #0]
    a6fa:	7822      	ldrb	r2, [r4, #0]
    a6fc:	2a2a      	cmp	r2, #42	; 0x2a
    a6fe:	d100      	bne.n	a702 <_vfiprintf_r+0x16a>
    a700:	e77c      	b.n	a5fc <_vfiprintf_r+0x64>
    a702:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a704:	2000      	movs	r0, #0
    a706:	210a      	movs	r1, #10
    a708:	e005      	b.n	a716 <_vfiprintf_r+0x17e>
    a70a:	4252      	negs	r2, r2
    a70c:	60ea      	str	r2, [r5, #12]
    a70e:	2202      	movs	r2, #2
    a710:	4313      	orrs	r3, r2
    a712:	602b      	str	r3, [r5, #0]
    a714:	e77a      	b.n	a60c <_vfiprintf_r+0x74>
    a716:	7822      	ldrb	r2, [r4, #0]
    a718:	3a30      	subs	r2, #48	; 0x30
    a71a:	2a09      	cmp	r2, #9
    a71c:	d804      	bhi.n	a728 <_vfiprintf_r+0x190>
    a71e:	434b      	muls	r3, r1
    a720:	3401      	adds	r4, #1
    a722:	189b      	adds	r3, r3, r2
    a724:	2001      	movs	r0, #1
    a726:	e7f6      	b.n	a716 <_vfiprintf_r+0x17e>
    a728:	2800      	cmp	r0, #0
    a72a:	d100      	bne.n	a72e <_vfiprintf_r+0x196>
    a72c:	e76f      	b.n	a60e <_vfiprintf_r+0x76>
    a72e:	9309      	str	r3, [sp, #36]	; 0x24
    a730:	e76d      	b.n	a60e <_vfiprintf_r+0x76>
    a732:	7863      	ldrb	r3, [r4, #1]
    a734:	2b2a      	cmp	r3, #42	; 0x2a
    a736:	d10a      	bne.n	a74e <_vfiprintf_r+0x1b6>
    a738:	9b05      	ldr	r3, [sp, #20]
    a73a:	3402      	adds	r4, #2
    a73c:	1d1a      	adds	r2, r3, #4
    a73e:	681b      	ldr	r3, [r3, #0]
    a740:	9205      	str	r2, [sp, #20]
    a742:	2b00      	cmp	r3, #0
    a744:	da01      	bge.n	a74a <_vfiprintf_r+0x1b2>
    a746:	2301      	movs	r3, #1
    a748:	425b      	negs	r3, r3
    a74a:	9307      	str	r3, [sp, #28]
    a74c:	e763      	b.n	a616 <_vfiprintf_r+0x7e>
    a74e:	2300      	movs	r3, #0
    a750:	200a      	movs	r0, #10
    a752:	001a      	movs	r2, r3
    a754:	3401      	adds	r4, #1
    a756:	606b      	str	r3, [r5, #4]
    a758:	7821      	ldrb	r1, [r4, #0]
    a75a:	3930      	subs	r1, #48	; 0x30
    a75c:	2909      	cmp	r1, #9
    a75e:	d804      	bhi.n	a76a <_vfiprintf_r+0x1d2>
    a760:	4342      	muls	r2, r0
    a762:	3401      	adds	r4, #1
    a764:	1852      	adds	r2, r2, r1
    a766:	2301      	movs	r3, #1
    a768:	e7f6      	b.n	a758 <_vfiprintf_r+0x1c0>
    a76a:	2b00      	cmp	r3, #0
    a76c:	d100      	bne.n	a770 <_vfiprintf_r+0x1d8>
    a76e:	e752      	b.n	a616 <_vfiprintf_r+0x7e>
    a770:	9207      	str	r2, [sp, #28]
    a772:	e750      	b.n	a616 <_vfiprintf_r+0x7e>
    a774:	ab05      	add	r3, sp, #20
    a776:	9300      	str	r3, [sp, #0]
    a778:	003a      	movs	r2, r7
    a77a:	4b14      	ldr	r3, [pc, #80]	; (a7cc <_vfiprintf_r+0x234>)
    a77c:	0029      	movs	r1, r5
    a77e:	0030      	movs	r0, r6
    a780:	e000      	b.n	a784 <_vfiprintf_r+0x1ec>
    a782:	bf00      	nop
    a784:	e007      	b.n	a796 <_vfiprintf_r+0x1fe>
    a786:	ab05      	add	r3, sp, #20
    a788:	9300      	str	r3, [sp, #0]
    a78a:	003a      	movs	r2, r7
    a78c:	4b0f      	ldr	r3, [pc, #60]	; (a7cc <_vfiprintf_r+0x234>)
    a78e:	0029      	movs	r1, r5
    a790:	0030      	movs	r0, r6
    a792:	f000 f88b 	bl	a8ac <_printf_i>
    a796:	9003      	str	r0, [sp, #12]
    a798:	9b03      	ldr	r3, [sp, #12]
    a79a:	3301      	adds	r3, #1
    a79c:	d000      	beq.n	a7a0 <_vfiprintf_r+0x208>
    a79e:	e75e      	b.n	a65e <_vfiprintf_r+0xc6>
    a7a0:	89bb      	ldrh	r3, [r7, #12]
    a7a2:	065b      	lsls	r3, r3, #25
    a7a4:	d500      	bpl.n	a7a8 <_vfiprintf_r+0x210>
    a7a6:	e726      	b.n	a5f6 <_vfiprintf_r+0x5e>
    a7a8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    a7aa:	b01f      	add	sp, #124	; 0x7c
    a7ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a7ae:	46c0      	nop			; (mov r8, r8)
    a7b0:	0000b348 	.word	0x0000b348
    a7b4:	0000b368 	.word	0x0000b368
    a7b8:	0000b388 	.word	0x0000b388
    a7bc:	0000b3ae 	.word	0x0000b3ae
    a7c0:	0000b3b2 	.word	0x0000b3b2
    a7c4:	00000000 	.word	0x00000000
    a7c8:	0000b3a8 	.word	0x0000b3a8
    a7cc:	0000a573 	.word	0x0000a573

0000a7d0 <_printf_common>:
    a7d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a7d2:	0017      	movs	r7, r2
    a7d4:	9301      	str	r3, [sp, #4]
    a7d6:	688a      	ldr	r2, [r1, #8]
    a7d8:	690b      	ldr	r3, [r1, #16]
    a7da:	9000      	str	r0, [sp, #0]
    a7dc:	000c      	movs	r4, r1
    a7de:	4293      	cmp	r3, r2
    a7e0:	da00      	bge.n	a7e4 <_printf_common+0x14>
    a7e2:	0013      	movs	r3, r2
    a7e4:	0022      	movs	r2, r4
    a7e6:	603b      	str	r3, [r7, #0]
    a7e8:	3243      	adds	r2, #67	; 0x43
    a7ea:	7812      	ldrb	r2, [r2, #0]
    a7ec:	2a00      	cmp	r2, #0
    a7ee:	d001      	beq.n	a7f4 <_printf_common+0x24>
    a7f0:	3301      	adds	r3, #1
    a7f2:	603b      	str	r3, [r7, #0]
    a7f4:	6823      	ldr	r3, [r4, #0]
    a7f6:	069b      	lsls	r3, r3, #26
    a7f8:	d502      	bpl.n	a800 <_printf_common+0x30>
    a7fa:	683b      	ldr	r3, [r7, #0]
    a7fc:	3302      	adds	r3, #2
    a7fe:	603b      	str	r3, [r7, #0]
    a800:	2506      	movs	r5, #6
    a802:	6823      	ldr	r3, [r4, #0]
    a804:	401d      	ands	r5, r3
    a806:	d01e      	beq.n	a846 <_printf_common+0x76>
    a808:	0023      	movs	r3, r4
    a80a:	3343      	adds	r3, #67	; 0x43
    a80c:	781b      	ldrb	r3, [r3, #0]
    a80e:	1e5a      	subs	r2, r3, #1
    a810:	4193      	sbcs	r3, r2
    a812:	6822      	ldr	r2, [r4, #0]
    a814:	0692      	lsls	r2, r2, #26
    a816:	d51c      	bpl.n	a852 <_printf_common+0x82>
    a818:	2030      	movs	r0, #48	; 0x30
    a81a:	18e1      	adds	r1, r4, r3
    a81c:	3143      	adds	r1, #67	; 0x43
    a81e:	7008      	strb	r0, [r1, #0]
    a820:	0021      	movs	r1, r4
    a822:	1c5a      	adds	r2, r3, #1
    a824:	3145      	adds	r1, #69	; 0x45
    a826:	7809      	ldrb	r1, [r1, #0]
    a828:	18a2      	adds	r2, r4, r2
    a82a:	3243      	adds	r2, #67	; 0x43
    a82c:	3302      	adds	r3, #2
    a82e:	7011      	strb	r1, [r2, #0]
    a830:	e00f      	b.n	a852 <_printf_common+0x82>
    a832:	0022      	movs	r2, r4
    a834:	2301      	movs	r3, #1
    a836:	3219      	adds	r2, #25
    a838:	9901      	ldr	r1, [sp, #4]
    a83a:	9800      	ldr	r0, [sp, #0]
    a83c:	9e08      	ldr	r6, [sp, #32]
    a83e:	47b0      	blx	r6
    a840:	1c43      	adds	r3, r0, #1
    a842:	d00e      	beq.n	a862 <_printf_common+0x92>
    a844:	3501      	adds	r5, #1
    a846:	68e3      	ldr	r3, [r4, #12]
    a848:	683a      	ldr	r2, [r7, #0]
    a84a:	1a9b      	subs	r3, r3, r2
    a84c:	429d      	cmp	r5, r3
    a84e:	dbf0      	blt.n	a832 <_printf_common+0x62>
    a850:	e7da      	b.n	a808 <_printf_common+0x38>
    a852:	0022      	movs	r2, r4
    a854:	9901      	ldr	r1, [sp, #4]
    a856:	3243      	adds	r2, #67	; 0x43
    a858:	9800      	ldr	r0, [sp, #0]
    a85a:	9d08      	ldr	r5, [sp, #32]
    a85c:	47a8      	blx	r5
    a85e:	1c43      	adds	r3, r0, #1
    a860:	d102      	bne.n	a868 <_printf_common+0x98>
    a862:	2001      	movs	r0, #1
    a864:	4240      	negs	r0, r0
    a866:	e020      	b.n	a8aa <_printf_common+0xda>
    a868:	2306      	movs	r3, #6
    a86a:	6820      	ldr	r0, [r4, #0]
    a86c:	68e1      	ldr	r1, [r4, #12]
    a86e:	683a      	ldr	r2, [r7, #0]
    a870:	4003      	ands	r3, r0
    a872:	2500      	movs	r5, #0
    a874:	2b04      	cmp	r3, #4
    a876:	d103      	bne.n	a880 <_printf_common+0xb0>
    a878:	1a8d      	subs	r5, r1, r2
    a87a:	43eb      	mvns	r3, r5
    a87c:	17db      	asrs	r3, r3, #31
    a87e:	401d      	ands	r5, r3
    a880:	68a3      	ldr	r3, [r4, #8]
    a882:	6922      	ldr	r2, [r4, #16]
    a884:	4293      	cmp	r3, r2
    a886:	dd01      	ble.n	a88c <_printf_common+0xbc>
    a888:	1a9b      	subs	r3, r3, r2
    a88a:	18ed      	adds	r5, r5, r3
    a88c:	2700      	movs	r7, #0
    a88e:	42bd      	cmp	r5, r7
    a890:	d00a      	beq.n	a8a8 <_printf_common+0xd8>
    a892:	0022      	movs	r2, r4
    a894:	2301      	movs	r3, #1
    a896:	321a      	adds	r2, #26
    a898:	9901      	ldr	r1, [sp, #4]
    a89a:	9800      	ldr	r0, [sp, #0]
    a89c:	9e08      	ldr	r6, [sp, #32]
    a89e:	47b0      	blx	r6
    a8a0:	1c43      	adds	r3, r0, #1
    a8a2:	d0de      	beq.n	a862 <_printf_common+0x92>
    a8a4:	3701      	adds	r7, #1
    a8a6:	e7f2      	b.n	a88e <_printf_common+0xbe>
    a8a8:	2000      	movs	r0, #0
    a8aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000a8ac <_printf_i>:
    a8ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    a8ae:	b08b      	sub	sp, #44	; 0x2c
    a8b0:	9206      	str	r2, [sp, #24]
    a8b2:	000a      	movs	r2, r1
    a8b4:	3243      	adds	r2, #67	; 0x43
    a8b6:	9307      	str	r3, [sp, #28]
    a8b8:	9005      	str	r0, [sp, #20]
    a8ba:	9204      	str	r2, [sp, #16]
    a8bc:	7e0a      	ldrb	r2, [r1, #24]
    a8be:	000c      	movs	r4, r1
    a8c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
    a8c2:	2a6e      	cmp	r2, #110	; 0x6e
    a8c4:	d100      	bne.n	a8c8 <_printf_i+0x1c>
    a8c6:	e0ab      	b.n	aa20 <_printf_i+0x174>
    a8c8:	d811      	bhi.n	a8ee <_printf_i+0x42>
    a8ca:	2a63      	cmp	r2, #99	; 0x63
    a8cc:	d022      	beq.n	a914 <_printf_i+0x68>
    a8ce:	d809      	bhi.n	a8e4 <_printf_i+0x38>
    a8d0:	2a00      	cmp	r2, #0
    a8d2:	d100      	bne.n	a8d6 <_printf_i+0x2a>
    a8d4:	e0b5      	b.n	aa42 <_printf_i+0x196>
    a8d6:	2a58      	cmp	r2, #88	; 0x58
    a8d8:	d000      	beq.n	a8dc <_printf_i+0x30>
    a8da:	e0c5      	b.n	aa68 <_printf_i+0x1bc>
    a8dc:	3145      	adds	r1, #69	; 0x45
    a8de:	700a      	strb	r2, [r1, #0]
    a8e0:	4a81      	ldr	r2, [pc, #516]	; (aae8 <_printf_i+0x23c>)
    a8e2:	e04f      	b.n	a984 <_printf_i+0xd8>
    a8e4:	2a64      	cmp	r2, #100	; 0x64
    a8e6:	d01d      	beq.n	a924 <_printf_i+0x78>
    a8e8:	2a69      	cmp	r2, #105	; 0x69
    a8ea:	d01b      	beq.n	a924 <_printf_i+0x78>
    a8ec:	e0bc      	b.n	aa68 <_printf_i+0x1bc>
    a8ee:	2a73      	cmp	r2, #115	; 0x73
    a8f0:	d100      	bne.n	a8f4 <_printf_i+0x48>
    a8f2:	e0aa      	b.n	aa4a <_printf_i+0x19e>
    a8f4:	d809      	bhi.n	a90a <_printf_i+0x5e>
    a8f6:	2a6f      	cmp	r2, #111	; 0x6f
    a8f8:	d029      	beq.n	a94e <_printf_i+0xa2>
    a8fa:	2a70      	cmp	r2, #112	; 0x70
    a8fc:	d000      	beq.n	a900 <_printf_i+0x54>
    a8fe:	e0b3      	b.n	aa68 <_printf_i+0x1bc>
    a900:	2220      	movs	r2, #32
    a902:	6809      	ldr	r1, [r1, #0]
    a904:	430a      	orrs	r2, r1
    a906:	6022      	str	r2, [r4, #0]
    a908:	e037      	b.n	a97a <_printf_i+0xce>
    a90a:	2a75      	cmp	r2, #117	; 0x75
    a90c:	d01f      	beq.n	a94e <_printf_i+0xa2>
    a90e:	2a78      	cmp	r2, #120	; 0x78
    a910:	d033      	beq.n	a97a <_printf_i+0xce>
    a912:	e0a9      	b.n	aa68 <_printf_i+0x1bc>
    a914:	000e      	movs	r6, r1
    a916:	681a      	ldr	r2, [r3, #0]
    a918:	3642      	adds	r6, #66	; 0x42
    a91a:	1d11      	adds	r1, r2, #4
    a91c:	6019      	str	r1, [r3, #0]
    a91e:	6813      	ldr	r3, [r2, #0]
    a920:	7033      	strb	r3, [r6, #0]
    a922:	e0a4      	b.n	aa6e <_printf_i+0x1c2>
    a924:	6821      	ldr	r1, [r4, #0]
    a926:	681a      	ldr	r2, [r3, #0]
    a928:	0608      	lsls	r0, r1, #24
    a92a:	d406      	bmi.n	a93a <_printf_i+0x8e>
    a92c:	0649      	lsls	r1, r1, #25
    a92e:	d504      	bpl.n	a93a <_printf_i+0x8e>
    a930:	1d11      	adds	r1, r2, #4
    a932:	6019      	str	r1, [r3, #0]
    a934:	2300      	movs	r3, #0
    a936:	5ed5      	ldrsh	r5, [r2, r3]
    a938:	e002      	b.n	a940 <_printf_i+0x94>
    a93a:	1d11      	adds	r1, r2, #4
    a93c:	6019      	str	r1, [r3, #0]
    a93e:	6815      	ldr	r5, [r2, #0]
    a940:	2d00      	cmp	r5, #0
    a942:	da3b      	bge.n	a9bc <_printf_i+0x110>
    a944:	232d      	movs	r3, #45	; 0x2d
    a946:	9a04      	ldr	r2, [sp, #16]
    a948:	426d      	negs	r5, r5
    a94a:	7013      	strb	r3, [r2, #0]
    a94c:	e036      	b.n	a9bc <_printf_i+0x110>
    a94e:	6821      	ldr	r1, [r4, #0]
    a950:	681a      	ldr	r2, [r3, #0]
    a952:	0608      	lsls	r0, r1, #24
    a954:	d406      	bmi.n	a964 <_printf_i+0xb8>
    a956:	0649      	lsls	r1, r1, #25
    a958:	d504      	bpl.n	a964 <_printf_i+0xb8>
    a95a:	6815      	ldr	r5, [r2, #0]
    a95c:	1d11      	adds	r1, r2, #4
    a95e:	6019      	str	r1, [r3, #0]
    a960:	b2ad      	uxth	r5, r5
    a962:	e002      	b.n	a96a <_printf_i+0xbe>
    a964:	1d11      	adds	r1, r2, #4
    a966:	6019      	str	r1, [r3, #0]
    a968:	6815      	ldr	r5, [r2, #0]
    a96a:	4b5f      	ldr	r3, [pc, #380]	; (aae8 <_printf_i+0x23c>)
    a96c:	7e22      	ldrb	r2, [r4, #24]
    a96e:	9303      	str	r3, [sp, #12]
    a970:	2708      	movs	r7, #8
    a972:	2a6f      	cmp	r2, #111	; 0x6f
    a974:	d01d      	beq.n	a9b2 <_printf_i+0x106>
    a976:	270a      	movs	r7, #10
    a978:	e01b      	b.n	a9b2 <_printf_i+0x106>
    a97a:	0022      	movs	r2, r4
    a97c:	2178      	movs	r1, #120	; 0x78
    a97e:	3245      	adds	r2, #69	; 0x45
    a980:	7011      	strb	r1, [r2, #0]
    a982:	4a5a      	ldr	r2, [pc, #360]	; (aaec <_printf_i+0x240>)
    a984:	6819      	ldr	r1, [r3, #0]
    a986:	9203      	str	r2, [sp, #12]
    a988:	1d08      	adds	r0, r1, #4
    a98a:	6822      	ldr	r2, [r4, #0]
    a98c:	6018      	str	r0, [r3, #0]
    a98e:	680d      	ldr	r5, [r1, #0]
    a990:	0610      	lsls	r0, r2, #24
    a992:	d402      	bmi.n	a99a <_printf_i+0xee>
    a994:	0650      	lsls	r0, r2, #25
    a996:	d500      	bpl.n	a99a <_printf_i+0xee>
    a998:	b2ad      	uxth	r5, r5
    a99a:	07d3      	lsls	r3, r2, #31
    a99c:	d502      	bpl.n	a9a4 <_printf_i+0xf8>
    a99e:	2320      	movs	r3, #32
    a9a0:	431a      	orrs	r2, r3
    a9a2:	6022      	str	r2, [r4, #0]
    a9a4:	2710      	movs	r7, #16
    a9a6:	2d00      	cmp	r5, #0
    a9a8:	d103      	bne.n	a9b2 <_printf_i+0x106>
    a9aa:	2320      	movs	r3, #32
    a9ac:	6822      	ldr	r2, [r4, #0]
    a9ae:	439a      	bics	r2, r3
    a9b0:	6022      	str	r2, [r4, #0]
    a9b2:	0023      	movs	r3, r4
    a9b4:	2200      	movs	r2, #0
    a9b6:	3343      	adds	r3, #67	; 0x43
    a9b8:	701a      	strb	r2, [r3, #0]
    a9ba:	e002      	b.n	a9c2 <_printf_i+0x116>
    a9bc:	270a      	movs	r7, #10
    a9be:	4b4a      	ldr	r3, [pc, #296]	; (aae8 <_printf_i+0x23c>)
    a9c0:	9303      	str	r3, [sp, #12]
    a9c2:	6863      	ldr	r3, [r4, #4]
    a9c4:	60a3      	str	r3, [r4, #8]
    a9c6:	2b00      	cmp	r3, #0
    a9c8:	db09      	blt.n	a9de <_printf_i+0x132>
    a9ca:	2204      	movs	r2, #4
    a9cc:	6821      	ldr	r1, [r4, #0]
    a9ce:	4391      	bics	r1, r2
    a9d0:	6021      	str	r1, [r4, #0]
    a9d2:	2d00      	cmp	r5, #0
    a9d4:	d105      	bne.n	a9e2 <_printf_i+0x136>
    a9d6:	9e04      	ldr	r6, [sp, #16]
    a9d8:	2b00      	cmp	r3, #0
    a9da:	d011      	beq.n	aa00 <_printf_i+0x154>
    a9dc:	e07b      	b.n	aad6 <_printf_i+0x22a>
    a9de:	2d00      	cmp	r5, #0
    a9e0:	d079      	beq.n	aad6 <_printf_i+0x22a>
    a9e2:	9e04      	ldr	r6, [sp, #16]
    a9e4:	0028      	movs	r0, r5
    a9e6:	0039      	movs	r1, r7
    a9e8:	f7fe ffba 	bl	9960 <__aeabi_uidivmod>
    a9ec:	9b03      	ldr	r3, [sp, #12]
    a9ee:	3e01      	subs	r6, #1
    a9f0:	5c5b      	ldrb	r3, [r3, r1]
    a9f2:	0028      	movs	r0, r5
    a9f4:	7033      	strb	r3, [r6, #0]
    a9f6:	0039      	movs	r1, r7
    a9f8:	f7fe ff2c 	bl	9854 <__aeabi_uidiv>
    a9fc:	1e05      	subs	r5, r0, #0
    a9fe:	d1f1      	bne.n	a9e4 <_printf_i+0x138>
    aa00:	2f08      	cmp	r7, #8
    aa02:	d109      	bne.n	aa18 <_printf_i+0x16c>
    aa04:	6823      	ldr	r3, [r4, #0]
    aa06:	07db      	lsls	r3, r3, #31
    aa08:	d506      	bpl.n	aa18 <_printf_i+0x16c>
    aa0a:	6863      	ldr	r3, [r4, #4]
    aa0c:	6922      	ldr	r2, [r4, #16]
    aa0e:	4293      	cmp	r3, r2
    aa10:	dc02      	bgt.n	aa18 <_printf_i+0x16c>
    aa12:	2330      	movs	r3, #48	; 0x30
    aa14:	3e01      	subs	r6, #1
    aa16:	7033      	strb	r3, [r6, #0]
    aa18:	9b04      	ldr	r3, [sp, #16]
    aa1a:	1b9b      	subs	r3, r3, r6
    aa1c:	6123      	str	r3, [r4, #16]
    aa1e:	e02b      	b.n	aa78 <_printf_i+0x1cc>
    aa20:	6809      	ldr	r1, [r1, #0]
    aa22:	681a      	ldr	r2, [r3, #0]
    aa24:	0608      	lsls	r0, r1, #24
    aa26:	d407      	bmi.n	aa38 <_printf_i+0x18c>
    aa28:	0649      	lsls	r1, r1, #25
    aa2a:	d505      	bpl.n	aa38 <_printf_i+0x18c>
    aa2c:	1d11      	adds	r1, r2, #4
    aa2e:	6019      	str	r1, [r3, #0]
    aa30:	6813      	ldr	r3, [r2, #0]
    aa32:	8aa2      	ldrh	r2, [r4, #20]
    aa34:	801a      	strh	r2, [r3, #0]
    aa36:	e004      	b.n	aa42 <_printf_i+0x196>
    aa38:	1d11      	adds	r1, r2, #4
    aa3a:	6019      	str	r1, [r3, #0]
    aa3c:	6813      	ldr	r3, [r2, #0]
    aa3e:	6962      	ldr	r2, [r4, #20]
    aa40:	601a      	str	r2, [r3, #0]
    aa42:	2300      	movs	r3, #0
    aa44:	9e04      	ldr	r6, [sp, #16]
    aa46:	6123      	str	r3, [r4, #16]
    aa48:	e016      	b.n	aa78 <_printf_i+0x1cc>
    aa4a:	681a      	ldr	r2, [r3, #0]
    aa4c:	1d11      	adds	r1, r2, #4
    aa4e:	6019      	str	r1, [r3, #0]
    aa50:	6816      	ldr	r6, [r2, #0]
    aa52:	2100      	movs	r1, #0
    aa54:	6862      	ldr	r2, [r4, #4]
    aa56:	0030      	movs	r0, r6
    aa58:	f000 f906 	bl	ac68 <memchr>
    aa5c:	2800      	cmp	r0, #0
    aa5e:	d001      	beq.n	aa64 <_printf_i+0x1b8>
    aa60:	1b80      	subs	r0, r0, r6
    aa62:	6060      	str	r0, [r4, #4]
    aa64:	6863      	ldr	r3, [r4, #4]
    aa66:	e003      	b.n	aa70 <_printf_i+0x1c4>
    aa68:	0026      	movs	r6, r4
    aa6a:	3642      	adds	r6, #66	; 0x42
    aa6c:	7032      	strb	r2, [r6, #0]
    aa6e:	2301      	movs	r3, #1
    aa70:	6123      	str	r3, [r4, #16]
    aa72:	2300      	movs	r3, #0
    aa74:	9a04      	ldr	r2, [sp, #16]
    aa76:	7013      	strb	r3, [r2, #0]
    aa78:	9b07      	ldr	r3, [sp, #28]
    aa7a:	aa09      	add	r2, sp, #36	; 0x24
    aa7c:	9300      	str	r3, [sp, #0]
    aa7e:	0021      	movs	r1, r4
    aa80:	9b06      	ldr	r3, [sp, #24]
    aa82:	9805      	ldr	r0, [sp, #20]
    aa84:	f7ff fea4 	bl	a7d0 <_printf_common>
    aa88:	1c43      	adds	r3, r0, #1
    aa8a:	d102      	bne.n	aa92 <_printf_i+0x1e6>
    aa8c:	2001      	movs	r0, #1
    aa8e:	4240      	negs	r0, r0
    aa90:	e027      	b.n	aae2 <_printf_i+0x236>
    aa92:	6923      	ldr	r3, [r4, #16]
    aa94:	0032      	movs	r2, r6
    aa96:	9906      	ldr	r1, [sp, #24]
    aa98:	9805      	ldr	r0, [sp, #20]
    aa9a:	9d07      	ldr	r5, [sp, #28]
    aa9c:	47a8      	blx	r5
    aa9e:	1c43      	adds	r3, r0, #1
    aaa0:	d0f4      	beq.n	aa8c <_printf_i+0x1e0>
    aaa2:	6823      	ldr	r3, [r4, #0]
    aaa4:	2500      	movs	r5, #0
    aaa6:	079b      	lsls	r3, r3, #30
    aaa8:	d40f      	bmi.n	aaca <_printf_i+0x21e>
    aaaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
    aaac:	68e0      	ldr	r0, [r4, #12]
    aaae:	4298      	cmp	r0, r3
    aab0:	da17      	bge.n	aae2 <_printf_i+0x236>
    aab2:	0018      	movs	r0, r3
    aab4:	e015      	b.n	aae2 <_printf_i+0x236>
    aab6:	0022      	movs	r2, r4
    aab8:	2301      	movs	r3, #1
    aaba:	3219      	adds	r2, #25
    aabc:	9906      	ldr	r1, [sp, #24]
    aabe:	9805      	ldr	r0, [sp, #20]
    aac0:	9e07      	ldr	r6, [sp, #28]
    aac2:	47b0      	blx	r6
    aac4:	1c43      	adds	r3, r0, #1
    aac6:	d0e1      	beq.n	aa8c <_printf_i+0x1e0>
    aac8:	3501      	adds	r5, #1
    aaca:	68e3      	ldr	r3, [r4, #12]
    aacc:	9a09      	ldr	r2, [sp, #36]	; 0x24
    aace:	1a9b      	subs	r3, r3, r2
    aad0:	429d      	cmp	r5, r3
    aad2:	dbf0      	blt.n	aab6 <_printf_i+0x20a>
    aad4:	e7e9      	b.n	aaaa <_printf_i+0x1fe>
    aad6:	0026      	movs	r6, r4
    aad8:	9b03      	ldr	r3, [sp, #12]
    aada:	3642      	adds	r6, #66	; 0x42
    aadc:	781b      	ldrb	r3, [r3, #0]
    aade:	7033      	strb	r3, [r6, #0]
    aae0:	e78e      	b.n	aa00 <_printf_i+0x154>
    aae2:	b00b      	add	sp, #44	; 0x2c
    aae4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    aae6:	46c0      	nop			; (mov r8, r8)
    aae8:	0000b3b9 	.word	0x0000b3b9
    aaec:	0000b3ca 	.word	0x0000b3ca

0000aaf0 <_sbrk_r>:
    aaf0:	2300      	movs	r3, #0
    aaf2:	b570      	push	{r4, r5, r6, lr}
    aaf4:	4c06      	ldr	r4, [pc, #24]	; (ab10 <_sbrk_r+0x20>)
    aaf6:	0005      	movs	r5, r0
    aaf8:	0008      	movs	r0, r1
    aafa:	6023      	str	r3, [r4, #0]
    aafc:	f7fe fe10 	bl	9720 <_sbrk>
    ab00:	1c43      	adds	r3, r0, #1
    ab02:	d103      	bne.n	ab0c <_sbrk_r+0x1c>
    ab04:	6823      	ldr	r3, [r4, #0]
    ab06:	2b00      	cmp	r3, #0
    ab08:	d000      	beq.n	ab0c <_sbrk_r+0x1c>
    ab0a:	602b      	str	r3, [r5, #0]
    ab0c:	bd70      	pop	{r4, r5, r6, pc}
    ab0e:	46c0      	nop			; (mov r8, r8)
    ab10:	20000fc0 	.word	0x20000fc0

0000ab14 <__sread>:
    ab14:	b570      	push	{r4, r5, r6, lr}
    ab16:	000c      	movs	r4, r1
    ab18:	250e      	movs	r5, #14
    ab1a:	5f49      	ldrsh	r1, [r1, r5]
    ab1c:	f000 f8b0 	bl	ac80 <_read_r>
    ab20:	2800      	cmp	r0, #0
    ab22:	db03      	blt.n	ab2c <__sread+0x18>
    ab24:	6d63      	ldr	r3, [r4, #84]	; 0x54
    ab26:	181b      	adds	r3, r3, r0
    ab28:	6563      	str	r3, [r4, #84]	; 0x54
    ab2a:	e003      	b.n	ab34 <__sread+0x20>
    ab2c:	89a2      	ldrh	r2, [r4, #12]
    ab2e:	4b02      	ldr	r3, [pc, #8]	; (ab38 <__sread+0x24>)
    ab30:	4013      	ands	r3, r2
    ab32:	81a3      	strh	r3, [r4, #12]
    ab34:	bd70      	pop	{r4, r5, r6, pc}
    ab36:	46c0      	nop			; (mov r8, r8)
    ab38:	ffffefff 	.word	0xffffefff

0000ab3c <__swrite>:
    ab3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ab3e:	001f      	movs	r7, r3
    ab40:	898b      	ldrh	r3, [r1, #12]
    ab42:	0005      	movs	r5, r0
    ab44:	000c      	movs	r4, r1
    ab46:	0016      	movs	r6, r2
    ab48:	05db      	lsls	r3, r3, #23
    ab4a:	d505      	bpl.n	ab58 <__swrite+0x1c>
    ab4c:	230e      	movs	r3, #14
    ab4e:	5ec9      	ldrsh	r1, [r1, r3]
    ab50:	2200      	movs	r2, #0
    ab52:	2302      	movs	r3, #2
    ab54:	f000 f874 	bl	ac40 <_lseek_r>
    ab58:	89a2      	ldrh	r2, [r4, #12]
    ab5a:	4b05      	ldr	r3, [pc, #20]	; (ab70 <__swrite+0x34>)
    ab5c:	0028      	movs	r0, r5
    ab5e:	4013      	ands	r3, r2
    ab60:	81a3      	strh	r3, [r4, #12]
    ab62:	0032      	movs	r2, r6
    ab64:	230e      	movs	r3, #14
    ab66:	5ee1      	ldrsh	r1, [r4, r3]
    ab68:	003b      	movs	r3, r7
    ab6a:	f000 f81f 	bl	abac <_write_r>
    ab6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ab70:	ffffefff 	.word	0xffffefff

0000ab74 <__sseek>:
    ab74:	b570      	push	{r4, r5, r6, lr}
    ab76:	000c      	movs	r4, r1
    ab78:	250e      	movs	r5, #14
    ab7a:	5f49      	ldrsh	r1, [r1, r5]
    ab7c:	f000 f860 	bl	ac40 <_lseek_r>
    ab80:	89a3      	ldrh	r3, [r4, #12]
    ab82:	1c42      	adds	r2, r0, #1
    ab84:	d103      	bne.n	ab8e <__sseek+0x1a>
    ab86:	4a05      	ldr	r2, [pc, #20]	; (ab9c <__sseek+0x28>)
    ab88:	4013      	ands	r3, r2
    ab8a:	81a3      	strh	r3, [r4, #12]
    ab8c:	e004      	b.n	ab98 <__sseek+0x24>
    ab8e:	2280      	movs	r2, #128	; 0x80
    ab90:	0152      	lsls	r2, r2, #5
    ab92:	4313      	orrs	r3, r2
    ab94:	81a3      	strh	r3, [r4, #12]
    ab96:	6560      	str	r0, [r4, #84]	; 0x54
    ab98:	bd70      	pop	{r4, r5, r6, pc}
    ab9a:	46c0      	nop			; (mov r8, r8)
    ab9c:	ffffefff 	.word	0xffffefff

0000aba0 <__sclose>:
    aba0:	b510      	push	{r4, lr}
    aba2:	230e      	movs	r3, #14
    aba4:	5ec9      	ldrsh	r1, [r1, r3]
    aba6:	f000 f815 	bl	abd4 <_close_r>
    abaa:	bd10      	pop	{r4, pc}

0000abac <_write_r>:
    abac:	b570      	push	{r4, r5, r6, lr}
    abae:	0005      	movs	r5, r0
    abb0:	0008      	movs	r0, r1
    abb2:	0011      	movs	r1, r2
    abb4:	2200      	movs	r2, #0
    abb6:	4c06      	ldr	r4, [pc, #24]	; (abd0 <_write_r+0x24>)
    abb8:	6022      	str	r2, [r4, #0]
    abba:	001a      	movs	r2, r3
    abbc:	f7fe f95c 	bl	8e78 <_write>
    abc0:	1c43      	adds	r3, r0, #1
    abc2:	d103      	bne.n	abcc <_write_r+0x20>
    abc4:	6823      	ldr	r3, [r4, #0]
    abc6:	2b00      	cmp	r3, #0
    abc8:	d000      	beq.n	abcc <_write_r+0x20>
    abca:	602b      	str	r3, [r5, #0]
    abcc:	bd70      	pop	{r4, r5, r6, pc}
    abce:	46c0      	nop			; (mov r8, r8)
    abd0:	20000fc0 	.word	0x20000fc0

0000abd4 <_close_r>:
    abd4:	2300      	movs	r3, #0
    abd6:	b570      	push	{r4, r5, r6, lr}
    abd8:	4c06      	ldr	r4, [pc, #24]	; (abf4 <_close_r+0x20>)
    abda:	0005      	movs	r5, r0
    abdc:	0008      	movs	r0, r1
    abde:	6023      	str	r3, [r4, #0]
    abe0:	f7fe fdb0 	bl	9744 <_close>
    abe4:	1c43      	adds	r3, r0, #1
    abe6:	d103      	bne.n	abf0 <_close_r+0x1c>
    abe8:	6823      	ldr	r3, [r4, #0]
    abea:	2b00      	cmp	r3, #0
    abec:	d000      	beq.n	abf0 <_close_r+0x1c>
    abee:	602b      	str	r3, [r5, #0]
    abf0:	bd70      	pop	{r4, r5, r6, pc}
    abf2:	46c0      	nop			; (mov r8, r8)
    abf4:	20000fc0 	.word	0x20000fc0

0000abf8 <_fstat_r>:
    abf8:	2300      	movs	r3, #0
    abfa:	b570      	push	{r4, r5, r6, lr}
    abfc:	4c06      	ldr	r4, [pc, #24]	; (ac18 <_fstat_r+0x20>)
    abfe:	0005      	movs	r5, r0
    ac00:	0008      	movs	r0, r1
    ac02:	0011      	movs	r1, r2
    ac04:	6023      	str	r3, [r4, #0]
    ac06:	f7fe fda1 	bl	974c <_fstat>
    ac0a:	1c43      	adds	r3, r0, #1
    ac0c:	d103      	bne.n	ac16 <_fstat_r+0x1e>
    ac0e:	6823      	ldr	r3, [r4, #0]
    ac10:	2b00      	cmp	r3, #0
    ac12:	d000      	beq.n	ac16 <_fstat_r+0x1e>
    ac14:	602b      	str	r3, [r5, #0]
    ac16:	bd70      	pop	{r4, r5, r6, pc}
    ac18:	20000fc0 	.word	0x20000fc0

0000ac1c <_isatty_r>:
    ac1c:	2300      	movs	r3, #0
    ac1e:	b570      	push	{r4, r5, r6, lr}
    ac20:	4c06      	ldr	r4, [pc, #24]	; (ac3c <_isatty_r+0x20>)
    ac22:	0005      	movs	r5, r0
    ac24:	0008      	movs	r0, r1
    ac26:	6023      	str	r3, [r4, #0]
    ac28:	f7fe fd96 	bl	9758 <_isatty>
    ac2c:	1c43      	adds	r3, r0, #1
    ac2e:	d103      	bne.n	ac38 <_isatty_r+0x1c>
    ac30:	6823      	ldr	r3, [r4, #0]
    ac32:	2b00      	cmp	r3, #0
    ac34:	d000      	beq.n	ac38 <_isatty_r+0x1c>
    ac36:	602b      	str	r3, [r5, #0]
    ac38:	bd70      	pop	{r4, r5, r6, pc}
    ac3a:	46c0      	nop			; (mov r8, r8)
    ac3c:	20000fc0 	.word	0x20000fc0

0000ac40 <_lseek_r>:
    ac40:	b570      	push	{r4, r5, r6, lr}
    ac42:	0005      	movs	r5, r0
    ac44:	0008      	movs	r0, r1
    ac46:	0011      	movs	r1, r2
    ac48:	2200      	movs	r2, #0
    ac4a:	4c06      	ldr	r4, [pc, #24]	; (ac64 <_lseek_r+0x24>)
    ac4c:	6022      	str	r2, [r4, #0]
    ac4e:	001a      	movs	r2, r3
    ac50:	f7fe fd84 	bl	975c <_lseek>
    ac54:	1c43      	adds	r3, r0, #1
    ac56:	d103      	bne.n	ac60 <_lseek_r+0x20>
    ac58:	6823      	ldr	r3, [r4, #0]
    ac5a:	2b00      	cmp	r3, #0
    ac5c:	d000      	beq.n	ac60 <_lseek_r+0x20>
    ac5e:	602b      	str	r3, [r5, #0]
    ac60:	bd70      	pop	{r4, r5, r6, pc}
    ac62:	46c0      	nop			; (mov r8, r8)
    ac64:	20000fc0 	.word	0x20000fc0

0000ac68 <memchr>:
    ac68:	b2c9      	uxtb	r1, r1
    ac6a:	1882      	adds	r2, r0, r2
    ac6c:	4290      	cmp	r0, r2
    ac6e:	d004      	beq.n	ac7a <memchr+0x12>
    ac70:	7803      	ldrb	r3, [r0, #0]
    ac72:	428b      	cmp	r3, r1
    ac74:	d002      	beq.n	ac7c <memchr+0x14>
    ac76:	3001      	adds	r0, #1
    ac78:	e7f8      	b.n	ac6c <memchr+0x4>
    ac7a:	2000      	movs	r0, #0
    ac7c:	4770      	bx	lr
	...

0000ac80 <_read_r>:
    ac80:	b570      	push	{r4, r5, r6, lr}
    ac82:	0005      	movs	r5, r0
    ac84:	0008      	movs	r0, r1
    ac86:	0011      	movs	r1, r2
    ac88:	2200      	movs	r2, #0
    ac8a:	4c06      	ldr	r4, [pc, #24]	; (aca4 <_read_r+0x24>)
    ac8c:	6022      	str	r2, [r4, #0]
    ac8e:	001a      	movs	r2, r3
    ac90:	f7fe f8d2 	bl	8e38 <_read>
    ac94:	1c43      	adds	r3, r0, #1
    ac96:	d103      	bne.n	aca0 <_read_r+0x20>
    ac98:	6823      	ldr	r3, [r4, #0]
    ac9a:	2b00      	cmp	r3, #0
    ac9c:	d000      	beq.n	aca0 <_read_r+0x20>
    ac9e:	602b      	str	r3, [r5, #0]
    aca0:	bd70      	pop	{r4, r5, r6, pc}
    aca2:	46c0      	nop			; (mov r8, r8)
    aca4:	20000fc0 	.word	0x20000fc0

0000aca8 <TEMP_AD_TABLE>:
    aca8:	3b5b3b99 3ad73b1a 3a473a90 39ad39fc     .;[;.;.:.:G:.9.9
    acb8:	3907395b 385538b0 379737f8 36ce3734     [9.9.8U8.7.747.6
    acc8:	35f83664 35163588 342934a1 333033ae     d6.5.5.5.4)4.303
    acd8:	322c32af 311e31a6 30063093 2ee52f76     .2,2.1.1.0.0v/..
    ace8:	2dbc2e51 2c8b2d24 2b542bf0 2a182ab7     Q..-$-.,.+T+.*.*
    acf8:	28d82979 27952837 265026f2 250a25ad     y).(7(.'.&P&.%.%
    ad08:	23c42467 22802322 213e21df 2000209e     g$.#"#.".!>!. . 
    ad18:	1ec51f62 1d901e2a 1c611cf8 1b381bcb     b...*.....a...8.
    ad28:	1a161aa6 18fb1988 17e91871 16df1763     ........q...c...
    ad38:	15dd165d 14e41560 13f4146b 130d137f     ]...`...k.......
    ad48:	122f129d 115911c3 108c10f2 0fc81029     ../...Y.....)...
    ad58:	0f0d0f69 0e590eb2 0dae0e02 0d0a0d5b     i.....Y.....[...
    ad68:	0c6e0cbb 0bda0c23 0b4c0b92 0ac50b08     ..n.#.....L.....
    ad78:	0a450a84 09cb0a07 09570990 08e9091f     ..E.......W.....
    ad88:	088008b3 081c084d 07bd07ec 07630790     ....M.........c.
    ad98:	070e0738 06bd06e5 06700696 0626064b     8.........p.K.&.
    ada8:	05e10603 059d05bf 0559057b 05150537     ........{.Y.7...
    adb8:	04d104f3 048d04af 0449046b              ........k.I.

0000adc4 <TEMP_TABLE>:
    adc4:	e5e4e3e2 e9e8e7e6 edecebea f1f0efee     ................
    add4:	f5f4f3f2 f9f8f7f6 fdfcfbfa 0100fffe     ................
    ade4:	05040302 09080706 0d0c0b0a 11100f0e     ................
    adf4:	15141312 19181716 1d1c1b1a 21201f1e     .............. !
    ae04:	25242322 29282726 2d2c2b2a 31302f2e     "#$%&'()*+,-./01
    ae14:	35343332 39383736 3d3c3b3a 41403f3e     23456789:;<=>?@A
    ae24:	45444342 49484746 4d4c4b4a 51504f4e     BCDEFGHIJKLMNOPQ
    ae34:	55545352 59585756 5d5c5b5a 61605f5e     RSTUVWXYZ[\]^_`a
    ae44:	65646362 69686766 6d6c6b6a 00006f6e     bcdefghijklmno..
    ae54:	495f4449 dfb8204e 000d202e 495f4449     ID_IN ... ..ID_I
    ae64:	cdb5204e 000d202e 455f4449 b820444e     N ... ..ID_END .
    ae74:	0d202edf 00000000 455f4449 b520444e     .. .....ID_END .
    ae84:	0d202ecd 00000000 20564f53 202edfb8     .. .....SOV ... 
    ae94:	0000000d 20564f53 202ecdb5 0000000d     ....SOV ... ....
    aea4:	20434441 6425203d 0a0d202e 00000000     ADC = %d. ......

0000aeb4 <Cell_volt>:
    aeb4:	0cfc0ceb 0d1f0d0e 0d420d30 0d640d53     ........0.B.S.d.
    aec4:	0d870d75 0da10d98 0db20daa 0dc40dbb     u...............
    aed4:	0dd60dcd 0de70dde 0df50df0 0e000dfb     ................
    aee4:	0e0b0e05 0e150e10 0e200e1a 0e280e25     .......... .%.(.
    aef4:	0e2e0e2b 0e340e31 0e3a0e37 0e400e3d     +...1.4.7.:.=.@.
    af04:	0e470e43 0e4e0e4a 0e550e51 0e5c0e58     C.G.J.N.Q.U.X.\.
    af14:	0e630e5f 0e6e0e66 0e7e0e76 0e8f0e86     _.c.f.n.v.~.....
    af24:	0e9f0e97 0eaf0ea7 0ec00eb7 0ed10ec8     ................
    af34:	0ee20ed9 0ef30eea 0f040efb 0f160f0c     ................
    af44:	0f290f1f 0f3c0f32 0f4f0f45 0f620f58     ..).2.<.E.O.X.b.
    af54:	0f760f6b 0f8b0f80 0fa10f96 0fb60fab     k.v.............
    af64:	0fcb0fc1 0fe20fd6 0ffa0fee 10131006     ................
    af74:	102b101f 10431037 0000104f              ..+.7.C.O...

0000af80 <ucCRC_tCalc>:
    af80:	aa7fd500 54812bfe 8356fc29 7da802d7     .....+.T).V....}
    af90:	f82d8752 06d379ac d104ae7b 2ffa5085     R.-..y..{....P./
    afa0:	0edb71a4 f0258f5a 27f2588d d90ca673     .q..Z.%..X.'s...
    afb0:	5c8923f6 a277dd08 75a00adf 8b5ef421     .#.\..w....u!.^.
    afc0:	37e2489d c91cb663 1ecb61b4 e0359f4a     .H.7c....a..J.5.
    afd0:	65b01acf 9b4ee431 4c9933e6 b267cd18     ...e1.N..3.L..g.
    afe0:	9346ec39 6db812c7 ba6fc510 44913bee     9.F....m..o..;.D
    aff0:	c114be6b 3fea4095 e83d9742 16c369bc     k....@.?B.=..i..
    b000:	45903aef bb6ec411 6cb913c6 9247ed38     .:.E..n....l8.G.
    b010:	17c268bd e93c9643 3eeb4194 c015bf6a     .h..C.<..A.>j...
    b020:	e1349e4b 1fca60b5 c81db762 36e3499c     K.4..`..b....I.6
    b030:	b366cc19 4d9832e7 9a4fe530 64b11bce     ..f..2.M0.O....d
    b040:	d80da772 26f3598c f1248e5b 0fda70a5     r....Y.&[.$..p..
    b050:	8a5ff520 74a10bde a376dc09 5d8822f7      ._....t..v..".]
    b060:	7ca903d6 8257fd28 55802aff ab7ed401     ...|(.W..*.U..~.
    b070:	2efb5184 d005af7a 07d278ad f92c8653     .Q..z....x..S.,.
    b080:	000070d8 00007338 00007338 00007338     .p..8s..8s..8s..
    b090:	00007338 00007338 00007338 00007338     8s..8s..8s..8s..
    b0a0:	00007338 00007338 00007338 00007338     8s..8s..8s..8s..
    b0b0:	00007338 00007338 00007338 00007338     8s..8s..8s..8s..
    b0c0:	000070c0 00007338 00007338 00007338     .p..8s..8s..8s..
    b0d0:	00007338 00007338 00007338 00007338     8s..8s..8s..8s..
    b0e0:	00007338 00007338 00007338 00007338     8s..8s..8s..8s..
    b0f0:	00007338 00007338 00007338 00007338     8s..8s..8s..8s..
    b100:	000070d0 00007338 00007338 00007338     .p..8s..8s..8s..
    b110:	00007338 00007338 00007338 00007338     8s..8s..8s..8s..
    b120:	00007338 00007338 00007338 00007338     8s..8s..8s..8s..
    b130:	00007338 00007338 00007338 00007338     8s..8s..8s..8s..
    b140:	000070c8 000070e0 000070a8 000070b8     .p...p...p...p..
    b150:	000070b0 42004400 42004800 00000002     .p...D.B.H.B....
    b160:	00000003 00000028 00000029 00000004     ....(...).......
    b170:	00000005 00000006 00000007 00000008     ................
    b180:	00000009 0000000a 0000000b 00000020     ............ ...
    b190:	00000021 00000022 00000023 00000028     !..."...#...(...
    b1a0:	00000029 00000024 00000025 00000026     )...$...%...&...
    b1b0:	00000027 00000008 00000009              '...........

0000b1bc <_adc_biasrefbuf_pos>:
    b1bc:	00000600                                ....

0000b1c0 <_adc_apbcmasks>:
    b1c0:	00020000 00040000                       ........

0000b1c8 <_adc_biascomp_pos>:
    b1c8:	00000903                                ....

0000b1cc <_adc_gclk_ids>:
    b1cc:	00002221                                !"..

0000b1d0 <_adc_extchannel_msb>:
    b1d0:	0000000b 0000000b                       ........

0000b1d8 <_adc_biascomp_addr>:
    b1d8:	00806020 00806020                        `.. `..

0000b1e0 <_adc_biasrefbuf_addr>:
    b1e0:	00806020 00806020 00007a62 00007a62      `.. `..bz..bz..
    b1f0:	00007a58 00007a62 00007a58 00007a3e     Xz..bz..Xz..>z..
    b200:	00007a3e 00007a62 00007a62 00007a62     >z..bz..bz..bz..
    b210:	00007a62 00007a62 00007a62 00007a62     bz..bz..bz..bz..
    b220:	00007a62 00007a62 00007a62 00007a62     bz..bz..bz..bz..
    b230:	00007a62 00007a62 00007a62 00007a62     bz..bz..bz..bz..
    b240:	00007a62 00007a62 00007a62 00007a62     bz..bz..bz..bz..
    b250:	00007a58 00007a62 00007a58 00007a62     Xz..bz..Xz..bz..
    b260:	00007a62 00007a62 00007a62 00007a62     bz..bz..bz..bz..
    b270:	00007a62 00007a62 00007a62 00007a62     bz..bz..bz..bz..
    b280:	00007a62 00007a62 00007a62 00007a62     bz..bz..bz..bz..
    b290:	00007a62 00007a62 00007a62 00007a62     bz..bz..bz..bz..
    b2a0:	00007a62 00007a62 00007a62 00007a62     bz..bz..bz..bz..
    b2b0:	00007a62 00007a62 00007a62 00007a62     bz..bz..bz..bz..
    b2c0:	00007a62 00007a62 00007a62 00007a62     bz..bz..bz..bz..
    b2d0:	00007a62 00007a62 00007a62 00007a62     bz..bz..bz..bz..
    b2e0:	00007a62 00007a62 00007a58 00007a58     bz..bz..Xz..Xz..
    b2f0:	00007a6a 00007a6a 00007a6a 00007a6a     jz..jz..jz..jz..
    b300:	42000400 42000800 42000c00 42001000     ...B...B...B...B
    b310:	42001400 42001800 0c0b0a09 00000e0d     ...B...B........
    b320:	0000925a 00009256 00009256 00009288     Z...V...V.......
    b330:	00009288 00009272 00009260 00009278     ....r...`...x...
    b340:	00000043                                C...

0000b344 <_global_impure_ptr>:
    b344:	2000000c                                ... 

0000b348 <__sf_fake_stdin>:
	...

0000b368 <__sf_fake_stdout>:
	...

0000b388 <__sf_fake_stderr>:
	...
    b3a8:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    b3b8:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    b3c8:	31300046 35343332 39383736 64636261     F.0123456789abcd
    b3d8:	00006665                                ef..

0000b3dc <_init>:
    b3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b3de:	46c0      	nop			; (mov r8, r8)
    b3e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b3e2:	bc08      	pop	{r3}
    b3e4:	469e      	mov	lr, r3
    b3e6:	4770      	bx	lr

0000b3e8 <__init_array_start>:
    b3e8:	000040e5 	.word	0x000040e5

0000b3ec <_fini>:
    b3ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b3ee:	46c0      	nop			; (mov r8, r8)
    b3f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b3f2:	bc08      	pop	{r3}
    b3f4:	469e      	mov	lr, r3
    b3f6:	4770      	bx	lr

0000b3f8 <__fini_array_start>:
    b3f8:	000040bd 	.word	0x000040bd
