$date
	Thu Jul 31 00:16:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! o $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module dut $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 1 ! O $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
1!
$end
#10
0!
b1 #
b1 %
b1000 "
b1000 $
#20
1!
b110 #
b110 %
b110 "
b110 $
#30
0!
b11 #
b11 %
b1101 "
b1101 $
#40
b1100 #
b1100 %
b1 "
b1 $
#50
1!
b100 #
b100 %
b100 "
b100 $
#60
0!
b1110 #
b1110 %
b111 "
b111 $
#70
b111 #
b111 %
b1100 "
b1100 $
#80
b110 #
b110 %
b101 "
b101 $
#90
b11 #
b11 %
b1000 "
b1000 $
#100
