// Seed: 1906785907
module module_0 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    input supply1 id_3,
    output supply1 id_4
    , id_15,
    input tri id_5
    , id_16,
    input supply1 id_6,
    input wor id_7,
    input tri1 id_8,
    output supply1 id_9,
    input tri0 id_10,
    output tri id_11,
    input tri1 id_12,
    input wor id_13
);
  assign id_4 = id_16;
  wand id_17, module_0, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25;
  wire id_26;
  wire id_27;
  assign id_19 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd93
) (
    input tri id_0,
    input wand id_1,
    output tri1 id_2,
    output wor id_3,
    output tri id_4,
    input supply1 _id_5
    , id_8,
    output supply0 id_6
);
  wire [id_5 : 1] \id_9 ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_4,
      id_0,
      id_6,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_4,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
