<stg><name>jacobi_HLS</name>


<trans_list>

<trans id="660" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="46" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="47" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:0  %J_addr = getelementptr [16 x i32]* %J, i64 0, i64 -4

]]></Node>
<StgValue><ssdm name="J_addr"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:1  %J_addr_1 = getelementptr [16 x i32]* %J, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="J_addr_1"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:9  %J_load = load i32* %J_addr, align 4

]]></Node>
<StgValue><ssdm name="J_load"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:11  %b_addr = getelementptr [4 x i32]* %b, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:12  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:18  %J_load_1 = load i32* %J_addr_1, align 4

]]></Node>
<StgValue><ssdm name="J_load_1"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:20  %b_addr_1 = getelementptr [4 x i32]* %b, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:21  %b_load_1 = load i32* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:2  %J_addr_2 = getelementptr [16 x i32]* %J, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="J_addr_2"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:3  %J_addr_3 = getelementptr [16 x i32]* %J, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="J_addr_3"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:9  %J_load = load i32* %J_addr, align 4

]]></Node>
<StgValue><ssdm name="J_load"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:12  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:18  %J_load_1 = load i32* %J_addr_1, align 4

]]></Node>
<StgValue><ssdm name="J_load_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:21  %b_load_1 = load i32* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:27  %J_load_2 = load i32* %J_addr_2, align 4

]]></Node>
<StgValue><ssdm name="J_load_2"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:29  %b_addr_2 = getelementptr [4 x i32]* %b, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:30  %b_load_2 = load i32* %b_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:36  %J_load_3 = load i32* %J_addr_3, align 4

]]></Node>
<StgValue><ssdm name="J_load_3"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:38  %b_addr_3 = getelementptr [4 x i32]* %b, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_addr_3"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:39  %b_load_3 = load i32* %b_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="181" st_id="3" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:10  %tmp_6 = sitofp i32 %J_load to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:13  %tmp_7 = sitofp i32 %b_load to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:19  %tmp_6_1 = sitofp i32 %J_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:22  %tmp_7_1 = sitofp i32 %b_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:27  %J_load_2 = load i32* %J_addr_2, align 4

]]></Node>
<StgValue><ssdm name="J_load_2"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:28  %tmp_6_2 = sitofp i32 %J_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:30  %b_load_2 = load i32* %b_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:31  %tmp_7_2 = sitofp i32 %b_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:36  %J_load_3 = load i32* %J_addr_3, align 4

]]></Node>
<StgValue><ssdm name="J_load_3"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:37  %tmp_6_3 = sitofp i32 %J_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:39  %b_load_3 = load i32* %b_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:40  %tmp_7_3 = sitofp i32 %b_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="193" st_id="4" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:10  %tmp_6 = sitofp i32 %J_load to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:13  %tmp_7 = sitofp i32 %b_load to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:19  %tmp_6_1 = sitofp i32 %J_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:22  %tmp_7_1 = sitofp i32 %b_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:28  %tmp_6_2 = sitofp i32 %J_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:31  %tmp_7_2 = sitofp i32 %b_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:37  %tmp_6_3 = sitofp i32 %J_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:40  %tmp_7_3 = sitofp i32 %b_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="201" st_id="5" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:10  %tmp_6 = sitofp i32 %J_load to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:13  %tmp_7 = sitofp i32 %b_load to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:19  %tmp_6_1 = sitofp i32 %J_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:22  %tmp_7_1 = sitofp i32 %b_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:28  %tmp_6_2 = sitofp i32 %J_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:31  %tmp_7_2 = sitofp i32 %b_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:37  %tmp_6_3 = sitofp i32 %J_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:40  %tmp_7_3 = sitofp i32 %b_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="209" st_id="6" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:10  %tmp_6 = sitofp i32 %J_load to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:13  %tmp_7 = sitofp i32 %b_load to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:19  %tmp_6_1 = sitofp i32 %J_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:22  %tmp_7_1 = sitofp i32 %b_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:28  %tmp_6_2 = sitofp i32 %J_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:31  %tmp_7_2 = sitofp i32 %b_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:37  %tmp_6_3 = sitofp i32 %J_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:40  %tmp_7_3 = sitofp i32 %b_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="217" st_id="7" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:10  %tmp_6 = sitofp i32 %J_load to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:13  %tmp_7 = sitofp i32 %b_load to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:19  %tmp_6_1 = sitofp i32 %J_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:22  %tmp_7_1 = sitofp i32 %b_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:28  %tmp_6_2 = sitofp i32 %J_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:31  %tmp_7_2 = sitofp i32 %b_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:37  %tmp_6_3 = sitofp i32 %J_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:40  %tmp_7_3 = sitofp i32 %b_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="225" st_id="8" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:10  %tmp_6 = sitofp i32 %J_load to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:13  %tmp_7 = sitofp i32 %b_load to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:19  %tmp_6_1 = sitofp i32 %J_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:22  %tmp_7_1 = sitofp i32 %b_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:28  %tmp_6_2 = sitofp i32 %J_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:31  %tmp_7_2 = sitofp i32 %b_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:37  %tmp_6_3 = sitofp i32 %J_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:40  %tmp_7_3 = sitofp i32 %b_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="233" st_id="9" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %tmp_s = fmul double %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:23  %tmp_10_1 = fmul double %tmp_6_1, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:32  %tmp_10_2 = fmul double %tmp_6_2, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:41  %tmp_10_3 = fmul double %tmp_6_3, %tmp_7_3

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="237" st_id="10" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %tmp_s = fmul double %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:23  %tmp_10_1 = fmul double %tmp_6_1, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:32  %tmp_10_2 = fmul double %tmp_6_2, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:41  %tmp_10_3 = fmul double %tmp_6_3, %tmp_7_3

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="241" st_id="11" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %tmp_s = fmul double %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:23  %tmp_10_1 = fmul double %tmp_6_1, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:32  %tmp_10_2 = fmul double %tmp_6_2, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:41  %tmp_10_3 = fmul double %tmp_6_3, %tmp_7_3

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="245" st_id="12" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %tmp_s = fmul double %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:23  %tmp_10_1 = fmul double %tmp_6_1, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:32  %tmp_10_2 = fmul double %tmp_6_2, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:41  %tmp_10_3 = fmul double %tmp_6_3, %tmp_7_3

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="249" st_id="13" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %tmp_s = fmul double %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:23  %tmp_10_1 = fmul double %tmp_6_1, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:32  %tmp_10_2 = fmul double %tmp_6_2, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:41  %tmp_10_3 = fmul double %tmp_6_3, %tmp_7_3

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="253" st_id="14" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %tmp_s = fmul double %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:23  %tmp_10_1 = fmul double %tmp_6_1, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:32  %tmp_10_2 = fmul double %tmp_6_2, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:41  %tmp_10_3 = fmul double %tmp_6_3, %tmp_7_3

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="257" st_id="15" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="261" st_id="16" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="265" st_id="17" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="269" st_id="18" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="273" st_id="19" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="277" st_id="20" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="281" st_id="21" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="283" st_id="21" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="285" st_id="22" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="289" st_id="23" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="293" st_id="24" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="297" st_id="25" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="298" st_id="25" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="299" st_id="25" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="300" st_id="25" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="301" st_id="26" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="305" st_id="27" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="307" st_id="27" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="308" st_id="27" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="309" st_id="28" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="310" st_id="28" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="311" st_id="28" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="312" st_id="28" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="313" st_id="29" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="314" st_id="29" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="315" st_id="29" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="317" st_id="30" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="318" st_id="30" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="319" st_id="30" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="320" st_id="30" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="321" st_id="31" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="322" st_id="31" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="323" st_id="31" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="324" st_id="31" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="325" st_id="32" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="326" st_id="32" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="327" st_id="32" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="328" st_id="32" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="329" st_id="33" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="330" st_id="33" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="331" st_id="33" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="332" st_id="33" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="333" st_id="34" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="334" st_id="34" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="335" st_id="34" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="336" st_id="34" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="337" st_id="35" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="338" st_id="35" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="339" st_id="35" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="340" st_id="35" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="341" st_id="36" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="342" st_id="36" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="343" st_id="36" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="344" st_id="36" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="345" st_id="37" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="346" st_id="37" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="347" st_id="37" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="348" st_id="37" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="349" st_id="38" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="350" st_id="38" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="351" st_id="38" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="352" st_id="38" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="353" st_id="39" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="354" st_id="39" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="355" st_id="39" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="356" st_id="39" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="357" st_id="40" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="358" st_id="40" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="359" st_id="40" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="360" st_id="40" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="361" st_id="41" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="362" st_id="41" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="363" st_id="41" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="364" st_id="41" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="365" st_id="42" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="366" st_id="42" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="367" st_id="42" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="368" st_id="42" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="369" st_id="43" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="370" st_id="43" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="371" st_id="43" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="372" st_id="43" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="373" st_id="44" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="374" st_id="44" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="375" st_id="44" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="376" st_id="44" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="377" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader5.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %J) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader5.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %b) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader5.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %x) nounwind, !map !18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.preheader5.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5.preheader:8  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @jacobi_HLS_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="45" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:15  %x_assign = fdiv double 1.000000e+00, %tmp_s

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="383" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
.preheader5.preheader:16  %p_Val2_s = bitcast double %x_assign to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="384" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader5.preheader:17  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="385" st_id="45" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:24  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="386" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
.preheader5.preheader:25  %p_Val2_4 = bitcast double %x_assign_1 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="387" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader5.preheader:26  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_4, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="388" st_id="45" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:33  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="389" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
.preheader5.preheader:34  %p_Val2_7 = bitcast double %x_assign_2 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="390" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader5.preheader:35  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_7, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="391" st_id="45" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:42  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="392" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
.preheader5.preheader:43  %p_Val2_12 = bitcast double %x_assign_3 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="393" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader5.preheader:44  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_12, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="394" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:45  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="395" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader5:0  %x_new_load_1_2 = phi i32 [ %p_Val2_22, %._crit_edge.0.0 ], [ 1, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="x_new_load_1_2"/></StgValue>
</operation>

<operation id="396" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader5:1  %x_new_load_1_1 = phi i32 [ %p_Val2_20, %._crit_edge.0.0 ], [ 1, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="x_new_load_1_1"/></StgValue>
</operation>

<operation id="397" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader5:2  %x_new_load_1 = phi i32 [ %p_Val2_18, %._crit_edge.0.0 ], [ 1, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="x_new_load_1"/></StgValue>
</operation>

<operation id="398" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader5:3  %x_new_load_1_3 = phi i32 [ %p_Val2_24, %._crit_edge.0.0 ], [ 1, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="x_new_load_1_3"/></StgValue>
</operation>

<operation id="399" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5:4  %t = phi i5 [ %t_1, %._crit_edge.0.0 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="400" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:5  %exitcond3 = icmp eq i5 %t, -16

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="401" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="402" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:7  %t_1 = add i5 %t, 1

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="403" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:8  br i1 %exitcond3, label %.preheader.0, label %._crit_edge.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0:3  %tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="405" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0:7  %tmp_i_i_i_i_cast4 = zext i11 %tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast4"/></StgValue>
</operation>

<operation id="406" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0:8  %sh_assign = add i12 -1023, %tmp_i_i_i_i_cast4

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="407" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:9  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="408" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0:10  %tmp_i_i_i = sub i11 1023, %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="409" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0:11  %tmp_i_i_i_cast = sext i11 %tmp_i_i_i to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="410" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0:12  %ush = select i1 %isNeg, i12 %tmp_i_i_i_cast, i12 %sh_assign

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="411" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0:24  %tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_4, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="412" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0:28  %tmp_i_i_i_i1_cast3 = zext i11 %tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i1_cast3"/></StgValue>
</operation>

<operation id="413" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0:29  %sh_assign_3 = add i12 -1023, %tmp_i_i_i_i1_cast3

]]></Node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="414" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:30  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_3, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="415" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0:31  %tmp_i_i_i1 = sub i11 1023, %tmp_V_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1"/></StgValue>
</operation>

<operation id="416" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0:32  %tmp_i_i_i1_cast = sext i11 %tmp_i_i_i1 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1_cast"/></StgValue>
</operation>

<operation id="417" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0:33  %ush_1 = select i1 %isNeg_1, i12 %tmp_i_i_i1_cast, i12 %sh_assign_3

]]></Node>
<StgValue><ssdm name="ush_1"/></StgValue>
</operation>

<operation id="418" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0:45  %tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_7, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="419" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0:49  %tmp_i_i_i_i2_cast2 = zext i11 %tmp_V_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i2_cast2"/></StgValue>
</operation>

<operation id="420" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0:50  %sh_assign_6 = add i12 -1023, %tmp_i_i_i_i2_cast2

]]></Node>
<StgValue><ssdm name="sh_assign_6"/></StgValue>
</operation>

<operation id="421" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:51  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_6, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="422" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0:52  %tmp_i_i_i2 = sub i11 1023, %tmp_V_4

]]></Node>
<StgValue><ssdm name="tmp_i_i_i2"/></StgValue>
</operation>

<operation id="423" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0:53  %tmp_i_i_i2_cast = sext i11 %tmp_i_i_i2 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i2_cast"/></StgValue>
</operation>

<operation id="424" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0:54  %ush_2 = select i1 %isNeg_2, i12 %tmp_i_i_i2_cast, i12 %sh_assign_6

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>

<operation id="425" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0:66  %tmp_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_12, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="426" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0:70  %tmp_i_i_i_i3_cast1 = zext i11 %tmp_V_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i3_cast1"/></StgValue>
</operation>

<operation id="427" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0:71  %sh_assign_9 = add i12 -1023, %tmp_i_i_i_i3_cast1

]]></Node>
<StgValue><ssdm name="sh_assign_9"/></StgValue>
</operation>

<operation id="428" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:72  %isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_9, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="429" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0:73  %tmp_i_i_i3 = sub i11 1023, %tmp_V_6

]]></Node>
<StgValue><ssdm name="tmp_i_i_i3"/></StgValue>
</operation>

<operation id="430" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0:74  %tmp_i_i_i3_cast = sext i11 %tmp_i_i_i3 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i3_cast"/></StgValue>
</operation>

<operation id="431" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0:75  %ush_3 = select i1 %isNeg_3, i12 %tmp_i_i_i3_cast, i12 %sh_assign_9

]]></Node>
<StgValue><ssdm name="ush_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="432" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.0.0:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.0.0:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="434" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.0.0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:4  %tmp_V_1 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="436" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
._crit_edge.0.0:5  %mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="437" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="137" op_0_bw="54">
<![CDATA[
._crit_edge.0.0:6  %mantissa_V_1_cast = zext i54 %mantissa_V to i137

]]></Node>
<StgValue><ssdm name="mantissa_V_1_cast"/></StgValue>
</operation>

<operation id="438" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0:13  %sh_assign_2_cast = sext i12 %ush to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_cast"/></StgValue>
</operation>

<operation id="439" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="137" op_0_bw="32">
<![CDATA[
._crit_edge.0.0:14  %tmp_i_i_i_6 = zext i32 %sh_assign_2_cast to i137

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_6"/></StgValue>
</operation>

<operation id="440" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0:15  %tmp_i_i_i_cast_7 = zext i32 %sh_assign_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast_7"/></StgValue>
</operation>

<operation id="441" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0:16  %r_V = lshr i54 %mantissa_V, %tmp_i_i_i_cast_7

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="442" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
._crit_edge.0.0:17  %r_V_1 = shl i137 %mantissa_V_1_cast, %tmp_i_i_i_6

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="443" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:18  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="444" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.0:19  %tmp_2 = zext i1 %tmp_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="445" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0:20  %tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_1, i32 53, i32 84)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="446" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:21  %p_Val2_17 = select i1 %isNeg, i32 %tmp_2, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="447" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0:22  %result_V_1 = sub i32 0, %p_Val2_17

]]></Node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="448" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:23  %p_Val2_18 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_17

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="449" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:25  %tmp_V_3 = trunc i64 %p_Val2_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="450" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
._crit_edge.0.0:26  %mantissa_V_1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_3, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_1"/></StgValue>
</operation>

<operation id="451" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="137" op_0_bw="54">
<![CDATA[
._crit_edge.0.0:27  %mantissa_V_3_cast = zext i54 %mantissa_V_1 to i137

]]></Node>
<StgValue><ssdm name="mantissa_V_3_cast"/></StgValue>
</operation>

<operation id="452" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0:34  %sh_assign_5_cast = sext i12 %ush_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_5_cast"/></StgValue>
</operation>

<operation id="453" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="137" op_0_bw="32">
<![CDATA[
._crit_edge.0.0:35  %tmp_i_i_i1_8 = zext i32 %sh_assign_5_cast to i137

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1_8"/></StgValue>
</operation>

<operation id="454" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0:36  %tmp_i_i_i1_cast_9 = zext i32 %sh_assign_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1_cast_9"/></StgValue>
</operation>

<operation id="455" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0:37  %r_V_2 = lshr i54 %mantissa_V_1, %tmp_i_i_i1_cast_9

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="456" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
._crit_edge.0.0:38  %r_V_3 = shl i137 %mantissa_V_3_cast, %tmp_i_i_i1_8

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="457" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:39  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_2, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="458" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.0:40  %tmp_1 = zext i1 %tmp_22 to i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="459" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0:41  %tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_3, i32 53, i32 84)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="460" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:42  %p_Val2_19 = select i1 %isNeg_1, i32 %tmp_1, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="461" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0:43  %result_V_3 = sub i32 0, %p_Val2_19

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>

<operation id="462" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:44  %p_Val2_20 = select i1 %p_Result_1, i32 %result_V_3, i32 %p_Val2_19

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="463" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:46  %tmp_V_5 = trunc i64 %p_Val2_7 to i52

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="464" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
._crit_edge.0.0:47  %mantissa_V_2 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_5, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_2"/></StgValue>
</operation>

<operation id="465" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="137" op_0_bw="54">
<![CDATA[
._crit_edge.0.0:48  %mantissa_V_5_cast = zext i54 %mantissa_V_2 to i137

]]></Node>
<StgValue><ssdm name="mantissa_V_5_cast"/></StgValue>
</operation>

<operation id="466" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0:55  %sh_assign_8_cast = sext i12 %ush_2 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_8_cast"/></StgValue>
</operation>

<operation id="467" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="137" op_0_bw="32">
<![CDATA[
._crit_edge.0.0:56  %tmp_i_i_i2_10 = zext i32 %sh_assign_8_cast to i137

]]></Node>
<StgValue><ssdm name="tmp_i_i_i2_10"/></StgValue>
</operation>

<operation id="468" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0:57  %tmp_i_i_i2_cast_11 = zext i32 %sh_assign_8_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_i_i_i2_cast_11"/></StgValue>
</operation>

<operation id="469" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0:58  %r_V_4 = lshr i54 %mantissa_V_2, %tmp_i_i_i2_cast_11

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="470" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
._crit_edge.0.0:59  %r_V_5 = shl i137 %mantissa_V_5_cast, %tmp_i_i_i2_10

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="471" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:60  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_4, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="472" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.0:61  %tmp_9 = zext i1 %tmp_25 to i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="473" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0:62  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_5, i32 53, i32 84)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="474" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:63  %p_Val2_21 = select i1 %isNeg_2, i32 %tmp_9, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="475" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0:64  %result_V_5 = sub i32 0, %p_Val2_21

]]></Node>
<StgValue><ssdm name="result_V_5"/></StgValue>
</operation>

<operation id="476" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:65  %p_Val2_22 = select i1 %p_Result_2, i32 %result_V_5, i32 %p_Val2_21

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="477" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.0.0:67  %tmp_V_7 = trunc i64 %p_Val2_12 to i52

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="478" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
._crit_edge.0.0:68  %mantissa_V_3 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_7, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_3"/></StgValue>
</operation>

<operation id="479" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="137" op_0_bw="54">
<![CDATA[
._crit_edge.0.0:69  %mantissa_V_7_cast = zext i54 %mantissa_V_3 to i137

]]></Node>
<StgValue><ssdm name="mantissa_V_7_cast"/></StgValue>
</operation>

<operation id="480" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0.0:76  %sh_assign_11_cast = sext i12 %ush_3 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_11_cast"/></StgValue>
</operation>

<operation id="481" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="137" op_0_bw="32">
<![CDATA[
._crit_edge.0.0:77  %tmp_i_i_i3_12 = zext i32 %sh_assign_11_cast to i137

]]></Node>
<StgValue><ssdm name="tmp_i_i_i3_12"/></StgValue>
</operation>

<operation id="482" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.0.0:78  %tmp_i_i_i3_cast_13 = zext i32 %sh_assign_11_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_i_i_i3_cast_13"/></StgValue>
</operation>

<operation id="483" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.0.0:79  %r_V_6 = lshr i54 %mantissa_V_3, %tmp_i_i_i3_cast_13

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="484" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
._crit_edge.0.0:80  %r_V_7 = shl i137 %mantissa_V_7_cast, %tmp_i_i_i3_12

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="485" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:81  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_6, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="486" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0.0:82  %tmp_11 = zext i1 %tmp_28 to i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="487" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isNeg_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0:83  %tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_7, i32 53, i32 84)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="488" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:84  %p_Val2_23 = select i1 %isNeg_3, i32 %tmp_11, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="489" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0:85  %result_V_7 = sub i32 0, %p_Val2_23

]]></Node>
<StgValue><ssdm name="result_V_7"/></StgValue>
</operation>

<operation id="490" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:86  %p_Val2_24 = select i1 %p_Result_3, i32 %result_V_7, i32 %p_Val2_23

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="491" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.0.0:87  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="492" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.0:88  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="493" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:0  %x_addr = getelementptr [16 x i32]* %x, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="494" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:1  store i32 %x_new_load_1, i32* %x_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:2  %tmp_4 = mul nsw i32 %x_new_load_1, %x_new_load_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="496" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:4  %x_addr_1 = getelementptr [16 x i32]* %x, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_addr_1"/></StgValue>
</operation>

<operation id="497" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:5  store i32 %x_new_load_1_1, i32* %x_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:6  %tmp_4_1 = mul nsw i32 %x_new_load_1_1, %x_new_load_1_1

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="499" st_id="49" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:3  %tmp_5 = sitofp i32 %tmp_4 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="500" st_id="49" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:7  %tmp_5_1 = sitofp i32 %tmp_4_1 to double

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="501" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:9  %x_addr_2 = getelementptr [16 x i32]* %x, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_addr_2"/></StgValue>
</operation>

<operation id="502" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:10  store i32 %x_new_load_1_2, i32* %x_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="49" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:11  %tmp_4_2 = mul nsw i32 %x_new_load_1_2, %x_new_load_1_2

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="504" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:14  %x_addr_3 = getelementptr [16 x i32]* %x, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="x_addr_3"/></StgValue>
</operation>

<operation id="505" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:15  store i32 %x_new_load_1_3, i32* %x_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="49" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:16  %tmp_4_3 = mul nsw i32 %x_new_load_1_3, %x_new_load_1_3

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="507" st_id="50" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:3  %tmp_5 = sitofp i32 %tmp_4 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="508" st_id="50" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:7  %tmp_5_1 = sitofp i32 %tmp_4_1 to double

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="509" st_id="51" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:3  %tmp_5 = sitofp i32 %tmp_4 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="510" st_id="51" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:7  %tmp_5_1 = sitofp i32 %tmp_4_1 to double

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="511" st_id="52" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:3  %tmp_5 = sitofp i32 %tmp_4 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="512" st_id="52" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:7  %tmp_5_1 = sitofp i32 %tmp_4_1 to double

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="513" st_id="53" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:3  %tmp_5 = sitofp i32 %tmp_4 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="514" st_id="53" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:7  %tmp_5_1 = sitofp i32 %tmp_4_1 to double

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="515" st_id="54" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:3  %tmp_5 = sitofp i32 %tmp_4 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="516" st_id="54" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:7  %tmp_5_1 = sitofp i32 %tmp_4_1 to double

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="517" st_id="54" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:12  %tmp_5_2 = sitofp i32 %tmp_4_2 to double

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="518" st_id="55" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:8  %sum_1_1 = fadd double %tmp_5, %tmp_5_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="519" st_id="55" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:12  %tmp_5_2 = sitofp i32 %tmp_4_2 to double

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="520" st_id="56" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:8  %sum_1_1 = fadd double %tmp_5, %tmp_5_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="521" st_id="56" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:12  %tmp_5_2 = sitofp i32 %tmp_4_2 to double

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="522" st_id="57" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:8  %sum_1_1 = fadd double %tmp_5, %tmp_5_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="523" st_id="57" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:12  %tmp_5_2 = sitofp i32 %tmp_4_2 to double

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="524" st_id="58" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:8  %sum_1_1 = fadd double %tmp_5, %tmp_5_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="525" st_id="58" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:12  %tmp_5_2 = sitofp i32 %tmp_4_2 to double

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="526" st_id="59" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:8  %sum_1_1 = fadd double %tmp_5, %tmp_5_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="527" st_id="59" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:12  %tmp_5_2 = sitofp i32 %tmp_4_2 to double

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="528" st_id="59" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:17  %tmp_5_3 = sitofp i32 %tmp_4_3 to double

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="529" st_id="60" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:13  %sum_1_2 = fadd double %sum_1_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="530" st_id="60" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:17  %tmp_5_3 = sitofp i32 %tmp_4_3 to double

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="531" st_id="61" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:13  %sum_1_2 = fadd double %sum_1_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="532" st_id="61" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:17  %tmp_5_3 = sitofp i32 %tmp_4_3 to double

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="533" st_id="62" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:13  %sum_1_2 = fadd double %sum_1_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="534" st_id="62" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:17  %tmp_5_3 = sitofp i32 %tmp_4_3 to double

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="535" st_id="63" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:13  %sum_1_2 = fadd double %sum_1_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="536" st_id="63" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:17  %tmp_5_3 = sitofp i32 %tmp_4_3 to double

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="537" st_id="64" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:13  %sum_1_2 = fadd double %sum_1_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="538" st_id="64" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:17  %tmp_5_3 = sitofp i32 %tmp_4_3 to double

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="539" st_id="65" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:18  %sum_1_3 = fadd double %sum_1_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="540" st_id="66" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:18  %sum_1_3 = fadd double %sum_1_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="541" st_id="67" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:18  %sum_1_3 = fadd double %sum_1_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="542" st_id="68" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:18  %sum_1_3 = fadd double %sum_1_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="543" st_id="69" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:18  %sum_1_3 = fadd double %sum_1_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="544" st_id="70" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:21  %sum_1_4 = fadd double %sum_1_3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="545" st_id="71" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:21  %sum_1_4 = fadd double %sum_1_3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="546" st_id="72" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:21  %sum_1_4 = fadd double %sum_1_3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="547" st_id="73" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:21  %sum_1_4 = fadd double %sum_1_3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="548" st_id="74" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:21  %sum_1_4 = fadd double %sum_1_3, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="549" st_id="75" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:24  %sum_1_5 = fadd double %sum_1_4, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="550" st_id="76" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:24  %sum_1_5 = fadd double %sum_1_4, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="551" st_id="77" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:24  %sum_1_5 = fadd double %sum_1_4, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="552" st_id="78" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:24  %sum_1_5 = fadd double %sum_1_4, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="553" st_id="79" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:24  %sum_1_5 = fadd double %sum_1_4, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="554" st_id="80" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:27  %sum_1_6 = fadd double %sum_1_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="555" st_id="81" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:27  %sum_1_6 = fadd double %sum_1_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="556" st_id="82" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:27  %sum_1_6 = fadd double %sum_1_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="557" st_id="83" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:27  %sum_1_6 = fadd double %sum_1_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="558" st_id="84" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:27  %sum_1_6 = fadd double %sum_1_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="559" st_id="85" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:30  %sum_1_7 = fadd double %sum_1_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="560" st_id="86" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:30  %sum_1_7 = fadd double %sum_1_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="561" st_id="87" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:30  %sum_1_7 = fadd double %sum_1_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="562" st_id="88" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:30  %sum_1_7 = fadd double %sum_1_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="563" st_id="89" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:30  %sum_1_7 = fadd double %sum_1_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="564" st_id="90" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:33  %sum_1_8 = fadd double %sum_1_7, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="565" st_id="91" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:33  %sum_1_8 = fadd double %sum_1_7, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="566" st_id="92" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:33  %sum_1_8 = fadd double %sum_1_7, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="567" st_id="93" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:33  %sum_1_8 = fadd double %sum_1_7, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="568" st_id="94" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:33  %sum_1_8 = fadd double %sum_1_7, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="569" st_id="95" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:36  %sum_1_9 = fadd double %sum_1_8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="570" st_id="96" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:36  %sum_1_9 = fadd double %sum_1_8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="571" st_id="97" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:36  %sum_1_9 = fadd double %sum_1_8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="572" st_id="98" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:36  %sum_1_9 = fadd double %sum_1_8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="573" st_id="99" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:36  %sum_1_9 = fadd double %sum_1_8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="574" st_id="100" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:39  %sum_1_s = fadd double %sum_1_9, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="575" st_id="101" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:39  %sum_1_s = fadd double %sum_1_9, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="576" st_id="102" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:39  %sum_1_s = fadd double %sum_1_9, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="577" st_id="103" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:39  %sum_1_s = fadd double %sum_1_9, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="578" st_id="104" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:39  %sum_1_s = fadd double %sum_1_9, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="579" st_id="105" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:42  %sum_1_10 = fadd double %sum_1_s, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="580" st_id="106" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:42  %sum_1_10 = fadd double %sum_1_s, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="581" st_id="107" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:42  %sum_1_10 = fadd double %sum_1_s, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="582" st_id="108" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:42  %sum_1_10 = fadd double %sum_1_s, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="583" st_id="109" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:42  %sum_1_10 = fadd double %sum_1_s, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="584" st_id="110" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:45  %sum_1_11 = fadd double %sum_1_10, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="585" st_id="111" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:45  %sum_1_11 = fadd double %sum_1_10, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="586" st_id="112" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:45  %sum_1_11 = fadd double %sum_1_10, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="587" st_id="113" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:45  %sum_1_11 = fadd double %sum_1_10, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="588" st_id="114" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:45  %sum_1_11 = fadd double %sum_1_10, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="589" st_id="115" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:48  %sum_1_12 = fadd double %sum_1_11, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="590" st_id="116" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:48  %sum_1_12 = fadd double %sum_1_11, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="591" st_id="117" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:48  %sum_1_12 = fadd double %sum_1_11, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="592" st_id="118" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:48  %sum_1_12 = fadd double %sum_1_11, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="593" st_id="119" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:48  %sum_1_12 = fadd double %sum_1_11, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="594" st_id="120" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:51  %sum_1_13 = fadd double %sum_1_12, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="595" st_id="121" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:51  %sum_1_13 = fadd double %sum_1_12, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="596" st_id="122" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:51  %sum_1_13 = fadd double %sum_1_12, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="597" st_id="123" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:51  %sum_1_13 = fadd double %sum_1_12, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="598" st_id="124" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:51  %sum_1_13 = fadd double %sum_1_12, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="599" st_id="125" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:54  %sum_1_14 = fadd double %sum_1_13, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="600" st_id="126" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:54  %sum_1_14 = fadd double %sum_1_13, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="601" st_id="127" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:54  %sum_1_14 = fadd double %sum_1_13, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="602" st_id="128" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:54  %sum_1_14 = fadd double %sum_1_13, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="603" st_id="129" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:54  %sum_1_14 = fadd double %sum_1_13, 1.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="604" st_id="130" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="605" st_id="131" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="606" st_id="132" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="607" st_id="133" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="608" st_id="134" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="609" st_id="135" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="610" st_id="136" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="611" st_id="137" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="612" st_id="138" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="613" st_id="139" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="614" st_id="140" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="615" st_id="141" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="616" st_id="142" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="617" st_id="143" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="618" st_id="144" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="619" st_id="145" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="620" st_id="146" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="621" st_id="147" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="622" st_id="148" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="623" st_id="149" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="624" st_id="150" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="625" st_id="151" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="626" st_id="152" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="627" st_id="153" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="628" st_id="154" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="629" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:19  %x_addr_4 = getelementptr [16 x i32]* %x, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="x_addr_4"/></StgValue>
</operation>

<operation id="630" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:20  store i32 1, i32* %x_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:22  %x_addr_5 = getelementptr [16 x i32]* %x, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="x_addr_5"/></StgValue>
</operation>

<operation id="632" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:23  store i32 1, i32* %x_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="155" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="634" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:25  %x_addr_6 = getelementptr [16 x i32]* %x, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="x_addr_6"/></StgValue>
</operation>

<operation id="635" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:26  store i32 1, i32* %x_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:28  %x_addr_7 = getelementptr [16 x i32]* %x, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="x_addr_7"/></StgValue>
</operation>

<operation id="637" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:29  store i32 1, i32* %x_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="156" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="639" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:31  %x_addr_8 = getelementptr [16 x i32]* %x, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="x_addr_8"/></StgValue>
</operation>

<operation id="640" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:32  store i32 1, i32* %x_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:34  %x_addr_9 = getelementptr [16 x i32]* %x, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="x_addr_9"/></StgValue>
</operation>

<operation id="642" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:35  store i32 1, i32* %x_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="157" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="644" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:37  %x_addr_10 = getelementptr [16 x i32]* %x, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="x_addr_10"/></StgValue>
</operation>

<operation id="645" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:38  store i32 1, i32* %x_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:40  %x_addr_11 = getelementptr [16 x i32]* %x, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="x_addr_11"/></StgValue>
</operation>

<operation id="647" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:41  store i32 1, i32* %x_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="158" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="649" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:43  %x_addr_12 = getelementptr [16 x i32]* %x, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="x_addr_12"/></StgValue>
</operation>

<operation id="650" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:44  store i32 1, i32* %x_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:46  %x_addr_13 = getelementptr [16 x i32]* %x, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="x_addr_13"/></StgValue>
</operation>

<operation id="652" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:47  store i32 1, i32* %x_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="159" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="654" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:49  %x_addr_14 = getelementptr [16 x i32]* %x, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="x_addr_14"/></StgValue>
</operation>

<operation id="655" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:50  store i32 1, i32* %x_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:52  %x_addr_15 = getelementptr [16 x i32]* %x, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="x_addr_15"/></StgValue>
</operation>

<operation id="657" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.0:53  store i32 1, i32* %x_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="160" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0:55  %error = call double @llvm.sqrt.f64(double %sum_1_14)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>

<operation id="659" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="64">
<![CDATA[
.preheader.0:56  ret double %error

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
