{"vcs1":{"timestamp_begin":1739260103.259393202, "rt":0.25, "ut":0.11, "st":0.09}}
{"vcselab":{"timestamp_begin":1739260103.589278929, "rt":0.23, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1739260103.879308576, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739260103.032267302}
{"VCS_COMP_START_TIME": 1739260103.032267302}
{"VCS_COMP_END_TIME": 1739260104.104081576}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150352}}
