Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jun  9 14:24:48 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: UACTRL/U1/clk_cnt_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: UACTRL/UFQ/clk_ctl_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: UDISP/UDisp/U0/clk_out_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/is_dead_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/is_start_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 460 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.202        0.000                      0                  461        0.036        0.000                      0                  461        4.500        0.000                       0                   408  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.202        0.000                      0                  439        0.036        0.000                      0                  439        4.500        0.000                       0                   408  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.937        0.000                      0                   22        1.368        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 4.848ns (53.267%)  route 4.253ns (46.733%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.569     5.090    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/Q
                         net (fo=6, routed)           0.851     6.397    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[3]
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.152     6.549 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57/O
                         net (fo=2, routed)           0.666     7.215    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.326     7.541 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61/O
                         net (fo=1, routed)           0.000     7.541    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.091    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.539 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.330     8.869    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.599 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.505    10.104    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.306    10.410 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.410    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.988 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.598    11.586    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    12.267 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001    12.268    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.522 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.640    13.162    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.367    13.529 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_1/O
                         net (fo=2, routed)           0.663    14.192    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.474    14.815    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.960    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.394    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -14.192    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.041ns  (logic 4.848ns (53.625%)  route 4.193ns (46.375%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.569     5.090    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/Q
                         net (fo=6, routed)           0.851     6.397    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[3]
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.152     6.549 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57/O
                         net (fo=2, routed)           0.666     7.215    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.326     7.541 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61/O
                         net (fo=1, routed)           0.000     7.541    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.091    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.539 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.330     8.869    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.599 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.505    10.104    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.306    10.410 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.410    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.988 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.598    11.586    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    12.267 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001    12.268    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.522 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.640    13.162    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.367    13.529 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_1/O
                         net (fo=2, routed)           0.602    14.131    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.476    14.817    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.997    
                         clock uncertainty           -0.035    14.962    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.396    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -14.131    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 4.848ns (54.280%)  route 4.083ns (45.720%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.569     5.090    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/Q
                         net (fo=6, routed)           0.851     6.397    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[3]
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.152     6.549 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57/O
                         net (fo=2, routed)           0.666     7.215    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.326     7.541 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61/O
                         net (fo=1, routed)           0.000     7.541    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.091    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.539 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.330     8.869    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.599 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.505    10.104    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.306    10.410 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.410    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.988 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.598    11.586    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    12.267 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001    12.268    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.522 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.338    12.860    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X11Y50         LUT3 (Prop_lut3_I1_O)        0.367    13.227 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_3/O
                         net (fo=2, routed)           0.795    14.022    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.474    14.815    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.960    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.394    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -14.022    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 4.848ns (54.861%)  route 3.989ns (45.139%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.569     5.090    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/Q
                         net (fo=6, routed)           0.851     6.397    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[3]
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.152     6.549 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57/O
                         net (fo=2, routed)           0.666     7.215    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.326     7.541 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61/O
                         net (fo=1, routed)           0.000     7.541    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.091    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.539 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.330     8.869    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.599 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.505    10.104    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.306    10.410 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.410    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.988 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.598    11.586    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    12.267 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001    12.268    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.522 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.373    12.895    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.367    13.262 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_2/O
                         net (fo=2, routed)           0.666    13.927    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.476    14.817    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.997    
                         clock uncertainty           -0.035    14.962    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.396    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -13.927    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 4.848ns (54.973%)  route 3.971ns (45.027%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.569     5.090    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/Q
                         net (fo=6, routed)           0.851     6.397    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[3]
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.152     6.549 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57/O
                         net (fo=2, routed)           0.666     7.215    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.326     7.541 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61/O
                         net (fo=1, routed)           0.000     7.541    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.091    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.539 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.330     8.869    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.599 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.505    10.104    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.306    10.410 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.410    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.988 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.598    11.586    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    12.267 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001    12.268    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.522 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.373    12.895    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.367    13.262 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_2/O
                         net (fo=2, routed)           0.648    13.909    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.474    14.815    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.960    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.394    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -13.909    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 4.848ns (55.065%)  route 3.956ns (44.935%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.569     5.090    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/Q
                         net (fo=6, routed)           0.851     6.397    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[3]
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.152     6.549 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57/O
                         net (fo=2, routed)           0.666     7.215    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.326     7.541 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61/O
                         net (fo=1, routed)           0.000     7.541    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.091    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.539 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.330     8.869    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.599 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.505    10.104    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.306    10.410 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.410    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.988 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.598    11.586    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    12.267 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001    12.268    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.522 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.338    12.860    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X11Y50         LUT3 (Prop_lut3_I1_O)        0.367    13.227 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_3/O
                         net (fo=2, routed)           0.668    13.894    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.476    14.817    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.997    
                         clock uncertainty           -0.035    14.962    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.396    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 4.848ns (55.155%)  route 3.942ns (44.845%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.569     5.090    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/Q
                         net (fo=6, routed)           0.851     6.397    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[3]
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.152     6.549 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57/O
                         net (fo=2, routed)           0.666     7.215    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.326     7.541 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61/O
                         net (fo=1, routed)           0.000     7.541    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.091    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.539 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.330     8.869    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.599 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.505    10.104    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.306    10.410 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.410    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.988 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.598    11.586    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    12.267 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001    12.268    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.522 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.343    12.865    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X11Y50         LUT3 (Prop_lut3_I1_O)        0.367    13.232 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_4/O
                         net (fo=2, routed)           0.648    13.880    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.474    14.815    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.960    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.394    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 4.848ns (55.360%)  route 3.909ns (44.640%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.569     5.090    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/Q
                         net (fo=6, routed)           0.851     6.397    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[3]
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.152     6.549 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57/O
                         net (fo=2, routed)           0.666     7.215    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_57_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.326     7.541 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61/O
                         net (fo=1, routed)           0.000     7.541    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_61_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.091    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.205    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.539 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.330     8.869    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     9.599 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.505    10.104    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.306    10.410 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.410    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.988 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.598    11.586    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    12.267 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001    12.268    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.522 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.343    12.865    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X11Y50         LUT3 (Prop_lut3_I1_O)        0.367    13.232 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_4/O
                         net (fo=2, routed)           0.616    13.847    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.476    14.817    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.997    
                         clock uncertainty           -0.035    14.962    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.396    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 1.577ns (23.960%)  route 5.005ns (76.040%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.554     5.075    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y53         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          3.409     8.940    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.064 f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next[9]_i_3/O
                         net (fo=32, routed)          1.081    10.146    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next14_out
    SLICE_X13Y33         LUT2 (Prop_lut2_I1_O)        0.124    10.270 r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next[7]_i_5/O
                         net (fo=1, routed)           0.514    10.784    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next[7]_i_5_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.334 r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.334    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]_i_1_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.657 r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.657    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]_i_2_n_6
    SLICE_X12Y35         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.445    14.786    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X12Y35         FDCE (Setup_fdce_C_D)        0.109    15.040    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -11.657    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UCTRL/is_overlap_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 0.822ns (13.486%)  route 5.273ns (86.514%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.554     5.075    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y53         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          2.995     8.526    UGAME/UBIRD/UMEMGEN/is_overlap_i_3_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.650 f  UGAME/UBIRD/UMEMGEN/is_overlap_i_8/O
                         net (fo=1, routed)           1.008     9.658    UGAME/UBIRD/UMEMGEN/is_overlap_i_8_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.782 r  UGAME/UBIRD/UMEMGEN/is_overlap_i_3/O
                         net (fo=13, routed)          0.448    10.230    UGAME/UPIPE/UMEMGEN/bird_px_valid
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.118    10.348 r  UGAME/UPIPE/UMEMGEN/is_overlap_i_1/O
                         net (fo=2, routed)           0.822    11.170    UGAME/UCTRL/is_overlap_reg_3
    SLICE_X32Y48         FDCE                                         r  UGAME/UCTRL/is_overlap_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.446    14.787    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  UGAME/UCTRL/is_overlap_reg/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)       -0.304    14.628    UGAME/UCTRL/is_overlap_reg
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  3.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 U0/inst/inst/is_break_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/been_break_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.694%)  route 0.204ns (52.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.560     1.443    U0/inst/inst/clk
    SLICE_X37Y58         FDPE                                         r  U0/inst/inst/is_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  U0/inst/inst/is_break_reg/Q
                         net (fo=1, routed)           0.204     1.788    U0/is_break
    SLICE_X35Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  U0/been_break_i_1/O
                         net (fo=1, routed)           0.000     1.833    U0/been_break_i_1_n_0
    SLICE_X35Y59         FDCE                                         r  U0/been_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.827     1.955    U0/clk_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  U0/been_break_reg/C
                         clock pessimism             -0.249     1.706    
    SLICE_X35Y59         FDCE (Hold_fdce_C_D)         0.091     1.797    U0/been_break_reg
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U0/inst/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/been_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.210ns (43.484%)  route 0.273ns (56.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.560     1.443    U0/inst/inst/clk
    SLICE_X38Y59         FDCE                                         r  U0/inst/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U0/inst/inst/valid_reg/Q
                         net (fo=5, routed)           0.273     1.880    U0/valid
    SLICE_X34Y59         LUT5 (Prop_lut5_I3_O)        0.046     1.926 r  U0/been_ready_i_1/O
                         net (fo=1, routed)           0.000     1.926    U0/been_ready_i_1_n_0
    SLICE_X34Y59         FDCE                                         r  U0/been_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.827     1.955    U0/clk_IBUF_BUFG
    SLICE_X34Y59         FDCE                                         r  U0/been_ready_reg/C
                         clock pessimism             -0.249     1.706    
    SLICE_X34Y59         FDCE (Hold_fdce_C_D)         0.131     1.837    U0/been_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U0/inst/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.209ns (43.367%)  route 0.273ns (56.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.560     1.443    U0/inst/inst/clk
    SLICE_X38Y59         FDCE                                         r  U0/inst/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDCE (Prop_fdce_C_Q)         0.164     1.607 f  U0/inst/inst/valid_reg/Q
                         net (fo=5, routed)           0.273     1.880    U0/valid
    SLICE_X34Y59         LUT4 (Prop_lut4_I0_O)        0.045     1.925 r  U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.925    U0/state__1[0]
    SLICE_X34Y59         FDCE                                         r  U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.827     1.955    U0/clk_IBUF_BUFG
    SLICE_X34Y59         FDCE                                         r  U0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X34Y59         FDCE (Hold_fdce_C_D)         0.120     1.826    U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_overlap_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            song_id_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.183ns (38.075%)  route 0.298ns (61.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.564     1.447    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  UGAME/UCTRL/is_overlap_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  UGAME/UCTRL/is_overlap_reg/Q
                         net (fo=3, routed)           0.298     1.886    UGAME/UCTRL/is_overlap
    SLICE_X32Y52         LUT4 (Prop_lut4_I0_O)        0.042     1.928 r  UGAME/UCTRL/song_id[1]_i_1/O
                         net (fo=1, routed)           0.000     1.928    UGAME_n_439
    SLICE_X32Y52         FDRE                                         r  song_id_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  song_id_reg[1]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.107     1.821    song_id_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 UOPD/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOPD/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.564     1.447    UOPD/clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  UOPD/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  UOPD/counter_reg[27]/Q
                         net (fo=3, routed)           0.149     1.760    UOPD/U0/counter_reg[27]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  UOPD/U0/counter[24]_i_2/O
                         net (fo=1, routed)           0.000     1.805    UOPD/U0/counter[24]_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.914 r  UOPD/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    UOPD/U0/counter_reg[24]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.968 r  UOPD/U0/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.968    UOPD/U0_n_29
    SLICE_X38Y50         FDCE                                         r  UOPD/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.830     1.958    UOPD/clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  UOPD/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.134     1.848    UOPD/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 UOPD/U0/push_debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOPD/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.252ns (48.308%)  route 0.270ns (51.692%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.559     1.442    UOPD/U0/clk_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  UOPD/U0/push_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  UOPD/U0/push_debounced_reg/Q
                         net (fo=33, routed)          0.270     1.853    UOPD/U0/push_debounced_reg_n_0
    SLICE_X38Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.898 r  UOPD/U0/counter[28]_i_2/O
                         net (fo=1, routed)           0.000     1.898    UOPD/U0/counter[28]_i_2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.964 r  UOPD/U0/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.964    UOPD/U0_n_28
    SLICE_X38Y50         FDCE                                         r  UOPD/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.830     1.958    UOPD/clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  UOPD/counter_reg[29]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.134     1.843    UOPD/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_overlap_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            song_id_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.459%)  route 0.298ns (61.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.564     1.447    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  UGAME/UCTRL/is_overlap_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  UGAME/UCTRL/is_overlap_reg/Q
                         net (fo=3, routed)           0.298     1.886    UGAME/UCTRL/is_overlap
    SLICE_X32Y52         LUT4 (Prop_lut4_I0_O)        0.045     1.931 r  UGAME/UCTRL/song_id[0]_i_1/O
                         net (fo=1, routed)           0.000     1.931    UGAME_n_437
    SLICE_X32Y52         FDRE                                         r  song_id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  song_id_reg[0]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.092     1.806    song_id_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U0/inst/inst/key_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/key_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.793%)  route 0.320ns (63.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.560     1.443    U0/inst/inst/clk
    SLICE_X37Y57         FDCE                                         r  U0/inst/inst/key_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U0/inst/inst/key_in_reg[1]/Q
                         net (fo=2, routed)           0.320     1.904    U0/key_in[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.949 r  U0/key[1]_i_1/O
                         net (fo=1, routed)           0.000     1.949    U0/key0_in[1]
    SLICE_X35Y58         FDCE                                         r  U0/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.827     1.955    U0/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  U0/key_reg[1]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X35Y58         FDCE (Hold_fdce_C_D)         0.091     1.797    U0/key_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UACTRL/U0/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UACTRL/U0/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.491%)  route 0.171ns (32.509%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.564     1.447    UACTRL/U0/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  UACTRL/U0/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  UACTRL/U0/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.170     1.758    UACTRL/U0/clk_cnt_reg[3]
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.803 r  UACTRL/U0/clk_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.803    UACTRL/U0/clk_cnt[0]_i_2_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  UACTRL/U0/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    UACTRL/U0/clk_cnt_reg[0]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.973 r  UACTRL/U0/clk_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.973    UACTRL/U0/clk_cnt_reg[4]_i_1_n_7
    SLICE_X39Y50         FDCE                                         r  UACTRL/U0/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.830     1.958    UACTRL/U0/clk_IBUF_BUFG
    SLICE_X39Y50         FDCE                                         r  UACTRL/U0/clk_cnt_reg[4]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    UACTRL/U0/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 UACTRL/U0/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UACTRL/U0/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.157%)  route 0.171ns (31.843%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.564     1.447    UACTRL/U0/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  UACTRL/U0/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  UACTRL/U0/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.170     1.758    UACTRL/U0/clk_cnt_reg[3]
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.803 r  UACTRL/U0/clk_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.803    UACTRL/U0/clk_cnt[0]_i_2_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  UACTRL/U0/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    UACTRL/U0/clk_cnt_reg[0]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.984 r  UACTRL/U0/clk_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.984    UACTRL/U0/clk_cnt_reg[4]_i_1_n_5
    SLICE_X39Y50         FDCE                                         r  UACTRL/U0/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.830     1.958    UACTRL/U0/clk_IBUF_BUFG
    SLICE_X39Y50         FDCE                                         r  UACTRL/U0/clk_cnt_reg[6]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    UACTRL/U0/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y48  UGAME/UCTRL/is_overlap_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y35  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y35  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y42  UGAME/USCENCE/UTEXT/alphabet_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y42  UGAME/USCENCE/UTEXT/alphabet_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y41  UGAME/USCENCE/UTEXT/text_h_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y41  UGAME/USCENCE/UTEXT/text_h_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y41  UGAME/USCENCE/UTEXT/text_h_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y41  UGAME/USCENCE/UTEXT/text_h_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y44  UGAME/USCENCE/UTEXT/text_v_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X12Y33  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y53  UGAME/UCTRL/is_dead_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y52  UGAME/UCTRL/is_start_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y44  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y44  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y45  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y59  U0/inst/inst/Ps2Interface_i/clk_count_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 0.609ns (11.478%)  route 4.697ns (88.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.554     5.075    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y53         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          1.543     7.074    UGAME/UCTRL/is_dead_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I1_O)        0.153     7.227 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         3.153    10.381    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X11Y30         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.440    14.781    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[2]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.608    14.318    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[2]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 0.609ns (11.478%)  route 4.697ns (88.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.554     5.075    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y53         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          1.543     7.074    UGAME/UCTRL/is_dead_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I1_O)        0.153     7.227 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         3.153    10.381    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X11Y30         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.440    14.781    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[3]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.608    14.318    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[3]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.609ns (12.141%)  route 4.407ns (87.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.554     5.075    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y53         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          1.543     7.074    UGAME/UCTRL/is_dead_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I1_O)        0.153     7.227 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.864    10.091    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y30         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.439    14.780    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X12Y30         FDCE (Recov_fdce_C_CLR)     -0.564    14.361    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.609ns (12.141%)  route 4.407ns (87.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.554     5.075    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y53         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          1.543     7.074    UGAME/UCTRL/is_dead_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I1_O)        0.153     7.227 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.864    10.091    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y30         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.439    14.780    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[8]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X12Y30         FDCE (Recov_fdce_C_CLR)     -0.564    14.361    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[8]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.609ns (12.141%)  route 4.407ns (87.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.554     5.075    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y53         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          1.543     7.074    UGAME/UCTRL/is_dead_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I1_O)        0.153     7.227 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.864    10.091    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y30         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.439    14.780    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X12Y30         FDCE (Recov_fdce_C_CLR)     -0.522    14.403    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.609ns (12.141%)  route 4.407ns (87.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.554     5.075    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y53         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          1.543     7.074    UGAME/UCTRL/is_dead_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I1_O)        0.153     7.227 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.864    10.091    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y30         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.439    14.780    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X12Y30         FDCE (Recov_fdce_C_CLR)     -0.522    14.403    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.609ns (12.388%)  route 4.307ns (87.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.554     5.075    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y53         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          1.543     7.074    UGAME/UCTRL/is_dead_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I1_O)        0.153     7.227 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.764     9.991    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y31         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.440    14.781    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[7]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X12Y31         FDCE (Recov_fdce_C_CLR)     -0.564    14.362    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[7]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.609ns (12.388%)  route 4.307ns (87.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.554     5.075    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y53         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          1.543     7.074    UGAME/UCTRL/is_dead_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I1_O)        0.153     7.227 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.764     9.991    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y31         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.440    14.781    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[6]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X12Y31         FDCE (Recov_fdce_C_CLR)     -0.522    14.404    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[6]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.609ns (12.518%)  route 4.256ns (87.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.554     5.075    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y53         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          1.543     7.074    UGAME/UCTRL/is_dead_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I1_O)        0.153     7.227 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.713     9.940    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y32         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.442    14.783    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y32         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X12Y32         FDCE (Recov_fdce_C_CLR)     -0.564    14.364    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.609ns (12.518%)  route 4.256ns (87.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.554     5.075    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y53         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=41, routed)          1.543     7.074    UGAME/UCTRL/is_dead_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I1_O)        0.153     7.227 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.713     9.940    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y32         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         1.442    14.783    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y32         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X12Y32         FDCE (Recov_fdce_C_CLR)     -0.522    14.406    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  4.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.192ns (12.962%)  route 1.289ns (87.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.562     1.445    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y52         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.458     2.044    UGAME/UCTRL/is_start_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.051     2.095 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.832     2.927    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X13Y37         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.832     1.959    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X13Y37         FDCE (Remov_fdce_C_CLR)     -0.157     1.558    UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.526ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.192ns (11.546%)  route 1.471ns (88.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.562     1.445    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y52         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.458     2.044    UGAME/UCTRL/is_start_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.051     2.095 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.013     3.108    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y35         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.831     1.958    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.132     1.582    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.526ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.192ns (11.546%)  route 1.471ns (88.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.562     1.445    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y52         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.458     2.044    UGAME/UCTRL/is_start_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.051     2.095 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.013     3.108    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y35         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.831     1.958    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.132     1.582    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.192ns (10.655%)  route 1.610ns (89.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.562     1.445    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y52         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.458     2.044    UGAME/UCTRL/is_start_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.051     2.095 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.152     3.247    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y34         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.830     1.957    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y34         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X12Y34         FDCE (Remov_fdce_C_CLR)     -0.132     1.581    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.192ns (10.655%)  route 1.610ns (89.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.562     1.445    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y52         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.458     2.044    UGAME/UCTRL/is_start_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.051     2.095 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.152     3.247    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y34         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.830     1.957    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y34         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X12Y34         FDCE (Remov_fdce_C_CLR)     -0.132     1.581    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.670ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.192ns (10.655%)  route 1.610ns (89.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.562     1.445    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y52         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.458     2.044    UGAME/UCTRL/is_start_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.051     2.095 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.152     3.247    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y34         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.830     1.957    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y34         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[5]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X12Y34         FDPE (Remov_fdpe_C_PRE)     -0.136     1.577    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.192ns (10.655%)  route 1.610ns (89.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.562     1.445    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y52         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.458     2.044    UGAME/UCTRL/is_start_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.051     2.095 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.152     3.247    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y34         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.830     1.957    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y34         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[6]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X12Y34         FDPE (Remov_fdpe_C_PRE)     -0.136     1.577    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.674ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.192ns (10.613%)  route 1.617ns (89.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.562     1.445    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y52         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.458     2.044    UGAME/UCTRL/is_start_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.051     2.095 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.159     3.254    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y33         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.829     1.956    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X12Y33         FDCE (Remov_fdce_C_CLR)     -0.132     1.580    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.678ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.192ns (10.613%)  route 1.617ns (89.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.562     1.445    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y52         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.458     2.044    UGAME/UCTRL/is_start_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.051     2.095 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.159     3.254    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y33         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.829     1.956    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y33         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X12Y33         FDPE (Remov_fdpe_C_PRE)     -0.136     1.576    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.678ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.192ns (10.613%)  route 1.617ns (89.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.562     1.445    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X28Y52         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=37, routed)          0.458     2.044    UGAME/UCTRL/is_start_reg_0
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.051     2.095 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.159     3.254    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y33         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=407, routed)         0.829     1.956    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y33         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X12Y33         FDPE (Remov_fdpe_C_PRE)     -0.136     1.576    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  1.678    





