// Seed: 4047241747
module module_0;
  wire id_2 = id_1;
  initial forever $display(1, id_2, 1'b0, 1);
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    output wor   id_2
);
  assign id_1 = 1'b0;
  module_0 modCall_1 ();
  always @(*) begin : LABEL_0
    id_1 <= 1;
    if (1) id_1 <= 1;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
  assign module_0.type_3 = 0;
endmodule
