{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695445215245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695445215245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 23:00:15 2023 " "Processing started: Fri Sep 22 23:00:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695445215245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695445215245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU4Bits -c ALU4Bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU4Bits -c ALU4Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695445215245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695445215347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695445215347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU4Bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU4Bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4Bits-rtl " "Found design unit 1: ALU4Bits-rtl" {  } { { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695445220092 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU4Bits " "Found entity 1: ALU4Bits" {  } { { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695445220092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695445220092 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU4Bits " "Elaborating entity \"ALU4Bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695445220122 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1695445220230 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1695445220230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695445220250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695445220250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695445220250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 4 " "Parameter \"LPM_WIDTHP\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695445220250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 4 " "Parameter \"LPM_WIDTHR\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695445220250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695445220250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695445220250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695445220250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695445220250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695445220250 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695445220250 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695445220256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695445220259 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695445220443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695445220724 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695445220724 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695445220740 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695445220740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695445220740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695445220740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695445220744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 23:00:20 2023 " "Processing ended: Fri Sep 22 23:00:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695445220744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695445220744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695445220744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695445220744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1695445221837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695445221837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 23:00:21 2023 " "Processing started: Fri Sep 22 23:00:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695445221837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695445221837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU4Bits -c ALU4Bits " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU4Bits -c ALU4Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695445221837 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695445221860 ""}
{ "Info" "0" "" "Project  = ALU4Bits" {  } {  } 0 0 "Project  = ALU4Bits" 0 0 "Fitter" 0 0 1695445221860 ""}
{ "Info" "0" "" "Revision = ALU4Bits" {  } {  } 0 0 "Revision = ALU4Bits" 0 0 "Fitter" 0 0 1695445221860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695445221897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695445221897 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU4Bits EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ALU4Bits\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695445221900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695445221934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695445221934 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695445222004 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695445222007 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695445222037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695445222037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695445222037 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695445222037 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695445222038 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695445222038 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695445222038 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695445222038 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695445222038 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695445222039 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "RES\[1\] 5 3.3-V LVCMOS 3.3V 3.0V " "Pin RES\[1\] with I/O standard assignment 3.3-V LVCMOS is incompatible with I/O bank 5. I/O standard 3.3-V LVCMOS, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.0V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "RES\[0\] 5 3.0V " "Pin RES\[0\] in I/O bank 5 uses VCCIO 3.0V" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { RES[0] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RES\[0\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1695445222183 ""}  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { RES[1] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RES\[1\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1695445222183 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "RES\[2\] 5 3.3-V LVCMOS 3.3V 3.0V " "Pin RES\[2\] with I/O standard assignment 3.3-V LVCMOS is incompatible with I/O bank 5. I/O standard 3.3-V LVCMOS, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.0V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "RES\[0\] 5 3.0V " "Pin RES\[0\] in I/O bank 5 uses VCCIO 3.0V" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { RES[0] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RES\[0\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1695445222184 ""}  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { RES[2] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RES\[2\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1695445222184 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "RES\[3\] 5 3.3-V LVCMOS 3.3V 3.0V " "Pin RES\[3\] with I/O standard assignment 3.3-V LVCMOS is incompatible with I/O bank 5. I/O standard 3.3-V LVCMOS, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.0V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "RES\[0\] 5 3.0V " "Pin RES\[0\] in I/O bank 5 uses VCCIO 3.0V" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { RES[0] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RES\[0\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1695445222184 ""}  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { RES[3] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RES\[3\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1695445222184 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695445222184 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1695445222199 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1695445222200 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[0\] 3.3-V LVCMOS 28 " "Pin INA\[0\] uses I/O standard 3.3-V LVCMOS at 28" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { INA[0] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INA\[0\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695445222201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[1\] 3.3-V LVCMOS 31 " "Pin INA\[1\] uses I/O standard 3.3-V LVCMOS at 31" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { INA[1] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INA\[1\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695445222201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INB\[2\] 3.3-V LVCMOS 72 " "Pin INB\[2\] uses I/O standard 3.3-V LVCMOS at 72" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { INB[2] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INB\[2\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695445222201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[2\] 3.3-V LVCMOS 33 " "Pin INA\[2\] uses I/O standard 3.3-V LVCMOS at 33" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { INA[2] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INA\[2\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695445222201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INB\[3\] 3.3-V LVCMOS 70 " "Pin INB\[3\] uses I/O standard 3.3-V LVCMOS at 70" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { INB[3] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INB\[3\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695445222201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INA\[3\] 3.3-V LVCMOS 38 " "Pin INA\[3\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1.2/quartus/linux64/pin_planner.ppl" { INA[3] } } } { "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INA\[3\]" } } } } { "ALU4Bits.vhd" "" { Text "/home/lord448/altera/ALU4Bits/ALU4Bits.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/lord448/altera/ALU4Bits/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695445222201 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1695445222201 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 4 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 4 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695445222228 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 22 23:00:22 2023 " "Processing ended: Fri Sep 22 23:00:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695445222228 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695445222228 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695445222228 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695445222228 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695445222860 ""}
