ISim log file
Running: /media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/five_four_bit_adder_top_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/five_four_bit_adder_top_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance FB0/FA0/, width 1 of formal port cin is not equal to width 32 of actual constant.
WARNING:  For instance FB1/FA0/, width 1 of formal port cin is not equal to width 32 of actual constant.
WARNING:  For instance FiB/FA0/, width 1 of formal port cin is not equal to width 32 of actual constant.
WARNING:  For instance SB/FA0/, width 1 of formal port cin is not equal to width 32 of actual constant.
WARNING:  For instance uut/SB/, width 6 of formal port b is not equal to width 68 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 12 ns : File "/media/vaibhavj/28E1-CC83/CS220Labs/Lab3_3/five_four_bit_adder/five_four_bit_adder_top.v" Line 74
# exit 0
