// Seed: 3552221641
module module_0 (
    input tri0 id_0
);
  wor id_2 = 1;
  id_3 :
  assert property (@(negedge 1) (id_2))
  else;
endmodule
module module_1 (
    output tri   id_0,
    input  wand  id_1,
    input  logic id_2,
    input  tri1  id_3,
    output logic id_4,
    input  wor   id_5,
    output tri   id_6
);
  assign id_4 = 1'b0;
  module_0(
      id_3
  );
  always id_4 <= id_2;
  wire id_8, id_9, id_10;
endmodule
module module_2 (
    input supply1 id_0,
    inout wand id_1,
    input tri0 id_2,
    input supply1 id_3
);
  supply1 id_5 = 1;
  module_0(
      id_3
  );
endmodule
