09:02:08 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
09:02:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
09:02:13 INFO  : Platform repository initialization has completed.
09:02:13 INFO  : Registering command handlers for Vitis TCF services
09:02:15 INFO  : XSCT server has started successfully.
09:02:15 INFO  : plnx-install-location is set to ''
09:02:15 INFO  : Successfully done setting XSCT server connection channel  
09:02:15 INFO  : Successfully done query RDI_DATADIR 
09:02:15 INFO  : Successfully done setting workspace for the tool. 
09:03:12 INFO  : Result from executing command 'getProjects': FinalCar
09:03:12 INFO  : Result from executing command 'getPlatforms': 
09:03:12 WARN  : An unexpected exception occurred in the module 'platform project logging'
09:03:13 INFO  : Platform 'FinalCar' is added to custom repositories.
09:03:23 INFO  : Platform 'FinalCar' is added to custom repositories.
09:10:23 INFO  : Result from executing command 'getProjects': FinalCar
09:10:23 INFO  : Result from executing command 'getPlatforms': FinalCar|C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalCar/export/FinalCar/FinalCar.xpfm
09:10:23 INFO  : Checking for BSP changes to sync application flags for project 'Test'...
09:10:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:11 INFO  : Checking for BSP changes to sync application flags for project 'Test'...
09:11:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:11:16 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:12:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:12:13 INFO  : 'jtag frequency' command is executed.
09:12:13 INFO  : Context for 'APU' is selected.
09:12:13 INFO  : System reset is completed.
09:12:16 INFO  : 'after 3000' command is executed.
09:12:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:12:19 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/bitstream/FinalCar.bit"
09:12:19 INFO  : Context for 'APU' is selected.
09:12:19 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
09:12:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:12:19 INFO  : Context for 'APU' is selected.
09:12:19 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/psinit/ps7_init.tcl' is done.
09:12:19 INFO  : 'ps7_init' command is executed.
09:12:19 INFO  : 'ps7_post_config' command is executed.
09:12:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:19 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:12:20 INFO  : 'configparams force-mem-access 0' command is executed.
09:12:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:20 INFO  : 'con' command is executed.
09:12:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:12:20 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Test_system\_ide\scripts\debugger_test-default.tcl'
09:20:38 INFO  : Checking for BSP changes to sync application flags for project 'Test'...
09:20:49 INFO  : Checking for BSP changes to sync application flags for project 'Test'...
09:20:55 INFO  : Disconnected from the channel tcfchan#3.
09:20:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:20:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:20:57 INFO  : 'jtag frequency' command is executed.
09:20:58 INFO  : Context for 'APU' is selected.
09:20:58 INFO  : System reset is completed.
09:21:01 INFO  : 'after 3000' command is executed.
09:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:21:04 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/bitstream/FinalCar.bit"
09:21:04 INFO  : Context for 'APU' is selected.
09:21:04 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
09:21:04 INFO  : 'configparams force-mem-access 1' command is executed.
09:21:04 INFO  : Context for 'APU' is selected.
09:21:04 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/psinit/ps7_init.tcl' is done.
09:21:04 INFO  : 'ps7_init' command is executed.
09:21:04 INFO  : 'ps7_post_config' command is executed.
09:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:05 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:21:05 INFO  : 'configparams force-mem-access 0' command is executed.
09:21:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:05 INFO  : 'con' command is executed.
09:21:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:21:05 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Test_system\_ide\scripts\debugger_test-default.tcl'
09:24:56 INFO  : Checking for BSP changes to sync application flags for project 'Test'...
09:25:11 INFO  : Checking for BSP changes to sync application flags for project 'Test'...
09:25:57 INFO  : Checking for BSP changes to sync application flags for project 'Test'...
09:26:08 INFO  : Disconnected from the channel tcfchan#4.
09:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:26:19 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:26:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:26:26 INFO  : 'jtag frequency' command is executed.
09:26:26 INFO  : Context for 'APU' is selected.
09:26:26 INFO  : System reset is completed.
09:26:29 INFO  : 'after 3000' command is executed.
09:26:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:26:32 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/bitstream/FinalCar.bit"
09:26:32 INFO  : Context for 'APU' is selected.
09:26:32 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
09:26:32 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:32 INFO  : Context for 'APU' is selected.
09:26:32 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/psinit/ps7_init.tcl' is done.
09:26:32 INFO  : 'ps7_init' command is executed.
09:26:32 INFO  : 'ps7_post_config' command is executed.
09:26:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:32 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:26:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:32 INFO  : 'con' command is executed.
09:26:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:26:32 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Test_system\_ide\scripts\debugger_test-default.tcl'
09:28:29 INFO  : Checking for BSP changes to sync application flags for project 'Test'...
09:28:41 INFO  : Checking for BSP changes to sync application flags for project 'Test'...
09:28:57 INFO  : Checking for BSP changes to sync application flags for project 'Test'...
09:29:05 INFO  : Disconnected from the channel tcfchan#5.
09:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:29:15 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:29:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:29:21 INFO  : 'jtag frequency' command is executed.
09:29:21 INFO  : Context for 'APU' is selected.
09:29:21 INFO  : System reset is completed.
09:29:24 INFO  : 'after 3000' command is executed.
09:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:29:27 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/bitstream/FinalCar.bit"
09:29:27 INFO  : Context for 'APU' is selected.
09:29:27 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
09:29:27 INFO  : 'configparams force-mem-access 1' command is executed.
09:29:27 INFO  : Context for 'APU' is selected.
09:29:27 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/psinit/ps7_init.tcl' is done.
09:29:27 INFO  : 'ps7_init' command is executed.
09:29:27 INFO  : 'ps7_post_config' command is executed.
09:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:27 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:29:27 INFO  : 'configparams force-mem-access 0' command is executed.
09:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:27 INFO  : 'con' command is executed.
09:29:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:29:27 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Test_system\_ide\scripts\debugger_test-default.tcl'
09:30:54 INFO  : Disconnected from the channel tcfchan#6.
