[2025-09-17 00:17:41] START suite=qualcomm_srv trace=srv318_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv318_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2798474 heartbeat IPC: 3.573 cumulative IPC: 3.573 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5381587 heartbeat IPC: 3.871 cumulative IPC: 3.716 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5381587 cumulative IPC: 3.716 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5381587 cumulative IPC: 3.716 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14720063 heartbeat IPC: 1.071 cumulative IPC: 1.071 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 24055317 heartbeat IPC: 1.071 cumulative IPC: 1.071 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 33223992 heartbeat IPC: 1.091 cumulative IPC: 1.077 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 42425852 heartbeat IPC: 1.087 cumulative IPC: 1.08 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 51771878 heartbeat IPC: 1.07 cumulative IPC: 1.078 (Simulation time: 00 hr 07 min 12 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 61119979 heartbeat IPC: 1.07 cumulative IPC: 1.076 (Simulation time: 00 hr 08 min 24 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv318_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 70385770 heartbeat IPC: 1.079 cumulative IPC: 1.077 (Simulation time: 00 hr 09 min 29 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 79612654 heartbeat IPC: 1.084 cumulative IPC: 1.078 (Simulation time: 00 hr 10 min 41 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 88865667 heartbeat IPC: 1.081 cumulative IPC: 1.078 (Simulation time: 00 hr 11 min 52 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 92617212 cumulative IPC: 1.08 (Simulation time: 00 hr 13 min 01 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 92617212 cumulative IPC: 1.08 (Simulation time: 00 hr 13 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv318_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.08 instructions: 100000003 cycles: 92617212
CPU 0 Branch Prediction Accuracy: 92.53% MPKI: 13.48 Average ROB Occupancy at Mispredict: 30.58
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06377
BRANCH_INDIRECT: 0.3263
BRANCH_CONDITIONAL: 11.85
BRANCH_DIRECT_CALL: 0.3944
BRANCH_INDIRECT_CALL: 0.4744
BRANCH_RETURN: 0.3712


====Backend Stall Breakdown====
ROB_STALL: 169470
LQ_STALL: 0
SQ_STALL: 874678


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 130.41135
REPLAY_LOAD: 59.688023
NON_REPLAY_LOAD: 13.114804

== Total ==
ADDR_TRANS: 36776
REPLAY_LOAD: 21428
NON_REPLAY_LOAD: 111266

== Counts ==
ADDR_TRANS: 282
REPLAY_LOAD: 359
NON_REPLAY_LOAD: 8484

cpu0->cpu0_STLB TOTAL        ACCESS:    2067125 HIT:    2041956 MISS:      25169 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2067125 HIT:    2041956 MISS:      25169 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 162.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9559704 HIT:    8328820 MISS:    1230884 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7758890 HIT:    6700295 MISS:    1058595 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     596727 HIT:     501704 MISS:      95023 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1146223 HIT:    1114156 MISS:      32067 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      57864 HIT:      12665 MISS:      45199 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.98 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14995699 HIT:    7539566 MISS:    7456133 MSHR_MERGE:    1824332
cpu0->cpu0_L1I LOAD         ACCESS:   14995699 HIT:    7539566 MISS:    7456133 MSHR_MERGE:    1824332
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.95 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29670753 HIT:   25151639 MISS:    4519114 MSHR_MERGE:    1737429
cpu0->cpu0_L1D LOAD         ACCESS:   16495969 HIT:   13830280 MISS:    2665689 MSHR_MERGE:     538597
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13112728 HIT:   11317308 MISS:    1795420 MSHR_MERGE:    1198691
cpu0->cpu0_L1D TRANSLATION  ACCESS:      62056 HIT:       4051 MISS:      58005 MSHR_MERGE:        141
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.19 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12294531 HIT:   10217598 MISS:    2076933 MSHR_MERGE:    1042015
cpu0->cpu0_ITLB LOAD         ACCESS:   12294531 HIT:   10217598 MISS:    2076933 MSHR_MERGE:    1042015
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.225 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28184018 HIT:   26778051 MISS:    1405967 MSHR_MERGE:     373760
cpu0->cpu0_DTLB LOAD         ACCESS:   28184018 HIT:   26778051 MISS:    1405967 MSHR_MERGE:     373760
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.683 cycles
cpu0->LLC TOTAL        ACCESS:    1377263 HIT:    1296868 MISS:      80395 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1058595 HIT:    1000636 MISS:      57959 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      95023 HIT:      89124 MISS:       5899 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     178446 HIT:     178164 MISS:        282 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      45199 HIT:      28944 MISS:      16255 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.19 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1603
  ROW_BUFFER_MISS:      78508
  AVG DBUS CONGESTED CYCLE: 4.345
Channel 0 WQ ROW_BUFFER_HIT:        701
  ROW_BUFFER_MISS:       5640
  FULL:          0
Channel 0 REFRESHES ISSUED:       7718

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       483132       563330       100236         9320
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            4         1126         3144         1660
  STLB miss resolved @ L2C                1          278         2969         6269         4642
  STLB miss resolved @ LLC                1          103         5206        15657        10863
  STLB miss resolved @ MEM                0            0         2337         9175        12482

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             190232        52540      1383176       132461          346
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            2          674          491           39
  STLB miss resolved @ L2C                1          113         2025         1013           35
  STLB miss resolved @ LLC                1           16         1798         1920          103
  STLB miss resolved @ MEM                0            0          445          484          116
[2025-09-17 00:30:43] END   suite=qualcomm_srv trace=srv318_ap (rc=0)
