# 100-Day-RTL
Hello Everyone!

Welcome to My 100-Day-of-RTL

I am Mohamed Khaled, I mostly use Visual Studio code with terosHDL for coding and Questasim Software for Simulating the designs.

Day 1: Clock Divider

Day 2: 8-bit adder subtracter

Day 3: 8-bit ALU

Day 4: flip flops

Day 5: 4-bit up-down counter

Day 6: positive_edge_detector

Day 7: universal_shift_register

--------------SystemVerilog--------------
Day 8: parity_generator - SystemVerilog

Day 9: 2_to_4_decoder
