Classic Timing Analyzer report for Control
Wed Dec 20 00:49:58 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                        ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 11.234 ns                                      ; instr[7]                    ; pres_state.fetch_decod_exec ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.205 ns                                      ; pres_state.fetch_decod_exec ; wr_w_reg_en                 ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 15.758 ns                                      ; instr[7]                    ; inc_pc                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.437 ns                                      ; instr[9]                    ; pres_state.rst              ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.fetch_decod_exec ; pres_state.fetch_decod_exec ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                             ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.fetch_decod_exec ; pres_state.fetch_decod_exec ; clk        ; clk      ; None                        ; None                      ; 1.386 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.fetch_decod_exec ; pres_state.rst              ; clk        ; clk      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.fetch_decod_exec ; pres_state.fetch_only       ; clk        ; clk      ; None                        ; None                      ; 0.875 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.rst              ; pres_state.fetch_only       ; clk        ; clk      ; None                        ; None                      ; 0.867 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.fetch_only       ; pres_state.fetch_decod_exec ; clk        ; clk      ; None                        ; None                      ; 0.643 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+-----------+-----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                          ; To Clock ;
+-------+--------------+------------+-----------+-----------------------------+----------+
; N/A   ; None         ; 11.234 ns  ; instr[7]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 10.020 ns  ; instr[5]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 9.937 ns   ; instr[8]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 9.601 ns   ; instr[11] ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 9.277 ns   ; instr[2]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 9.272 ns   ; instr[4]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 9.179 ns   ; instr[3]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 9.162 ns   ; instr[6]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 9.125 ns   ; instr[1]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 8.938 ns   ; instr[7]  ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 8.839 ns   ; instr[0]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 7.724 ns   ; instr[5]  ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 7.640 ns   ; instr[8]  ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 7.304 ns   ; instr[11] ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 7.009 ns   ; instr[2]  ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 6.976 ns   ; instr[4]  ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 6.911 ns   ; instr[3]  ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 6.866 ns   ; instr[6]  ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 6.857 ns   ; instr[1]  ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 6.571 ns   ; instr[0]  ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 6.240 ns   ; alu_z     ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 5.993 ns   ; instr[10] ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 5.664 ns   ; instr[13] ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 5.545 ns   ; instr[12] ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 5.456 ns   ; instr[9]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 5.060 ns   ; alu_z     ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 4.865 ns   ; instr[12] ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 4.568 ns   ; instr[8]  ; pres_state.rst              ; clk      ;
; N/A   ; None         ; 4.560 ns   ; instr[13] ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 4.031 ns   ; instr[13] ; pres_state.rst              ; clk      ;
; N/A   ; None         ; 3.969 ns   ; instr[11] ; pres_state.rst              ; clk      ;
; N/A   ; None         ; 3.916 ns   ; instr[12] ; pres_state.rst              ; clk      ;
; N/A   ; None         ; 3.696 ns   ; instr[10] ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 3.159 ns   ; instr[9]  ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 2.124 ns   ; nrst      ; pres_state.fetch_decod_exec ; clk      ;
; N/A   ; None         ; 1.364 ns   ; nrst      ; pres_state.fetch_only       ; clk      ;
; N/A   ; None         ; 1.163 ns   ; nrst      ; pres_state.rst              ; clk      ;
; N/A   ; None         ; 0.684 ns   ; instr[10] ; pres_state.rst              ; clk      ;
; N/A   ; None         ; 0.667 ns   ; instr[9]  ; pres_state.rst              ; clk      ;
+-------+--------------+------------+-----------+-----------------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+-----------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                        ; To          ; From Clock ;
+-------+--------------+------------+-----------------------------+-------------+------------+
; N/A   ; None         ; 11.205 ns  ; pres_state.fetch_decod_exec ; wr_w_reg_en ; clk        ;
; N/A   ; None         ; 11.202 ns  ; pres_state.fetch_decod_exec ; op_sel[0]   ; clk        ;
; N/A   ; None         ; 11.000 ns  ; pres_state.fetch_decod_exec ; wr_c_en     ; clk        ;
; N/A   ; None         ; 9.739 ns   ; pres_state.fetch_decod_exec ; bit_sel[2]  ; clk        ;
; N/A   ; None         ; 9.622 ns   ; pres_state.fetch_decod_exec ; op_sel[3]   ; clk        ;
; N/A   ; None         ; 9.335 ns   ; pres_state.fetch_decod_exec ; wr_en       ; clk        ;
; N/A   ; None         ; 9.145 ns   ; pres_state.fetch_decod_exec ; op_sel[2]   ; clk        ;
; N/A   ; None         ; 8.782 ns   ; pres_state.fetch_decod_exec ; stack_push  ; clk        ;
; N/A   ; None         ; 8.555 ns   ; pres_state.fetch_decod_exec ; wr_dc_en    ; clk        ;
; N/A   ; None         ; 8.319 ns   ; pres_state.fetch_decod_exec ; rd_en       ; clk        ;
; N/A   ; None         ; 8.038 ns   ; pres_state.fetch_decod_exec ; op_sel[1]   ; clk        ;
; N/A   ; None         ; 7.987 ns   ; pres_state.fetch_decod_exec ; lit_sel     ; clk        ;
; N/A   ; None         ; 7.836 ns   ; pres_state.fetch_decod_exec ; load_pc     ; clk        ;
; N/A   ; None         ; 7.556 ns   ; pres_state.fetch_decod_exec ; bit_sel[0]  ; clk        ;
; N/A   ; None         ; 7.519 ns   ; pres_state.fetch_decod_exec ; wr_z_en     ; clk        ;
; N/A   ; None         ; 7.244 ns   ; pres_state.fetch_decod_exec ; stack_pop   ; clk        ;
; N/A   ; None         ; 7.074 ns   ; pres_state.fetch_decod_exec ; bit_sel[1]  ; clk        ;
; N/A   ; None         ; 6.938 ns   ; pres_state.fetch_only       ; inc_pc      ; clk        ;
; N/A   ; None         ; 6.867 ns   ; pres_state.fetch_decod_exec ; inc_pc      ; clk        ;
+-------+--------------+------------+-----------------------------+-------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+-----------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To          ;
+-------+-------------------+-----------------+-----------+-------------+
; N/A   ; None              ; 15.758 ns       ; instr[7]  ; inc_pc      ;
; N/A   ; None              ; 15.599 ns       ; instr[8]  ; op_sel[0]   ;
; N/A   ; None              ; 15.263 ns       ; instr[11] ; op_sel[0]   ;
; N/A   ; None              ; 14.837 ns       ; instr[7]  ; op_sel[0]   ;
; N/A   ; None              ; 14.544 ns       ; instr[5]  ; inc_pc      ;
; N/A   ; None              ; 14.461 ns       ; instr[8]  ; inc_pc      ;
; N/A   ; None              ; 14.438 ns       ; instr[7]  ; wr_w_reg_en ;
; N/A   ; None              ; 14.284 ns       ; instr[8]  ; wr_w_reg_en ;
; N/A   ; None              ; 14.125 ns       ; instr[11] ; inc_pc      ;
; N/A   ; None              ; 13.986 ns       ; instr[12] ; op_sel[0]   ;
; N/A   ; None              ; 13.955 ns       ; instr[8]  ; wr_c_en     ;
; N/A   ; None              ; 13.890 ns       ; instr[13] ; op_sel[0]   ;
; N/A   ; None              ; 13.854 ns       ; instr[7]  ; stack_pop   ;
; N/A   ; None              ; 13.801 ns       ; instr[2]  ; inc_pc      ;
; N/A   ; None              ; 13.796 ns       ; instr[4]  ; inc_pc      ;
; N/A   ; None              ; 13.703 ns       ; instr[3]  ; inc_pc      ;
; N/A   ; None              ; 13.689 ns       ; instr[11] ; wr_w_reg_en ;
; N/A   ; None              ; 13.686 ns       ; instr[6]  ; inc_pc      ;
; N/A   ; None              ; 13.649 ns       ; instr[1]  ; inc_pc      ;
; N/A   ; None              ; 13.601 ns       ; instr[11] ; wr_c_en     ;
; N/A   ; None              ; 13.363 ns       ; instr[0]  ; inc_pc      ;
; N/A   ; None              ; 13.358 ns       ; instr[13] ; wr_w_reg_en ;
; N/A   ; None              ; 13.334 ns       ; instr[8]  ; op_sel[2]   ;
; N/A   ; None              ; 13.298 ns       ; instr[13] ; wr_c_en     ;
; N/A   ; None              ; 13.239 ns       ; instr[12] ; wr_w_reg_en ;
; N/A   ; None              ; 13.200 ns       ; instr[12] ; wr_c_en     ;
; N/A   ; None              ; 13.103 ns       ; instr[12] ; bit_sel[2]  ;
; N/A   ; None              ; 13.098 ns       ; instr[13] ; bit_sel[2]  ;
; N/A   ; None              ; 12.998 ns       ; instr[11] ; op_sel[2]   ;
; N/A   ; None              ; 12.780 ns       ; instr[8]  ; op_sel[3]   ;
; N/A   ; None              ; 12.780 ns       ; instr[7]  ; wr_en       ;
; N/A   ; None              ; 12.648 ns       ; instr[7]  ; op_sel[3]   ;
; N/A   ; None              ; 12.640 ns       ; instr[5]  ; stack_pop   ;
; N/A   ; None              ; 12.556 ns       ; instr[8]  ; stack_pop   ;
; N/A   ; None              ; 12.474 ns       ; instr[7]  ; op_sel[2]   ;
; N/A   ; None              ; 12.469 ns       ; instr[8]  ; wr_en       ;
; N/A   ; None              ; 12.254 ns       ; instr[11] ; op_sel[3]   ;
; N/A   ; None              ; 12.220 ns       ; instr[11] ; stack_pop   ;
; N/A   ; None              ; 12.181 ns       ; instr[8]  ; op_sel[1]   ;
; N/A   ; None              ; 12.119 ns       ; instr[12] ; wr_en       ;
; N/A   ; None              ; 12.084 ns       ; instr[11] ; wr_en       ;
; N/A   ; None              ; 12.023 ns       ; instr[13] ; wr_en       ;
; N/A   ; None              ; 11.925 ns       ; instr[2]  ; stack_pop   ;
; N/A   ; None              ; 11.902 ns       ; instr[12] ; op_sel[3]   ;
; N/A   ; None              ; 11.892 ns       ; instr[4]  ; stack_pop   ;
; N/A   ; None              ; 11.844 ns       ; instr[11] ; op_sel[1]   ;
; N/A   ; None              ; 11.827 ns       ; instr[3]  ; stack_pop   ;
; N/A   ; None              ; 11.782 ns       ; instr[6]  ; stack_pop   ;
; N/A   ; None              ; 11.773 ns       ; instr[1]  ; stack_pop   ;
; N/A   ; None              ; 11.742 ns       ; instr[8]  ; rd_en       ;
; N/A   ; None              ; 11.736 ns       ; instr[8]  ; wr_z_en     ;
; N/A   ; None              ; 11.730 ns       ; nrst      ; op_sel[0]   ;
; N/A   ; None              ; 11.718 ns       ; instr[7]  ; op_sel[1]   ;
; N/A   ; None              ; 11.655 ns       ; instr[10] ; op_sel[0]   ;
; N/A   ; None              ; 11.530 ns       ; instr[13] ; op_sel[1]   ;
; N/A   ; None              ; 11.487 ns       ; instr[0]  ; stack_pop   ;
; N/A   ; None              ; 11.445 ns       ; instr[8]  ; wr_dc_en    ;
; N/A   ; None              ; 11.415 ns       ; instr[12] ; op_sel[1]   ;
; N/A   ; None              ; 11.353 ns       ; instr[11] ; rd_en       ;
; N/A   ; None              ; 11.281 ns       ; instr[13] ; op_sel[2]   ;
; N/A   ; None              ; 11.166 ns       ; instr[12] ; op_sel[2]   ;
; N/A   ; None              ; 11.135 ns       ; instr[11] ; wr_z_en     ;
; N/A   ; None              ; 11.118 ns       ; instr[9]  ; op_sel[0]   ;
; N/A   ; None              ; 11.097 ns       ; nrst      ; wr_w_reg_en ;
; N/A   ; None              ; 11.091 ns       ; instr[11] ; wr_dc_en    ;
; N/A   ; None              ; 11.065 ns       ; instr[13] ; op_sel[3]   ;
; N/A   ; None              ; 11.052 ns       ; instr[12] ; inc_pc      ;
; N/A   ; None              ; 10.944 ns       ; nrst      ; wr_c_en     ;
; N/A   ; None              ; 10.902 ns       ; instr[13] ; inc_pc      ;
; N/A   ; None              ; 10.901 ns       ; instr[13] ; wr_z_en     ;
; N/A   ; None              ; 10.892 ns       ; instr[7]  ; bit_sel[0]  ;
; N/A   ; None              ; 10.864 ns       ; instr[8]  ; lit_sel     ;
; N/A   ; None              ; 10.853 ns       ; instr[13] ; wr_dc_en    ;
; N/A   ; None              ; 10.786 ns       ; instr[12] ; wr_z_en     ;
; N/A   ; None              ; 10.747 ns       ; instr[12] ; wr_dc_en    ;
; N/A   ; None              ; 10.638 ns       ; instr[12] ; bit_sel[0]  ;
; N/A   ; None              ; 10.633 ns       ; instr[13] ; bit_sel[0]  ;
; N/A   ; None              ; 10.580 ns       ; instr[13] ; stack_pop   ;
; N/A   ; None              ; 10.549 ns       ; instr[12] ; rd_en       ;
; N/A   ; None              ; 10.517 ns       ; instr[10] ; inc_pc      ;
; N/A   ; None              ; 10.461 ns       ; instr[12] ; stack_pop   ;
; N/A   ; None              ; 10.453 ns       ; instr[13] ; rd_en       ;
; N/A   ; None              ; 10.438 ns       ; instr[10] ; wr_w_reg_en ;
; N/A   ; None              ; 10.415 ns       ; instr[9]  ; wr_w_reg_en ;
; N/A   ; None              ; 10.371 ns       ; instr[8]  ; bit_sel[1]  ;
; N/A   ; None              ; 10.355 ns       ; instr[11] ; stack_push  ;
; N/A   ; None              ; 10.317 ns       ; instr[12] ; stack_push  ;
; N/A   ; None              ; 10.290 ns       ; instr[13] ; load_pc     ;
; N/A   ; None              ; 10.265 ns       ; instr[11] ; lit_sel     ;
; N/A   ; None              ; 10.247 ns       ; instr[12] ; load_pc     ;
; N/A   ; None              ; 10.220 ns       ; instr[13] ; stack_push  ;
; N/A   ; None              ; 10.108 ns       ; instr[12] ; bit_sel[1]  ;
; N/A   ; None              ; 10.103 ns       ; instr[13] ; bit_sel[1]  ;
; N/A   ; None              ; 10.004 ns       ; instr[10] ; wr_c_en     ;
; N/A   ; None              ; 9.980 ns        ; instr[9]  ; inc_pc      ;
; N/A   ; None              ; 9.863 ns        ; nrst      ; wr_en       ;
; N/A   ; None              ; 9.847 ns        ; nrst      ; bit_sel[2]  ;
; N/A   ; None              ; 9.621 ns        ; instr[9]  ; wr_c_en     ;
; N/A   ; None              ; 9.514 ns        ; nrst      ; op_sel[3]   ;
; N/A   ; None              ; 9.390 ns        ; instr[10] ; op_sel[2]   ;
; N/A   ; None              ; 9.358 ns        ; instr[13] ; lit_sel     ;
; N/A   ; None              ; 9.239 ns        ; instr[12] ; lit_sel     ;
; N/A   ; None              ; 9.037 ns        ; nrst      ; op_sel[2]   ;
; N/A   ; None              ; 8.922 ns        ; instr[10] ; op_sel[3]   ;
; N/A   ; None              ; 8.853 ns        ; instr[9]  ; op_sel[2]   ;
; N/A   ; None              ; 8.708 ns        ; instr[9]  ; bit_sel[2]  ;
; N/A   ; None              ; 8.674 ns        ; nrst      ; stack_push  ;
; N/A   ; None              ; 8.636 ns        ; instr[9]  ; op_sel[3]   ;
; N/A   ; None              ; 8.612 ns        ; instr[10] ; stack_pop   ;
; N/A   ; None              ; 8.566 ns        ; nrst      ; op_sel[1]   ;
; N/A   ; None              ; 8.520 ns        ; instr[10] ; wr_en       ;
; N/A   ; None              ; 8.491 ns        ; nrst      ; wr_dc_en    ;
; N/A   ; None              ; 8.293 ns        ; nrst      ; rd_en       ;
; N/A   ; None              ; 8.236 ns        ; instr[10] ; op_sel[1]   ;
; N/A   ; None              ; 8.110 ns        ; nrst      ; load_pc     ;
; N/A   ; None              ; 8.075 ns        ; instr[9]  ; stack_pop   ;
; N/A   ; None              ; 8.026 ns        ; instr[9]  ; op_sel[1]   ;
; N/A   ; None              ; 7.943 ns        ; instr[9]  ; wr_en       ;
; N/A   ; None              ; 7.879 ns        ; nrst      ; lit_sel     ;
; N/A   ; None              ; 7.864 ns        ; instr[10] ; wr_z_en     ;
; N/A   ; None              ; 7.836 ns        ; instr[9]  ; wr_z_en     ;
; N/A   ; None              ; 7.807 ns        ; instr[10] ; rd_en       ;
; N/A   ; None              ; 7.494 ns        ; instr[10] ; wr_dc_en    ;
; N/A   ; None              ; 7.414 ns        ; nrst      ; inc_pc      ;
; N/A   ; None              ; 7.352 ns        ; nrst      ; stack_pop   ;
; N/A   ; None              ; 7.348 ns        ; nrst      ; bit_sel[1]  ;
; N/A   ; None              ; 7.228 ns        ; instr[9]  ; rd_en       ;
; N/A   ; None              ; 7.106 ns        ; nrst      ; bit_sel[0]  ;
; N/A   ; None              ; 7.072 ns        ; nrst      ; wr_z_en     ;
; N/A   ; None              ; 6.980 ns        ; instr[10] ; lit_sel     ;
; N/A   ; None              ; 6.963 ns        ; instr[9]  ; lit_sel     ;
; N/A   ; None              ; 6.947 ns        ; instr[9]  ; wr_dc_en    ;
+-------+-------------------+-----------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------+
; th                                                                                            ;
+---------------+-------------+------------+-----------+-----------------------------+----------+
; Minimum Slack ; Required th ; Actual th  ; From      ; To                          ; To Clock ;
+---------------+-------------+------------+-----------+-----------------------------+----------+
; N/A           ; None        ; -0.437 ns  ; instr[9]  ; pres_state.rst              ; clk      ;
; N/A           ; None        ; -0.454 ns  ; instr[10] ; pres_state.rst              ; clk      ;
; N/A           ; None        ; -0.933 ns  ; nrst      ; pres_state.rst              ; clk      ;
; N/A           ; None        ; -1.134 ns  ; nrst      ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -1.242 ns  ; instr[10] ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -1.451 ns  ; instr[9]  ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -1.778 ns  ; nrst      ; pres_state.fetch_decod_exec ; clk      ;
; N/A           ; None        ; -1.935 ns  ; instr[9]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A           ; None        ; -1.968 ns  ; instr[10] ; pres_state.fetch_decod_exec ; clk      ;
; N/A           ; None        ; -3.686 ns  ; instr[12] ; pres_state.rst              ; clk      ;
; N/A           ; None        ; -3.739 ns  ; instr[11] ; pres_state.rst              ; clk      ;
; N/A           ; None        ; -3.801 ns  ; instr[13] ; pres_state.rst              ; clk      ;
; N/A           ; None        ; -3.938 ns  ; instr[13] ; pres_state.fetch_decod_exec ; clk      ;
; N/A           ; None        ; -4.034 ns  ; instr[12] ; pres_state.fetch_decod_exec ; clk      ;
; N/A           ; None        ; -4.338 ns  ; instr[8]  ; pres_state.rst              ; clk      ;
; N/A           ; None        ; -4.377 ns  ; alu_z     ; pres_state.fetch_decod_exec ; clk      ;
; N/A           ; None        ; -4.396 ns  ; instr[11] ; pres_state.fetch_decod_exec ; clk      ;
; N/A           ; None        ; -4.514 ns  ; instr[13] ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -4.577 ns  ; instr[11] ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -4.604 ns  ; instr[12] ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -4.830 ns  ; alu_z     ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -4.977 ns  ; instr[8]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A           ; None        ; -5.807 ns  ; instr[8]  ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -6.341 ns  ; instr[0]  ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -6.627 ns  ; instr[1]  ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -6.636 ns  ; instr[6]  ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -6.681 ns  ; instr[3]  ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -6.746 ns  ; instr[4]  ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -6.779 ns  ; instr[2]  ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -7.494 ns  ; instr[5]  ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -8.609 ns  ; instr[0]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A           ; None        ; -8.708 ns  ; instr[7]  ; pres_state.fetch_only       ; clk      ;
; N/A           ; None        ; -8.895 ns  ; instr[1]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A           ; None        ; -8.932 ns  ; instr[6]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A           ; None        ; -8.949 ns  ; instr[3]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A           ; None        ; -9.042 ns  ; instr[4]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A           ; None        ; -9.047 ns  ; instr[2]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A           ; None        ; -9.790 ns  ; instr[5]  ; pres_state.fetch_decod_exec ; clk      ;
; N/A           ; None        ; -11.004 ns ; instr[7]  ; pres_state.fetch_decod_exec ; clk      ;
+---------------+-------------+------------+-----------+-----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Dec 20 00:49:57 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Control -c Control --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "pres_state.fetch_decod_exec" and destination register "pres_state.fetch_decod_exec"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.386 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'
            Info: 2: + IC(0.362 ns) + CELL(0.150 ns) = 0.512 ns; Loc. = LCCOMB_X44_Y33_N12; Fanout = 2; COMB Node = 'wr_w_reg_en~2'
            Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.913 ns; Loc. = LCCOMB_X44_Y33_N28; Fanout = 1; COMB Node = 'next_state~11'
            Info: 4: + IC(0.240 ns) + CELL(0.149 ns) = 1.302 ns; Loc. = LCCOMB_X44_Y33_N0; Fanout = 1; COMB Node = 'next_state~16'
            Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.386 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'
            Info: Total cell delay = 0.533 ns ( 38.46 % )
            Info: Total interconnect delay = 0.853 ns ( 61.54 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.680 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'
                Info: Total cell delay = 1.536 ns ( 57.31 % )
                Info: Total interconnect delay = 1.144 ns ( 42.69 % )
            Info: - Longest clock path from clock "clk" to source register is 2.680 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'
                Info: Total cell delay = 1.536 ns ( 57.31 % )
                Info: Total interconnect delay = 1.144 ns ( 42.69 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "pres_state.fetch_decod_exec" (data pin = "instr[7]", clock pin = "clk") is 11.234 ns
    Info: + Longest pin to register delay is 13.950 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y13; Fanout = 8; PIN Node = 'instr[7]'
        Info: 2: + IC(6.995 ns) + CELL(0.150 ns) = 7.975 ns; Loc. = LCCOMB_X35_Y35_N16; Fanout = 2; COMB Node = 'inc_pc~16'
        Info: 3: + IC(1.431 ns) + CELL(0.420 ns) = 9.826 ns; Loc. = LCCOMB_X46_Y33_N12; Fanout = 1; COMB Node = 'inc_pc~17'
        Info: 4: + IC(0.264 ns) + CELL(0.438 ns) = 10.528 ns; Loc. = LCCOMB_X46_Y33_N22; Fanout = 2; COMB Node = 'inc_pc~18'
        Info: 5: + IC(0.907 ns) + CELL(0.438 ns) = 11.873 ns; Loc. = LCCOMB_X41_Y33_N8; Fanout = 1; COMB Node = 'next_state~14'
        Info: 6: + IC(0.706 ns) + CELL(0.438 ns) = 13.017 ns; Loc. = LCCOMB_X44_Y33_N30; Fanout = 1; COMB Node = 'next_state~15'
        Info: 7: + IC(0.411 ns) + CELL(0.438 ns) = 13.866 ns; Loc. = LCCOMB_X44_Y33_N0; Fanout = 1; COMB Node = 'next_state~16'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 13.950 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'
        Info: Total cell delay = 3.236 ns ( 23.20 % )
        Info: Total interconnect delay = 10.714 ns ( 76.80 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'
        Info: Total cell delay = 1.536 ns ( 57.31 % )
        Info: Total interconnect delay = 1.144 ns ( 42.69 % )
Info: tco from clock "clk" to destination pin "wr_w_reg_en" through register "pres_state.fetch_decod_exec" is 11.205 ns
    Info: + Longest clock path from clock "clk" to source register is 2.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'
        Info: Total cell delay = 1.536 ns ( 57.31 % )
        Info: Total interconnect delay = 1.144 ns ( 42.69 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.275 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'
        Info: 2: + IC(0.539 ns) + CELL(0.438 ns) = 0.977 ns; Loc. = LCCOMB_X45_Y33_N18; Fanout = 8; COMB Node = 'wr_z_en~5'
        Info: 3: + IC(0.285 ns) + CELL(0.150 ns) = 1.412 ns; Loc. = LCCOMB_X45_Y33_N8; Fanout = 1; COMB Node = 'wr_w_reg_en~1'
        Info: 4: + IC(0.254 ns) + CELL(0.245 ns) = 1.911 ns; Loc. = LCCOMB_X45_Y33_N10; Fanout = 1; COMB Node = 'wr_w_reg_en~3'
        Info: 5: + IC(3.702 ns) + CELL(2.662 ns) = 8.275 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'wr_w_reg_en'
        Info: Total cell delay = 3.495 ns ( 42.24 % )
        Info: Total interconnect delay = 4.780 ns ( 57.76 % )
Info: Longest tpd from source pin "instr[7]" to destination pin "inc_pc" is 15.758 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y13; Fanout = 8; PIN Node = 'instr[7]'
    Info: 2: + IC(6.995 ns) + CELL(0.150 ns) = 7.975 ns; Loc. = LCCOMB_X35_Y35_N16; Fanout = 2; COMB Node = 'inc_pc~16'
    Info: 3: + IC(1.431 ns) + CELL(0.420 ns) = 9.826 ns; Loc. = LCCOMB_X46_Y33_N12; Fanout = 1; COMB Node = 'inc_pc~17'
    Info: 4: + IC(0.264 ns) + CELL(0.438 ns) = 10.528 ns; Loc. = LCCOMB_X46_Y33_N22; Fanout = 2; COMB Node = 'inc_pc~18'
    Info: 5: + IC(0.700 ns) + CELL(0.438 ns) = 11.666 ns; Loc. = LCCOMB_X44_Y33_N14; Fanout = 1; COMB Node = 'inc_pc~20'
    Info: 6: + IC(0.253 ns) + CELL(0.419 ns) = 12.338 ns; Loc. = LCCOMB_X44_Y33_N24; Fanout = 1; COMB Node = 'inc_pc~21'
    Info: 7: + IC(0.622 ns) + CELL(2.798 ns) = 15.758 ns; Loc. = PIN_B17; Fanout = 0; PIN Node = 'inc_pc'
    Info: Total cell delay = 5.493 ns ( 34.86 % )
    Info: Total interconnect delay = 10.265 ns ( 65.14 % )
Info: th for register "pres_state.rst" (data pin = "instr[9]", clock pin = "clk") is -0.437 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X45_Y33_N27; Fanout = 1; REG Node = 'pres_state.rst'
        Info: Total cell delay = 1.536 ns ( 57.31 % )
        Info: Total interconnect delay = 1.144 ns ( 42.69 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.383 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 29; PIN Node = 'instr[9]'
        Info: 2: + IC(1.521 ns) + CELL(0.389 ns) = 2.889 ns; Loc. = LCCOMB_X45_Y33_N6; Fanout = 3; COMB Node = 'next_state~18'
        Info: 3: + IC(0.260 ns) + CELL(0.150 ns) = 3.299 ns; Loc. = LCCOMB_X45_Y33_N26; Fanout = 1; COMB Node = 'next_state.rst~2'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.383 ns; Loc. = LCFF_X45_Y33_N27; Fanout = 1; REG Node = 'pres_state.rst'
        Info: Total cell delay = 1.602 ns ( 47.35 % )
        Info: Total interconnect delay = 1.781 ns ( 52.65 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Wed Dec 20 00:49:58 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


