<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Formal Verification of Ring-Oscillator - Dev Patel</title>
    <link rel="stylesheet" href="assets/css/main.css" />
    <noscript>
        <link rel="stylesheet" href="assets/css/noscript.css" />
    </noscript>
    <link rel="stylesheet" href="styles.css">
    <link href="https://fonts.googleapis.com/css2?family=Roboto:wght@300;400;700&display=swap" rel="stylesheet">
    <style>
        body {
            font-family: 'Roboto', sans-serif;
            margin: 0;
            padding: 20px;
        }

        nav ul {
            list-style: none;
            padding: 0;
            display: flex;
            justify-content: center;
            gap: 20px;
        }

        main {
            margin: 20px auto;
            max-width: 800px;
        }

        .card {
            padding: 20px;
            border-radius: 8px;
            box-shadow: 0 2px 5px rgba(0, 0, 0, 0.1);
            margin-bottom: 20px;
        }

        .gallery img {
            width: calc(50% - 10px);
            margin: 5px;
            border-radius: 8px;
            box-shadow: 0 1px 3px rgba(0, 0, 0, 0.1);
        }

        .gallery {
            display: flex;
            flex-wrap: wrap;
            justify-content: space-between;
        }

        /* Grid for Metrics */
        .metrics-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(200px, 1fr));
            gap: 20px;
            margin-top: 15px;
        }

        .metric-card {
            background: rgba(255, 255, 255, 0.05);
            padding: 15px;
            border-radius: 8px;
            text-align: center;
            border: 1px solid rgba(255, 255, 255, 0.1);
        }

        .metric-value {
            font-size: 1.5em;
            font-weight: bold;
            color: #818cf8;
            /* Light primary color */
            display: block;
            margin-bottom: 5px;
        }

        .metric-label {
            font-size: 0.9em;
            color: #d1d5db;
        }

        /* Tech Stack Tags */
        .tech-stack {
            display: flex;
            flex-wrap: wrap;
            gap: 10px;
            margin-top: 10px;
        }

        .tech-tag {
            background: rgba(255, 255, 255, 0.1);
            color: #e0e0e0;
            padding: 5px 12px;
            border-radius: 15px;
            font-size: 0.85em;
            font-weight: 500;
            border: 1px solid rgba(255, 255, 255, 0.1);
        }

        /* Code/Formal Spec Styling */
        .spec-block {
            background: rgba(0, 0, 0, 0.3);
            padding: 15px;
            border-left: 4px solid #818cf8;
            font-family: monospace;
            overflow-x: auto;
            margin-bottom: 10px;
            color: #e0e0e0;
        }
    </style>
</head>

<body>
    <header>
        <nav>
            <ul>
                <li><a href="index.html">Home</a></li>
            </ul>
        </nav>
    </header>

    <main>
        <section class="card">
            <h2>Formal Verification and Optimization of a Ring-Oscillator Design for a RISC-V Microcontroller</h2>
            <p><strong>Course:</strong> ECE 584 - Fall 2026 (UIUC)</p>
            <p><strong>Author:</strong> Dev Patel</p>
            <p><strong>Links:</strong> <a href="https://github.com/moonbeam87/584project.git" target="_blank">GitHub
                    Repository</a></p>
            <p>This project involved the design, optimization, and formal verification of an Adaptive Clock Generator
                (ACG) for W.H.I.P.P.E.T., a low-power RISC-V processor using Dynamic Voltage and Frequency Scaling
                (DVFS).</p>
        </section>

        <section class="card">
            <h3>The Challenge</h3>
            <p>Traditional analog design relying on manual SPICE simulations fail to guarantee area optimality and
                cannot exhaustively verify asynchronous timing hazards like "runt pulses" in clock generators.</p>
        </section>

        <section class="card">
            <h3>Technical Methodology</h3>
            <ul>
                <li><strong>SMT Optimization:</strong> Utilized Z3 (Python) to formulate a Satisfiability Modulo
                    Theories problem, finding the provably optimal inverter-chain configuration for three distinct DVFS
                    modes.</li>
                <li><strong>Formal Model Checking:</strong> Employed NuXMV to exhaustively verify the RTL selection
                    logic across ∼10<sup>17</sup> states, proving the absence of glitches during clock switching.</li>
                <li><strong>Mixed-Signal Validation:</strong> Bridged the analog-digital gap by validating final
                    configurations in Cadence Virtuoso ADE to ensure real-world viability.</li>
            </ul>
        </section>

        <section class="card">
            <h3>Formal Specifications</h3>
            <p>To ensure robustness, the design was verified against critical CTL (Computation Tree Logic) properties.
            </p>
            <div class="spec-block">
                -- Example CTL Property: Glitch Freedom<br>
                AG (req -> AF ack)<br>
                SPEC AG ! (glitch_detected)
            </div>
            <p>Using NuXMV, we verified the RTL selection logic against 12 critical properties related to liveness,
                safety, and glitch-freedom, ensuring that clock switching does not introduce metastable states or runt
                pulses.</p>
        </section>

        <section class="card">
            <h3>Key Results</h3>
            <div class="metrics-grid">
                <div class="metric-card">
                    <span class="metric-value">12/12</span>
                    <span class="metric-label">CTL Properties Verified</span>
                </div>
                <div class="metric-card">
                    <span class="metric-value">~10<sup>17</sup></span>
                    <span class="metric-label">States Checked</span>
                </div>
                <div class="metric-card">
                    <span class="metric-value">&lt;3.5%</span>
                    <span class="metric-label">Freq Error Margin</span>
                </div>
                <div class="metric-card">
                    <span class="metric-value">3</span>
                    <span class="metric-label">DVFS Modes</span>
                </div>
            </div>
            <p style="margin-top: 15px; font-size: 0.9em; color: #555;">
                Achieved target frequencies (4MHz, 1MHz, 0.25MHz) with high accuracy after accounting for silicon
                parasitics.
            </p>
        </section>

        <section class="card">
            <h3>Technologies Used</h3>
            <div class="tech-stack">
                <span class="tech-tag">RISC-V</span>
                <span class="tech-tag">SystemVerilog</span>
                <span class="tech-tag">Z3 SMT Solver</span>
                <span class="tech-tag">NuXMV</span>
                <span class="tech-tag">Cadence Virtuoso</span>
                <span class="tech-tag">Python</span>
            </div>
        </section>
    </main>

    <footer>
        <p style="text-align: center; color: #777;">© 2026 Dev Patel</p>
    </footer>
</body>

</html>