// Seed: 124654740
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    inout logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    output id_5,
    output logic id_6,
    input id_7,
    input id_8,
    output id_9,
    input logic id_10,
    input id_11,
    output id_12,
    input id_13,
    output id_14,
    input logic id_15,
    input logic id_16,
    input id_17,
    input id_18,
    output logic id_19,
    input id_20,
    input id_21,
    output id_22,
    output logic id_23,
    input logic id_24,
    output logic id_25,
    input id_26,
    input id_27
);
  logic id_28;
  logic id_29;
  assign id_22 = id_16 ? 1 : (1'b0);
endmodule
