<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: Project_Headers/core_cm4.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_35b2bb0456da6899b329243c75a0792d.html">Project_Headers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">core_cm4.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm4_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span><span class="comment">/**</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file     core_cm4.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @version  V4.30</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @date     20. October 2015</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* Copyright (c) 2009 - 2015 ARM LIMITED</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">   All rights reserved.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">   modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">   - Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">     notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">   - Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">     notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">     documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">     to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">     specific prior written permission.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">   *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">   ---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#if   defined ( __ICCARM__ )</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor"> #pragma system_include         </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">  #pragma clang system_header   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef __CORE_CM4_H_GENERIC</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a041c3808b4c105d23b90b54646e2eeb6">   42</a></span>&#160;<span class="preprocessor">#define __CORE_CM4_H_GENERIC</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">  CMSIS violates the following MISRA-C:2004 rules:</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">   \li Required Rule 8.5, object/function definition in header file.&lt;br&gt;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">     Function definitions in header files are used to allow &#39;inlining&#39;.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">   \li Required Rule 18.4, declaration of union type or object of union type: &#39;{...}&#39;.&lt;br&gt;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">     Unions are used for effective representation of core registers.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">   \li Advisory Rule 19.7, Function-like macro defined.&lt;br&gt;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">     Function-like macros are used to allow more efficient code.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *                 CMSIS definitions</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="comment"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  \ingroup Cortex_M4</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/*  CMSIS CM4 definitions */</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a90ffc8179476f80347379bfe29639edc">   74</a></span>&#160;<span class="preprocessor">#define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      </span><span class="comment">/*!&lt; [31:16] CMSIS HAL main version */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#afc7392964da961a44e916fcff7add532">   75</a></span>&#160;<span class="preprocessor">#define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      </span><span class="comment">/*!&lt; [15:0]  CMSIS HAL sub version */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#acb6f5d2c3271c95d0a02fd06723af25d">   76</a></span>&#160;<span class="preprocessor">#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">                                    __CM4_CMSIS_VERSION_SUB           )        </span><span class="comment">/*!&lt; CMSIS HAL version number */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a63ea62503c88acab19fcf3d5743009e3">   79</a></span>&#160;<span class="preprocessor">#define __CORTEX_M                (0x04U)                                      </span><span class="comment">/*!&lt; Cortex-M Core */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#if   defined ( __CC_ARM )</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span><span class="comment">/*!&lt; asm keyword for ARM Compiler */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #define __INLINE         __inline                                   </span><span class="comment">/*!&lt; inline keyword for ARM Compiler */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static __inline</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span><span class="comment">/*!&lt; asm keyword for ARM Compiler */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">  #define __INLINE         __inline                                   </span><span class="comment">/*!&lt; inline keyword for ARM Compiler */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static __inline</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span><span class="comment">/*!&lt; asm keyword for GNU Compiler */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span><span class="comment">/*!&lt; inline keyword for GNU Compiler */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span><span class="comment">/*!&lt; asm keyword for IAR Compiler */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span><span class="comment">/*!&lt; inline keyword for IAR Compiler. Only available in High optimization mode! */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#elif defined ( __TMS470__ )</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span><span class="comment">/*!&lt; asm keyword for TI CCS Compiler */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span><span class="comment">/*!&lt; asm keyword for TASKING Compiler */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span><span class="comment">/*!&lt; inline keyword for TASKING Compiler */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#elif defined ( __CSMC__ )</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">  #define __packed</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">  #define __ASM            _asm                                      </span><span class="comment">/*!&lt; asm keyword for COSMIC Compiler */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                    </span><span class="comment">/*!&lt; inline keyword for COSMIC Compiler. Use -pc99 on compile line */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">  #error Unknown compiler</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/** __FPU_USED indicates whether an FPU is used or not.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM )</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">  #if defined __ARM_PCS_VFP</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">  #if defined __ARMVFP__</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#elif defined ( __TMS470__ )</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">  #if defined __FPU_VFP__</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#elif defined ( __CSMC__ )</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm_instr_8h.html">core_cmInstr.h</a>&quot;</span>                <span class="comment">/* Core Instruction Access */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm_func_8h.html">core_cmFunc.h</a>&quot;</span>                 <span class="comment">/* Core Function Access */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm_simd_8h.html">core_cmSimd.h</a>&quot;</span>                 <span class="comment">/* Compiler specific SIMD Intrinsics */</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM4_H_GENERIC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#ifndef __CORE_CM4_H_DEPENDANT</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a65104fb6a96df4ec7f7e72781b561060">  223</a></span>&#160;<span class="preprocessor">#define __CORE_CM4_H_DEPENDANT</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* check device defines and use defaults */</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">  #ifndef __CM4_REV</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">    #define __CM4_REV               0x0000U</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">    #warning &quot;__CM4_REV not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">  #ifndef __FPU_PRESENT</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">    #define __FPU_PRESENT             0U</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">  #ifndef __MPU_PRESENT</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">    #define __MPU_PRESENT             0U</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">    #define __NVIC_PRIO_BITS          4U</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span><span class="comment"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">    \defgroup CMSIS_glob_defs CMSIS Global Defines</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">    &lt;strong&gt;IO Type Qualifiers&lt;/strong&gt; are used</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">    \li to specify the access to peripheral variables.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">    \li for automatic generation of peripheral register debug information.</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span><span class="comment">/*!&lt; Defines &#39;read only&#39; permissions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">  268</a></span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span><span class="comment">/*!&lt; Defines &#39;read only&#39; permissions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">  270</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span><span class="comment">/*!&lt; Defines &#39;write only&#39; permissions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">  271</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span><span class="comment">/*!&lt; Defines &#39;read / write&#39; permissions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* following defines should be used for structure members */</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">  274</a></span>&#160;<span class="preprocessor">#define     __IM     volatile const      </span><span class="comment">/*! Defines &#39;read only&#39; structure member permissions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">  275</a></span>&#160;<span class="preprocessor">#define     __OM     volatile            </span><span class="comment">/*! Defines &#39;write only&#39; structure member permissions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">  276</a></span>&#160;<span class="preprocessor">#define     __IOM    volatile            </span><span class="comment">/*! Defines &#39;read / write&#39; structure member permissions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/*@} end of group Cortex_M4 */</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> *                 Register Abstraction</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  Core Register contain:</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  - Core Register</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">  - Core NVIC Register</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">  - Core SCB Register</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">  - Core SysTick Register</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">  - Core Debug Register</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">  - Core MPU Register</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">  - Core FPU Register</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="comment"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  \defgroup CMSIS_core_register Defines and Type Definitions</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  \brief Type definitions and defines for Cortex-M processor based devices.</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">  \ingroup    CMSIS_core_register</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  \defgroup   CMSIS_CORE  Status and Control Registers</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">  \brief      Core Register type definitions.</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  \brief  Union type to access the Application Program Status Register (APSR).</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html">  308</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;{</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  {</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#afbce95646fd514c10aa85ec0a33db728">  312</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#afbce95646fd514c10aa85ec0a33db728">_reserved0</a>:16;              <span class="comment">/*!&lt; bit:  0..15  Reserved */</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#adcb98a5b9c93b0cb69cdb7af5638f32e">  313</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#adcb98a5b9c93b0cb69cdb7af5638f32e">GE</a>:4;                       <span class="comment">/*!&lt; bit: 16..19  Greater than or Equal flags */</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#ac681f266e20b3b3591b961e13633ae13">  314</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#ac681f266e20b3b3591b961e13633ae13">_reserved1</a>:7;               <span class="comment">/*!&lt; bit: 20..26  Reserved */</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a22d10913489d24ab08bd83457daa88de">  315</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#a22d10913489d24ab08bd83457daa88de">Q</a>:1;                        <span class="comment">/*!&lt; bit:     27  Saturation condition flag */</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a8004d224aacb78ca37774c35f9156e7e">  316</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#a8004d224aacb78ca37774c35f9156e7e">V</a>:1;                        <span class="comment">/*!&lt; bit:     28  Overflow condition code flag */</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a86e2c5b891ecef1ab55b1edac0da79a6">  317</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#a86e2c5b891ecef1ab55b1edac0da79a6">C</a>:1;                        <span class="comment">/*!&lt; bit:     29  Carry condition code flag */</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a3b04d58738b66a28ff13f23d8b0ba7e5">  318</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#a3b04d58738b66a28ff13f23d8b0ba7e5">Z</a>:1;                        <span class="comment">/*!&lt; bit:     30  Zero condition code flag */</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0">  319</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0">N</a>:1;                        <span class="comment">/*!&lt; bit:     31  Negative condition code flag */</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  } b;                                   <span class="comment">/*!&lt; Structure used for bit  access */</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">  321</a></span>&#160;  uint32_t <a class="code" href="union_a_p_s_r___type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">w</a>;                            <span class="comment">/*!&lt; Type      used for word access */</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;} <a class="code" href="union_a_p_s_r___type.html">APSR_Type</a>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/* APSR Register Definitions */</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">  325</a></span>&#160;<span class="preprocessor">#define APSR_N_Pos                         31U                                            </span><span class="comment">/*!&lt; APSR: N Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">  326</a></span>&#160;<span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span><span class="comment">/*!&lt; APSR: N Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">  328</a></span>&#160;<span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span><span class="comment">/*!&lt; APSR: Z Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">  329</a></span>&#160;<span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span><span class="comment">/*!&lt; APSR: Z Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  331</a></span>&#160;<span class="preprocessor">#define APSR_C_Pos                         29U                                            </span><span class="comment">/*!&lt; APSR: C Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">  332</a></span>&#160;<span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span><span class="comment">/*!&lt; APSR: C Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">  334</a></span>&#160;<span class="preprocessor">#define APSR_V_Pos                         28U                                            </span><span class="comment">/*!&lt; APSR: V Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">  335</a></span>&#160;<span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span><span class="comment">/*!&lt; APSR: V Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411">  337</a></span>&#160;<span class="preprocessor">#define APSR_Q_Pos                         27U                                            </span><span class="comment">/*!&lt; APSR: Q Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002">  338</a></span>&#160;<span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span><span class="comment">/*!&lt; APSR: Q Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc">  340</a></span>&#160;<span class="preprocessor">#define APSR_GE_Pos                        16U                                            </span><span class="comment">/*!&lt; APSR: GE Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1">  341</a></span>&#160;<span class="preprocessor">#define APSR_GE_Msk                        (0xFUL &lt;&lt; APSR_GE_Pos)                         </span><span class="comment">/*!&lt; APSR: GE Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">  \brief  Union type to access the Interrupt Program Status Register (IPSR).</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html">  347</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;{</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  {</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">  351</a></span>&#160;    uint32_t <a class="code" href="union_i_p_s_r___type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">ISR</a>:9;                      <span class="comment">/*!&lt; bit:  0.. 8  Exception number */</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html#ad2eb0a06de4f03f58874a727716aa9aa">  352</a></span>&#160;    uint32_t <a class="code" href="union_i_p_s_r___type.html#ad2eb0a06de4f03f58874a727716aa9aa">_reserved0</a>:23;              <span class="comment">/*!&lt; bit:  9..31  Reserved */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  } b;                                   <span class="comment">/*!&lt; Structure used for bit  access */</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html#a4adca999d3a0bc1ae682d73ea7cfa879">  354</a></span>&#160;  uint32_t <a class="code" href="union_i_p_s_r___type.html#a4adca999d3a0bc1ae682d73ea7cfa879">w</a>;                            <span class="comment">/*!&lt; Type      used for word access */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;} <a class="code" href="union_i_p_s_r___type.html">IPSR_Type</a>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/* IPSR Register Definitions */</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">  358</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span><span class="comment">/*!&lt; IPSR: ISR Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  359</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span><span class="comment">/*!&lt; IPSR: ISR Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html">  365</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;{</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  {</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a3e9120dcf1a829fc8d2302b4d0673970">  369</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a3e9120dcf1a829fc8d2302b4d0673970">ISR</a>:9;                      <span class="comment">/*!&lt; bit:  0.. 8  Exception number */</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#af438e0f407357e914a70b5bd4d6a97c5">  370</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#af438e0f407357e914a70b5bd4d6a97c5">_reserved0</a>:7;               <span class="comment">/*!&lt; bit:  9..15  Reserved */</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a2d0ec4ccae337c1df5658f8cf4632e76">  371</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a2d0ec4ccae337c1df5658f8cf4632e76">GE</a>:4;                       <span class="comment">/*!&lt; bit: 16..19  Greater than or Equal flags */</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a790056bb6f20ea16cecc784b0dd19ad6">  372</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a790056bb6f20ea16cecc784b0dd19ad6">_reserved1</a>:4;               <span class="comment">/*!&lt; bit: 20..23  Reserved */</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a7eed9fe24ae8d354cd76ae1c1110a658">  373</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a7eed9fe24ae8d354cd76ae1c1110a658">T</a>:1;                        <span class="comment">/*!&lt; bit:     24  Thumb bit        (read 0) */</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a3200966922a194d84425e2807a7f1328">  374</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a3200966922a194d84425e2807a7f1328">IT</a>:2;                       <span class="comment">/*!&lt; bit: 25..26  saved IT state   (read 0) */</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#add7cbd2b0abd8954d62cd7831796ac7c">  375</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#add7cbd2b0abd8954d62cd7831796ac7c">Q</a>:1;                        <span class="comment">/*!&lt; bit:     27  Saturation condition flag */</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#af14df16ea0690070c45b95f2116b7a0a">  376</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#af14df16ea0690070c45b95f2116b7a0a">V</a>:1;                        <span class="comment">/*!&lt; bit:     28  Overflow condition code flag */</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a40213a6b5620410cac83b0d89564609d">  377</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a40213a6b5620410cac83b0d89564609d">C</a>:1;                        <span class="comment">/*!&lt; bit:     29  Carry condition code flag */</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a1e5d9801013d5146f2e02d9b7b3da562">  378</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a1e5d9801013d5146f2e02d9b7b3da562">Z</a>:1;                        <span class="comment">/*!&lt; bit:     30  Zero condition code flag */</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a2db9a52f6d42809627d1a7a607c5dbc5">  379</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a2db9a52f6d42809627d1a7a607c5dbc5">N</a>:1;                        <span class="comment">/*!&lt; bit:     31  Negative condition code flag */</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  } b;                                   <span class="comment">/*!&lt; Structure used for bit  access */</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a1a47176768f45f79076c4f5b1b534bc2">  381</a></span>&#160;  uint32_t <a class="code" href="unionx_p_s_r___type.html#a1a47176768f45f79076c4f5b1b534bc2">w</a>;                            <span class="comment">/*!&lt; Type      used for word access */</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;} <a class="code" href="unionx_p_s_r___type.html">xPSR_Type</a>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/* xPSR Register Definitions */</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  385</a></span>&#160;<span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span><span class="comment">/*!&lt; xPSR: N Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  386</a></span>&#160;<span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span><span class="comment">/*!&lt; xPSR: N Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">  388</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span><span class="comment">/*!&lt; xPSR: Z Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">  389</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span><span class="comment">/*!&lt; xPSR: Z Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">  391</a></span>&#160;<span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span><span class="comment">/*!&lt; xPSR: C Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">  392</a></span>&#160;<span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span><span class="comment">/*!&lt; xPSR: C Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">  394</a></span>&#160;<span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span><span class="comment">/*!&lt; xPSR: V Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">  395</a></span>&#160;<span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span><span class="comment">/*!&lt; xPSR: V Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">  397</a></span>&#160;<span class="preprocessor">#define xPSR_Q_Pos                         27U                                            </span><span class="comment">/*!&lt; xPSR: Q Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">  398</a></span>&#160;<span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span><span class="comment">/*!&lt; xPSR: Q Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac5be1db1343f776ecd00f0a4ebe70a46">  400</a></span>&#160;<span class="preprocessor">#define xPSR_IT_Pos                        25U                                            </span><span class="comment">/*!&lt; xPSR: IT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6dc177aab488851bb3b98cf4b420141a">  401</a></span>&#160;<span class="preprocessor">#define xPSR_IT_Msk                        (3UL &lt;&lt; xPSR_IT_Pos)                           </span><span class="comment">/*!&lt; xPSR: IT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">  403</a></span>&#160;<span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span><span class="comment">/*!&lt; xPSR: T Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">  404</a></span>&#160;<span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span><span class="comment">/*!&lt; xPSR: T Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">  406</a></span>&#160;<span class="preprocessor">#define xPSR_GE_Pos                        16U                                            </span><span class="comment">/*!&lt; xPSR: GE Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">  407</a></span>&#160;<span class="preprocessor">#define xPSR_GE_Msk                        (0xFUL &lt;&lt; xPSR_GE_Pos)                         </span><span class="comment">/*!&lt; xPSR: GE Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">  409</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span><span class="comment">/*!&lt; xPSR: ISR Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  410</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span><span class="comment">/*!&lt; xPSR: ISR Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">  \brief  Union type to access the Control Registers (CONTROL).</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html">  416</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;{</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  {</div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#a35c1732cf153b7b5c4bd321cf1de9605">  420</a></span>&#160;    uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#a35c1732cf153b7b5c4bd321cf1de9605">nPRIV</a>:1;                    <span class="comment">/*!&lt; bit:      0  Execution privilege in Thread mode */</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#a8cc085fea1c50a8bd9adea63931ee8e2">  421</a></span>&#160;    uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#a8cc085fea1c50a8bd9adea63931ee8e2">SPSEL</a>:1;                    <span class="comment">/*!&lt; bit:      1  Stack to be used */</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#ac62cfff08e6f055e0101785bad7094cd">  422</a></span>&#160;    uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#ac62cfff08e6f055e0101785bad7094cd">FPCA</a>:1;                     <span class="comment">/*!&lt; bit:      2  FP extension active flag */</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#af8c314273a1e4970a5671bd7f8184f50">  423</a></span>&#160;    uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#af8c314273a1e4970a5671bd7f8184f50">_reserved0</a>:29;              <span class="comment">/*!&lt; bit:  3..31  Reserved */</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  } b;                                   <span class="comment">/*!&lt; Structure used for bit  access */</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#a6b642cca3d96da660b1198c133ca2a1f">  425</a></span>&#160;  uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#a6b642cca3d96da660b1198c133ca2a1f">w</a>;                            <span class="comment">/*!&lt; Type      used for word access */</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;} <a class="code" href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/* CONTROL Register Definitions */</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac7018b59b07134c5363b33eb94918a58">  429</a></span>&#160;<span class="preprocessor">#define CONTROL_FPCA_Pos                    2U                                            </span><span class="comment">/*!&lt; CONTROL: FPCA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad20bb0212b2e1864f24af38d93587c79">  430</a></span>&#160;<span class="preprocessor">#define CONTROL_FPCA_Msk                   (1UL &lt;&lt; CONTROL_FPCA_Pos)                      </span><span class="comment">/*!&lt; CONTROL: FPCA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga07eafc53e609895342c6a530e9d01310">  432</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span><span class="comment">/*!&lt; CONTROL: SPSEL Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga70b29840969b06909da21369b0b05b53">  433</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span><span class="comment">/*!&lt; CONTROL: SPSEL Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga51b95bc03ec0d815b459bde0b14a5908">  435</a></span>&#160;<span class="preprocessor">#define CONTROL_nPRIV_Pos                   0U                                            </span><span class="comment">/*!&lt; CONTROL: nPRIV Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaef3b20d77acb213338f89ce5e7bc36b0">  436</a></span>&#160;<span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span><span class="comment">/*!&lt; CONTROL: nPRIV Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/*@} end of group CMSIS_CORE */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">  \ingroup    CMSIS_core_register</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">  \brief      Type definitions for the NVIC Registers</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html">  451</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;{</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a99fe3791941bf69b7c1edf13e0b5383a">  453</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISER[8U];               <span class="comment">/*!&lt; Offset: 0x000 (R/W)  Interrupt Set Enable Register */</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a93c66a8842929d5f8e0d691a97261cc2">  454</a></span>&#160;        uint32_t RESERVED0[24U];</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#ad30ec76aa0be02aa9a56ff4bdc401180">  455</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICER[8U];               <span class="comment">/*!&lt; Offset: 0x080 (R/W)  Interrupt Clear Enable Register */</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#af7bfc2f8bd72f5e3e472edb209d9876c">  456</a></span>&#160;        uint32_t RSERVED1[24U];</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a58a1d427f4f45aa4bba77115ec25a2f9">  457</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISPR[8U];               <span class="comment">/*!&lt; Offset: 0x100 (R/W)  Interrupt Set Pending Register */</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a80bce60f3405a1cde3d621eea35ac6b6">  458</a></span>&#160;        uint32_t RESERVED2[24U];</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#ae3c409719774e839b092bf3ea73c0545">  459</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICPR[8U];               <span class="comment">/*!&lt; Offset: 0x180 (R/W)  Interrupt Clear Pending Register */</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#adf6616e950b18b3ef9c9c64e535b3ee2">  460</a></span>&#160;        uint32_t RESERVED3[24U];</div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a55efb38ee86027a5e0b92bd40dba46c4">  461</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IABR[8U];               <span class="comment">/*!&lt; Offset: 0x200 (R/W)  Interrupt Active bit Register */</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#ade202178a4bd7c973b7db69d30046f50">  462</a></span>&#160;        uint32_t RESERVED4[56U];</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a9a4341692e45d089a113986a3d344e98">  463</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t  IP[240U];               <span class="comment">/*!&lt; Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#ab105e118183b4a205c3c1dddcea70d62">  464</a></span>&#160;        uint32_t RESERVED5[644U];</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a37de89637466e007171c6b135299bc75">  465</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="struct_n_v_i_c___type.html#a37de89637466e007171c6b135299bc75">STIR</a>;                   <span class="comment">/*!&lt; Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;}  <a class="code" href="struct_n_v_i_c___type.html">NVIC_Type</a>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___n_v_i_c.html#ga9eebe495e2e48d302211108837a2b3e8">  469</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0U                                         </span><span class="comment">/*!&lt; STIR: INTLINESNUM Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___n_v_i_c.html#gae4060c4dfcebb08871ca4244176ce752">  470</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/*!&lt; STIR: INTLINESNUM Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/*@} end of group CMSIS_NVIC */</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">  \defgroup CMSIS_SCB     System Control Block (SCB)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">  \brief    Type definitions for the System Control Block Registers</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">  \brief  Structure type to access the System Control Block (SCB).</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html">  485</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;{</div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a21e08d546d8b641bee298a459ea73e46">  487</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a21e08d546d8b641bee298a459ea73e46">CPUID</a>;                  <span class="comment">/*!&lt; Offset: 0x000 (R/ )  CPUID Base Register */</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a0ca18ef984d132c6bf4d9b61cd00f05a">  488</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a0ca18ef984d132c6bf4d9b61cd00f05a">ICSR</a>;                   <span class="comment">/*!&lt; Offset: 0x004 (R/W)  Interrupt Control and State Register */</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a187a4578e920544ed967f98020fb8170">  489</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a187a4578e920544ed967f98020fb8170">VTOR</a>;                   <span class="comment">/*!&lt; Offset: 0x008 (R/W)  Vector Table Offset Register */</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ad3e5b8934c647eb1b7383c1894f01380">  490</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#ad3e5b8934c647eb1b7383c1894f01380">AIRCR</a>;                  <span class="comment">/*!&lt; Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a3a4840c6fa4d1ee75544f4032c88ec34">  491</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a3a4840c6fa4d1ee75544f4032c88ec34">SCR</a>;                    <span class="comment">/*!&lt; Offset: 0x010 (R/W)  System Control Register */</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a2d6653b0b70faac936046a02809b577f">  492</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a2d6653b0b70faac936046a02809b577f">CCR</a>;                    <span class="comment">/*!&lt; Offset: 0x014 (R/W)  Configuration Control Register */</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a9b05f74580fc93daa7fe2f0e1c9c5663">  493</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t  SHP[12U];               <span class="comment">/*!&lt; Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a7b5ae9741a99808043394c4743b635c4">  494</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a7b5ae9741a99808043394c4743b635c4">SHCSR</a>;                  <span class="comment">/*!&lt; Offset: 0x024 (R/W)  System Handler Control and State Register */</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a0cda9e061b42373383418663092ad19a">  495</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a0cda9e061b42373383418663092ad19a">CFSR</a>;                   <span class="comment">/*!&lt; Offset: 0x028 (R/W)  Configurable Fault Status Register */</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a14ad254659362b9752c69afe3fd80934">  496</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a14ad254659362b9752c69afe3fd80934">HFSR</a>;                   <span class="comment">/*!&lt; Offset: 0x02C (R/W)  HardFault Status Register */</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a191579bde0d21ff51d30a714fd887033">  497</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a191579bde0d21ff51d30a714fd887033">DFSR</a>;                   <span class="comment">/*!&lt; Offset: 0x030 (R/W)  Debug Fault Status Register */</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a2d03d0b7cec2254f39eb1c46c7445e80">  498</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a2d03d0b7cec2254f39eb1c46c7445e80">MMFAR</a>;                  <span class="comment">/*!&lt; Offset: 0x034 (R/W)  MemManage Fault Address Register */</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a3f8e7e58be4e41c88dfa78f54589271c">  499</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a3f8e7e58be4e41c88dfa78f54589271c">BFAR</a>;                   <span class="comment">/*!&lt; Offset: 0x038 (R/W)  BusFault Address Register */</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ab65372404ce64b0f0b35e2709429404e">  500</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#ab65372404ce64b0f0b35e2709429404e">AFSR</a>;                   <span class="comment">/*!&lt; Offset: 0x03C (R/W)  Auxiliary Fault Status Register */</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a470fb15cbd417d76f0efac74a3e765b6">  501</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PFR[2U];                <span class="comment">/*!&lt; Offset: 0x040 (R/ )  Processor Feature Register */</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a85dd6fe77aab17e7ea89a52c59da6004">  502</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a85dd6fe77aab17e7ea89a52c59da6004">DFR</a>;                    <span class="comment">/*!&lt; Offset: 0x048 (R/ )  Debug Feature Register */</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#af084e1b2dad004a88668efea1dfe7fa1">  503</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#af084e1b2dad004a88668efea1dfe7fa1">ADR</a>;                    <span class="comment">/*!&lt; Offset: 0x04C (R/ )  Auxiliary Feature Register */</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a80d8984e85c56da9097b2997389d1abd">  504</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t MMFR[4U];               <span class="comment">/*!&lt; Offset: 0x050 (R/ )  Memory Model Feature Register */</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#abbc8da60afc3e52495d4c92d28e5bdc2">  505</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ISAR[5U];               <span class="comment">/*!&lt; Offset: 0x060 (R/ )  Instruction Set Attributes Register */</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a0f14d7906e3d94032eef78edb5dce46a">  506</a></span>&#160;        uint32_t RESERVED0[5U];</div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ac6a860c1b8d8154a1f00d99d23b67764">  507</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_c_b___type.html#ac6a860c1b8d8154a1f00d99d23b67764">CPACR</a>;                  <span class="comment">/*!&lt; Offset: 0x088 (R/W)  Coprocessor Access Control Register */</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;} <a class="code" href="struct_s_c_b___type.html">SCB_Type</a>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">  511</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span><span class="comment">/*!&lt; SCB CPUID: IMPLEMENTER Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">  512</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span><span class="comment">/*!&lt; SCB CPUID: IMPLEMENTER Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">  514</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span><span class="comment">/*!&lt; SCB CPUID: VARIANT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">  515</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span><span class="comment">/*!&lt; SCB CPUID: VARIANT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf8b3236b08fb8e840efb682645fb0e98">  517</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span><span class="comment">/*!&lt; SCB CPUID: ARCHITECTURE Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafae4a1f27a927338ae9dc51a0e146213">  518</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span><span class="comment">/*!&lt; SCB CPUID: ARCHITECTURE Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">  520</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span><span class="comment">/*!&lt; SCB CPUID: PARTNO Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">  521</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span><span class="comment">/*!&lt; SCB CPUID: PARTNO Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">  523</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span><span class="comment">/*!&lt; SCB CPUID: REVISION Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  524</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span><span class="comment">/*!&lt; SCB CPUID: REVISION Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">  527</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31U                                            </span><span class="comment">/*!&lt; SCB ICSR: NMIPENDSET Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  528</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span><span class="comment">/*!&lt; SCB ICSR: NMIPENDSET Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  530</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDSVSET Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">  531</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span><span class="comment">/*!&lt; SCB ICSR: PENDSVSET Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">  533</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDSVCLR Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  534</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span><span class="comment">/*!&lt; SCB ICSR: PENDSVCLR Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">  536</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDSTSET Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">  537</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span><span class="comment">/*!&lt; SCB ICSR: PENDSTSET Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">  539</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDSTCLR Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">  540</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span><span class="comment">/*!&lt; SCB ICSR: PENDSTCLR Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">  542</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span><span class="comment">/*!&lt; SCB ICSR: ISRPREEMPT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">  543</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span><span class="comment">/*!&lt; SCB ICSR: ISRPREEMPT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">  545</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span><span class="comment">/*!&lt; SCB ICSR: ISRPENDING Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">  546</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span><span class="comment">/*!&lt; SCB ICSR: ISRPENDING Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">  548</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span><span class="comment">/*!&lt; SCB ICSR: VECTPENDING Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">  549</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span><span class="comment">/*!&lt; SCB ICSR: VECTPENDING Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga403d154200242629e6d2764bfc12a7ec">  551</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11U                                            </span><span class="comment">/*!&lt; SCB ICSR: RETTOBASE Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  552</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span><span class="comment">/*!&lt; SCB ICSR: RETTOBASE Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">  554</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span><span class="comment">/*!&lt; SCB ICSR: VECTACTIVE Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">  555</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span><span class="comment">/*!&lt; SCB ICSR: VECTACTIVE Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/* SCB Vector Table Offset Register Definitions */</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac6a55451ddd38bffcff5a211d29cea78">  558</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span><span class="comment">/*!&lt; SCB VTOR: TBLOFF Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga75e395ed74042923e8c93edf50f0996c">  559</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span><span class="comment">/*!&lt; SCB VTOR: TBLOFF Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">  562</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span><span class="comment">/*!&lt; SCB AIRCR: VECTKEY Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  563</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span><span class="comment">/*!&lt; SCB AIRCR: VECTKEY Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">  565</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span><span class="comment">/*!&lt; SCB AIRCR: VECTKEYSTAT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">  566</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span><span class="comment">/*!&lt; SCB AIRCR: VECTKEYSTAT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">  568</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span><span class="comment">/*!&lt; SCB AIRCR: ENDIANESS Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">  569</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span><span class="comment">/*!&lt; SCB AIRCR: ENDIANESS Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">  571</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8U                                            </span><span class="comment">/*!&lt; SCB AIRCR: PRIGROUP Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">  572</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span><span class="comment">/*!&lt; SCB AIRCR: PRIGROUP Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">  574</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span><span class="comment">/*!&lt; SCB AIRCR: SYSRESETREQ Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">  575</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span><span class="comment">/*!&lt; SCB AIRCR: SYSRESETREQ Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">  577</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span><span class="comment">/*!&lt; SCB AIRCR: VECTCLRACTIVE Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">  578</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span><span class="comment">/*!&lt; SCB AIRCR: VECTCLRACTIVE Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">  580</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0U                                            </span><span class="comment">/*!&lt; SCB AIRCR: VECTRESET Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3006e31968bb9725e7b4ee0784d99f7f">  581</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL </span><span class="comment">/*&lt;&lt; SCB_AIRCR_VECTRESET_Pos*/</span><span class="preprocessor">)           </span><span class="comment">/*!&lt; SCB AIRCR: VECTRESET Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">/* SCB System Control Register Definitions */</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">  584</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span><span class="comment">/*!&lt; SCB SCR: SEVONPEND Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">  585</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span><span class="comment">/*!&lt; SCB SCR: SEVONPEND Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">  587</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span><span class="comment">/*!&lt; SCB SCR: SLEEPDEEP Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  588</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span><span class="comment">/*!&lt; SCB SCR: SLEEPDEEP Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">  590</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span><span class="comment">/*!&lt; SCB SCR: SLEEPONEXIT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">  591</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span><span class="comment">/*!&lt; SCB SCR: SLEEPONEXIT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">/* SCB Configuration Control Register Definitions */</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">  594</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9U                                            </span><span class="comment">/*!&lt; SCB CCR: STKALIGN Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">  595</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span><span class="comment">/*!&lt; SCB CCR: STKALIGN Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  597</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8U                                            </span><span class="comment">/*!&lt; SCB CCR: BFHFNMIGN Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  598</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span><span class="comment">/*!&lt; SCB CCR: BFHFNMIGN Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac8d512998bb8cd9333fb7627ddf59bba">  600</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4U                                            </span><span class="comment">/*!&lt; SCB CCR: DIV_0_TRP Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabb9aeac71b3abd8586d0297070f61dcb">  601</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span><span class="comment">/*!&lt; SCB CCR: DIV_0_TRP Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">  603</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span><span class="comment">/*!&lt; SCB CCR: UNALIGN_TRP Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">  604</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span><span class="comment">/*!&lt; SCB CCR: UNALIGN_TRP Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga789e41f45f59a8cd455fd59fa7652e5e">  606</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1U                                            </span><span class="comment">/*!&lt; SCB CCR: USERSETMPEND Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4cf59b6343ca962c80e1885710da90aa">  607</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span><span class="comment">/*!&lt; SCB CCR: USERSETMPEND Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab4615f7deb07386350365b10240a3c83">  609</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            </span><span class="comment">/*!&lt; SCB CCR: NONBASETHRDENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">  610</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL </span><span class="comment">/*&lt;&lt; SCB_CCR_NONBASETHRDENA_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/*!&lt; SCB CCR: NONBASETHRDENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">/* SCB System Handler Control and State Register Definitions */</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae71949507636fda388ec11d5c2d30b52">  613</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            </span><span class="comment">/*!&lt; SCB SHCSR: USGFAULTENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056fb6be590857bbc029bed48b21dd79">  614</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span><span class="comment">/*!&lt; SCB SHCSR: USGFAULTENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  616</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            </span><span class="comment">/*!&lt; SCB SHCSR: BUSFAULTENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  617</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span><span class="comment">/*!&lt; SCB SHCSR: BUSFAULTENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga685b4564a8760b4506f14ec4307b7251">  619</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            </span><span class="comment">/*!&lt; SCB SHCSR: MEMFAULTENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf084424fa1f69bea36a1c44899d83d17">  620</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span><span class="comment">/*!&lt; SCB SHCSR: MEMFAULTENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  622</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span><span class="comment">/*!&lt; SCB SHCSR: SVCALLPENDED Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">  623</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span><span class="comment">/*!&lt; SCB SHCSR: SVCALLPENDED Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa22551e24a72b65f1e817f7ab462203b">  625</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            </span><span class="comment">/*!&lt; SCB SHCSR: BUSFAULTPENDED Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga677c23749c4d348f30fb471d1223e783">  626</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span><span class="comment">/*!&lt; SCB SHCSR: BUSFAULTPENDED Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  628</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            </span><span class="comment">/*!&lt; SCB SHCSR: MEMFAULTPENDED Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  629</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span><span class="comment">/*!&lt; SCB SHCSR: MEMFAULTPENDED Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  631</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            </span><span class="comment">/*!&lt; SCB SHCSR: USGFAULTPENDED Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga122b4f732732010895e438803a29d3cc">  632</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span><span class="comment">/*!&lt; SCB SHCSR: USGFAULTPENDED Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec9ca3b1213c49e2442373445e1697de">  634</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            </span><span class="comment">/*!&lt; SCB SHCSR: SYSTICKACT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafef530088dc6d6bfc9f1893d52853684">  635</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span><span class="comment">/*!&lt; SCB SHCSR: SYSTICKACT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  637</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10U                                            </span><span class="comment">/*!&lt; SCB SHCSR: PENDSVACT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae0e837241a515d4cbadaaae1faa8e039">  638</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span><span class="comment">/*!&lt; SCB SHCSR: PENDSVACT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8b71cf4c61803752a41c96deb00d26af">  640</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8U                                            </span><span class="comment">/*!&lt; SCB SHCSR: MONITORACT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  641</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span><span class="comment">/*!&lt; SCB SHCSR: MONITORACT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga977f5176be2bc8b123873861b38bc02f">  643</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7U                                            </span><span class="comment">/*!&lt; SCB SHCSR: SVCALLACT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga634c0f69a233475289023ae5cb158fdf">  644</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span><span class="comment">/*!&lt; SCB SHCSR: SVCALLACT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae06f54f5081f01ed3f6824e451ad3656">  646</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            </span><span class="comment">/*!&lt; SCB SHCSR: USGFAULTACT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab3166103b5a5f7931d0df90949c47dfe">  647</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span><span class="comment">/*!&lt; SCB SHCSR: USGFAULTACT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  649</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            </span><span class="comment">/*!&lt; SCB SHCSR: BUSFAULTACT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  650</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span><span class="comment">/*!&lt; SCB SHCSR: BUSFAULTACT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">  652</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            </span><span class="comment">/*!&lt; SCB SHCSR: MEMFAULTACT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9147fd4e1b12394ae26eadf900a023a3">  653</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span><span class="preprocessor">)         </span><span class="comment">/*!&lt; SCB SHCSR: MEMFAULTACT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">/* SCB Configurable Fault Status Register Definitions */</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">  656</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16U                                            </span><span class="comment">/*!&lt; SCB CFSR: Usage Fault Status Register Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga565807b1a3f31891f1f967d0fa30d03f">  657</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span><span class="comment">/*!&lt; SCB CFSR: Usage Fault Status Register Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  659</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            </span><span class="comment">/*!&lt; SCB CFSR: Bus Fault Status Register Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  660</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span><span class="comment">/*!&lt; SCB CFSR: Bus Fault Status Register Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga91f41491cec5b5acca3fbc94efbd799e">  662</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            </span><span class="comment">/*!&lt; SCB CFSR: Memory Manage Fault Status Register Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad46716159a3808c9e7da22067d6bec98">  663</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/*!&lt; SCB CFSR: Memory Manage Fault Status Register Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/* SCB Hard Fault Status Register Definitions */</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  666</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31U                                            </span><span class="comment">/*!&lt; SCB HFSR: DEBUGEVT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gababd60e94756bb33929d5e6f25d8dba3">  667</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span><span class="comment">/*!&lt; SCB HFSR: DEBUGEVT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab361e54183a378474cb419ae2a55d6f4">  669</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30U                                            </span><span class="comment">/*!&lt; SCB HFSR: FORCED Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6560d97ed043bc01152a7247bafa3157">  670</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span><span class="comment">/*!&lt; SCB HFSR: FORCED Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77993da8de35adea7bda6a4475f036ab">  672</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1U                                            </span><span class="comment">/*!&lt; SCB HFSR: VECTTBL Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaac5e289211d0a63fe879a9691cb9e1a9">  673</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span><span class="comment">/*!&lt; SCB HFSR: VECTTBL Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">/* SCB Debug Fault Status Register Definitions */</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga13f502fb5ac673df9c287488c40b0c1d">  676</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4U                                            </span><span class="comment">/*!&lt; SCB DFSR: EXTERNAL Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  677</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span><span class="comment">/*!&lt; SCB DFSR: EXTERNAL Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad02d3eaf062ac184c18a7889c9b6de57">  679</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3U                                            </span><span class="comment">/*!&lt; SCB DFSR: VCATCH Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacbb931575c07b324ec793775b7c44d05">  680</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span><span class="comment">/*!&lt; SCB DFSR: VCATCH Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaccf82364c6d0ed7206f1084277b7cc61">  682</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2U                                            </span><span class="comment">/*!&lt; SCB DFSR: DWTTRAP Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3f7384b8a761704655fd45396a305663">  683</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span><span class="comment">/*!&lt; SCB DFSR: DWTTRAP Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf28fdce48655f0dcefb383aebf26b050">  685</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1U                                            </span><span class="comment">/*!&lt; SCB DFSR: BKPT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga609edf8f50bc49adb51ae28bcecefe1f">  686</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span><span class="comment">/*!&lt; SCB DFSR: BKPT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaef4ec28427f9f88ac70a13ae4e541378">  688</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0U                                            </span><span class="comment">/*!&lt; SCB DFSR: HALTED Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga200bcf918d57443b5e29e8ce552e4bdf">  689</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span><span class="preprocessor">)               </span><span class="comment">/*!&lt; SCB DFSR: HALTED Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">/*@} end of group CMSIS_SCB */</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">  \brief    Type definitions for the System Control and ID Register not in the SCB</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">  \brief  Structure type to access the System Control and ID Register not in the SCB.</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="struct_s_cn_s_c_b___type.html">  704</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;{</div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="struct_s_cn_s_c_b___type.html#af75fb31df4666b9dfc611c2546e35ac6">  706</a></span>&#160;        uint32_t RESERVED0[1U];</div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="struct_s_cn_s_c_b___type.html#a34ec1d771245eb9bd0e3ec9336949762">  707</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_s_cn_s_c_b___type.html#a34ec1d771245eb9bd0e3ec9336949762">ICTR</a>;                   <span class="comment">/*!&lt; Offset: 0x004 (R/ )  Interrupt Controller Type Register */</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="struct_s_cn_s_c_b___type.html#a13af9b718dde7481f1c0344f00593c23">  708</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_s_cn_s_c_b___type.html#a13af9b718dde7481f1c0344f00593c23">ACTLR</a>;                  <span class="comment">/*!&lt; Offset: 0x008 (R/W)  Auxiliary Control Register */</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;} <a class="code" href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">/* Interrupt Controller Type Register Definitions */</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga0777ddf379af50f9ca41d40573bfffc5">  712</a></span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         </span><span class="comment">/*!&lt; ICTR: INTLINESNUM Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga3efa0f5210051464e1034b19fc7b33c7">  713</a></span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/</span><span class="preprocessor">)  </span><span class="comment">/*!&lt; ICTR: INTLINESNUM Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">/* Auxiliary Control Register Definitions */</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaff0b57464c60fea8182b903676f8de49">  716</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         </span><span class="comment">/*!&lt; ACTLR: DISOOFP Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga1ecd6adafa43464d7097b132c19e8640">  717</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISOOFP_Pos)           </span><span class="comment">/*!&lt; ACTLR: DISOOFP Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaa194809383bc72ecf3416d85709281d7">  719</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         </span><span class="comment">/*!&lt; ACTLR: DISFPCA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga10d5aa4a196dcde6f476016ece2c1b69">  720</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFPCA_Pos)           </span><span class="comment">/*!&lt; ACTLR: DISFPCA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaab395870643a0bee78906bb15ca5bd02">  722</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         </span><span class="comment">/*!&lt; ACTLR: DISFOLD Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaa9dd2d4a2350499188f438d0aa9fd982">  723</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)           </span><span class="comment">/*!&lt; ACTLR: DISFOLD Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gafa2eb37493c0f8dae77cde81ecf80f77">  725</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         </span><span class="comment">/*!&lt; ACTLR: DISDEFWBUF Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga6cda7b7219232a008ec52cc8e89d5d08">  726</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISDEFWBUF_Pos)        </span><span class="comment">/*!&lt; ACTLR: DISDEFWBUF Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">  728</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         </span><span class="comment">/*!&lt; ACTLR: DISMCYCINT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga2a2818f0489ad10b6ea2964e899d4cbc">  729</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL </span><span class="comment">/*&lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; ACTLR: DISMCYCINT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">/*@} end of group CMSIS_SCnotSCB */</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">  \brief    Type definitions for the System Timer Registers.</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">  \brief  Structure type to access the System Timer (SysTick).</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html">  744</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;{</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#a875e7afa5c4fd43997fb544a4ac6e37e">  746</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_sys_tick___type.html#a875e7afa5c4fd43997fb544a4ac6e37e">CTRL</a>;                   <span class="comment">/*!&lt; Offset: 0x000 (R/W)  SysTick Control and Status Register */</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#a4780a489256bb9f54d0ba8ed4de191cd">  747</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_sys_tick___type.html#a4780a489256bb9f54d0ba8ed4de191cd">LOAD</a>;                   <span class="comment">/*!&lt; Offset: 0x004 (R/W)  SysTick Reload Value Register */</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#a9b5420d17e8e43104ddd4ae5a610af93">  748</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_sys_tick___type.html#a9b5420d17e8e43104ddd4ae5a610af93">VAL</a>;                    <span class="comment">/*!&lt; Offset: 0x008 (R/W)  SysTick Current Value Register */</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#afcadb0c6d35b21cdc0018658a13942de">  749</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_sys_tick___type.html#afcadb0c6d35b21cdc0018658a13942de">CALIB</a>;                  <span class="comment">/*!&lt; Offset: 0x00C (R/ )  SysTick Calibration Register */</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;} <a class="code" href="struct_sys_tick___type.html">SysTick_Type</a>;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">  753</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span><span class="comment">/*!&lt; SysTick CTRL: COUNTFLAG Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">  754</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span><span class="comment">/*!&lt; SysTick CTRL: COUNTFLAG Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">  756</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span><span class="comment">/*!&lt; SysTick CTRL: CLKSOURCE Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">  757</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span><span class="comment">/*!&lt; SysTick CTRL: CLKSOURCE Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  759</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span><span class="comment">/*!&lt; SysTick CTRL: TICKINT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">  760</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span><span class="comment">/*!&lt; SysTick CTRL: TICKINT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">  762</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span><span class="comment">/*!&lt; SysTick CTRL: ENABLE Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">  763</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span><span class="comment">/*!&lt; SysTick CTRL: ENABLE Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">/* SysTick Reload Register Definitions */</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">  766</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span><span class="comment">/*!&lt; SysTick LOAD: RELOAD Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">  767</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; SysTick LOAD: RELOAD Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">/* SysTick Current Register Definitions */</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">  770</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span><span class="comment">/*!&lt; SysTick VAL: CURRENT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">  771</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; SysTick VAL: CURRENT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">/* SysTick Calibration Register Definitions */</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  774</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span><span class="comment">/*!&lt; SysTick CALIB: NOREF Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">  775</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span><span class="comment">/*!&lt; SysTick CALIB: NOREF Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">  777</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span><span class="comment">/*!&lt; SysTick CALIB: SKEW Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">  778</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span><span class="comment">/*!&lt; SysTick CALIB: SKEW Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">  780</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span><span class="comment">/*!&lt; SysTick CALIB: TENMS Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">  781</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; SysTick CALIB: TENMS Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">/*@} end of group CMSIS_SysTick */</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html">  796</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;{</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <span class="keyword">union</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  {</div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ae773bf9f9dac64e6c28b14aa39f74275">  800</a></span>&#160;    <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint8_t    <a class="code" href="struct_i_t_m___type.html#ae773bf9f9dac64e6c28b14aa39f74275">u8</a>;                 <span class="comment">/*!&lt; Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a962a970dfd286cad7f8a8577e87d4ad3">  801</a></span>&#160;    <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint16_t   <a class="code" href="struct_i_t_m___type.html#a962a970dfd286cad7f8a8577e87d4ad3">u16</a>;                <span class="comment">/*!&lt; Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a5834885903a557674f078f3b71fa8bc8">  802</a></span>&#160;    <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t   <a class="code" href="struct_i_t_m___type.html#a5834885903a557674f078f3b71fa8bc8">u32</a>;                <span class="comment">/*!&lt; Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  }  PORT [32U];                         <span class="comment">/*!&lt; Offset: 0x000 ( /W)  ITM Stimulus Port Registers */</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a33cc4a572650927fe5491d2f940ec696">  804</a></span>&#160;        uint32_t RESERVED0[864U];</div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#acd03c6858f7b678dab6a6121462e7807">  805</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_i_t_m___type.html#acd03c6858f7b678dab6a6121462e7807">TER</a>;                    <span class="comment">/*!&lt; Offset: 0xE00 (R/W)  ITM Trace Enable Register */</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ace50062fa5e817a6cbebb15878481a5b">  806</a></span>&#160;        uint32_t RESERVED1[15U];</div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ae907229ba50538bf370fbdfd54c099a2">  807</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_i_t_m___type.html#ae907229ba50538bf370fbdfd54c099a2">TPR</a>;                    <span class="comment">/*!&lt; Offset: 0xE40 (R/W)  ITM Trace Privilege Register */</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a80ab0d763321f43fc0f684b67561f2ae">  808</a></span>&#160;        uint32_t RESERVED2[15U];</div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a04b9fbc83759cb818dfa161d39628426">  809</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_i_t_m___type.html#a04b9fbc83759cb818dfa161d39628426">TCR</a>;                    <span class="comment">/*!&lt; Offset: 0xE80 (R/W)  ITM Trace Control Register */</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a054cdd5255825e6ed0b42ae5139de839">  810</a></span>&#160;        uint32_t RESERVED3[29U];</div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#aa9da04891e48d1a2f054de186e9c4c94">  811</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#aa9da04891e48d1a2f054de186e9c4c94">IWR</a>;                    <span class="comment">/*!&lt; Offset: 0xEF8 ( /W)  ITM Integration Write Register */</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a66eb82a070953f09909f39b8e516fb91">  812</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a66eb82a070953f09909f39b8e516fb91">IRR</a>;                    <span class="comment">/*!&lt; Offset: 0xEFC (R/ )  ITM Integration Read Register */</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ae2ce4d3a54df2fd11a197ccac4406cd0">  813</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_i_t_m___type.html#ae2ce4d3a54df2fd11a197ccac4406cd0">IMCR</a>;                   <span class="comment">/*!&lt; Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#acfd92d3219fe899a08829af4fb6ba0cd">  814</a></span>&#160;        uint32_t RESERVED4[43U];</div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a7f9c2a2113a11c7f3e98915f95b669d5">  815</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a7f9c2a2113a11c7f3e98915f95b669d5">LAR</a>;                    <span class="comment">/*!&lt; Offset: 0xFB0 ( /W)  ITM Lock Access Register */</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a3861c67933a24dd6632288c4ed0b80c8">  816</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a3861c67933a24dd6632288c4ed0b80c8">LSR</a>;                    <span class="comment">/*!&lt; Offset: 0xFB4 (R/ )  ITM Lock Status Register */</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a9dcc6e6bceebd87b354c9d5346aa66a3">  817</a></span>&#160;        uint32_t RESERVED5[6U];</div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#aad5e11dd4baf6d941bd6c7450f60a158">  818</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#aad5e11dd4baf6d941bd6c7450f60a158">PID4</a>;                   <span class="comment">/*!&lt; Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#af9085648bf18f69b5f9d1136d45e1d37">  819</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#af9085648bf18f69b5f9d1136d45e1d37">PID5</a>;                   <span class="comment">/*!&lt; Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ad34dbe6b1072c77d36281049c8b169f6">  820</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#ad34dbe6b1072c77d36281049c8b169f6">PID6</a>;                   <span class="comment">/*!&lt; Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a2bcec6803f28f30d5baf5e20e3517d3d">  821</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a2bcec6803f28f30d5baf5e20e3517d3d">PID7</a>;                   <span class="comment">/*!&lt; Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ab4a4cc97ad658e9c46cf17490daffb8a">  822</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#ab4a4cc97ad658e9c46cf17490daffb8a">PID0</a>;                   <span class="comment">/*!&lt; Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a89ea1d805a668d6589b22d8e678eb6a4">  823</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a89ea1d805a668d6589b22d8e678eb6a4">PID1</a>;                   <span class="comment">/*!&lt; Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a8471c4d77b7107cf580587509da69f38">  824</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a8471c4d77b7107cf580587509da69f38">PID2</a>;                   <span class="comment">/*!&lt; Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#af317d5e2d946d70e6fb67c02b92cc8a3">  825</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#af317d5e2d946d70e6fb67c02b92cc8a3">PID3</a>;                   <span class="comment">/*!&lt; Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a30bb2b166b1723867da4a708935677ba">  826</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a30bb2b166b1723867da4a708935677ba">CID0</a>;                   <span class="comment">/*!&lt; Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ac40df2c3a6cef02f90b4e82c8204756f">  827</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#ac40df2c3a6cef02f90b4e82c8204756f">CID1</a>;                   <span class="comment">/*!&lt; Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a8000b92e4e528ae7ac4cb8b8d9f6757d">  828</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a8000b92e4e528ae7ac4cb8b8d9f6757d">CID2</a>;                   <span class="comment">/*!&lt; Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a43451f43f514108d9eaed5b017f8d921">  829</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a43451f43f514108d9eaed5b017f8d921">CID3</a>;                   <span class="comment">/*!&lt; Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;} <a class="code" href="struct_i_t_m___type.html">ITM_Type</a>;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">/* ITM Trace Privilege Register Definitions */</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7abe5e590d1611599df87a1884a352e8">  833</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0U                                            </span><span class="comment">/*!&lt; ITM TPR: PRIVMASK Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b">  834</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span><span class="preprocessor">)            </span><span class="comment">/*!&lt; ITM TPR: PRIVMASK Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">/* ITM Trace Control Register Definitions */</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga9174ad4a36052c377cef4e6aba2ed484">  837</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23U                                            </span><span class="comment">/*!&lt; ITM TCR: BUSY Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f">  838</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span><span class="comment">/*!&lt; ITM TCR: BUSY Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaca0281de867f33114aac0636f7ce65d3">  840</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TraceBusID_Pos             16U                                            </span><span class="comment">/*!&lt; ITM TCR: ATBID Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga60c20bd9649d1da5a2be8e656ba19a60">  841</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TraceBusID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)             </span><span class="comment">/*!&lt; ITM TCR: ATBID Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga96c7c7cbc0d98426c408090b41f583f1">  843</a></span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10U                                            </span><span class="comment">/*!&lt; ITM TCR: Global timestamp frequency Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gade862cf009827f7f6748fc44c541b067">  844</a></span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span><span class="comment">/*!&lt; ITM TCR: Global timestamp frequency Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gad7bc9ee1732032c6e0de035f0978e473">  846</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8U                                            </span><span class="comment">/*!&lt; ITM TCR: TSPrescale Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7a723f71bfb0204c264d8dbe8cc7ae52">  847</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span><span class="comment">/*!&lt; ITM TCR: TSPrescale Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5">  849</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4U                                            </span><span class="comment">/*!&lt; ITM TCR: SWOENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga97476cb65bab16a328b35f81fd02010a">  850</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span><span class="comment">/*!&lt; ITM TCR: SWOENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e">  852</a></span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3U                                            </span><span class="comment">/*!&lt; ITM TCR: DWTENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga98ea1c596d43d3633a202f9ee746cf70">  853</a></span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span><span class="comment">/*!&lt; ITM TCR: DWTENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e">  855</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2U                                            </span><span class="comment">/*!&lt; ITM TCR: SYNCENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gac89b74a78701c25b442105d7fe2bbefb">  856</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span><span class="comment">/*!&lt; ITM TCR: SYNCENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1">  858</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1U                                            </span><span class="comment">/*!&lt; ITM TCR: TSENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga436b2e8fa24328f48f2da31c00fc9e65">  859</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span><span class="comment">/*!&lt; ITM TCR: TSENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d">  861</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0U                                            </span><span class="comment">/*!&lt; ITM TCR: ITM Enable bit Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">  862</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span><span class="preprocessor">)                </span><span class="comment">/*!&lt; ITM TCR: ITM Enable bit Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">/* ITM Integration Write Register Definitions */</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga04d3f842ad48f6a9127b4cecc963e1d7">  865</a></span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0U                                            </span><span class="comment">/*!&lt; ITM IWR: ATVALIDM Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga67b969f8f04ed15886727788f0e2ffd7">  866</a></span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IWR_ATVALIDM_Pos*/</span><span class="preprocessor">)              </span><span class="comment">/*!&lt; ITM IWR: ATVALIDM Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">/* ITM Integration Read Register Definitions */</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga259edfd1d2e877a62e06d7a240df97f4">  869</a></span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0U                                            </span><span class="comment">/*!&lt; ITM IRR: ATREADYM Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga3dbc3e15f5bde2669cd8121a1fe419b9">  870</a></span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IRR_ATREADYM_Pos*/</span><span class="preprocessor">)              </span><span class="comment">/*!&lt; ITM IRR: ATREADYM Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">/* ITM Integration Mode Control Register Definitions */</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga08de02bf32caf48aaa29f7c68ff5d755">  873</a></span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0U                                            </span><span class="comment">/*!&lt; ITM IMCR: INTEGRATION Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga8838bd3dd04c1a6be97cd946364a3fd2">  874</a></span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL </span><span class="comment">/*&lt;&lt; ITM_IMCR_INTEGRATION_Pos*/</span><span class="preprocessor">)          </span><span class="comment">/*!&lt; ITM IMCR: INTEGRATION Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">/* ITM Lock Status Register Definitions */</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gabfae3e570edc8759597311ed6dfb478e">  877</a></span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2U                                            </span><span class="comment">/*!&lt; ITM LSR: ByteAcc Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga91f492b2891bb8b7eac5b58de7b220f4">  878</a></span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span><span class="comment">/*!&lt; ITM LSR: ByteAcc Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga144a49e12b83ad9809fdd2769094fdc0">  880</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Pos                  1U                                            </span><span class="comment">/*!&lt; ITM LSR: Access Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gac8ae69f11c0311da226c0c8ec40b3d37">  881</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span><span class="comment">/*!&lt; ITM LSR: Access Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaf5740689cf14564d3f3fd91299b6c88d">  883</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Pos                 0U                                            </span><span class="comment">/*!&lt; ITM LSR: Present Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa5bc2a7f5f1d69ff819531f5508bb017">  884</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL </span><span class="comment">/*&lt;&lt; ITM_LSR_Present_Pos*/</span><span class="preprocessor">)               </span><span class="comment">/*!&lt; ITM LSR: Present Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">/*@}*/</span> <span class="comment">/* end of group CMSIS_ITM */</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">  \brief    Type definitions for the Data Watchpoint and Trace (DWT)</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html">  899</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;{</div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#add790c53410023b3b581919bb681fe2a">  901</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#add790c53410023b3b581919bb681fe2a">CTRL</a>;                   <span class="comment">/*!&lt; Offset: 0x000 (R/W)  Control Register */</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a102eaa529d9098242851cb57c52b42d9">  902</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#a102eaa529d9098242851cb57c52b42d9">CYCCNT</a>;                 <span class="comment">/*!&lt; Offset: 0x004 (R/W)  Cycle Count Register */</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a2c08096c82abe245c0fa97badc458154">  903</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#a2c08096c82abe245c0fa97badc458154">CPICNT</a>;                 <span class="comment">/*!&lt; Offset: 0x008 (R/W)  CPI Count Register */</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a9fe20c16c5167ca61486caf6832686d1">  904</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#a9fe20c16c5167ca61486caf6832686d1">EXCCNT</a>;                 <span class="comment">/*!&lt; Offset: 0x00C (R/W)  Exception Overhead Count Register */</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a416a54e2084ce66e5ca74f152a5ecc70">  905</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#a416a54e2084ce66e5ca74f152a5ecc70">SLEEPCNT</a>;               <span class="comment">/*!&lt; Offset: 0x010 (R/W)  Sleep Count Register */</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#acc05d89bdb1b4fe2fa499920ec02d0b1">  906</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#acc05d89bdb1b4fe2fa499920ec02d0b1">LSUCNT</a>;                 <span class="comment">/*!&lt; Offset: 0x014 (R/W)  LSU Count Register */</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a1cfc48384ebd8fd8fb7e5d955aae6c97">  907</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#a1cfc48384ebd8fd8fb7e5d955aae6c97">FOLDCNT</a>;                <span class="comment">/*!&lt; Offset: 0x018 (R/W)  Folded-instruction Count Register */</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a6353ca1d1ad9bc1be05d3b5632960113">  908</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_d_w_t___type.html#a6353ca1d1ad9bc1be05d3b5632960113">PCSR</a>;                   <span class="comment">/*!&lt; Offset: 0x01C (R/ )  Program Counter Sample Register */</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a61c2965af5bc0643f9af65620b0e67c9">  909</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#a61c2965af5bc0643f9af65620b0e67c9">COMP0</a>;                  <span class="comment">/*!&lt; Offset: 0x020 (R/W)  Comparator Register 0 */</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a821eb5e71f340ec077efc064cfc567db">  910</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#a821eb5e71f340ec077efc064cfc567db">MASK0</a>;                  <span class="comment">/*!&lt; Offset: 0x024 (R/W)  Mask Register 0 */</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a579ae082f58a0317b7ef029b20f52889">  911</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#a579ae082f58a0317b7ef029b20f52889">FUNCTION0</a>;              <span class="comment">/*!&lt; Offset: 0x028 (R/W)  Function Register 0 */</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#aa5904b8c3a77d46761df3b6deec0aed3">  912</a></span>&#160;        uint32_t RESERVED0[1U];</div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a38714af6b7fa7c64d68f5e1efbe7a931">  913</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#a38714af6b7fa7c64d68f5e1efbe7a931">COMP1</a>;                  <span class="comment">/*!&lt; Offset: 0x030 (R/W)  Comparator Register 1 */</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#aabf94936c9340e62fed836dcfb152405">  914</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#aabf94936c9340e62fed836dcfb152405">MASK1</a>;                  <span class="comment">/*!&lt; Offset: 0x034 (R/W)  Mask Register 1 */</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a8dfcf25675f9606aa305c46e85182e4e">  915</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#a8dfcf25675f9606aa305c46e85182e4e">FUNCTION1</a>;              <span class="comment">/*!&lt; Offset: 0x038 (R/W)  Function Register 1 */</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a26c25475d569904e70e6b03bd1a0ac83">  916</a></span>&#160;        uint32_t RESERVED1[1U];</div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a5ae6dde39989f27bae90afc2347deb46">  917</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#a5ae6dde39989f27bae90afc2347deb46">COMP2</a>;                  <span class="comment">/*!&lt; Offset: 0x040 (R/W)  Comparator Register 2 */</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a00ac4d830dfe0070a656cda9baed170f">  918</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#a00ac4d830dfe0070a656cda9baed170f">MASK2</a>;                  <span class="comment">/*!&lt; Offset: 0x044 (R/W)  Mask Register 2 */</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#ab1b60d6600c38abae515bab8e86a188f">  919</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#ab1b60d6600c38abae515bab8e86a188f">FUNCTION2</a>;              <span class="comment">/*!&lt; Offset: 0x048 (R/W)  Function Register 2 */</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#ab3412a23e092a8802f00b432b1ac711e">  920</a></span>&#160;        uint32_t RESERVED2[1U];</div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a85eb73d1848ac3f82d39d6c3e8910847">  921</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#a85eb73d1848ac3f82d39d6c3e8910847">COMP3</a>;                  <span class="comment">/*!&lt; Offset: 0x050 (R/W)  Comparator Register 3 */</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a2a509d8505c37a3b64f6b24993df5f3f">  922</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#a2a509d8505c37a3b64f6b24993df5f3f">MASK3</a>;                  <span class="comment">/*!&lt; Offset: 0x054 (R/W)  Mask Register 3 */</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a52d4ff278fae6f9216c63b74ce328841">  923</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_d_w_t___type.html#a52d4ff278fae6f9216c63b74ce328841">FUNCTION3</a>;              <span class="comment">/*!&lt; Offset: 0x058 (R/W)  Function Register 3 */</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;} <a class="code" href="struct_d_w_t___type.html">DWT_Type</a>;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">/* DWT Control Register Definitions */</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaac44b9b7d5391a7ffef129b7f6c84cd7">  927</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28U                                         </span><span class="comment">/*!&lt; DWT CTRL: NUMCOMP Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaa3d37d68c2ba73f2026265584c2815e7">  928</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span><span class="comment">/*!&lt; DWT CTRL: NUMCOMP Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaa82840323a2628e7f4a2b09b74fa73fd">  930</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27U                                         </span><span class="comment">/*!&lt; DWT CTRL: NOTRCPKT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga04d8bb0a065ca38e2e5f13a97e1f7073">  931</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span><span class="comment">/*!&lt; DWT CTRL: NOTRCPKT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gad997b9026715d5609b5a3b144eca42d0">  933</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         </span><span class="comment">/*!&lt; DWT CTRL: NOEXTTRIG Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gacc7d15edf7a27147c422099ab475953e">  934</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span><span class="comment">/*!&lt; DWT CTRL: NOEXTTRIG Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;</div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga337f6167d960f57f12aa382ffecce522">  936</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25U                                         </span><span class="comment">/*!&lt; DWT CTRL: NOCYCCNT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf40c8d7a4fd978034c137e90f714c143">  937</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span><span class="comment">/*!&lt; DWT CTRL: NOCYCCNT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gad52a0e5be84363ab166cc17beca0d048">  939</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24U                                         </span><span class="comment">/*!&lt; DWT CTRL: NOPRFCNT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafd8448d7db4bc51f27f202e6e1f27823">  940</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span><span class="comment">/*!&lt; DWT CTRL: NOPRFCNT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga0cb0640aaeb18a626d7823570d5c3cb6">  942</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22U                                         </span><span class="comment">/*!&lt; DWT CTRL: CYCEVTENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga40554bd81460e39abf08810f45fac1a2">  943</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span><span class="comment">/*!&lt; DWT CTRL: CYCEVTENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga5602b0707f446ce78d88ff2a3a82bfff">  945</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         </span><span class="comment">/*!&lt; DWT CTRL: FOLDEVTENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga717e679d775562ae09185a3776b1582f">  946</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span><span class="comment">/*!&lt; DWT CTRL: FOLDEVTENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaea5d1ee72188dc1d57b54c60a9f5233e">  948</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20U                                         </span><span class="comment">/*!&lt; DWT CTRL: LSUEVTENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gac47427f455fbc29d4b6f8a479169f2b2">  949</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span><span class="comment">/*!&lt; DWT CTRL: LSUEVTENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9c6d62d121164013a8e3ee372f17f3e5">  951</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         </span><span class="comment">/*!&lt; DWT CTRL: SLEEPEVTENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga2f431b3734fb840daf5b361034856da9">  952</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span><span class="comment">/*!&lt; DWT CTRL: SLEEPEVTENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf4e73f548ae3e945ef8b1d9ff1281544">  954</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18U                                         </span><span class="comment">/*!&lt; DWT CTRL: EXCEVTENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gab7ee0def33423b5859ca4030dff63b58">  955</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span><span class="comment">/*!&lt; DWT CTRL: EXCEVTENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9fff0b71fb0be1499f5180c6bce1fc8f">  957</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17U                                         </span><span class="comment">/*!&lt; DWT CTRL: CPIEVTENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga189089c30aade60b983df17ad2412f6f">  958</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span><span class="comment">/*!&lt; DWT CTRL: CPIEVTENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga05f13b547a9a1e63e003ee0bc6446d0d">  960</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16U                                         </span><span class="comment">/*!&lt; DWT CTRL: EXCTRCENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf4fbb509ab3cbb768f16484c660a24c3">  961</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span><span class="comment">/*!&lt; DWT CTRL: EXCTRCENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga1e14afc7790fcb424fcf619e192554c9">  963</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         </span><span class="comment">/*!&lt; DWT CTRL: PCSAMPLENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6">  964</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span><span class="comment">/*!&lt; DWT CTRL: PCSAMPLENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga678ef08786edcbef964479217efb9284">  966</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10U                                         </span><span class="comment">/*!&lt; DWT CTRL: SYNCTAP Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf1e6c3729d56ecadeb6eeff4d225968c">  967</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span><span class="comment">/*!&lt; DWT CTRL: SYNCTAP Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf70b80936c7db60bf84fb6dadb8a3559">  969</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9U                                         </span><span class="comment">/*!&lt; DWT CTRL: CYCTAP Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga6c12e2868b8989a69445646698b8c331">  970</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span><span class="comment">/*!&lt; DWT CTRL: CYCTAP Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga2868c0b28eb13be930afb819f55f6f25">  972</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5U                                         </span><span class="comment">/*!&lt; DWT CTRL: POSTINIT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gab8cbbee1e1d94d09f9a1f86379a08ee8">  973</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span><span class="comment">/*!&lt; DWT CTRL: POSTINIT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga129bc152febfddd67a0c20c6814cba69">  975</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1U                                         </span><span class="comment">/*!&lt; DWT CTRL: POSTPRESET Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d">  976</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span><span class="comment">/*!&lt; DWT CTRL: POSTPRESET Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaa4509f5f8514a7200be61691f0e01f10">  978</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0U                                         </span><span class="comment">/*!&lt; DWT CTRL: CYCCNTENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga4a9d209dc2a81ea6bfa0ea21331769d3">  979</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span><span class="preprocessor">)       </span><span class="comment">/*!&lt; DWT CTRL: CYCCNTENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">/* DWT CPI Count Register Definitions */</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d">  982</a></span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0U                                         </span><span class="comment">/*!&lt; DWT CPICNT: CPICNT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217">  983</a></span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span><span class="preprocessor">)       </span><span class="comment">/*!&lt; DWT CPICNT: CPICNT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">/* DWT Exception Overhead Count Register Definitions */</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga031c693654030d4cba398b45d2925b1d">  986</a></span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0U                                         </span><span class="comment">/*!&lt; DWT EXCCNT: EXCCNT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga057fa604a107b58a198bbbadb47e69c9">  987</a></span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span><span class="preprocessor">)       </span><span class="comment">/*!&lt; DWT EXCCNT: EXCCNT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">/* DWT Sleep Count Register Definitions */</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga0371a84a7996dc5852c56afb2676ba1c">  990</a></span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         </span><span class="comment">/*!&lt; DWT SLEEPCNT: SLEEPCNT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga1e340751d71413fef400a0a1d76cc828">  991</a></span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span><span class="preprocessor">)   </span><span class="comment">/*!&lt; DWT SLEEPCNT: SLEEPCNT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">/* DWT LSU Count Register Definitions */</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gab9394c7911b0b4312a096dad91d53a3d">  994</a></span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0U                                         </span><span class="comment">/*!&lt; DWT LSUCNT: LSUCNT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga2186d7fc9317e20bad61336ee2925615">  995</a></span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span><span class="preprocessor">)       </span><span class="comment">/*!&lt; DWT LSUCNT: LSUCNT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">/* DWT Folded-instruction Count Register Definitions */</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga7f8af5ac12d178ba31a516f6ed141455">  998</a></span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         </span><span class="comment">/*!&lt; DWT FOLDCNT: FOLDCNT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9cb73d0342d38b14e41027d3c5c02647">  999</a></span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span><span class="preprocessor">)     </span><span class="comment">/*!&lt; DWT FOLDCNT: FOLDCNT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">/* DWT Comparator Mask Register Definitions */</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf798ae34e2b9280ea64f4d9920cd2e7d"> 1002</a></span>&#160;<span class="preprocessor">#define DWT_MASK_MASK_Pos                   0U                                         </span><span class="comment">/*!&lt; DWT MASK: MASK Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gadd798deb0f1312feab4fb05dcddc229b"> 1003</a></span>&#160;<span class="preprocessor">#define DWT_MASK_MASK_Msk                  (0x1FUL </span><span class="comment">/*&lt;&lt; DWT_MASK_MASK_Pos*/</span><span class="preprocessor">)           </span><span class="comment">/*!&lt; DWT MASK: MASK Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">/* DWT Comparator Function Register Definitions */</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga22c5787493f74a6bacf6ffb103a190ba"> 1006</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: MATCHED Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gac8b1a655947490280709037808eec8ac"> 1007</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span><span class="comment">/*!&lt; DWT FUNCTION: MATCHED Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga8b75e8ab3ffd5ea2fa762d028dc30e8c"> 1009</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: DATAVADDR1 Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafdbf5a8c367befe8661a4f6945c83445"> 1010</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR1_Pos)      </span><span class="comment">/*!&lt; DWT FUNCTION: DATAVADDR1 Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9854cd8bf16f7dce0fb196a8029b018e"> 1012</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: DATAVADDR0 Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafc5efbe8f9b51e04aecd00c8a4eb50fb"> 1013</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR0_Pos)      </span><span class="comment">/*!&lt; DWT FUNCTION: DATAVADDR0 Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga0517a186d4d448aa6416440f40fe7a4d"> 1015</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: DATAVSIZE Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaab42cbc1e6084c44d5de70971613ea76"> 1016</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span><span class="comment">/*!&lt; DWT FUNCTION: DATAVSIZE Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga89d7c48858b4d4de96cdadfac91856a1"> 1018</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: LNK1ENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga64bd419260c3337cacf93607d1ad27ac"> 1019</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_LNK1ENA_Pos)         </span><span class="comment">/*!&lt; DWT FUNCTION: LNK1ENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga106f3672cd4be7c7c846e20497ebe5a6"> 1021</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: DATAVMATCH Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga32af1f1c0fcd2d8d9afd1ad79cd9970e"> 1022</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL &lt;&lt; DWT_FUNCTION_DATAVMATCH_Pos)      </span><span class="comment">/*!&lt; DWT FUNCTION: DATAVMATCH Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga4b65d79ca37ae8010b4a726312413efd"> 1024</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: CYCMATCH Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga8e2ed09bdd33a8f7f7ce0444f5f3bb25"> 1025</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL &lt;&lt; DWT_FUNCTION_CYCMATCH_Pos)        </span><span class="comment">/*!&lt; DWT FUNCTION: CYCMATCH Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga41d5b332216baa8d29561260a1b85659"> 1027</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: EMITRANGE Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gad46dd5aba29f2e28d4d3f50b1d291f41"> 1028</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL &lt;&lt; DWT_FUNCTION_EMITRANGE_Pos)       </span><span class="comment">/*!&lt; DWT FUNCTION: EMITRANGE Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga5797b556edde2bbaa4d33dcdb1a891bb"> 1030</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Pos           0U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: FUNCTION Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga3b2cda708755ecf5f921d08b25d774d1"> 1031</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_FUNCTION_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; DWT FUNCTION: FUNCTION Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">/*@}*/</span> <span class="comment">/* end of group CMSIS_DWT */</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">  \defgroup CMSIS_TPI     Trace Port Interface (TPI)</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">  \brief    Type definitions for the Trace Port Interface (TPI)</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">  \brief  Structure type to access the Trace Port Interface Register (TPI).</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html"> 1046</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;{</div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a7b72598e20066133e505bb781690dc22"> 1048</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_t_p_i___type.html#a7b72598e20066133e505bb781690dc22">SSPSR</a>;                  <span class="comment">/*!&lt; Offset: 0x000 (R/ )  Supported Parallel Port Size Register */</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a8826aa84e5806053395a742d38d59d0f"> 1049</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_t_p_i___type.html#a8826aa84e5806053395a742d38d59d0f">CSPSR</a>;                  <span class="comment">/*!&lt; Offset: 0x004 (R/W)  Current Parallel Port Size Register */</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a756b2f48761ff7c56b52c1f21bbbf8c2"> 1050</a></span>&#160;        uint32_t RESERVED0[2U];</div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a9e5e4421ef9c3d5b7ff8b24abd4e99b3"> 1051</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_t_p_i___type.html#a9e5e4421ef9c3d5b7ff8b24abd4e99b3">ACPR</a>;                   <span class="comment">/*!&lt; Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a963e02abdcf2dd9aab284eb91c3db671"> 1052</a></span>&#160;        uint32_t RESERVED1[55U];</div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a12f79d4e3ddc69893ba8bff890d04cc5"> 1053</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_t_p_i___type.html#a12f79d4e3ddc69893ba8bff890d04cc5">SPPR</a>;                   <span class="comment">/*!&lt; Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a303a5a79824abcd146935bc0297bc380"> 1054</a></span>&#160;        uint32_t RESERVED2[131U];</div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a6c47a0b4c7ffc66093ef993d36bb441c"> 1055</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_t_p_i___type.html#a6c47a0b4c7ffc66093ef993d36bb441c">FFSR</a>;                   <span class="comment">/*!&lt; Offset: 0x300 (R/ )  Formatter and Flush Status Register */</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a3f68b6e73561b4849ebf953a894df8d2"> 1056</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_t_p_i___type.html#a3f68b6e73561b4849ebf953a894df8d2">FFCR</a>;                   <span class="comment">/*!&lt; Offset: 0x304 (R/W)  Formatter and Flush Control Register */</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#ad6901bfd8a0089ca7e8a20475cf494a8"> 1057</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_t_p_i___type.html#ad6901bfd8a0089ca7e8a20475cf494a8">FSCR</a>;                   <span class="comment">/*!&lt; Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a19254af92003a2007715754e67ffc625"> 1058</a></span>&#160;        uint32_t RESERVED3[759U];</div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a4d4cd2357f72333a82a1313228287bbd"> 1059</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_t_p_i___type.html#a4d4cd2357f72333a82a1313228287bbd">TRIGGER</a>;                <span class="comment">/*!&lt; Offset: 0xEE8 (R/ )  TRIGGER */</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#aa4d7b5cf39dff9f53bf7f69bc287a814"> 1060</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_t_p_i___type.html#aa4d7b5cf39dff9f53bf7f69bc287a814">FIFO0</a>;                  <span class="comment">/*!&lt; Offset: 0xEEC (R/ )  Integration ETM Data */</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#ab358319b969d3fed0f89bbe33e9f1652"> 1061</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_t_p_i___type.html#ab358319b969d3fed0f89bbe33e9f1652">ITATBCTR2</a>;              <span class="comment">/*!&lt; Offset: 0xEF0 (R/ )  ITATBCTR2 */</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a972a3b0bbe1bceb70171b2a3529eaeff"> 1062</a></span>&#160;        uint32_t RESERVED4[1U];</div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#aaa573b2e073e76e93c51ecec79c616d0"> 1063</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_t_p_i___type.html#aaa573b2e073e76e93c51ecec79c616d0">ITATBCTR0</a>;              <span class="comment">/*!&lt; Offset: 0xEF8 (R/ )  ITATBCTR0 */</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a061372fcd72f1eea871e2d9c1be849bc"> 1064</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_t_p_i___type.html#a061372fcd72f1eea871e2d9c1be849bc">FIFO1</a>;                  <span class="comment">/*!&lt; Offset: 0xEFC (R/ )  Integration ITM Data */</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#aaa4c823c10f115f7517c82ef86a5a68d"> 1065</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_t_p_i___type.html#aaa4c823c10f115f7517c82ef86a5a68d">ITCTRL</a>;                 <span class="comment">/*!&lt; Offset: 0xF00 (R/W)  Integration Mode Control */</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a198d726053e26a795f818ed0aa8544c5"> 1066</a></span>&#160;        uint32_t RESERVED5[39U];</div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#af8b7d15fa5252b733dd4b11fa1b5730a"> 1067</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_t_p_i___type.html#af8b7d15fa5252b733dd4b11fa1b5730a">CLAIMSET</a>;               <span class="comment">/*!&lt; Offset: 0xFA0 (R/W)  Claim tag set */</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a0e10e292cb019a832b03ddd055b2f6ac"> 1068</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_t_p_i___type.html#a0e10e292cb019a832b03ddd055b2f6ac">CLAIMCLR</a>;               <span class="comment">/*!&lt; Offset: 0xFA4 (R/W)  Claim tag clear */</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a86c2c07941016ecbdf2f0ec959c7b2bd"> 1069</a></span>&#160;        uint32_t RESERVED7[8U];</div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#abc0ecda8a5446bc754080276bad77514"> 1070</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_t_p_i___type.html#abc0ecda8a5446bc754080276bad77514">DEVID</a>;                  <span class="comment">/*!&lt; Offset: 0xFC8 (R/ )  TPIU_DEVID */</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#ad98855854a719bbea33061e71529a472"> 1071</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="struct_t_p_i___type.html#ad98855854a719bbea33061e71529a472">DEVTYPE</a>;                <span class="comment">/*!&lt; Offset: 0xFCC (R/ )  TPIU_DEVTYPE */</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;} <a class="code" href="struct_t_p_i___type.html">TPI_Type</a>;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5a82d274eb2df8b0c92dd4ed63535928"> 1075</a></span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0U                                         </span><span class="comment">/*!&lt; TPI ACPR: PRESCALER Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga4fcacd27208419929921aec8457a8c13"> 1076</a></span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; TPI ACPR: PRESCALER Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0f302797b94bb2da24052082ab630858"> 1079</a></span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0U                                         </span><span class="comment">/*!&lt; TPI SPPR: TXMODE Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaca085c8a954393d70dbd7240bb02cc1f"> 1080</a></span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)          </span><span class="comment">/*!&lt; TPI SPPR: TXMODE Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga9537b8a660cc8803f57cbbee320b2fc8"> 1083</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3U                                         </span><span class="comment">/*!&lt; TPI FFSR: FtNonStop Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaaa313f980974a8cfc7dac68c4d805ab1"> 1084</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span><span class="comment">/*!&lt; TPI FFSR: FtNonStop Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gad30fde0c058da2ffb2b0a213be7a1b5c"> 1086</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2U                                         </span><span class="comment">/*!&lt; TPI FFSR: TCPresent Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0d6bfd263ff2fdec72d6ec9415fb1135"> 1087</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span><span class="comment">/*!&lt; TPI FFSR: TCPresent Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaedf31fd453a878021b542b644e2869d2"> 1089</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1U                                         </span><span class="comment">/*!&lt; TPI FFSR: FtStopped Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78"> 1090</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span><span class="comment">/*!&lt; TPI FFSR: FtStopped Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga542ca74a081588273e6d5275ba5da6bf"> 1092</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0U                                         </span><span class="comment">/*!&lt; TPI FFSR: FlInProg Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga63dfb09259893958962914fc3a9e3824"> 1093</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/*!&lt; TPI FFSR: FlInProg Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa7ea11ba6ea75b541cd82e185c725b5b"> 1096</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8U                                         </span><span class="comment">/*!&lt; TPI FFCR: TrigIn Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga360b413bc5da61f751546a7133c3e4dd"> 1097</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span><span class="comment">/*!&lt; TPI FFCR: TrigIn Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga99e58a0960b275a773b245e2b69b9a64"> 1099</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1U                                         </span><span class="comment">/*!&lt; TPI FFCR: EnFCont Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga27d1ecf2e0ff496df03457a2a97cb2c9"> 1100</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span><span class="comment">/*!&lt; TPI FFCR: EnFCont Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">/* TPI TRIGGER Register Definitions */</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5517fa2ced64efbbd413720329c50b99"> 1103</a></span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0U                                         </span><span class="comment">/*!&lt; TPI TRIGGER: TRIGGER Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga814227af2b2665a0687bb49345e21110"> 1104</a></span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/</span><span class="preprocessor">)      </span><span class="comment">/*!&lt; TPI TRIGGER: TRIGGER Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">/* TPI Integration ETM Data Register Definitions (FIFO0) */</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa7e050e9eb6528241ebc6835783b6bae"> 1107</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         </span><span class="comment">/*!&lt; TPI FIFO0: ITM_ATVALID Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga94cb2493ed35d2dab7bd4092b88a05bc"> 1108</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        </span><span class="comment">/*!&lt; TPI FIFO0: ITM_ATVALID Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gac2b6f7f13a2fa0be4aa7645a47dcac52"> 1110</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         </span><span class="comment">/*!&lt; TPI FIFO0: ITM_bytecount Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga07bafa971b8daf0d63b3f92b9ae7fa16"> 1111</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      </span><span class="comment">/*!&lt; TPI FIFO0: ITM_bytecount Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d"> 1113</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         </span><span class="comment">/*!&lt; TPI FIFO0: ETM_ATVALID Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga4f0005dc420b28f2369179a935b9a9d3"> 1114</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        </span><span class="comment">/*!&lt; TPI FIFO0: ETM_ATVALID Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga2f738e45386ebf58c4d406f578e7ddaf"> 1116</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         </span><span class="comment">/*!&lt; TPI FIFO0: ETM_bytecount Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gad2536b3a935361c68453cd068640af92"> 1117</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      </span><span class="comment">/*!&lt; TPI FIFO0: ETM_bytecount Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5f0037cc80c65e86d9e94e5005077a48"> 1119</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM2_Pos                 16U                                         </span><span class="comment">/*!&lt; TPI FIFO0: ETM2 Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa82a7b9b99c990fb12eafb3c84b68254"> 1120</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              </span><span class="comment">/*!&lt; TPI FIFO0: ETM2 Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gac5a2ef4b7f811d1f3d81ec919d794413"> 1122</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM1_Pos                  8U                                         </span><span class="comment">/*!&lt; TPI FIFO0: ETM1 Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaad9c1a6ed34a70905005a0cc14d5f01b"> 1123</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              </span><span class="comment">/*!&lt; TPI FIFO0: ETM1 Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga48783ce3c695d8c06b1352a526110a87"> 1125</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM0_Pos                  0U                                         </span><span class="comment">/*!&lt; TPI FIFO0: ETM0 Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaf924f7d1662f3f6c1da12052390cb118"> 1126</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO0_ETM0_Pos*/</span><span class="preprocessor">)          </span><span class="comment">/*!&lt; TPI FIFO0: ETM0 Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">/* TPI ITATBCTR2 Register Definitions */</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga6959f73d7db4a87ae9ad9cfc99844526"> 1129</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         </span><span class="comment">/*!&lt; TPI ITATBCTR2: ATREADY Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1859502749709a2e5ead9a2599d998db"> 1130</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; TPI ITATBCTR2: ATREADY Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment">/* TPI Integration ITM Data Register Definitions (FIFO1) */</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga08edfc862b2c8c415854cc4ae2067dfb"> 1133</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         </span><span class="comment">/*!&lt; TPI FIFO1: ITM_ATVALID Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gabc1f6a3b6cac0099d7c01ca949b4dd08"> 1134</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        </span><span class="comment">/*!&lt; TPI FIFO1: ITM_ATVALID Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa22ebf7c86e4f4b2c98cfd0b5981375a"> 1136</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         </span><span class="comment">/*!&lt; TPI FIFO1: ITM_bytecount Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gacba2edfc0499828019550141356b0dcb"> 1137</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      </span><span class="comment">/*!&lt; TPI FIFO1: ITM_bytecount Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3177b8d815cf4a707a2d3d3d5499315d"> 1139</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         </span><span class="comment">/*!&lt; TPI FIFO1: ETM_ATVALID Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0e8f29a1e9378d1ceb0708035edbb86d"> 1140</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        </span><span class="comment">/*!&lt; TPI FIFO1: ETM_ATVALID Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaab31238152b5691af633a7475eaf1f06"> 1142</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         </span><span class="comment">/*!&lt; TPI FIFO1: ETM_bytecount Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab554305459953b80554fdb1908b73291"> 1143</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      </span><span class="comment">/*!&lt; TPI FIFO1: ETM_bytecount Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;</div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1828c228f3940005f48fb8dd88ada35b"> 1145</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM2_Pos                 16U                                         </span><span class="comment">/*!&lt; TPI FIFO1: ITM2 Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gae54512f926ebc00f2e056232aa21d335"> 1146</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              </span><span class="comment">/*!&lt; TPI FIFO1: ITM2 Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaece86ab513bc3d0e0a9dbd82258af49f"> 1148</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM1_Pos                  8U                                         </span><span class="comment">/*!&lt; TPI FIFO1: ITM1 Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3347f42828920dfe56e3130ad319a9e6"> 1149</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              </span><span class="comment">/*!&lt; TPI FIFO1: ITM1 Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga2188671488417a52abb075bcd4d73440"> 1151</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM0_Pos                  0U                                         </span><span class="comment">/*!&lt; TPI FIFO1: ITM0 Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga8ae09f544fc1a428797e2a150f14a4c9"> 1152</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO1_ITM0_Pos*/</span><span class="preprocessor">)          </span><span class="comment">/*!&lt; TPI FIFO1: ITM0 Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">/* TPI ITATBCTR0 Register Definitions */</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab1eb6866c65f02fa9c83696b49b0f346"> 1155</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         </span><span class="comment">/*!&lt; TPI ITATBCTR0: ATREADY Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaee320b3c60f9575aa96a8742c4ff9356"> 1156</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; TPI ITATBCTR0: ATREADY Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">/* TPI Integration Mode Control Register Definitions */</span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa847adb71a1bc811d2e3190528f495f0"> 1159</a></span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0U                                         </span><span class="comment">/*!&lt; TPI ITCTRL: Mode Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gad6f87550b468ad0920d5f405bfd3f017"> 1160</a></span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITCTRL_Mode_Pos*/</span><span class="preprocessor">)          </span><span class="comment">/*!&lt; TPI ITCTRL: Mode Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">/* TPI DEVID Register Definitions */</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga9f46cf1a1708575f56d6b827766277f4"> 1163</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11U                                         </span><span class="comment">/*!&lt; TPI DEVID: NRZVALID Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gacecc8710a8f6a23a7d1d4f5674daf02a"> 1164</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span><span class="comment">/*!&lt; TPI DEVID: NRZVALID Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga675534579d9e25477bb38970e3ef973c"> 1166</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10U                                         </span><span class="comment">/*!&lt; TPI DEVID: MANCVALID Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942"> 1167</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span><span class="comment">/*!&lt; TPI DEVID: MANCVALID Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga974cccf4c958b4a45cb71c7b5de39b7b"> 1169</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9U                                         </span><span class="comment">/*!&lt; TPI DEVID: PTINVALID Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1ca84d62243e475836bba02516ba6b97"> 1170</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span><span class="comment">/*!&lt; TPI DEVID: PTINVALID Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3f7da5de2a34be41a092e5eddd22ac4d"> 1172</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MinBufSz_Pos              6U                                         </span><span class="comment">/*!&lt; TPI DEVID: MinBufSz Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga939e068ff3f1a65b35187ab34a342cd8"> 1173</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           </span><span class="comment">/*!&lt; TPI DEVID: MinBufSz Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab382b1296b5efd057be606eb8f768df8"> 1175</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_AsynClkIn_Pos             5U                                         </span><span class="comment">/*!&lt; TPI DEVID: AsynClkIn Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab67830557d2d10be882284275025a2d3"> 1176</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          </span><span class="comment">/*!&lt; TPI DEVID: AsynClkIn Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;</div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga80ecae7fec479e80e583f545996868ed"> 1178</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0U                                         </span><span class="comment">/*!&lt; TPI DEVID: NrTraceInput Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gabed454418d2140043cd65ec899abd97f"> 1179</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/</span><span class="preprocessor">)  </span><span class="comment">/*!&lt; TPI DEVID: NrTraceInput Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">/* TPI DEVTYPE Register Definitions */</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga69c4892d332755a9f64c1680497cebdd"> 1182</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           4U                                         </span><span class="comment">/*!&lt; TPI DEVTYPE: MajorType Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaecbceed6d08ec586403b37ad47b38c88"> 1183</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span><span class="comment">/*!&lt; TPI DEVTYPE: MajorType Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0c799ff892af5eb3162d152abc00af7a"> 1185</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             0U                                         </span><span class="comment">/*!&lt; TPI DEVTYPE: SubType Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5b2fd7dddaf5f64855d9c0696acd65c1"> 1186</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)      </span><span class="comment">/*!&lt; TPI DEVTYPE: SubType Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">/*@}*/</span> <span class="comment">/* end of group CMSIS_TPI */</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1U)</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">  \brief    Type definitions for the Memory Protection Unit (MPU)</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">  \brief  Structure type to access the Memory Protection Unit (MPU).</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;{</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t TYPE;                   <span class="comment">/*!&lt; Offset: 0x000 (R/ )  MPU Type Register */</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   <span class="comment">/*!&lt; Offset: 0x004 (R/W)  MPU Control Register */</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RNR;                    <span class="comment">/*!&lt; Offset: 0x008 (R/W)  MPU Region RNRber Register */</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR;                   <span class="comment">/*!&lt; Offset: 0x00C (R/W)  MPU Region Base Address Register */</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RASR;                   <span class="comment">/*!&lt; Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR_A1;                <span class="comment">/*!&lt; Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RASR_A1;                <span class="comment">/*!&lt; Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR_A2;                <span class="comment">/*!&lt; Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RASR_A2;                <span class="comment">/*!&lt; Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR_A3;                <span class="comment">/*!&lt; Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RASR_A3;                <span class="comment">/*!&lt; Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;} MPU_Type;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">/* MPU Type Register Definitions */</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span><span class="comment">/*!&lt; MPU TYPE: IREGION Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span><span class="comment">/*!&lt; MPU TYPE: IREGION Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span><span class="comment">/*!&lt; MPU TYPE: DREGION Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span><span class="comment">/*!&lt; MPU TYPE: DREGION Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span><span class="comment">/*!&lt; MPU TYPE: SEPARATE Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span><span class="comment">/*!&lt; MPU TYPE: SEPARATE Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">/* MPU Control Register Definitions */</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span><span class="comment">/*!&lt; MPU CTRL: PRIVDEFENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span><span class="comment">/*!&lt; MPU CTRL: PRIVDEFENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span><span class="comment">/*!&lt; MPU CTRL: HFNMIENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span><span class="comment">/*!&lt; MPU CTRL: HFNMIENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span><span class="comment">/*!&lt; MPU CTRL: ENABLE Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span><span class="comment">/*!&lt; MPU CTRL: ENABLE Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">/* MPU Region Number Register Definitions */</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span><span class="comment">/*!&lt; MPU RNR: REGION Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span><span class="comment">/*!&lt; MPU RNR: REGION Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">/* MPU Region Base Address Register Definitions */</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5U                                            </span><span class="comment">/*!&lt; MPU RBAR: ADDR Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span><span class="comment">/*!&lt; MPU RBAR: ADDR Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4U                                            </span><span class="comment">/*!&lt; MPU RBAR: VALID Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span><span class="comment">/*!&lt; MPU RBAR: VALID Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0U                                            </span><span class="comment">/*!&lt; MPU RBAR: REGION Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL </span><span class="comment">/*&lt;&lt; MPU_RBAR_REGION_Pos*/</span><span class="preprocessor">)             </span><span class="comment">/*!&lt; MPU RBAR: REGION Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">/* MPU Region Attribute and Size Register Definitions */</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16U                                            </span><span class="comment">/*!&lt; MPU RASR: MPU Region Attribute field Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span><span class="comment">/*!&lt; MPU RASR: MPU Region Attribute field Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Pos                    28U                                            </span><span class="comment">/*!&lt; MPU RASR: ATTRS.XN Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span><span class="comment">/*!&lt; MPU RASR: ATTRS.XN Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Pos                    24U                                            </span><span class="comment">/*!&lt; MPU RASR: ATTRS.AP Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span><span class="comment">/*!&lt; MPU RASR: ATTRS.AP Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Pos                   19U                                            </span><span class="comment">/*!&lt; MPU RASR: ATTRS.TEX Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span><span class="comment">/*!&lt; MPU RASR: ATTRS.TEX Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define MPU_RASR_S_Pos                     18U                                            </span><span class="comment">/*!&lt; MPU RASR: ATTRS.S Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span><span class="comment">/*!&lt; MPU RASR: ATTRS.S Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define MPU_RASR_C_Pos                     17U                                            </span><span class="comment">/*!&lt; MPU RASR: ATTRS.C Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span><span class="comment">/*!&lt; MPU RASR: ATTRS.C Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define MPU_RASR_B_Pos                     16U                                            </span><span class="comment">/*!&lt; MPU RASR: ATTRS.B Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span><span class="comment">/*!&lt; MPU RASR: ATTRS.B Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Pos                    8U                                            </span><span class="comment">/*!&lt; MPU RASR: Sub-Region Disable Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span><span class="comment">/*!&lt; MPU RASR: Sub-Region Disable Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1U                                            </span><span class="comment">/*!&lt; MPU RASR: Region Size Field Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span><span class="comment">/*!&lt; MPU RASR: Region Size Field Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0U                                            </span><span class="comment">/*!&lt; MPU RASR: Region enable bit Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_RASR_ENABLE_Pos*/</span><span class="preprocessor">)               </span><span class="comment">/*!&lt; MPU RASR: Region enable bit Disable Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">/*@} end of group CMSIS_MPU */</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">  \defgroup CMSIS_FPU     Floating Point Unit (FPU)</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">  \brief    Type definitions for the Floating Point Unit (FPU)</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">  \brief  Structure type to access the Floating Point Unit (FPU).</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;{</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;        uint32_t RESERVED0[1U];</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPCCR;                  <span class="comment">/*!&lt; Offset: 0x004 (R/W)  Floating-Point Context Control Register */</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPCAR;                  <span class="comment">/*!&lt; Offset: 0x008 (R/W)  Floating-Point Context Address Register */</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPDSCR;                 <span class="comment">/*!&lt; Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t MVFR0;                  <span class="comment">/*!&lt; Offset: 0x010 (R/ )  Media and FP Feature Register 0 */</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t MVFR1;                  <span class="comment">/*!&lt; Offset: 0x014 (R/ )  Media and FP Feature Register 1 */</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;} FPU_Type;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">/* Floating-Point Context Control Register Definitions */</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31U                                            </span><span class="comment">/*!&lt; FPCCR: ASPEN bit Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span><span class="comment">/*!&lt; FPCCR: ASPEN bit Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30U                                            </span><span class="comment">/*!&lt; FPCCR: LSPEN Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span><span class="comment">/*!&lt; FPCCR: LSPEN bit Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8U                                            </span><span class="comment">/*!&lt; FPCCR: MONRDY Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span><span class="comment">/*!&lt; FPCCR: MONRDY bit Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6U                                            </span><span class="comment">/*!&lt; FPCCR: BFRDY Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span><span class="comment">/*!&lt; FPCCR: BFRDY bit Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5U                                            </span><span class="comment">/*!&lt; FPCCR: MMRDY Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span><span class="comment">/*!&lt; FPCCR: MMRDY bit Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4U                                            </span><span class="comment">/*!&lt; FPCCR: HFRDY Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span><span class="comment">/*!&lt; FPCCR: HFRDY bit Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3U                                            </span><span class="comment">/*!&lt; FPCCR: processor mode bit Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span><span class="comment">/*!&lt; FPCCR: processor mode active bit Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1U                                            </span><span class="comment">/*!&lt; FPCCR: privilege level bit Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span><span class="comment">/*!&lt; FPCCR: privilege level bit Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0U                                            </span><span class="comment">/*!&lt; FPCCR: Lazy state preservation active bit Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL </span><span class="comment">/*&lt;&lt; FPU_FPCCR_LSPACT_Pos*/</span><span class="preprocessor">)              </span><span class="comment">/*!&lt; FPCCR: Lazy state preservation active bit Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">/* Floating-Point Context Address Register Definitions */</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3U                                            </span><span class="comment">/*!&lt; FPCAR: ADDRESS bit Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span><span class="comment">/*!&lt; FPCAR: ADDRESS bit Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">/* Floating-Point Default Status Control Register Definitions */</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26U                                            </span><span class="comment">/*!&lt; FPDSCR: AHP bit Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span><span class="comment">/*!&lt; FPDSCR: AHP bit Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25U                                            </span><span class="comment">/*!&lt; FPDSCR: DN bit Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span><span class="comment">/*!&lt; FPDSCR: DN bit Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24U                                            </span><span class="comment">/*!&lt; FPDSCR: FZ bit Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span><span class="comment">/*!&lt; FPDSCR: FZ bit Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22U                                            </span><span class="comment">/*!&lt; FPDSCR: RMode bit Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span><span class="comment">/*!&lt; FPDSCR: RMode bit Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">/* Media and FP Feature Register 0 Definitions */</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            </span><span class="comment">/*!&lt; MVFR0: FP rounding modes bits Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     </span><span class="comment">/*!&lt; MVFR0: FP rounding modes bits Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Short_vectors_Pos        24U                                            </span><span class="comment">/*!&lt; MVFR0: Short vectors bits Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         </span><span class="comment">/*!&lt; MVFR0: Short vectors bits Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Square_root_Pos          20U                                            </span><span class="comment">/*!&lt; MVFR0: Square root bits Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           </span><span class="comment">/*!&lt; MVFR0: Square root bits Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Divide_Pos               16U                                            </span><span class="comment">/*!&lt; MVFR0: Divide bits Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                </span><span class="comment">/*!&lt; MVFR0: Divide bits Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            </span><span class="comment">/*!&lt; MVFR0: FP exception trapping bits Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     </span><span class="comment">/*!&lt; MVFR0: FP exception trapping bits Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Double_precision_Pos      8U                                            </span><span class="comment">/*!&lt; MVFR0: Double-precision bits Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      </span><span class="comment">/*!&lt; MVFR0: Double-precision bits Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Single_precision_Pos      4U                                            </span><span class="comment">/*!&lt; MVFR0: Single-precision bits Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      </span><span class="comment">/*!&lt; MVFR0: Single-precision bits Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            </span><span class="comment">/*!&lt; MVFR0: A_SIMD registers bits Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos*/</span><span class="preprocessor">)  </span><span class="comment">/*!&lt; MVFR0: A_SIMD registers bits Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">/* Media and FP Feature Register 1 Definitions */</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            </span><span class="comment">/*!&lt; MVFR1: FP fused MAC bits Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          </span><span class="comment">/*!&lt; MVFR1: FP fused MAC bits Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Pos              24U                                            </span><span class="comment">/*!&lt; MVFR1: FP HPFP bits Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               </span><span class="comment">/*!&lt; MVFR1: FP HPFP bits Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            </span><span class="comment">/*!&lt; MVFR1: D_NaN mode bits Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            </span><span class="comment">/*!&lt; MVFR1: D_NaN mode bits Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Pos              0U                                            </span><span class="comment">/*!&lt; MVFR1: FtZ mode bits Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR1_FtZ_mode_Pos*/</span><span class="preprocessor">)          </span><span class="comment">/*!&lt; MVFR1: FtZ mode bits Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">/*@} end of group CMSIS_FPU */</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">  \brief    Type definitions for the Core Debug Registers</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">  \brief  Structure type to access the Core Debug Register (CoreDebug).</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html"> 1404</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;{</div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html#ad63554e4650da91a8e79929cbb63db66"> 1406</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_core_debug___type.html#ad63554e4650da91a8e79929cbb63db66">DHCSR</a>;                  <span class="comment">/*!&lt; Offset: 0x000 (R/W)  Debug Halting Control and Status Register */</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html#af907cf64577eaf927dac6787df6dd98b"> 1407</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="struct_core_debug___type.html#af907cf64577eaf927dac6787df6dd98b">DCRSR</a>;                  <span class="comment">/*!&lt; Offset: 0x004 ( /W)  Debug Core Register Selector Register */</span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html#aab3cc92ef07bc1f04b3a3aa6db2c2d55"> 1408</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_core_debug___type.html#aab3cc92ef07bc1f04b3a3aa6db2c2d55">DCRDR</a>;                  <span class="comment">/*!&lt; Offset: 0x008 (R/W)  Debug Core Register Data Register */</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html#aeb3126abc4c258a858f21f356c0df6ee"> 1409</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="struct_core_debug___type.html#aeb3126abc4c258a858f21f356c0df6ee">DEMCR</a>;                  <span class="comment">/*!&lt; Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;} <a class="code" href="struct_core_debug___type.html">CoreDebug_Type</a>;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">/* Debug Halting Control and Status Register Definitions */</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac91280edd0ce932665cf75a23d11d842"> 1413</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: DBGKEY Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1ce997cee15edaafe4aed77751816ffc"> 1414</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span><span class="comment">/*!&lt; CoreDebug DHCSR: DBGKEY Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6f934c5427ea057394268e541fa97753"> 1416</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RESET_ST Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac474394bcceb31a8e09566c90b3f8922"> 1417</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RESET_ST Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2328118f8b3574c871a53605eb17e730"> 1419</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RETIRE_ST Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6"> 1420</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RETIRE_ST Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2900dd56a988a4ed27ad664d5642807e"> 1422</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_LOCKUP Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga7b67e4506d7f464ef5dafd6219739756"> 1423</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_LOCKUP Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga349ccea33accc705595624c2d334fbcb"> 1425</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_SLEEP Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga98d51538e645c2c1a422279cd85a0a25"> 1426</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_SLEEP Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 1428</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_HALT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9f881ade3151a73bc5b02b73fe6473ca"> 1429</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_HALT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;</div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga20a71871ca8768019c51168c70c3f41d"> 1431</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_REGRDY Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac4cd6f3178de48f473d8903e8c847c07"> 1432</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_REGRDY Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga85747214e2656df6b05ec72e4d22bd6d"> 1434</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_SNAPSTALL Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga53aa99b2e39a67622f3b9973e079c2b4"> 1435</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_SNAPSTALL Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 1437</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_MASKINTS Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31"> 1438</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_MASKINTS Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 1440</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_STEP Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6bda72fbd32cc5734ff3542170dc00d"> 1441</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_STEP Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 1443</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_HALT Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f"> 1444</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_HALT Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab557abb5b172b74d2cf44efb9d824e4e"> 1446</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_DEBUGEN Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab815c741a4fc2a61988cd2fb7594210b"> 1447</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)     </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_DEBUGEN Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment">/* Debug Core Register Selector Register Definitions */</span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 1450</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            </span><span class="comment">/*!&lt; CoreDebug DCRSR: REGWnR Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5"> 1451</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span><span class="comment">/*!&lt; CoreDebug DCRSR: REGWnR Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga52182c8a9f63a52470244c0bc2064f7b"> 1453</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            </span><span class="comment">/*!&lt; CoreDebug DCRSR: REGSEL Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga17cafbd72b55030219ce5609baa7c01d"> 1454</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)     </span><span class="comment">/*!&lt; CoreDebug DCRSR: REGSEL Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment">/* Debug Exception and Monitor Control Register Definitions */</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6ff2102b98f86540224819a1b767ba39"> 1457</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: TRCENA Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834"> 1458</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span><span class="comment">/*!&lt; CoreDebug DEMCR: TRCENA Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga341020a3b7450416d72544eaf8e57a64"> 1460</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_REQ Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6384cbe8045051186d13ef9cdeace95"> 1461</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_REQ Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9ae10710684e14a1a534e785ef390e1b"> 1463</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_STEP Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2ded814556de96fc369de7ae9a7ceb98"> 1464</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_STEP Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1e2f706a59e0d8131279af1c7e152f8d"> 1466</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_PEND Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga68ec55930269fab78e733dcfa32392f8"> 1467</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_PEND Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga802829678f6871863ae9ecf60a10425c"> 1469</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_EN Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac2b46b9b65bf8d23027f255fc9641977"> 1470</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_EN Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;</div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaed9f42053031a9a30cd8054623304c0a"> 1472</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_HARDERR Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga803fc98c5bb85f10f0347b23794847d1"> 1473</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_HARDERR Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;</div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga22079a6e436f23b90308be97e19cf07e"> 1475</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_INTERR Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad6815d8e3df302d2f0ff2c2c734ed29a"> 1476</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_INTERR Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933"> 1478</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_BUSERR Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b"> 1479</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_BUSERR Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac"> 1481</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_STATERR Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaa38b947d77672c48bba1280c0a642e19"> 1482</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_STATERR Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga10fc7c53bca904c128bc8e1a03072d50"> 1484</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_CHKERR Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2f98b461d19746ab2febfddebb73da6f"> 1485</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_CHKERR Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac9d13eb2add61f610d5ced1f7ad2adf8"> 1487</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_NOCPERR Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga03ee58b1b02fdbf21612809034562f1c"> 1488</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_NOCPERR Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga444454f7c7748e76cd76c3809c887c41"> 1490</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_MMERR Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad420a9b60620584faaca6289e83d3a87"> 1491</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_MMERR Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9fcf09666f7063a7303117aa32a85d5a"> 1493</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_CORERESET Position */</span><span class="preprocessor"></span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga906476e53c1e1487c30f3a1181df9e30"> 1494</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)  </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_CORERESET Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment">/*@} end of group CMSIS_CoreDebug */</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">  \ingroup    CMSIS_core_register</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment">  \defgroup   CMSIS_core_bitfield     Core register bit field macros</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">  \brief   Mask and shift a bit field value for use in a register bit range.</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">  \param[in] field  Name of the register bit field.</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">  \param[in] value  Value of the bit field.</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">  \return           Masked and shifted value.</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e"> 1512</a></span>&#160;<span class="preprocessor">#define _VAL2FLD(field, value)    ((value &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">  \brief     Mask and shift a register value to extract a bit filed value.</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">  \param[in] field  Name of the register bit field.</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">  \param[in] value  Value of register.</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">  \return           Masked and shifted bit field value.</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444"> 1520</a></span>&#160;<span class="preprocessor">#define _FLD2VAL(field, value)    ((value &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">/*@} end of group CMSIS_core_bitfield */</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">  \ingroup    CMSIS_core_register</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment">  \defgroup   CMSIS_core_base     Core Definitions</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment">  \brief      Definitions for base addresses, unions, and structures.</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment">/* Memory mapping of Cortex-M4 Hardware */</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770"> 1533</a></span>&#160;<span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span><span class="comment">/*!&lt; System Control Space Base Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gadd76251e412a195ec0a8f47227a8359e"> 1534</a></span>&#160;<span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span><span class="comment">/*!&lt; ITM Base Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gafdab534f961bf8935eb456cb7700dcd2"> 1535</a></span>&#160;<span class="preprocessor">#define DWT_BASE            (0xE0001000UL)                            </span><span class="comment">/*!&lt; DWT Base Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga2b1eeff850a7e418844ca847145a1a68"> 1536</a></span>&#160;<span class="preprocessor">#define TPI_BASE            (0xE0040000UL)                            </span><span class="comment">/*!&lt; TPI Base Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga680604dbcda9e9b31a1639fcffe5230b"> 1537</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span><span class="comment">/*!&lt; Core Debug Base Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga58effaac0b93006b756d33209e814646"> 1538</a></span>&#160;<span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span><span class="comment">/*!&lt; SysTick Base Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gaa0288691785a5f868238e0468b39523d"> 1539</a></span>&#160;<span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span><span class="comment">/*!&lt; NVIC Base Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 1540</a></span>&#160;<span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span><span class="comment">/*!&lt; System Control Block Base Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;</div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga9fe0cd2eef83a8adad94490d9ecca63f"> 1542</a></span>&#160;<span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span><span class="comment">/*!&lt; System control Register not in SCB */</span><span class="preprocessor"></span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 1543</a></span>&#160;<span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span><span class="comment">/*!&lt; SCB configuration struct */</span><span class="preprocessor"></span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de"> 1544</a></span>&#160;<span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span><span class="comment">/*!&lt; SysTick configuration struct */</span><span class="preprocessor"></span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 1545</a></span>&#160;<span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span><span class="comment">/*!&lt; NVIC configuration struct */</span><span class="preprocessor"></span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43"> 1546</a></span>&#160;<span class="preprocessor">#define ITM                 ((ITM_Type       *)     ITM_BASE      )   </span><span class="comment">/*!&lt; ITM configuration struct */</span><span class="preprocessor"></span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 1547</a></span>&#160;<span class="preprocessor">#define DWT                 ((DWT_Type       *)     DWT_BASE      )   </span><span class="comment">/*!&lt; DWT configuration struct */</span><span class="preprocessor"></span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 1548</a></span>&#160;<span class="preprocessor">#define TPI                 ((TPI_Type       *)     TPI_BASE      )   </span><span class="comment">/*!&lt; TPI configuration struct */</span><span class="preprocessor"></span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gab6e30a2b802d9021619dbb0be7f5d63d"> 1549</a></span>&#160;<span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span><span class="comment">/*!&lt; Core Debug configuration struct */</span><span class="preprocessor"></span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1U)</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span><span class="comment">/*!&lt; Memory Protection Unit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span><span class="comment">/*!&lt; Memory Protection Unit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    </span><span class="comment">/*!&lt; Floating Point Unit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">  #define FPU               ((FPU_Type       *)     FPU_BASE      )   </span><span class="comment">/*!&lt; Floating Point Unit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">/*@} */</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="comment">  Core Function Interface contains:</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">  - Core NVIC Functions</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">  - Core SysTick Functions</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">  - Core Debug Functions</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">  - Core Register Access Functions</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="comment"></span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment">  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">/* ##########################   NVIC functions  #################################### */</span><span class="comment"></span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">  \ingroup  CMSIS_Core_FunctionInterface</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">  \defgroup CMSIS_Core_NVICFunctions NVIC Functions</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment">  \brief    Functions that manage interrupts and exceptions via the NVIC.</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">  \brief   Set Priority Grouping</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">  \details Sets the priority grouping field using the required unlock sequence.</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">           The parameter PriorityGroup is assigned to the field SCB-&gt;AIRCR [10:8] PRIGROUP field.</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">           Only values from 0..7 are used.</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">           In case of a conflict between priority grouping and available</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">  \param [in]      PriorityGroup  Priority grouping field.</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga77cfbb35a9d8027e392034321bed6904"> 1596</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga77cfbb35a9d8027e392034321bed6904">NVIC_SetPriorityGrouping</a>(uint32_t PriorityGroup)</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;{</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  uint32_t reg_value;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  reg_value  =  <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;  reg_value &amp;= ~((uint32_t)(<a class="code" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;  reg_value  =  (reg_value                                   |</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;                ((uint32_t)0x5FAUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;                (PriorityGroupTmp &lt;&lt; 8U)                      );              <span class="comment">/* Insert write key and priorty group */</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;}</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment">  \brief   Get Priority Grouping</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">  \details Reads the priority grouping field from the NVIC Interrupt Controller.</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">  \return                Priority grouping field (SCB-&gt;AIRCR [10:8] PRIGROUP field).</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga394f7ce2ca826c0da26284d17ac6524d"> 1615</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga394f7ce2ca826c0da26284d17ac6524d">NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;{</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;  <span class="keywordflow">return</span> ((uint32_t)((<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;}</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">  \brief   Enable External Interrupt</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">  \details Enables a device-specific interrupt in the NVIC interrupt controller.</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="comment">  \param [in]      IRQn  External interrupt number. Value cannot be negative.</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921"> 1626</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a>(<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;{</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;}</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">  \brief   Disable External Interrupt</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">  \details Disables a device-specific interrupt in the NVIC interrupt controller.</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">  \param [in]      IRQn  External interrupt number. Value cannot be negative.</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga260fba04ac8346855c57f091d4ee1e71"> 1637</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga260fba04ac8346855c57f091d4ee1e71">NVIC_DisableIRQ</a>(<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;{</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;}</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">  \brief   Get Pending Interrupt</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment">  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">  \param [in]      IRQn  Interrupt number.</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">  \return             0  Interrupt status is not pending.</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">  \return             1  Interrupt status is pending.</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafec8042db64c0f8ed432b6c8386a05d8"> 1650</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafec8042db64c0f8ed432b6c8386a05d8">NVIC_GetPendingIRQ</a>(<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;{</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;  <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;}</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">  \brief   Set Pending Interrupt</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">  \details Sets the pending bit of an external interrupt.</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">  \param [in]      IRQn  Interrupt number. Value cannot be negative.</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3ecf446519da33e1690deffbf5be505f"> 1661</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3ecf446519da33e1690deffbf5be505f">NVIC_SetPendingIRQ</a>(<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;{</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;}</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">  \brief   Clear Pending Interrupt</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">  \details Clears the pending bit of an external interrupt.</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">  \param [in]      IRQn  External interrupt number. Value cannot be negative.</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga332e10ef9605dc6eb10b9e14511930f8"> 1672</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga332e10ef9605dc6eb10b9e14511930f8">NVIC_ClearPendingIRQ</a>(<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;{</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;}</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">  \brief   Get Active Interrupt</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment">  \details Reads the active register in NVIC and returns the active bit.</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment">  \param [in]      IRQn  Interrupt number.</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">  \return             0  Interrupt status is not active.</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">  \return             1  Interrupt status is active.</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga47a0f52794068d076c9147aa3cb8d8a6"> 1685</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga47a0f52794068d076c9147aa3cb8d8a6">NVIC_GetActive</a>(<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;{</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;}</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment">  \brief   Set Interrupt Priority</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">  \details Sets the priority of an interrupt.</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">  \note    The priority cannot be set for every core interrupt.</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">  \param [in]      IRQn  Interrupt number.</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">  \param [in]  priority  Priority to set.</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9"> 1698</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a>(<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;{</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &lt; 0)</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  {</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[(((uint32_t)(int32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - <a class="code" href="group___cortex___core___configuration___g_r_o_u_p.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  }</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  {</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - <a class="code" href="group___cortex___core___configuration___g_r_o_u_p.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  }</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;}</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment">  \brief   Get Interrupt Priority</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment">  \details Reads the priority of an interrupt.</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment">           The interrupt number can be positive to specify an external (device specific) interrupt,</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment">           or negative to specify an internal (core) interrupt.</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment">  \param [in]   IRQn  Interrupt number.</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment">  \return             Interrupt Priority.</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="comment">                      Value is aligned automatically to the implemented priority bits of the microcontroller.</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4"> 1720</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">NVIC_GetPriority</a>(<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;{</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &lt; 0)</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  {</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[(((uint32_t)(int32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code" href="group___cortex___core___configuration___g_r_o_u_p.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  }</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  {</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)(int32_t)IRQn)]               &gt;&gt; (8U - <a class="code" href="group___cortex___core___configuration___g_r_o_u_p.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  }</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;}</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment">  \brief   Encode Priority</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment">  \details Encodes the priority for an interrupt with the given priority group,</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment">           preemptive priority value, and subpriority value.</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment">           In case of a conflict between priority grouping and available</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment">           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment">  \param [in]     PriorityGroup  Used priority group.</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment">  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">  \param [in]       SubPriority  Subpriority value (starting from 0).</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment">  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac"> 1745</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;{</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  uint32_t PreemptPriorityBits;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  uint32_t SubPriorityBits;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group___cortex___core___configuration___g_r_o_u_p.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group___cortex___core___configuration___g_r_o_u_p.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group___cortex___core___configuration___g_r_o_u_p.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group___cortex___core___configuration___g_r_o_u_p.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  <span class="keywordflow">return</span> (</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;           ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;           ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;         );</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;}</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">  \brief   Decode Priority</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">  \details Decodes an interrupt priority value with a given priority group to</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment">           preemptive priority value and subpriority value.</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">           In case of a conflict between priority grouping and available</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment">  \param [in]     PriorityGroup  Used priority group.</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment">  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment">  \param [out]     pSubPriority  Subpriority value (starting from 0).</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96"> 1772</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* <span class="keyword">const</span> pPreemptPriority, uint32_t* <span class="keyword">const</span> pSubPriority)</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;{</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;  uint32_t PreemptPriorityBits;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  uint32_t SubPriorityBits;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group___cortex___core___configuration___g_r_o_u_p.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group___cortex___core___configuration___g_r_o_u_p.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group___cortex___core___configuration___g_r_o_u_p.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group___cortex___core___configuration___g_r_o_u_p.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;}</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">  \brief   System Reset</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">  \details Initiates a system reset request to reset the MCU.</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1143dec48d60a3d6f238c4798a87759c"> 1790</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1143dec48d60a3d6f238c4798a87759c">NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;{</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#ga5c7a006f5ba5778972ac9516733a0cc4">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">                                                                       buffered write are completed before reset */</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;                           (<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;                            <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#ga5c7a006f5ba5778972ac9516733a0cc4">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  {</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#ga8bb1a07c32b865536006f46d4097fdc0">__NOP</a>();</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  }</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;}</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">/*@} end of CMSIS_Core_NVICFunctions */</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span><span class="comment"></span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment">  \ingroup  CMSIS_Core_FunctionInterface</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">  \brief    Functions that configure the System.</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#if (__Vendor_SysTickConfig == 0U)</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment">  \brief   System Tick Configuration</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment">  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">           Counter is in free running mode to generate periodic interrupts.</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">  \param [in]  ticks  Number of ticks between two interrupts.</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment">  \return          0  Function succeeded.</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment">  \return          1  Function failed.</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment">  \note    When the variable &lt;b&gt;__Vendor_SysTickConfig&lt;/b&gt; is set to 1, then the</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment">           function &lt;b&gt;SysTick_Config&lt;/b&gt; is not included. In this case, the file &lt;b&gt;&lt;i&gt;device&lt;/i&gt;.h&lt;/b&gt;</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">           must contain a vendor-specific implementation of this function.</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae4e8f0238527c69f522029b93c8e5b78"> 1830</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a>(uint32_t ticks)</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;{</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  {</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  }</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;  <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a> (<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group___cortex___core___configuration___g_r_o_u_p.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;                   <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;                   <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;}</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">/*@} end of CMSIS_Core_SysTickFunctions */</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="comment">/* ##################################### Debug In/Output function ########################################### */</span><span class="comment"></span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">  \ingroup  CMSIS_Core_FunctionInterface</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">  \defgroup CMSIS_core_DebugFunctions ITM Functions</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">  \brief    Functions that access the ITM debug interface.</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">  @{</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                    <span class="comment">/*!&lt; External variable to receive characters. */</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 1861</a></span>&#160;<span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U </span><span class="comment">/*!&lt; Value identifying \ref ITM_RxBuffer is ready for next character. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment">  \brief   ITM Send Character</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment">  \details Transmits a character via the ITM channel 0, and</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment">           \li Just returns when no debugger is connected that has booked the output.</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="comment">           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment">  \param [in]     ch  Character to transmit.</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment">  \returns            Character to transmit.</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e"> 1872</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (uint32_t ch)</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;{</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <span class="keywordflow">if</span> (((<a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0UL) &amp;&amp;      <span class="comment">/* ITM enabled */</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;      ((<a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0UL)   )     <span class="comment">/* ITM Port #0 enabled */</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;  {</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u32 == 0UL)</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    {</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;      <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#ga8bb1a07c32b865536006f46d4097fdc0">__NOP</a>();</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;    }</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u8 = (uint8_t)ch;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;  }</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;  <span class="keywordflow">return</span> (ch);</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;}</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment">  \brief   ITM Receive Character</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="comment">  \details Inputs a character via the external variable \ref ITM_RxBuffer.</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="comment">  \return             Received character.</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment">  \return         -1  No character pending.</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53"> 1893</a></span>&#160;__STATIC_INLINE int32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;{</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  <span class="keywordflow">if</span> (ITM_RxBuffer != <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  {</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;    ch = <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    ITM_RxBuffer = <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;  }</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;  <span class="keywordflow">return</span> (ch);</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;}</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment">  \brief   ITM Check Character</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="comment">  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment">  \return          0  No character available.</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">  \return          1  Character available.</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29"> 1913</a></span>&#160;__STATIC_INLINE int32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;{</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  <span class="keywordflow">if</span> (ITM_RxBuffer == <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  {</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;    <span class="keywordflow">return</span> (0);                              <span class="comment">/* no character available */</span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;  }</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;  {</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    <span class="keywordflow">return</span> (1);                              <span class="comment">/*    character available */</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;  }</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;}</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">/*@} end of CMSIS_core_DebugFunctions */</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;}</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM4_H_DEPENDANT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_d_w_t___type_html_a2c08096c82abe245c0fa97badc458154"><div class="ttname"><a href="struct_d_w_t___type.html#a2c08096c82abe245c0fa97badc458154">DWT_Type::CPICNT</a></div><div class="ttdeci">__IOM uint32_t CPICNT</div><div class="ttdef"><b>Definition:</b> core_cm4.h:903</div></div>
<div class="ttc" id="struct_d_w_t___type_html_a00ac4d830dfe0070a656cda9baed170f"><div class="ttname"><a href="struct_d_w_t___type.html#a00ac4d830dfe0070a656cda9baed170f">DWT_Type::MASK2</a></div><div class="ttdeci">__IOM uint32_t MASK2</div><div class="ttdef"><b>Definition:</b> core_cm4.h:918</div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a2d0ec4ccae337c1df5658f8cf4632e76"><div class="ttname"><a href="unionx_p_s_r___type.html#a2d0ec4ccae337c1df5658f8cf4632e76">xPSR_Type::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> core_cm4.h:371</div></div>
<div class="ttc" id="struct_i_t_m___type_html_af317d5e2d946d70e6fb67c02b92cc8a3"><div class="ttname"><a href="struct_i_t_m___type.html#af317d5e2d946d70e6fb67c02b92cc8a3">ITM_Type::PID3</a></div><div class="ttdeci">__IM uint32_t PID3</div><div class="ttdef"><b>Definition:</b> core_cm4.h:825</div></div>
<div class="ttc" id="struct_i_t_m___type_html_a3861c67933a24dd6632288c4ed0b80c8"><div class="ttname"><a href="struct_i_t_m___type.html#a3861c67933a24dd6632288c4ed0b80c8">ITM_Type::LSR</a></div><div class="ttdeci">__IM uint32_t LSR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:816</div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1546</div></div>
<div class="ttc" id="core__cm_func_8h_html"><div class="ttname"><a href="core__cm_func_8h.html">core_cmFunc.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Function Access Header File. </div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a790056bb6f20ea16cecc784b0dd19ad6"><div class="ttname"><a href="unionx_p_s_r___type.html#a790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_cm4.h:372</div></div>
<div class="ttc" id="struct_s_c_b___type_html_a191579bde0d21ff51d30a714fd887033"><div class="ttname"><a href="struct_s_c_b___type.html#a191579bde0d21ff51d30a714fd887033">SCB_Type::DFSR</a></div><div class="ttdeci">__IOM uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:497</div></div>
<div class="ttc" id="struct_i_t_m___type_html_ae773bf9f9dac64e6c28b14aa39f74275"><div class="ttname"><a href="struct_i_t_m___type.html#ae773bf9f9dac64e6c28b14aa39f74275">ITM_Type::u8</a></div><div class="ttdeci">__OM uint8_t u8</div><div class="ttdef"><b>Definition:</b> core_cm4.h:800</div></div>
<div class="ttc" id="struct_d_w_t___type_html"><div class="ttname"><a href="struct_d_w_t___type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT). </div><div class="ttdef"><b>Definition:</b> core_cm4.h:899</div></div>
<div class="ttc" id="group___c_m_s_i_s__core___debug_functions_html_gac90a497bd64286b84552c2c553d3419e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a></div><div class="ttdeci">__STATIC_INLINE uint32_t ITM_SendChar(uint32_t ch)</div><div class="ttdoc">ITM Send Character. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1872</div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:572</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_gafec8042db64c0f8ed432b6c8386a05d8"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafec8042db64c0f8ed432b6c8386a05d8">NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1650</div></div>
<div class="ttc" id="union_a_p_s_r___type_html_a3b04d58738b66a28ff13f23d8b0ba7e5"><div class="ttname"><a href="union_a_p_s_r___type.html#a3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_cm4.h:318</div></div>
<div class="ttc" id="struct_s_c_b___type_html_ab65372404ce64b0f0b35e2709429404e"><div class="ttname"><a href="struct_s_c_b___type.html#ab65372404ce64b0f0b35e2709429404e">SCB_Type::AFSR</a></div><div class="ttdeci">__IOM uint32_t AFSR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:500</div></div>
<div class="ttc" id="struct_i_t_m___type_html_af9085648bf18f69b5f9d1136d45e1d37"><div class="ttname"><a href="struct_i_t_m___type.html#af9085648bf18f69b5f9d1136d45e1d37">ITM_Type::PID5</a></div><div class="ttdeci">__IM uint32_t PID5</div><div class="ttdef"><b>Definition:</b> core_cm4.h:819</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga3ecf446519da33e1690deffbf5be505f"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3ecf446519da33e1690deffbf5be505f">NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1661</div></div>
<div class="ttc" id="struct_sys_tick___type_html_a875e7afa5c4fd43997fb544a4ac6e37e"><div class="ttname"><a href="struct_sys_tick___type.html#a875e7afa5c4fd43997fb544a4ac6e37e">SysTick_Type::CTRL</a></div><div class="ttdeci">__IOM uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> core_cm4.h:746</div></div>
<div class="ttc" id="struct_d_w_t___type_html_a5ae6dde39989f27bae90afc2347deb46"><div class="ttname"><a href="struct_d_w_t___type.html#a5ae6dde39989f27bae90afc2347deb46">DWT_Type::COMP2</a></div><div class="ttdeci">__IOM uint32_t COMP2</div><div class="ttdef"><b>Definition:</b> core_cm4.h:917</div></div>
<div class="ttc" id="struct_core_debug___type_html_ad63554e4650da91a8e79929cbb63db66"><div class="ttname"><a href="struct_core_debug___type.html#ad63554e4650da91a8e79929cbb63db66">CoreDebug_Type::DHCSR</a></div><div class="ttdeci">__IOM uint32_t DHCSR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1406</div></div>
<div class="ttc" id="struct_t_p_i___type_html_a6c47a0b4c7ffc66093ef993d36bb441c"><div class="ttname"><a href="struct_t_p_i___type.html#a6c47a0b4c7ffc66093ef993d36bb441c">TPI_Type::FFSR</a></div><div class="ttdeci">__IM uint32_t FFSR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1055</div></div>
<div class="ttc" id="struct_s_c_b___type_html_a85dd6fe77aab17e7ea89a52c59da6004"><div class="ttname"><a href="struct_s_c_b___type.html#a85dd6fe77aab17e7ea89a52c59da6004">SCB_Type::DFR</a></div><div class="ttdeci">__IM uint32_t DFR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:502</div></div>
<div class="ttc" id="struct_t_p_i___type_html_aa4d7b5cf39dff9f53bf7f69bc287a814"><div class="ttname"><a href="struct_t_p_i___type.html#aa4d7b5cf39dff9f53bf7f69bc287a814">TPI_Type::FIFO0</a></div><div class="ttdeci">__IM uint32_t FIFO0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1060</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___instruction_interface_html_ga5c7a006f5ba5778972ac9516733a0cc4"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga5c7a006f5ba5778972ac9516733a0cc4">__DSB</a></div><div class="ttdeci">__STATIC_INLINE void __DSB(void)</div><div class="ttdoc">Data Synchronization Barrier. </div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:427</div></div>
<div class="ttc" id="struct_t_p_i___type_html_af8b7d15fa5252b733dd4b11fa1b5730a"><div class="ttname"><a href="struct_t_p_i___type.html#af8b7d15fa5252b733dd4b11fa1b5730a">TPI_Type::CLAIMSET</a></div><div class="ttdeci">__IOM uint32_t CLAIMSET</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1067</div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html_a35c1732cf153b7b5c4bd321cf1de9605"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html#a35c1732cf153b7b5c4bd321cf1de9605">CONTROL_Type::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition:</b> core_cm4.h:420</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga394f7ce2ca826c0da26284d17ac6524d"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga394f7ce2ca826c0da26284d17ac6524d">NVIC_GetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)</div><div class="ttdoc">Get Priority Grouping. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1615</div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:563</div></div>
<div class="ttc" id="struct_d_w_t___type_html_a102eaa529d9098242851cb57c52b42d9"><div class="ttname"><a href="struct_d_w_t___type.html#a102eaa529d9098242851cb57c52b42d9">DWT_Type::CYCCNT</a></div><div class="ttdeci">__IOM uint32_t CYCCNT</div><div class="ttdef"><b>Definition:</b> core_cm4.h:902</div></div>
<div class="ttc" id="union_a_p_s_r___type_html_ac681f266e20b3b3591b961e13633ae13"><div class="ttname"><a href="union_a_p_s_r___type.html#ac681f266e20b3b3591b961e13633ae13">APSR_Type::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_cm4.h:314</div></div>
<div class="ttc" id="struct_sys_tick___type_html_afcadb0c6d35b21cdc0018658a13942de"><div class="ttname"><a href="struct_sys_tick___type.html#afcadb0c6d35b21cdc0018658a13942de">SysTick_Type::CALIB</a></div><div class="ttdeci">__IM uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> core_cm4.h:749</div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1544</div></div>
<div class="ttc" id="struct_sys_tick___type_html_a9b5420d17e8e43104ddd4ae5a610af93"><div class="ttname"><a href="struct_sys_tick___type.html#a9b5420d17e8e43104ddd4ae5a610af93">SysTick_Type::VAL</a></div><div class="ttdeci">__IOM uint32_t VAL</div><div class="ttdef"><b>Definition:</b> core_cm4.h:748</div></div>
<div class="ttc" id="struct_s_c_b___type_html_a21e08d546d8b641bee298a459ea73e46"><div class="ttname"><a href="struct_s_c_b___type.html#a21e08d546d8b641bee298a459ea73e46">SCB_Type::CPUID</a></div><div class="ttdeci">__IM uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> core_cm4.h:487</div></div>
<div class="ttc" id="group___c_m_s_i_s__core___debug_functions_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1861</div></div>
<div class="ttc" id="struct_d_w_t___type_html_a85eb73d1848ac3f82d39d6c3e8910847"><div class="ttname"><a href="struct_d_w_t___type.html#a85eb73d1848ac3f82d39d6c3e8910847">DWT_Type::COMP3</a></div><div class="ttdeci">__IOM uint32_t COMP3</div><div class="ttdef"><b>Definition:</b> core_cm4.h:921</div></div>
<div class="ttc" id="unionx_p_s_r___type_html_af438e0f407357e914a70b5bd4d6a97c5"><div class="ttname"><a href="unionx_p_s_r___type.html#af438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:370</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">Interrupt vector numbers. </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:30</div></div>
<div class="ttc" id="struct_d_w_t___type_html_a2a509d8505c37a3b64f6b24993df5f3f"><div class="ttname"><a href="struct_d_w_t___type.html#a2a509d8505c37a3b64f6b24993df5f3f">DWT_Type::MASK3</a></div><div class="ttdeci">__IOM uint32_t MASK3</div><div class="ttdef"><b>Definition:</b> core_cm4.h:922</div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a1e5d9801013d5146f2e02d9b7b3da562"><div class="ttname"><a href="unionx_p_s_r___type.html#a1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_cm4.h:378</div></div>
<div class="ttc" id="core__cm4_8h_html_a0ea2009ed8fd9ef35b48708280fdb758"><div class="ttname"><a href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a></div><div class="ttdeci">#define __OM</div><div class="ttdef"><b>Definition:</b> core_cm4.h:275</div></div>
<div class="ttc" id="struct_i_t_m___type_html_a30bb2b166b1723867da4a708935677ba"><div class="ttname"><a href="struct_i_t_m___type.html#a30bb2b166b1723867da4a708935677ba">ITM_Type::CID0</a></div><div class="ttdeci">__IM uint32_t CID0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:826</div></div>
<div class="ttc" id="struct_i_t_m___type_html_ab4a4cc97ad658e9c46cf17490daffb8a"><div class="ttname"><a href="struct_i_t_m___type.html#ab4a4cc97ad658e9c46cf17490daffb8a">ITM_Type::PID0</a></div><div class="ttdeci">__IM uint32_t PID0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:822</div></div>
<div class="ttc" id="struct_d_w_t___type_html_a8dfcf25675f9606aa305c46e85182e4e"><div class="ttname"><a href="struct_d_w_t___type.html#a8dfcf25675f9606aa305c46e85182e4e">DWT_Type::FUNCTION1</a></div><div class="ttdeci">__IOM uint32_t FUNCTION1</div><div class="ttdef"><b>Definition:</b> core_cm4.h:915</div></div>
<div class="ttc" id="unionx_p_s_r___type_html_af14df16ea0690070c45b95f2116b7a0a"><div class="ttname"><a href="unionx_p_s_r___type.html#af14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_cm4.h:376</div></div>
<div class="ttc" id="group___c_m_s_i_s__core___debug_functions_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="group___c_m_s_i_s__core___debug_functions_html_gac3ee2c30a1ac4ed34c8a866a17decd53"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_ReceiveChar(void)</div><div class="ttdoc">ITM Receive Character. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1893</div></div>
<div class="ttc" id="struct_s_c_b___type_html_a0ca18ef984d132c6bf4d9b61cd00f05a"><div class="ttname"><a href="struct_s_c_b___type.html#a0ca18ef984d132c6bf4d9b61cd00f05a">SCB_Type::ICSR</a></div><div class="ttdeci">__IOM uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:488</div></div>
<div class="ttc" id="struct_s_c_b___type_html_a0cda9e061b42373383418663092ad19a"><div class="ttname"><a href="struct_s_c_b___type.html#a0cda9e061b42373383418663092ad19a">SCB_Type::CFSR</a></div><div class="ttdeci">__IOM uint32_t CFSR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:495</div></div>
<div class="ttc" id="struct_sys_tick___type_html_a4780a489256bb9f54d0ba8ed4de191cd"><div class="ttname"><a href="struct_sys_tick___type.html#a4780a489256bb9f54d0ba8ed4de191cd">SysTick_Type::LOAD</a></div><div class="ttdeci">__IOM uint32_t LOAD</div><div class="ttdef"><b>Definition:</b> core_cm4.h:747</div></div>
<div class="ttc" id="struct_t_p_i___type_html_a8826aa84e5806053395a742d38d59d0f"><div class="ttname"><a href="struct_t_p_i___type.html#a8826aa84e5806053395a742d38d59d0f">TPI_Type::CSPSR</a></div><div class="ttdeci">__IOM uint32_t CSPSR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1049</div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a2db9a52f6d42809627d1a7a607c5dbc5"><div class="ttname"><a href="unionx_p_s_r___type.html#a2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_cm4.h:379</div></div>
<div class="ttc" id="struct_t_p_i___type_html_a061372fcd72f1eea871e2d9c1be849bc"><div class="ttname"><a href="struct_t_p_i___type.html#a061372fcd72f1eea871e2d9c1be849bc">TPI_Type::FIFO1</a></div><div class="ttdeci">__IM uint32_t FIFO1</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1064</div></div>
<div class="ttc" id="union_i_p_s_r___type_html"><div class="ttname"><a href="union_i_p_s_r___type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR). </div><div class="ttdef"><b>Definition:</b> core_cm4.h:347</div></div>
<div class="ttc" id="struct_core_debug___type_html_aeb3126abc4c258a858f21f356c0df6ee"><div class="ttname"><a href="struct_core_debug___type.html#aeb3126abc4c258a858f21f356c0df6ee">CoreDebug_Type::DEMCR</a></div><div class="ttdeci">__IOM uint32_t DEMCR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1409</div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html_a6b642cca3d96da660b1198c133ca2a1f"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html#a6b642cca3d96da660b1198c133ca2a1f">CONTROL_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_cm4.h:425</div></div>
<div class="ttc" id="struct_i_t_m___type_html_ae907229ba50538bf370fbdfd54c099a2"><div class="ttname"><a href="struct_i_t_m___type.html#ae907229ba50538bf370fbdfd54c099a2">ITM_Type::TPR</a></div><div class="ttdeci">__IOM uint32_t TPR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:807</div></div>
<div class="ttc" id="struct_core_debug___type_html_aab3cc92ef07bc1f04b3a3aa6db2c2d55"><div class="ttname"><a href="struct_core_debug___type.html#aab3cc92ef07bc1f04b3a3aa6db2c2d55">CoreDebug_Type::DCRDR</a></div><div class="ttdeci">__IOM uint32_t DCRDR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1408</div></div>
<div class="ttc" id="struct_t_p_i___type_html"><div class="ttname"><a href="struct_t_p_i___type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI). </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1046</div></div>
<div class="ttc" id="union_a_p_s_r___type_html_a8004d224aacb78ca37774c35f9156e7e"><div class="ttname"><a href="union_a_p_s_r___type.html#a8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_cm4.h:316</div></div>
<div class="ttc" id="group___c_m_s_i_s__core___debug_functions_html_gae61ce9ca5917735325cd93b0fb21dd29"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_CheckChar(void)</div><div class="ttdoc">ITM Check Character. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1913</div></div>
<div class="ttc" id="struct_t_p_i___type_html_aaa573b2e073e76e93c51ecec79c616d0"><div class="ttname"><a href="struct_t_p_i___type.html#aaa573b2e073e76e93c51ecec79c616d0">TPI_Type::ITATBCTR0</a></div><div class="ttdeci">__IM uint32_t ITATBCTR0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1063</div></div>
<div class="ttc" id="union_a_p_s_r___type_html_afbce95646fd514c10aa85ec0a33db728"><div class="ttname"><a href="union_a_p_s_r___type.html#afbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:312</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdoc">15 System Tick Timer </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:41</div></div>
<div class="ttc" id="struct_s_c_b___type_html_a3a4840c6fa4d1ee75544f4032c88ec34"><div class="ttname"><a href="struct_s_c_b___type.html#a3a4840c6fa4d1ee75544f4032c88ec34">SCB_Type::SCR</a></div><div class="ttdeci">__IOM uint32_t SCR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:491</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1772</div></div>
<div class="ttc" id="struct_s_c_b___type_html_a3f8e7e58be4e41c88dfa78f54589271c"><div class="ttname"><a href="struct_s_c_b___type.html#a3f8e7e58be4e41c88dfa78f54589271c">SCB_Type::BFAR</a></div><div class="ttdeci">__IOM uint32_t BFAR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:499</div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1545</div></div>
<div class="ttc" id="struct_d_w_t___type_html_a6353ca1d1ad9bc1be05d3b5632960113"><div class="ttname"><a href="struct_d_w_t___type.html#a6353ca1d1ad9bc1be05d3b5632960113">DWT_Type::PCSR</a></div><div class="ttdeci">__IM uint32_t PCSR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:908</div></div>
<div class="ttc" id="struct_s_cn_s_c_b___type_html_a34ec1d771245eb9bd0e3ec9336949762"><div class="ttname"><a href="struct_s_cn_s_c_b___type.html#a34ec1d771245eb9bd0e3ec9336949762">SCnSCB_Type::ICTR</a></div><div class="ttdeci">__IM uint32_t ICTR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:707</div></div>
<div class="ttc" id="struct_t_p_i___type_html_ad6901bfd8a0089ca7e8a20475cf494a8"><div class="ttname"><a href="struct_t_p_i___type.html#ad6901bfd8a0089ca7e8a20475cf494a8">TPI_Type::FSCR</a></div><div class="ttdeci">__IM uint32_t FSCR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1057</div></div>
<div class="ttc" id="struct_core_debug___type_html_af907cf64577eaf927dac6787df6dd98b"><div class="ttname"><a href="struct_core_debug___type.html#af907cf64577eaf927dac6787df6dd98b">CoreDebug_Type::DCRSR</a></div><div class="ttdeci">__OM uint32_t DCRSR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1407</div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a1a47176768f45f79076c4f5b1b534bc2"><div class="ttname"><a href="unionx_p_s_r___type.html#a1a47176768f45f79076c4f5b1b534bc2">xPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_cm4.h:381</div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html_ac62cfff08e6f055e0101785bad7094cd"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html#ac62cfff08e6f055e0101785bad7094cd">CONTROL_Type::FPCA</a></div><div class="ttdeci">uint32_t FPCA</div><div class="ttdef"><b>Definition:</b> core_cm4.h:422</div></div>
<div class="ttc" id="struct_i_t_m___type_html_a8000b92e4e528ae7ac4cb8b8d9f6757d"><div class="ttname"><a href="struct_i_t_m___type.html#a8000b92e4e528ae7ac4cb8b8d9f6757d">ITM_Type::CID2</a></div><div class="ttdeci">__IM uint32_t CID2</div><div class="ttdef"><b>Definition:</b> core_cm4.h:828</div></div>
<div class="ttc" id="struct_t_p_i___type_html_ad98855854a719bbea33061e71529a472"><div class="ttname"><a href="struct_t_p_i___type.html#ad98855854a719bbea33061e71529a472">TPI_Type::DEVTYPE</a></div><div class="ttdeci">__IM uint32_t DEVTYPE</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1071</div></div>
<div class="ttc" id="struct_i_t_m___type_html_a962a970dfd286cad7f8a8577e87d4ad3"><div class="ttname"><a href="struct_i_t_m___type.html#a962a970dfd286cad7f8a8577e87d4ad3">ITM_Type::u16</a></div><div class="ttdeci">__OM uint16_t u16</div><div class="ttdef"><b>Definition:</b> core_cm4.h:801</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga3349f2e3580d7ce22d6530b7294e5921"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable External Interrupt. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1626</div></div>
<div class="ttc" id="struct_s_cn_s_c_b___type_html_a13af9b718dde7481f1c0344f00593c23"><div class="ttname"><a href="struct_s_cn_s_c_b___type.html#a13af9b718dde7481f1c0344f00593c23">SCnSCB_Type::ACTLR</a></div><div class="ttdeci">__IOM uint32_t ACTLR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:708</div></div>
<div class="ttc" id="struct_d_w_t___type_html_a52d4ff278fae6f9216c63b74ce328841"><div class="ttname"><a href="struct_d_w_t___type.html#a52d4ff278fae6f9216c63b74ce328841">DWT_Type::FUNCTION3</a></div><div class="ttdeci">__IOM uint32_t FUNCTION3</div><div class="ttdef"><b>Definition:</b> core_cm4.h:923</div></div>
<div class="ttc" id="struct_d_w_t___type_html_aabf94936c9340e62fed836dcfb152405"><div class="ttname"><a href="struct_d_w_t___type.html#aabf94936c9340e62fed836dcfb152405">DWT_Type::MASK1</a></div><div class="ttdeci">__IOM uint32_t MASK1</div><div class="ttdef"><b>Definition:</b> core_cm4.h:914</div></div>
<div class="ttc" id="struct_core_debug___type_html"><div class="ttname"><a href="struct_core_debug___type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug). </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1404</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___instruction_interface_html_ga8bb1a07c32b865536006f46d4097fdc0"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga8bb1a07c32b865536006f46d4097fdc0">__NOP</a></div><div class="ttdeci">__STATIC_INLINE void __NOP(void)</div><div class="ttdoc">No Operation. </div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:373</div></div>
<div class="ttc" id="struct_s_c_b___type_html"><div class="ttname"><a href="struct_s_c_b___type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB). </div><div class="ttdef"><b>Definition:</b> core_cm4.h:485</div></div>
<div class="ttc" id="group___c_m_s_i_s___i_t_m_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:862</div></div>
<div class="ttc" id="struct_i_t_m___type_html_a04b9fbc83759cb818dfa161d39628426"><div class="ttname"><a href="struct_i_t_m___type.html#a04b9fbc83759cb818dfa161d39628426">ITM_Type::TCR</a></div><div class="ttdeci">__IOM uint32_t TCR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:809</div></div>
<div class="ttc" id="union_a_p_s_r___type_html_adcb98a5b9c93b0cb69cdb7af5638f32e"><div class="ttname"><a href="union_a_p_s_r___type.html#adcb98a5b9c93b0cb69cdb7af5638f32e">APSR_Type::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> core_cm4.h:313</div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1543</div></div>
<div class="ttc" id="struct_i_t_m___type_html"><div class="ttname"><a href="struct_i_t_m___type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM). </div><div class="ttdef"><b>Definition:</b> core_cm4.h:796</div></div>
<div class="ttc" id="union_i_p_s_r___type_html_ad2eb0a06de4f03f58874a727716aa9aa"><div class="ttname"><a href="union_i_p_s_r___type.html#ad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:352</div></div>
<div class="ttc" id="struct_i_t_m___type_html_a2bcec6803f28f30d5baf5e20e3517d3d"><div class="ttname"><a href="struct_i_t_m___type.html#a2bcec6803f28f30d5baf5e20e3517d3d">ITM_Type::PID7</a></div><div class="ttdeci">__IM uint32_t PID7</div><div class="ttdef"><b>Definition:</b> core_cm4.h:821</div></div>
<div class="ttc" id="union_i_p_s_r___type_html_a4adca999d3a0bc1ae682d73ea7cfa879"><div class="ttname"><a href="union_i_p_s_r___type.html#a4adca999d3a0bc1ae682d73ea7cfa879">IPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_cm4.h:354</div></div>
<div class="ttc" id="core__cm_simd_8h_html"><div class="ttname"><a href="core__cm_simd_8h.html">core_cmSimd.h</a></div><div class="ttdoc">CMSIS Cortex-M SIMD Header File. </div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga77cfbb35a9d8027e392034321bed6904"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga77cfbb35a9d8027e392034321bed6904">NVIC_SetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div><div class="ttdoc">Set Priority Grouping. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1596</div></div>
<div class="ttc" id="struct_s_c_b___type_html_a2d6653b0b70faac936046a02809b577f"><div class="ttname"><a href="struct_s_c_b___type.html#a2d6653b0b70faac936046a02809b577f">SCB_Type::CCR</a></div><div class="ttdeci">__IOM uint32_t CCR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:492</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___sys_tick_functions_html_gae4e8f0238527c69f522029b93c8e5b78"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div><div class="ttdoc">System Tick Configuration. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1830</div></div>
<div class="ttc" id="struct_i_t_m___type_html_aad5e11dd4baf6d941bd6c7450f60a158"><div class="ttname"><a href="struct_i_t_m___type.html#aad5e11dd4baf6d941bd6c7450f60a158">ITM_Type::PID4</a></div><div class="ttdeci">__IM uint32_t PID4</div><div class="ttdef"><b>Definition:</b> core_cm4.h:818</div></div>
<div class="ttc" id="struct_i_t_m___type_html_acd03c6858f7b678dab6a6121462e7807"><div class="ttname"><a href="struct_i_t_m___type.html#acd03c6858f7b678dab6a6121462e7807">ITM_Type::TER</a></div><div class="ttdeci">__IOM uint32_t TER</div><div class="ttdef"><b>Definition:</b> core_cm4.h:805</div></div>
<div class="ttc" id="struct_s_c_b___type_html_a2d03d0b7cec2254f39eb1c46c7445e80"><div class="ttname"><a href="struct_s_c_b___type.html#a2d03d0b7cec2254f39eb1c46c7445e80">SCB_Type::MMFAR</a></div><div class="ttdeci">__IOM uint32_t MMFAR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:498</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga1cbaf8e6abd4aa4885828e7f24fcfeb4"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1720</div></div>
<div class="ttc" id="struct_i_t_m___type_html_a7f9c2a2113a11c7f3e98915f95b669d5"><div class="ttname"><a href="struct_i_t_m___type.html#a7f9c2a2113a11c7f3e98915f95b669d5">ITM_Type::LAR</a></div><div class="ttdeci">__OM uint32_t LAR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:815</div></div>
<div class="ttc" id="union_a_p_s_r___type_html_ae4c2ef8c9430d7b7bef5cbfbbaed3a94"><div class="ttname"><a href="union_a_p_s_r___type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">APSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_cm4.h:321</div></div>
<div class="ttc" id="struct_s_c_b___type_html_a7b5ae9741a99808043394c4743b635c4"><div class="ttname"><a href="struct_s_c_b___type.html#a7b5ae9741a99808043394c4743b635c4">SCB_Type::SHCSR</a></div><div class="ttdeci">__IOM uint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:494</div></div>
<div class="ttc" id="struct_s_c_b___type_html_a14ad254659362b9752c69afe3fd80934"><div class="ttname"><a href="struct_s_c_b___type.html#a14ad254659362b9752c69afe3fd80934">SCB_Type::HFSR</a></div><div class="ttdeci">__IOM uint32_t HFSR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:496</div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition:</b> core_cm4.h:571</div></div>
<div class="ttc" id="struct_s_cn_s_c_b___type_html"><div class="ttname"><a href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:704</div></div>
<div class="ttc" id="struct_t_p_i___type_html_a7b72598e20066133e505bb781690dc22"><div class="ttname"><a href="struct_t_p_i___type.html#a7b72598e20066133e505bb781690dc22">TPI_Type::SSPSR</a></div><div class="ttdeci">__IOM uint32_t SSPSR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1048</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga2305cbd44aaad792e3a4e538bdaf14f9"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1698</div></div>
<div class="ttc" id="union_i_p_s_r___type_html_ab46e5f1b2f4d17cfb9aca4fffcbb2fa5"><div class="ttname"><a href="union_i_p_s_r___type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:351</div></div>
<div class="ttc" id="struct_s_c_b___type_html_ac6a860c1b8d8154a1f00d99d23b67764"><div class="ttname"><a href="struct_s_c_b___type.html#ac6a860c1b8d8154a1f00d99d23b67764">SCB_Type::CPACR</a></div><div class="ttdeci">__IOM uint32_t CPACR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:507</div></div>
<div class="ttc" id="struct_n_v_i_c___type_html"><div class="ttname"><a href="struct_n_v_i_c___type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC). </div><div class="ttdef"><b>Definition:</b> core_cm4.h:451</div></div>
<div class="ttc" id="struct_sys_tick___type_html"><div class="ttname"><a href="struct_sys_tick___type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick). </div><div class="ttdef"><b>Definition:</b> core_cm4.h:744</div></div>
<div class="ttc" id="struct_t_p_i___type_html_ab358319b969d3fed0f89bbe33e9f1652"><div class="ttname"><a href="struct_t_p_i___type.html#ab358319b969d3fed0f89bbe33e9f1652">TPI_Type::ITATBCTR2</a></div><div class="ttdeci">__IM uint32_t ITATBCTR2</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1061</div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> core_cm4.h:562</div></div>
<div class="ttc" id="struct_i_t_m___type_html_a89ea1d805a668d6589b22d8e678eb6a4"><div class="ttname"><a href="struct_i_t_m___type.html#a89ea1d805a668d6589b22d8e678eb6a4">ITM_Type::PID1</a></div><div class="ttdeci">__IM uint32_t PID1</div><div class="ttdef"><b>Definition:</b> core_cm4.h:823</div></div>
<div class="ttc" id="struct_i_t_m___type_html_a66eb82a070953f09909f39b8e516fb91"><div class="ttname"><a href="struct_i_t_m___type.html#a66eb82a070953f09909f39b8e516fb91">ITM_Type::IRR</a></div><div class="ttdeci">__IM uint32_t IRR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:812</div></div>
<div class="ttc" id="struct_i_t_m___type_html_a5834885903a557674f078f3b71fa8bc8"><div class="ttname"><a href="struct_i_t_m___type.html#a5834885903a557674f078f3b71fa8bc8">ITM_Type::u32</a></div><div class="ttdeci">__OM uint32_t u32</div><div class="ttdef"><b>Definition:</b> core_cm4.h:802</div></div>
<div class="ttc" id="struct_t_p_i___type_html_a4d4cd2357f72333a82a1313228287bbd"><div class="ttname"><a href="struct_t_p_i___type.html#a4d4cd2357f72333a82a1313228287bbd">TPI_Type::TRIGGER</a></div><div class="ttdeci">__IM uint32_t TRIGGER</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1059</div></div>
<div class="ttc" id="struct_d_w_t___type_html_a1cfc48384ebd8fd8fb7e5d955aae6c97"><div class="ttname"><a href="struct_d_w_t___type.html#a1cfc48384ebd8fd8fb7e5d955aae6c97">DWT_Type::FOLDCNT</a></div><div class="ttdeci">__IOM uint32_t FOLDCNT</div><div class="ttdef"><b>Definition:</b> core_cm4.h:907</div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a3e9120dcf1a829fc8d2302b4d0673970"><div class="ttname"><a href="unionx_p_s_r___type.html#a3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:369</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga1143dec48d60a3d6f238c4798a87759c"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1143dec48d60a3d6f238c4798a87759c">NVIC_SystemReset</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SystemReset(void)</div><div class="ttdoc">System Reset. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1790</div></div>
<div class="ttc" id="unionx_p_s_r___type_html_add7cbd2b0abd8954d62cd7831796ac7c"><div class="ttname"><a href="unionx_p_s_r___type.html#add7cbd2b0abd8954d62cd7831796ac7c">xPSR_Type::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> core_cm4.h:375</div></div>
<div class="ttc" id="struct_i_t_m___type_html_ad34dbe6b1072c77d36281049c8b169f6"><div class="ttname"><a href="struct_i_t_m___type.html#ad34dbe6b1072c77d36281049c8b169f6">ITM_Type::PID6</a></div><div class="ttdeci">__IM uint32_t PID6</div><div class="ttdef"><b>Definition:</b> core_cm4.h:820</div></div>
<div class="ttc" id="union_a_p_s_r___type_html_a86e2c5b891ecef1ab55b1edac0da79a6"><div class="ttname"><a href="union_a_p_s_r___type.html#a86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_cm4.h:317</div></div>
<div class="ttc" id="struct_d_w_t___type_html_a61c2965af5bc0643f9af65620b0e67c9"><div class="ttname"><a href="struct_d_w_t___type.html#a61c2965af5bc0643f9af65620b0e67c9">DWT_Type::COMP0</a></div><div class="ttdeci">__IOM uint32_t COMP0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:909</div></div>
<div class="ttc" id="struct_i_t_m___type_html_a8471c4d77b7107cf580587509da69f38"><div class="ttname"><a href="struct_i_t_m___type.html#a8471c4d77b7107cf580587509da69f38">ITM_Type::PID2</a></div><div class="ttdeci">__IM uint32_t PID2</div><div class="ttdef"><b>Definition:</b> core_cm4.h:824</div></div>
<div class="ttc" id="group___cortex___core___configuration___g_r_o_u_p_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___cortex___core___configuration___g_r_o_u_p.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdoc">Number of implemented bits in NVIC PRIO register. </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:168</div></div>
<div class="ttc" id="struct_i_t_m___type_html_ae2ce4d3a54df2fd11a197ccac4406cd0"><div class="ttname"><a href="struct_i_t_m___type.html#ae2ce4d3a54df2fd11a197ccac4406cd0">ITM_Type::IMCR</a></div><div class="ttdeci">__IOM uint32_t IMCR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:813</div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:575</div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a40213a6b5620410cac83b0d89564609d"><div class="ttname"><a href="unionx_p_s_r___type.html#a40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_cm4.h:377</div></div>
<div class="ttc" id="union_a_p_s_r___type_html"><div class="ttname"><a href="union_a_p_s_r___type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR). </div><div class="ttdef"><b>Definition:</b> core_cm4.h:308</div></div>
<div class="ttc" id="struct_n_v_i_c___type_html_a37de89637466e007171c6b135299bc75"><div class="ttname"><a href="struct_n_v_i_c___type.html#a37de89637466e007171c6b135299bc75">NVIC_Type::STIR</a></div><div class="ttdeci">__OM uint32_t STIR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:465</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga260fba04ac8346855c57f091d4ee1e71"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga260fba04ac8346855c57f091d4ee1e71">NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable External Interrupt. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1637</div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:767</div></div>
<div class="ttc" id="struct_d_w_t___type_html_add790c53410023b3b581919bb681fe2a"><div class="ttname"><a href="struct_d_w_t___type.html#add790c53410023b3b581919bb681fe2a">DWT_Type::CTRL</a></div><div class="ttdeci">__IOM uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> core_cm4.h:901</div></div>
<div class="ttc" id="struct_t_p_i___type_html_abc0ecda8a5446bc754080276bad77514"><div class="ttname"><a href="struct_t_p_i___type.html#abc0ecda8a5446bc754080276bad77514">TPI_Type::DEVID</a></div><div class="ttdeci">__IM uint32_t DEVID</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1070</div></div>
<div class="ttc" id="core__cm4_8h_html_a4cc1649793116d7c2d8afce7a4ffce43"><div class="ttname"><a href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a></div><div class="ttdeci">#define __IM</div><div class="ttdef"><b>Definition:</b> core_cm4.h:274</div></div>
<div class="ttc" id="core__cm4_8h_html_ab6caba5853a60a17e8e04499b52bf691"><div class="ttname"><a href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a></div><div class="ttdeci">#define __IOM</div><div class="ttdef"><b>Definition:</b> core_cm4.h:276</div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL). </div><div class="ttdef"><b>Definition:</b> core_cm4.h:416</div></div>
<div class="ttc" id="union_a_p_s_r___type_html_a7e7bbba9b00b0bb3283dc07f1abe37e0"><div class="ttname"><a href="union_a_p_s_r___type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_cm4.h:319</div></div>
<div class="ttc" id="struct_t_p_i___type_html_a12f79d4e3ddc69893ba8bff890d04cc5"><div class="ttname"><a href="struct_t_p_i___type.html#a12f79d4e3ddc69893ba8bff890d04cc5">TPI_Type::SPPR</a></div><div class="ttdeci">__IOM uint32_t SPPR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1053</div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html_af8c314273a1e4970a5671bd7f8184f50"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html#af8c314273a1e4970a5671bd7f8184f50">CONTROL_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:423</div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:757</div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:763</div></div>
<div class="ttc" id="struct_d_w_t___type_html_a579ae082f58a0317b7ef029b20f52889"><div class="ttname"><a href="struct_d_w_t___type.html#a579ae082f58a0317b7ef029b20f52889">DWT_Type::FUNCTION0</a></div><div class="ttdeci">__IOM uint32_t FUNCTION0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:911</div></div>
<div class="ttc" id="struct_t_p_i___type_html_aaa4c823c10f115f7517c82ef86a5a68d"><div class="ttname"><a href="struct_t_p_i___type.html#aaa4c823c10f115f7517c82ef86a5a68d">TPI_Type::ITCTRL</a></div><div class="ttdeci">__IOM uint32_t ITCTRL</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1065</div></div>
<div class="ttc" id="struct_d_w_t___type_html_a821eb5e71f340ec077efc064cfc567db"><div class="ttname"><a href="struct_d_w_t___type.html#a821eb5e71f340ec077efc064cfc567db">DWT_Type::MASK0</a></div><div class="ttdeci">__IOM uint32_t MASK0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:910</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga332e10ef9605dc6eb10b9e14511930f8"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga332e10ef9605dc6eb10b9e14511930f8">NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1672</div></div>
<div class="ttc" id="struct_d_w_t___type_html_a416a54e2084ce66e5ca74f152a5ecc70"><div class="ttname"><a href="struct_d_w_t___type.html#a416a54e2084ce66e5ca74f152a5ecc70">DWT_Type::SLEEPCNT</a></div><div class="ttdeci">__IOM uint32_t SLEEPCNT</div><div class="ttdef"><b>Definition:</b> core_cm4.h:905</div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a7eed9fe24ae8d354cd76ae1c1110a658"><div class="ttname"><a href="unionx_p_s_r___type.html#a7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> core_cm4.h:373</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1745</div></div>
<div class="ttc" id="struct_d_w_t___type_html_a38714af6b7fa7c64d68f5e1efbe7a931"><div class="ttname"><a href="struct_d_w_t___type.html#a38714af6b7fa7c64d68f5e1efbe7a931">DWT_Type::COMP1</a></div><div class="ttdeci">__IOM uint32_t COMP1</div><div class="ttdef"><b>Definition:</b> core_cm4.h:913</div></div>
<div class="ttc" id="core__cm_instr_8h_html"><div class="ttname"><a href="core__cm_instr_8h.html">core_cmInstr.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Instruction Access Header File. </div></div>
<div class="ttc" id="struct_i_t_m___type_html_a43451f43f514108d9eaed5b017f8d921"><div class="ttname"><a href="struct_i_t_m___type.html#a43451f43f514108d9eaed5b017f8d921">ITM_Type::CID3</a></div><div class="ttdeci">__IM uint32_t CID3</div><div class="ttdef"><b>Definition:</b> core_cm4.h:829</div></div>
<div class="ttc" id="union_a_p_s_r___type_html_a22d10913489d24ab08bd83457daa88de"><div class="ttname"><a href="union_a_p_s_r___type.html#a22d10913489d24ab08bd83457daa88de">APSR_Type::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> core_cm4.h:315</div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html_a8cc085fea1c50a8bd9adea63931ee8e2"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html#a8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> core_cm4.h:421</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga47a0f52794068d076c9147aa3cb8d8a6"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga47a0f52794068d076c9147aa3cb8d8a6">NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt. </div><div class="ttdef"><b>Definition:</b> core_cm4.h:1685</div></div>
<div class="ttc" id="struct_d_w_t___type_html_acc05d89bdb1b4fe2fa499920ec02d0b1"><div class="ttname"><a href="struct_d_w_t___type.html#acc05d89bdb1b4fe2fa499920ec02d0b1">DWT_Type::LSUCNT</a></div><div class="ttdeci">__IOM uint32_t LSUCNT</div><div class="ttdef"><b>Definition:</b> core_cm4.h:906</div></div>
<div class="ttc" id="unionx_p_s_r___type_html"><div class="ttname"><a href="unionx_p_s_r___type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR). </div><div class="ttdef"><b>Definition:</b> core_cm4.h:365</div></div>
<div class="ttc" id="struct_d_w_t___type_html_ab1b60d6600c38abae515bab8e86a188f"><div class="ttname"><a href="struct_d_w_t___type.html#ab1b60d6600c38abae515bab8e86a188f">DWT_Type::FUNCTION2</a></div><div class="ttdeci">__IOM uint32_t FUNCTION2</div><div class="ttdef"><b>Definition:</b> core_cm4.h:919</div></div>
<div class="ttc" id="struct_s_c_b___type_html_af084e1b2dad004a88668efea1dfe7fa1"><div class="ttname"><a href="struct_s_c_b___type.html#af084e1b2dad004a88668efea1dfe7fa1">SCB_Type::ADR</a></div><div class="ttdeci">__IM uint32_t ADR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:503</div></div>
<div class="ttc" id="struct_d_w_t___type_html_a9fe20c16c5167ca61486caf6832686d1"><div class="ttname"><a href="struct_d_w_t___type.html#a9fe20c16c5167ca61486caf6832686d1">DWT_Type::EXCCNT</a></div><div class="ttdeci">__IOM uint32_t EXCCNT</div><div class="ttdef"><b>Definition:</b> core_cm4.h:904</div></div>
<div class="ttc" id="struct_t_p_i___type_html_a0e10e292cb019a832b03ddd055b2f6ac"><div class="ttname"><a href="struct_t_p_i___type.html#a0e10e292cb019a832b03ddd055b2f6ac">TPI_Type::CLAIMCLR</a></div><div class="ttdeci">__IOM uint32_t CLAIMCLR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1068</div></div>
<div class="ttc" id="struct_t_p_i___type_html_a3f68b6e73561b4849ebf953a894df8d2"><div class="ttname"><a href="struct_t_p_i___type.html#a3f68b6e73561b4849ebf953a894df8d2">TPI_Type::FFCR</a></div><div class="ttdeci">__IOM uint32_t FFCR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1056</div></div>
<div class="ttc" id="struct_t_p_i___type_html_a9e5e4421ef9c3d5b7ff8b24abd4e99b3"><div class="ttname"><a href="struct_t_p_i___type.html#a9e5e4421ef9c3d5b7ff8b24abd4e99b3">TPI_Type::ACPR</a></div><div class="ttdeci">__IOM uint32_t ACPR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1051</div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:760</div></div>
<div class="ttc" id="struct_i_t_m___type_html_aa9da04891e48d1a2f054de186e9c4c94"><div class="ttname"><a href="struct_i_t_m___type.html#aa9da04891e48d1a2f054de186e9c4c94">ITM_Type::IWR</a></div><div class="ttdeci">__OM uint32_t IWR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:811</div></div>
<div class="ttc" id="struct_s_c_b___type_html_a187a4578e920544ed967f98020fb8170"><div class="ttname"><a href="struct_s_c_b___type.html#a187a4578e920544ed967f98020fb8170">SCB_Type::VTOR</a></div><div class="ttdeci">__IOM uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:489</div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a3200966922a194d84425e2807a7f1328"><div class="ttname"><a href="unionx_p_s_r___type.html#a3200966922a194d84425e2807a7f1328">xPSR_Type::IT</a></div><div class="ttdeci">uint32_t IT</div><div class="ttdef"><b>Definition:</b> core_cm4.h:374</div></div>
<div class="ttc" id="struct_i_t_m___type_html_ac40df2c3a6cef02f90b4e82c8204756f"><div class="ttname"><a href="struct_i_t_m___type.html#ac40df2c3a6cef02f90b4e82c8204756f">ITM_Type::CID1</a></div><div class="ttdeci">__IM uint32_t CID1</div><div class="ttdef"><b>Definition:</b> core_cm4.h:827</div></div>
<div class="ttc" id="struct_s_c_b___type_html_ad3e5b8934c647eb1b7383c1894f01380"><div class="ttname"><a href="struct_s_c_b___type.html#ad3e5b8934c647eb1b7383c1894f01380">SCB_Type::AIRCR</a></div><div class="ttdeci">__IOM uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:490</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Aug 12 2017 08:54:36 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
