{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_address0",
          "name": "A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce0",
          "name": "A_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q0",
          "name": "A_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_address0",
          "name": "C_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_ce0",
          "name": "C_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_we0",
          "name": "C_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_d0",
          "name": "C_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_address1",
          "name": "C_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_ce1",
          "name": "C_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_we1",
          "name": "C_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_d1",
          "name": "C_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "26692",
    "Latency": "26691"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114457484",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_denom_row_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_24s_48_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_40s_42ns_81_1_1.vhd",
      "impl\/vhdl\/top_kernel_row_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_sdiv_40ns_24s_40_44_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_2_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_15_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_3_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_27_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_27_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_31_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_4_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_59_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_59_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_65_5_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x2.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x3.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x4.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x5.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_129_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_513_8_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_phase1_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_VITIS_LOOP_54_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_VITIS_LOOP_62_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_Apply_Scales_Loop.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_init_col_sums.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase1_norm.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase1_sum.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase2_accum_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase2_write_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_Row_Processing_Loop.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_28_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_35_2_VITIS_LOOP_37_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_36_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_37_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_45_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_47_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_51_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_66_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_67_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_68_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_7_VITIS_LOOP_70_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_70_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_76_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_8_VITIS_LOOP_79_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_82_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_88_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_102_9_VITIS_LOOP_103_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_denom_row_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_denom_row_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_24s_24s_48_1_1.v",
      "impl\/verilog\/top_kernel_mul_40s_42ns_81_1_1.v",
      "impl\/verilog\/top_kernel_power.xpe",
      "impl\/verilog\/top_kernel_row_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_sdiv_40ns_24s_40_44_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_2_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_15_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_3_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_27_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_27_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_31_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_4_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_59_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_59_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_65_5_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x2.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x3.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x4.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x5.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_129_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_513_8_24_1_1.v",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_phase1_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_VITIS_LOOP_54_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_VITIS_LOOP_62_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_Apply_Scales_Loop.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_init_col_sums.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase1_norm.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase1_sum.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase2_accum_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase2_write_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_Row_Processing_Loop.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_28_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_35_2_VITIS_LOOP_37_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_36_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_37_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_45_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_47_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_51_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_66_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_67_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_68_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_7_VITIS_LOOP_70_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_70_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_76_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_8_VITIS_LOOP_79_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_82_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_88_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_102_9_VITIS_LOOP_103_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"A_address0": "DATA"},
      "ports": ["A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_q0": "DATA"},
      "ports": ["A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "C_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"C_address0": "DATA"},
      "ports": ["C_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_d0": "DATA"},
      "ports": ["C_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"C_address1": "DATA"},
      "ports": ["C_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_d1": "DATA"},
      "ports": ["C_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "14"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "24"
    },
    "C_address0": {
      "dir": "out",
      "width": "14"
    },
    "C_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_address1": {
      "dir": "out",
      "width": "14"
    },
    "C_ce1": {
      "dir": "out",
      "width": "1"
    },
    "C_we1": {
      "dir": "out",
      "width": "1"
    },
    "C_d1": {
      "dir": "out",
      "width": "24"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_U denom_row_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586",
          "BindInstances": "icmp_ln43_fu_290_p2 add_ln43_1_fu_296_p2 add_ln43_fu_308_p2 icmp_ln45_fu_314_p2 select_ln43_fu_320_p3 select_ln43_1_fu_430_p3 select_ln43_2_fu_328_p3 add_ln47_fu_357_p2 add_ln49_fu_463_p2 add_ln49_1_fu_469_p2 xor_ln49_fu_491_p2 and_ln49_fu_497_p2 xor_ln49_1_fu_503_p2 select_ln49_fu_509_p3 select_ln49_1_fu_517_p3 add_ln45_fu_400_p2 icmp_ln45_1_fu_406_p2 add_ln51_fu_529_p2 xor_ln51_fu_555_p2 and_ln51_fu_561_p2 xor_ln51_1_fu_567_p2 select_ln51_fu_573_p3 select_ln51_1_fu_581_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_59_4",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610",
          "BindInstances": "icmp_ln59_fu_1660_p2 idx_4_fu_1666_p2 icmp_ln65_fu_1715_p2 denom_reg_fu_1720_p3 sdiv_40ns_24s_40_44_1_U11 icmp_ln71_fu_1879_p2 icmp_ln71_1_fu_1885_p2 or_ln71_fu_1891_p2 xor_ln71_fu_1897_p2 and_ln71_fu_1903_p2 xor_ln71_1_fu_1909_p2 or_ln71_1_fu_1915_p2 and_ln71_1_fu_1921_p2 select_ln71_fu_1927_p3 or_ln71_2_fu_1935_p2 t_1_fu_1941_p3 sparsemux_17_3_24_1_1_U19 col_sum_64_fu_2021_p2 add_ln73_1_fu_2027_p2 icmp_ln73_fu_2033_p2 xor_ln73_fu_2152_p2 and_ln73_fu_2158_p2 xor_ln73_1_fu_2164_p2 and_ln73_1_fu_2170_p2 xor_ln73_2_fu_2176_p2 sdiv_40ns_24s_40_44_1_U12 icmp_ln71_2_fu_2309_p2 icmp_ln71_3_fu_2315_p2 or_ln71_3_fu_2321_p2 xor_ln71_2_fu_2327_p2 and_ln71_2_fu_2333_p2 xor_ln71_3_fu_2339_p2 or_ln71_4_fu_2345_p2 and_ln71_3_fu_2351_p2 select_ln71_2_fu_2357_p3 or_ln71_5_fu_2365_p2 t_3_fu_2371_p3 sparsemux_17_3_24_1_1_U20 col_sum_65_fu_2451_p2 add_ln73_2_fu_2457_p2 icmp_ln73_1_fu_2463_p2 xor_ln73_3_fu_2582_p2 and_ln73_2_fu_2588_p2 xor_ln73_4_fu_2594_p2 and_ln73_3_fu_2600_p2 xor_ln73_5_fu_2606_p2 sdiv_40ns_24s_40_44_1_U13 icmp_ln71_4_fu_2739_p2 icmp_ln71_5_fu_2745_p2 or_ln71_6_fu_2751_p2 xor_ln71_4_fu_2757_p2 and_ln71_4_fu_2763_p2 xor_ln71_5_fu_2769_p2 or_ln71_7_fu_2775_p2 and_ln71_5_fu_2781_p2 select_ln71_4_fu_2787_p3 or_ln71_8_fu_2795_p2 t_5_fu_2801_p3 sparsemux_17_3_24_1_1_U21 col_sum_66_fu_2881_p2 add_ln73_3_fu_2887_p2 icmp_ln73_2_fu_2893_p2 xor_ln73_6_fu_3012_p2 and_ln73_4_fu_3018_p2 xor_ln73_7_fu_3024_p2 and_ln73_5_fu_3030_p2 xor_ln73_8_fu_3036_p2 sdiv_40ns_24s_40_44_1_U14 icmp_ln71_6_fu_3169_p2 icmp_ln71_7_fu_3175_p2 or_ln71_9_fu_3181_p2 xor_ln71_6_fu_3187_p2 and_ln71_6_fu_3193_p2 xor_ln71_7_fu_3199_p2 or_ln71_10_fu_3205_p2 and_ln71_7_fu_3211_p2 select_ln71_6_fu_3217_p3 or_ln71_11_fu_3225_p2 t_7_fu_3231_p3 sparsemux_17_3_24_1_1_U22 col_sum_67_fu_3311_p2 add_ln73_4_fu_3317_p2 icmp_ln73_3_fu_3323_p2 xor_ln73_9_fu_3442_p2 and_ln73_6_fu_3448_p2 xor_ln73_10_fu_3454_p2 and_ln73_7_fu_3460_p2 xor_ln73_11_fu_3466_p2 sdiv_40ns_24s_40_44_1_U15 icmp_ln71_8_fu_3599_p2 icmp_ln71_9_fu_3605_p2 or_ln71_12_fu_3611_p2 xor_ln71_8_fu_3617_p2 and_ln71_8_fu_3623_p2 xor_ln71_9_fu_3629_p2 or_ln71_13_fu_3635_p2 and_ln71_9_fu_3641_p2 select_ln71_8_fu_3647_p3 or_ln71_14_fu_3655_p2 t_9_fu_3661_p3 sparsemux_17_3_24_1_1_U23 col_sum_68_fu_3741_p2 add_ln73_5_fu_3747_p2 icmp_ln73_4_fu_3753_p2 xor_ln73_12_fu_3872_p2 and_ln73_8_fu_3878_p2 xor_ln73_13_fu_3884_p2 and_ln73_9_fu_3890_p2 xor_ln73_14_fu_3896_p2 sdiv_40ns_24s_40_44_1_U16 icmp_ln71_10_fu_4029_p2 icmp_ln71_11_fu_4035_p2 or_ln71_15_fu_4041_p2 xor_ln71_10_fu_4047_p2 and_ln71_10_fu_4053_p2 xor_ln71_11_fu_4059_p2 or_ln71_16_fu_4065_p2 and_ln71_11_fu_4071_p2 select_ln71_10_fu_4077_p3 or_ln71_17_fu_4085_p2 t_11_fu_4091_p3 sparsemux_17_3_24_1_1_U24 col_sum_69_fu_4171_p2 add_ln73_6_fu_4177_p2 icmp_ln73_5_fu_4183_p2 xor_ln73_15_fu_4302_p2 and_ln73_10_fu_4308_p2 xor_ln73_16_fu_4314_p2 and_ln73_11_fu_4320_p2 xor_ln73_17_fu_4326_p2 sdiv_40ns_24s_40_44_1_U17 icmp_ln71_12_fu_4459_p2 icmp_ln71_13_fu_4465_p2 or_ln71_18_fu_4471_p2 xor_ln71_12_fu_4477_p2 and_ln71_12_fu_4483_p2 xor_ln71_13_fu_4489_p2 or_ln71_19_fu_4495_p2 and_ln71_13_fu_4501_p2 select_ln71_12_fu_4507_p3 or_ln71_20_fu_4515_p2 t_13_fu_4521_p3 sparsemux_17_3_24_1_1_U25 col_sum_70_fu_4601_p2 add_ln73_7_fu_4607_p2 icmp_ln73_6_fu_4613_p2 xor_ln73_18_fu_4732_p2 and_ln73_12_fu_4738_p2 xor_ln73_19_fu_4744_p2 and_ln73_13_fu_4750_p2 xor_ln73_20_fu_4756_p2 sdiv_40ns_24s_40_44_1_U18 icmp_ln71_14_fu_4889_p2 icmp_ln71_15_fu_4895_p2 or_ln71_21_fu_4901_p2 xor_ln71_14_fu_4907_p2 and_ln71_14_fu_4913_p2 xor_ln71_15_fu_4919_p2 or_ln71_22_fu_4925_p2 and_ln71_15_fu_4931_p2 select_ln71_14_fu_4937_p3 or_ln71_23_fu_4945_p2 t_15_fu_4951_p3 sparsemux_17_3_24_1_1_U26 col_sum_71_fu_5031_p2 add_ln73_8_fu_5037_p2 icmp_ln73_7_fu_5043_p2 xor_ln73_21_fu_5162_p2 and_ln73_14_fu_5168_p2 xor_ln73_22_fu_5174_p2 and_ln73_15_fu_5180_p2 xor_ln73_23_fu_5186_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_78_6",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712",
          "BindInstances": "sparsemux_17_6_24_1_1_U118 mul_40s_42ns_81_1_1_U110 sub_ln82_fu_2091_p2 select_ln82_1_fu_2115_p3 sub_ln82_1_fu_2126_p2 select_ln82_3_fu_2132_p3 or_ln82_fu_2170_p2 xor_ln82_fu_2176_p2 and_ln82_fu_2182_p2 and_ln82_16_fu_2188_p2 xor_ln82_1_fu_2194_p2 and_ln82_1_fu_2200_p2 select_ln82_fu_2206_p3 or_ln82_1_fu_2214_p2 scale_64_fu_2220_p3 sparsemux_17_6_24_1_1_U119 mul_40s_42ns_81_1_1_U111 sub_ln82_2_fu_2228_p2 select_ln82_7_fu_2252_p3 sub_ln82_3_fu_2263_p2 select_ln82_9_fu_2269_p3 or_ln82_2_fu_2307_p2 xor_ln82_2_fu_2313_p2 and_ln82_2_fu_2319_p2 and_ln82_17_fu_2325_p2 xor_ln82_3_fu_2331_p2 and_ln82_3_fu_2337_p2 select_ln82_2_fu_2343_p3 or_ln82_3_fu_2351_p2 scale_65_fu_2357_p3 sparsemux_17_6_24_1_1_U120 mul_40s_42ns_81_1_1_U112 sub_ln82_4_fu_2365_p2 select_ln82_13_fu_2389_p3 sub_ln82_5_fu_2400_p2 select_ln82_15_fu_2406_p3 or_ln82_4_fu_2444_p2 xor_ln82_4_fu_2450_p2 and_ln82_4_fu_2456_p2 and_ln82_18_fu_2462_p2 xor_ln82_5_fu_2468_p2 and_ln82_5_fu_2474_p2 select_ln82_4_fu_2480_p3 or_ln82_5_fu_2488_p2 scale_66_fu_2494_p3 sparsemux_17_6_24_1_1_U121 mul_40s_42ns_81_1_1_U113 sub_ln82_6_fu_2502_p2 select_ln82_17_fu_2526_p3 sub_ln82_7_fu_2537_p2 select_ln82_18_fu_2543_p3 or_ln82_6_fu_2581_p2 xor_ln82_6_fu_2587_p2 and_ln82_6_fu_2593_p2 and_ln82_19_fu_2599_p2 xor_ln82_7_fu_2605_p2 and_ln82_7_fu_2611_p2 select_ln82_6_fu_2617_p3 or_ln82_7_fu_2625_p2 scale_67_fu_2631_p3 sparsemux_17_6_24_1_1_U122 mul_40s_42ns_81_1_1_U114 sub_ln82_8_fu_2639_p2 select_ln82_20_fu_2663_p3 sub_ln82_9_fu_2674_p2 select_ln82_21_fu_2680_p3 or_ln82_8_fu_2718_p2 xor_ln82_8_fu_2724_p2 and_ln82_8_fu_2730_p2 and_ln82_20_fu_2736_p2 xor_ln82_9_fu_2742_p2 and_ln82_9_fu_2748_p2 select_ln82_8_fu_2754_p3 or_ln82_9_fu_2762_p2 scale_68_fu_2768_p3 sparsemux_17_6_24_1_1_U123 mul_40s_42ns_81_1_1_U115 sub_ln82_10_fu_2776_p2 select_ln82_23_fu_2800_p3 sub_ln82_11_fu_2811_p2 select_ln82_24_fu_2817_p3 or_ln82_10_fu_2855_p2 xor_ln82_10_fu_2861_p2 and_ln82_10_fu_2867_p2 and_ln82_21_fu_2873_p2 xor_ln82_11_fu_2879_p2 and_ln82_11_fu_2885_p2 select_ln82_10_fu_2891_p3 or_ln82_11_fu_2899_p2 scale_69_fu_2905_p3 sparsemux_17_6_24_1_1_U124 mul_40s_42ns_81_1_1_U116 sub_ln82_12_fu_2913_p2 select_ln82_26_fu_2937_p3 sub_ln82_13_fu_2948_p2 select_ln82_27_fu_2954_p3 or_ln82_12_fu_2992_p2 xor_ln82_12_fu_2998_p2 and_ln82_12_fu_3004_p2 and_ln82_22_fu_3010_p2 xor_ln82_13_fu_3016_p2 and_ln82_13_fu_3022_p2 select_ln82_12_fu_3028_p3 or_ln82_13_fu_3036_p2 scale_70_fu_3042_p3 sparsemux_17_6_24_1_1_U125 mul_40s_42ns_81_1_1_U117 sub_ln82_14_fu_3050_p2 select_ln82_29_fu_3074_p3 sub_ln82_15_fu_3085_p2 select_ln82_30_fu_3091_p3 or_ln82_14_fu_3129_p2 xor_ln82_14_fu_3135_p2 and_ln82_14_fu_3141_p2 and_ln82_23_fu_3147_p2 xor_ln82_15_fu_3153_p2 and_ln82_15_fu_3159_p2 select_ln82_14_fu_3165_p3 or_ln82_15_fu_3173_p2 scale_71_fu_3179_p3 add_ln78_fu_2080_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844",
          "BindInstances": "icmp_ln90_fu_841_p2 idx_2_fu_847_p2 sparsemux_9_2_24_1_1_U260 sparsemux_65_5_24_1_1_U258 mul_24s_24s_48_1_1_U256 add_ln99_fu_1230_p2 xor_ln99_fu_1244_p2 and_ln99_fu_1250_p2 icmp_ln99_fu_1272_p2 icmp_ln99_1_fu_1286_p2 icmp_ln99_2_fu_1292_p2 select_ln99_fu_1298_p3 xor_ln99_1_fu_1306_p2 and_ln99_1_fu_1312_p2 select_ln99_1_fu_1318_p3 and_ln99_2_fu_1566_p2 xor_ln99_2_fu_1326_p2 or_ln99_fu_1332_p2 xor_ln99_3_fu_1338_p2 and_ln99_3_fu_1344_p2 and_ln99_4_fu_1350_p2 or_ln99_4_fu_1570_p2 xor_ln99_4_fu_1575_p2 and_ln99_5_fu_1581_p2 select_ln99_2_fu_1586_p3 or_ln99_1_fu_1593_p2 select_ln99_3_fu_1598_p3 sparsemux_9_2_24_1_1_U261 sparsemux_65_5_24_1_1_U259 mul_24s_24s_48_1_1_U257 add_ln99_1_fu_1427_p2 xor_ln99_5_fu_1441_p2 and_ln99_6_fu_1447_p2 icmp_ln99_3_fu_1469_p2 icmp_ln99_4_fu_1483_p2 icmp_ln99_5_fu_1489_p2 select_ln99_4_fu_1495_p3 xor_ln99_6_fu_1503_p2 and_ln99_7_fu_1509_p2 select_ln99_5_fu_1515_p3 and_ln99_8_fu_1619_p2 xor_ln99_7_fu_1523_p2 or_ln99_2_fu_1529_p2 xor_ln99_8_fu_1535_p2 and_ln99_9_fu_1541_p2 and_ln99_10_fu_1547_p2 or_ln99_5_fu_1623_p2 xor_ln99_9_fu_1628_p2 and_ln99_11_fu_1634_p2 select_ln99_6_fu_1639_p3 or_ln99_3_fu_1646_p2 select_ln99_7_fu_1651_p3"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_59_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_78_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3": {
        "Latency": {
          "LatencyBest": "16386",
          "LatencyAvg": "16386",
          "LatencyWorst": "16386",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.793"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_2_VITIS_LOOP_45_3",
            "TripCount": "16384",
            "Latency": "16384",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "82",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "451",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_59_4": {
        "Latency": {
          "LatencyBest": "2093",
          "LatencyAvg": "2093",
          "LatencyWorst": "2093",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.342"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_59_4",
            "TripCount": "2048",
            "Latency": "2091",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "29796",
          "AVAIL_FF": "141120",
          "UTIL_FF": "21",
          "LUT": "24872",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "35",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_78_6": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.590"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_78_6",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "11",
          "FF": "2352",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "2252",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8": {
        "Latency": {
          "LatencyBest": "8195",
          "LatencyAvg": "8195",
          "LatencyWorst": "8195",
          "PipelineII": "8193",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.116"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8",
            "TripCount": "8192",
            "Latency": "8193",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "153",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "805",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "26691",
          "LatencyAvg": "26691",
          "LatencyWorst": "26691",
          "PipelineII": "26692",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.116"
        },
        "Area": {
          "BRAM_18K": "49",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "11",
          "DSP": "44",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "12",
          "FF": "32395",
          "AVAIL_FF": "141120",
          "UTIL_FF": "22",
          "LUT": "29058",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "41",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-29 16:04:25 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
