{
  "Top": "tensor_slice_test",
  "RtlTop": "tensor_slice_test",
  "RtlPrefix": "",
  "RtlSubPrefix": "tensor_slice_test_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2104",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a_data": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<64>",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "a_data",
          "name": "a_data",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b_data": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<64>",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "b_data",
          "name": "b_data",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "ap_uint<128>",
    "srcSize": "128",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=impl",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "tensor_slice_test"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "4",
    "Latency": "3"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "tensor_slice_test",
    "Version": "1.0",
    "DisplayName": "Tensor_slice_test",
    "Revision": "2114458560",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_tensor_slice_test_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/tensor_slice_test.cpp",
      "..\/..\/tensor_slice_wrapper.cpp"
    ],
    "BlackBoxSrc": ["..\/..\/tensor_slice_wrapper.json"],
    "BlackBoxRtl": ["..\/..\/tensor_slice_wrapper.v"],
    "TestBench": [
      "..\/..\/tensor_slice_test_tb.cpp",
      "..\/..\/result.golden.dat"
    ],
    "Verilog": [
      "impl\/verilog\/tensor_slice_wrapper.v",
      "impl\/verilog\/tensor_slice_test.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/tensor_slice_test.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "128",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "a_data": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"a_data": "DATA"},
      "ports": ["a_data"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "a_data"
        }]
    },
    "b_data": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"b_data": "DATA"},
      "ports": ["b_data"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b_data"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "128"
    },
    "a_data": {
      "dir": "in",
      "width": "64"
    },
    "b_data": {
      "dir": "in",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "tensor_slice_test",
      "BindInstances": "grp_tensor_slice_wrapper_fu_44",
      "Instances": [{
          "ModuleName": "tensor_slice_wrapper",
          "InstanceName": "grp_tensor_slice_wrapper_fu_44"
        }]
    },
    "Info": {
      "tensor_slice_wrapper": {
        "FunctionProtocol": "ap_hs_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "tensor_slice_test": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "tensor_slice_wrapper": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "0.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "FF": "0",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "0",
          "LUT": "0",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "tensor_slice_test": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "FF": "132",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "26",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-30 10:00:25 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
