Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  9 12:57:28 2020
| Host         : DESKTOP-B3USB5J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DB/FSM_sequential_PS_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DB/FSM_sequential_PS_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DB/FSM_sequential_PS_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DB/s_db_count_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 327 register/latch pins with no clock driven by root clock pin: clkDIv/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/cu_fsm/PS_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/cu_fsm/PS_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/my_csr/CSR_MIE_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_10/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_11/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_12/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_13/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_14/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_15/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_16/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_17/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_18/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_19/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_20/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_21/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_22/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_23/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_8/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_bram_9/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_mux_sel_reg_4/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_mux_sel_reg_5/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_mux_sel_reg_6/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_otter/otter_memory/memory_reg_mux_sel_reg_7/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1541 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.900        0.000                      0                  105        0.155        0.000                      0                  105        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.900        0.000                      0                  105        0.155        0.000                      0                  105        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.138ns (21.034%)  route 4.272ns (78.965%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clkDIv/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clkDIv/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.249     6.853    clkDIv/div_cnt[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I1_O)        0.124     6.977 f  clkDIv/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     7.378    clkDIv/div_cnt[0]_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.502 f  clkDIv/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.904    clkDIv/div_cnt[0]_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.028 f  clkDIv/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     8.606    clkDIv/div_cnt[0]_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.730 f  clkDIv/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.562     9.292    clkDIv/div_cnt[0]_i_2_n_0
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.416 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.080    10.496    clkDIv/sclk_0
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435    14.776    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[21]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    clkDIv/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.138ns (21.034%)  route 4.272ns (78.965%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clkDIv/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clkDIv/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.249     6.853    clkDIv/div_cnt[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I1_O)        0.124     6.977 f  clkDIv/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     7.378    clkDIv/div_cnt[0]_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.502 f  clkDIv/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.904    clkDIv/div_cnt[0]_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.028 f  clkDIv/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     8.606    clkDIv/div_cnt[0]_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.730 f  clkDIv/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.562     9.292    clkDIv/div_cnt[0]_i_2_n_0
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.416 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.080    10.496    clkDIv/sclk_0
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435    14.776    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[22]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    clkDIv/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.138ns (21.034%)  route 4.272ns (78.965%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clkDIv/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clkDIv/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.249     6.853    clkDIv/div_cnt[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I1_O)        0.124     6.977 f  clkDIv/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     7.378    clkDIv/div_cnt[0]_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.502 f  clkDIv/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.904    clkDIv/div_cnt[0]_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.028 f  clkDIv/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     8.606    clkDIv/div_cnt[0]_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.730 f  clkDIv/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.562     9.292    clkDIv/div_cnt[0]_i_2_n_0
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.416 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.080    10.496    clkDIv/sclk_0
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435    14.776    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[23]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    clkDIv/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.138ns (21.034%)  route 4.272ns (78.965%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clkDIv/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clkDIv/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.249     6.853    clkDIv/div_cnt[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I1_O)        0.124     6.977 f  clkDIv/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     7.378    clkDIv/div_cnt[0]_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.502 f  clkDIv/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.904    clkDIv/div_cnt[0]_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.028 f  clkDIv/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     8.606    clkDIv/div_cnt[0]_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.730 f  clkDIv/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.562     9.292    clkDIv/div_cnt[0]_i_2_n_0
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.416 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.080    10.496    clkDIv/sclk_0
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435    14.776    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[24]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    clkDIv/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.138ns (22.014%)  route 4.031ns (77.986%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clkDIv/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clkDIv/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.249     6.853    clkDIv/div_cnt[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I1_O)        0.124     6.977 f  clkDIv/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     7.378    clkDIv/div_cnt[0]_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.502 f  clkDIv/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.904    clkDIv/div_cnt[0]_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.028 f  clkDIv/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     8.606    clkDIv/div_cnt[0]_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.730 f  clkDIv/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.562     9.292    clkDIv/div_cnt[0]_i_2_n_0
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.416 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.840    10.256    clkDIv/sclk_0
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435    14.776    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDRE (Setup_fdre_C_R)       -0.524    14.396    clkDIv/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.138ns (22.014%)  route 4.031ns (77.986%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clkDIv/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clkDIv/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.249     6.853    clkDIv/div_cnt[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I1_O)        0.124     6.977 f  clkDIv/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     7.378    clkDIv/div_cnt[0]_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.502 f  clkDIv/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.904    clkDIv/div_cnt[0]_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.028 f  clkDIv/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     8.606    clkDIv/div_cnt[0]_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.730 f  clkDIv/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.562     9.292    clkDIv/div_cnt[0]_i_2_n_0
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.416 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.840    10.256    clkDIv/sclk_0
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435    14.776    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDRE (Setup_fdre_C_R)       -0.524    14.396    clkDIv/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.138ns (22.014%)  route 4.031ns (77.986%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clkDIv/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clkDIv/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.249     6.853    clkDIv/div_cnt[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I1_O)        0.124     6.977 f  clkDIv/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     7.378    clkDIv/div_cnt[0]_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.502 f  clkDIv/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.904    clkDIv/div_cnt[0]_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.028 f  clkDIv/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     8.606    clkDIv/div_cnt[0]_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.730 f  clkDIv/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.562     9.292    clkDIv/div_cnt[0]_i_2_n_0
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.416 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.840    10.256    clkDIv/sclk_0
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435    14.776    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDRE (Setup_fdre_C_R)       -0.524    14.396    clkDIv/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 clkDIv/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.138ns (22.014%)  route 4.031ns (77.986%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.565     5.086    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clkDIv/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clkDIv/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.249     6.853    clkDIv/div_cnt[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I1_O)        0.124     6.977 f  clkDIv/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     7.378    clkDIv/div_cnt[0]_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.502 f  clkDIv/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.904    clkDIv/div_cnt[0]_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.028 f  clkDIv/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     8.606    clkDIv/div_cnt[0]_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.730 f  clkDIv/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.562     9.292    clkDIv/div_cnt[0]_i_2_n_0
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.416 r  clkDIv/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.840    10.256    clkDIv/sclk_0
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435    14.776    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[28]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDRE (Setup_fdre_C_R)       -0.524    14.396    clkDIv/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 2.032ns (39.084%)  route 3.167ns (60.916%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.563     5.084    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.697     6.299    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.824 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.824    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.938    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.052    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.232    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.303     8.535 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.355    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I2_O)        0.124     9.479 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.804    10.283    SSG_DISP/CathMod/clear
    SLICE_X54Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.441    14.782    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y19         FDRE (Setup_fdre_C_R)       -0.524    14.497    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 2.032ns (39.084%)  route 3.167ns (60.916%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.563     5.084    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.697     6.299    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.824 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.824    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.938    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.052    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.232    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.303     8.535 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.355    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I2_O)        0.124     9.479 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.804    10.283    SSG_DISP/CathMod/clear
    SLICE_X54Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.441    14.782    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y19         FDRE (Setup_fdre_C_R)       -0.524    14.497    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.371ns (66.793%)  route 0.184ns (33.207%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clkDIv/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clkDIv/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.184     1.794    clkDIv/div_cnt[20]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  clkDIv/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.949    clkDIv/div_cnt0_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.002 r  clkDIv/div_cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.002    clkDIv/data0[21]
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clkDIv/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.384ns (67.553%)  route 0.184ns (32.447%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clkDIv/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clkDIv/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.184     1.794    clkDIv/div_cnt[20]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  clkDIv/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.949    clkDIv/div_cnt0_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.015 r  clkDIv/div_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.015    clkDIv/data0[23]
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[23]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clkDIv/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.407ns (68.814%)  route 0.184ns (31.186%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clkDIv/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clkDIv/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.184     1.794    clkDIv/div_cnt[20]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  clkDIv/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.949    clkDIv/div_cnt0_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.038 r  clkDIv/div_cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.038    clkDIv/data0[22]
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clkDIv/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.409ns (68.920%)  route 0.184ns (31.080%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clkDIv/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clkDIv/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.184     1.794    clkDIv/div_cnt[20]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  clkDIv/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.949    clkDIv/div_cnt0_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.040 r  clkDIv/div_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.040    clkDIv/data0[24]
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clkDIv/div_cnt_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clkDIv/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.411ns (69.024%)  route 0.184ns (30.976%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clkDIv/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clkDIv/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.184     1.794    clkDIv/div_cnt[20]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  clkDIv/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.949    clkDIv/div_cnt0_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.989 r  clkDIv/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.989    clkDIv/div_cnt0_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.042 r  clkDIv/div_cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.042    clkDIv/data0[25]
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clkDIv/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.424ns (69.686%)  route 0.184ns (30.314%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clkDIv/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clkDIv/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.184     1.794    clkDIv/div_cnt[20]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  clkDIv/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.949    clkDIv/div_cnt0_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.989 r  clkDIv/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.989    clkDIv/div_cnt0_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.055 r  clkDIv/div_cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.055    clkDIv/data0[27]
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clkDIv/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.447ns (70.790%)  route 0.184ns (29.210%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clkDIv/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clkDIv/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.184     1.794    clkDIv/div_cnt[20]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  clkDIv/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.949    clkDIv/div_cnt0_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.989 r  clkDIv/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.989    clkDIv/div_cnt0_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.078 r  clkDIv/div_cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.078    clkDIv/data0[26]
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clkDIv/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.449ns (70.882%)  route 0.184ns (29.118%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clkDIv/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clkDIv/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.184     1.794    clkDIv/div_cnt[20]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  clkDIv/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.949    clkDIv/div_cnt0_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.989 r  clkDIv/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.989    clkDIv/div_cnt0_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.080 r  clkDIv/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.080    clkDIv/data0[28]
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clkDIv/div_cnt_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clkDIv/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.451ns (70.974%)  route 0.184ns (29.026%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clkDIv/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clkDIv/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.184     1.794    clkDIv/div_cnt[20]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  clkDIv/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.949    clkDIv/div_cnt0_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.989 r  clkDIv/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.989    clkDIv/div_cnt0_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.029 r  clkDIv/div_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.029    clkDIv/div_cnt0_carry__5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.082 r  clkDIv/div_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.082    clkDIv/data0[29]
    SLICE_X34Y52         FDRE                                         r  clkDIv/div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  clkDIv/div_cnt_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.134     1.847    clkDIv/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.464ns (71.556%)  route 0.184ns (28.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clkDIv/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clkDIv/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.184     1.794    clkDIv/div_cnt[20]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  clkDIv/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.949    clkDIv/div_cnt0_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.989 r  clkDIv/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.989    clkDIv/div_cnt0_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.029 r  clkDIv/div_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.029    clkDIv/div_cnt0_carry__5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.095 r  clkDIv/div_cnt0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.095    clkDIv/data0[31]
    SLICE_X34Y52         FDRE                                         r  clkDIv/div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    clkDIv/CLK_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  clkDIv/div_cnt_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.134     1.847    clkDIv/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y17   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y17   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   SSG_DISP/CathMod/clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   SSG_DISP/CathMod/clk_div_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   SSG_DISP/CathMod/clk_div_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   SSG_DISP/CathMod/clk_div_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   SSG_DISP/CathMod/s_clk_500_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   SSG_DISP/CathMod/clk_div_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   SSG_DISP/CathMod/clk_div_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   SSG_DISP/CathMod/clk_div_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y16   SSG_DISP/CathMod/clk_div_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   SSG_DISP/CathMod/clk_div_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   SSG_DISP/CathMod/clk_div_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   SSG_DISP/CathMod/clk_div_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   SSG_DISP/CathMod/clk_div_counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   SSG_DISP/CathMod/clk_div_counter_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   SSG_DISP/CathMod/clk_div_counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   SSG_DISP/CathMod/clk_div_counter_reg[10]/C



