// Seed: 1916810719
module module_0 #(
    parameter id_22 = 32'd67,
    parameter id_23 = 32'd26
) (
    output wire id_0,
    input tri1 id_1,
    input tri id_2,
    input wire id_3,
    output tri0 id_4,
    output wire id_5,
    input wor id_6,
    output supply1 id_7,
    output tri id_8,
    input wand id_9,
    output wire id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input supply1 id_15,
    input wire id_16,
    input wire id_17,
    output tri1 id_18,
    input tri id_19
);
  logic [7:0] id_21;
  assign id_4 = 1;
  assign id_7 = id_3;
  assign id_5 = 1 ~^ 1;
  assign id_21[1] = {1, 1};
  defparam id_22.id_23 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    output wire  id_2
);
  initial begin
    id_0 = id_1 <-> id_1;
    id_0 = #id_4 1;
    id_2 = {1, ("" & 1)};
  end
  module_0(
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1
  );
endmodule
