{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680098634880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680098634881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 29 11:03:54 2023 " "Processing started: Wed Mar 29 11:03:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680098634881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680098634881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off two_out_of_five -c two_out_of_five " "Command: quartus_map --read_settings_files=on --write_settings_files=off two_out_of_five -c two_out_of_five" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680098634881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680098634995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680098634995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validator.v 1 1 " "Found 1 design units, including 1 entities, in source file validator.v" { { "Info" "ISGN_ENTITY_NAME" "1 validator " "Found entity 1: validator" {  } { { "validator.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/validator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680098640053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680098640053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A display.v(7) " "Verilog HDL Declaration information at display.v(7): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "display.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/display.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680098640054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B display.v(7) " "Verilog HDL Declaration information at display.v(7): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "display.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/display.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680098640054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C display.v(7) " "Verilog HDL Declaration information at display.v(7): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "display.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/display.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680098640054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D display.v(7) " "Verilog HDL Declaration information at display.v(7): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "display.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/display.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680098640054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E display.v(7) " "Verilog HDL Declaration information at display.v(7): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "display.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/display.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680098640054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680098640054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680098640054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix " "Found entity 1: matrix" {  } { { "matrix.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680098640054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680098640054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A two_out_of_five.v(16) " "Verilog HDL Declaration information at two_out_of_five.v(16): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "two_out_of_five.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680098640088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B two_out_of_five.v(16) " "Verilog HDL Declaration information at two_out_of_five.v(16): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "two_out_of_five.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680098640088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C two_out_of_five.v(16) " "Verilog HDL Declaration information at two_out_of_five.v(16): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "two_out_of_five.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680098640088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D two_out_of_five.v(16) " "Verilog HDL Declaration information at two_out_of_five.v(16): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "two_out_of_five.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680098640088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E two_out_of_five.v(16) " "Verilog HDL Declaration information at two_out_of_five.v(16): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "two_out_of_five.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680098640088 ""}
{ "Warning" "WSGN_SEARCH_FILE" "two_out_of_five.v 1 1 " "Using design file two_out_of_five.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 two_out_of_five " "Found entity 1: two_out_of_five" {  } { { "two_out_of_five.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680098640088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680098640088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA two_out_of_five.v(41) " "Verilog HDL Implicit Net warning at two_out_of_five.v(41): created implicit net for \"nA\"" {  } { { "two_out_of_five.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680098640088 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "two_out_of_five.v(33) " "Verilog HDL Instantiation warning at two_out_of_five.v(33): instance has no name" {  } { { "two_out_of_five.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680098640088 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "two_out_of_five.v(51) " "Verilog HDL Instantiation warning at two_out_of_five.v(51): instance has no name" {  } { { "two_out_of_five.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680098640088 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "two_out_of_five.v(58) " "Verilog HDL Instantiation warning at two_out_of_five.v(58): instance has no name" {  } { { "two_out_of_five.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680098640088 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "two_out_of_five " "Elaborating entity \"two_out_of_five\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680098640089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validator validator:comb_3 " "Elaborating entity \"validator\" for hierarchy \"validator:comb_3\"" {  } { { "two_out_of_five.v" "comb_3" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680098640092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix matrix:comb_14 " "Elaborating entity \"matrix\" for hierarchy \"matrix:comb_14\"" {  } { { "two_out_of_five.v" "comb_14" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680098640093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:comb_15 " "Elaborating entity \"display\" for hierarchy \"display:comb_15\"" {  } { { "two_out_of_five.v" "comb_15" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680098640093 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig1 VCC " "Pin \"dig1\" is stuck at VCC" {  } { { "two_out_of_five.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680098640273 "|two_out_of_five|dig1"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig2 VCC " "Pin \"dig2\" is stuck at VCC" {  } { { "two_out_of_five.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680098640273 "|two_out_of_five|dig2"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig3 VCC " "Pin \"dig3\" is stuck at VCC" {  } { { "two_out_of_five.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680098640273 "|two_out_of_five|dig3"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot VCC " "Pin \"dot\" is stuck at VCC" {  } { { "two_out_of_five.v" "" { Text "/home/aluno/Documentos/2_out_of_5-main/two_out_of_five.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680098640273 "|two_out_of_five|dot"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680098640273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680098640284 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680098640284 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680098640284 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680098640284 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/2_out_of_5-main/output_files/two_out_of_five.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/2_out_of_5-main/output_files/two_out_of_five.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680098640303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680098640307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 29 11:04:00 2023 " "Processing ended: Wed Mar 29 11:04:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680098640307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680098640307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680098640307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680098640307 ""}
