

================================================================
== Vivado HLS Report for 'pynq_filters_Filter2D'
================================================================
* Date:           Thu Nov 28 03:42:36 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  313784|  313784|  313784|  313784|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1       |       0|       0|         1|          -|          -|     1|    no    |
        |- loop_height  |  313782|  313782|       651|          -|          -|   482|    no    |
        | + loop_width  |     648|     648|         8|          1|          1|   642|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (tmp_s)
	3  / (!tmp_s)
3 --> 
	4  / (!exitcond1)
4 --> 
	12  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_13 [1/1] 0.00ns
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i10* %p_src_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_14 [1/1] 0.00ns
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i10* %p_dst_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: p_kernel_val_2_V_2_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:2  %p_kernel_val_2_V_2_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_2_V_2_read)

ST_1: p_kernel_val_2_V_1_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:3  %p_kernel_val_2_V_1_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_2_V_1_read)

ST_1: p_kernel_val_2_V_0_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:4  %p_kernel_val_2_V_0_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_2_V_0_read)

ST_1: p_kernel_val_1_V_2_read21 [1/1] 0.00ns
arrayctor.loop1.i.preheader:5  %p_kernel_val_1_V_2_read21 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_1_V_2_read)

ST_1: p_kernel_val_1_V_1_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:6  %p_kernel_val_1_V_1_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_1_V_1_read)

ST_1: p_kernel_val_1_V_0_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:7  %p_kernel_val_1_V_0_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_1_V_0_read)

ST_1: p_kernel_val_0_V_2_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:8  %p_kernel_val_0_V_2_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_0_V_2_read)

ST_1: p_kernel_val_0_V_1_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:9  %p_kernel_val_0_V_1_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_0_V_1_read)

ST_1: p_kernel_val_0_V_0_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:10  %p_kernel_val_0_V_0_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_0_V_0_read)

ST_1: k_buf_0_val_3_V [1/1] 0.00ns
arrayctor.loop1.i.preheader:11  %k_buf_0_val_3_V = alloca [640 x i10], align 2

ST_1: k_buf_0_val_4_V [1/1] 0.00ns
arrayctor.loop1.i.preheader:12  %k_buf_0_val_4_V = alloca [640 x i10], align 2

ST_1: k_buf_0_val_5_V [1/1] 0.00ns
arrayctor.loop1.i.preheader:13  %k_buf_0_val_5_V = alloca [640 x i10], align 2

ST_1: stg_27 [1/1] 1.57ns
arrayctor.loop1.i.preheader:14  br label %arrayctor.loop1.i


 <State 2>: 1.57ns
ST_2: tmp_s [1/1] 0.00ns
arrayctor.loop1.i:0  %tmp_s = phi i1 [ %tmp_34, %arrayctor.loop1.i ], [ false, %arrayctor.loop1.i.preheader ]

ST_2: tmp_34 [1/1] 1.37ns
arrayctor.loop1.i:1  %tmp_34 = xor i1 %tmp_s, true

ST_2: rbegin_i_i [1/1] 0.00ns
arrayctor.loop1.i:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([60 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s) nounwind

ST_2: rend_i_i [1/1] 0.00ns
arrayctor.loop1.i:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([60 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s, i32 %rbegin_i_i) nounwind

ST_2: stg_32 [1/1] 0.00ns
arrayctor.loop1.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: stg_33 [1/1] 0.00ns
arrayctor.loop1.i:5  br i1 %tmp_s, label %arrayctor.loop1.i, label %._crit_edge.i

ST_2: src_kernel_win_0_val_0_V_1 [1/1] 0.00ns
._crit_edge.i:0  %src_kernel_win_0_val_0_V_1 = alloca i10

ST_2: src_kernel_win_0_val_0_V_1_1 [1/1] 0.00ns
._crit_edge.i:1  %src_kernel_win_0_val_0_V_1_1 = alloca i10

ST_2: src_kernel_win_0_val_1_V_1 [1/1] 0.00ns
._crit_edge.i:2  %src_kernel_win_0_val_1_V_1 = alloca i10

ST_2: src_kernel_win_0_val_1_V_1_1 [1/1] 0.00ns
._crit_edge.i:3  %src_kernel_win_0_val_1_V_1_1 = alloca i10

ST_2: src_kernel_win_0_val_2_V_1 [1/1] 0.00ns
._crit_edge.i:4  %src_kernel_win_0_val_2_V_1 = alloca i10

ST_2: src_kernel_win_0_val_2_V_1_1 [1/1] 0.00ns
._crit_edge.i:5  %src_kernel_win_0_val_2_V_1_1 = alloca i10

ST_2: right_border_buf_0_val_0_V_0 [1/1] 0.00ns
._crit_edge.i:6  %right_border_buf_0_val_0_V_0 = alloca i10

ST_2: right_border_buf_0_val_2_V_0 [1/1] 0.00ns
._crit_edge.i:7  %right_border_buf_0_val_2_V_0 = alloca i10

ST_2: right_border_buf_0_val_1_V_0 [1/1] 0.00ns
._crit_edge.i:8  %right_border_buf_0_val_1_V_0 = alloca i10

ST_2: OP2_V [1/1] 0.00ns
._crit_edge.i:9  %OP2_V = sext i12 %p_kernel_val_0_V_0_read_2 to i22

ST_2: OP2_V_0_1 [1/1] 0.00ns
._crit_edge.i:10  %OP2_V_0_1 = sext i12 %p_kernel_val_0_V_1_read_2 to i22

ST_2: OP2_V_0_2 [1/1] 0.00ns
._crit_edge.i:11  %OP2_V_0_2 = sext i12 %p_kernel_val_0_V_2_read_2 to i22

ST_2: OP2_V_1 [1/1] 0.00ns
._crit_edge.i:12  %OP2_V_1 = sext i12 %p_kernel_val_1_V_0_read_2 to i22

ST_2: OP2_V_1_1 [1/1] 0.00ns
._crit_edge.i:13  %OP2_V_1_1 = sext i12 %p_kernel_val_1_V_1_read_2 to i22

ST_2: OP2_V_1_2 [1/1] 0.00ns
._crit_edge.i:14  %OP2_V_1_2 = sext i12 %p_kernel_val_1_V_2_read21 to i22

ST_2: OP2_V_2 [1/1] 0.00ns
._crit_edge.i:15  %OP2_V_2 = sext i12 %p_kernel_val_2_V_0_read_2 to i22

ST_2: OP2_V_2_1 [1/1] 0.00ns
._crit_edge.i:16  %OP2_V_2_1 = sext i12 %p_kernel_val_2_V_1_read_2 to i22

ST_2: OP2_V_2_2 [1/1] 0.00ns
._crit_edge.i:17  %OP2_V_2_2 = sext i12 %p_kernel_val_2_V_2_read_2 to i22

ST_2: stg_52 [1/1] 1.57ns
._crit_edge.i:18  br label %0


 <State 3>: 6.65ns
ST_3: p_089_0_i [1/1] 0.00ns
:0  %p_089_0_i = phi i9 [ 0, %._crit_edge.i ], [ %i_V, %5 ]

ST_3: tmp_60_cast_cast [1/1] 0.00ns
:1  %tmp_60_cast_cast = zext i9 %p_089_0_i to i10

ST_3: stg_55 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 482, i64 482, i64 0)

ST_3: exitcond1 [1/1] 2.03ns
:3  %exitcond1 = icmp eq i9 %p_089_0_i, -30

ST_3: i_V [1/1] 1.84ns
:4  %i_V = add i9 %p_089_0_i, 1

ST_3: stg_58 [1/1] 0.00ns
:5  br i1 %exitcond1, label %"filter<9, 9, ap_fixed<12, 6, 0, 3, 0>, ap_int<16>, 480, 640, 3, 3>.exit", label %1

ST_3: stg_59 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

ST_3: tmp_32 [1/1] 0.00ns
:1  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

ST_3: tmp_36 [1/1] 2.03ns
:2  %tmp_36 = icmp ult i9 %p_089_0_i, -32

ST_3: tmp_139_not [1/1] 2.03ns
:3  %tmp_139_not = icmp ugt i9 %p_089_0_i, -33

ST_3: tmp_99 [1/1] 0.00ns
:4  %tmp_99 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_089_0_i, i32 1, i32 8)

ST_3: icmp [1/1] 2.00ns
:5  %icmp = icmp ne i8 %tmp_99, 0

ST_3: tmp_38 [1/1] 2.03ns
:6  %tmp_38 = icmp eq i9 %p_089_0_i, 0

ST_3: tmp_188_2 [1/1] 2.03ns
:7  %tmp_188_2 = icmp eq i9 %p_089_0_i, 1

ST_3: tmp_39 [1/1] 2.03ns
:8  %tmp_39 = icmp ugt i9 %p_089_0_i, -32

ST_3: tmp_40 [1/1] 1.84ns
:9  %tmp_40 = add i10 %tmp_60_cast_cast, -1

ST_3: tmp_100 [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:10  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_40, i32 9)

ST_3: rev [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:11  %rev = xor i1 %tmp_100, true

ST_3: tmp_42 [1/1] 2.07ns
:12  %tmp_42 = icmp slt i10 %tmp_40, 480

ST_3: or_cond_i547_i [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:13  %or_cond_i547_i = and i1 %tmp_42, %rev

ST_3: tmp_101 [1/1] 0.00ns
:14  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_40, i32 9)

ST_3: p_assign_7 [1/1] 1.84ns
:15  %p_assign_7 = sub i10 0, %tmp_60_cast_cast

ST_3: p_p_i548_i [1/1] 1.37ns
:16  %p_p_i548_i = select i1 %tmp_101, i10 %p_assign_7, i10 %tmp_40

ST_3: tmp_44 [1/1] 2.07ns
:17  %tmp_44 = icmp slt i10 %p_p_i548_i, 480

ST_3: tmp_45 [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:18  %tmp_45 = xor i10 %p_p_i548_i, 3

ST_3: p_assign_6_1 [1/1] 1.84ns
:19  %p_assign_6_1 = add i10 %tmp_60_cast_cast, -2

ST_3: tmp_102 [1/1] 0.00ns
:20  %tmp_102 = trunc i10 %p_assign_6_1 to i2

ST_3: tmp_103 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_1_t)
:21  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_1, i32 9)

ST_3: tmp_104 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_1_t)
:22  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_1, i32 9)

ST_3: tmp_105 [1/1] 0.00ns
:23  %tmp_105 = trunc i9 %p_089_0_i to i2

ST_3: tmp_47 [1/1] 0.80ns
:24  %tmp_47 = sub i2 1, %tmp_105

ST_3: tmp_48 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_1_t)
:25  %tmp_48 = select i1 %tmp_104, i2 %tmp_47, i2 %tmp_102

ST_3: p_assign_6_2 [1/1] 1.84ns
:26  %p_assign_6_2 = add i10 %tmp_60_cast_cast, -3

ST_3: tmp_106 [1/1] 0.00ns
:27  %tmp_106 = trunc i10 %p_assign_6_2 to i2

ST_3: tmp_107 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_2_t)
:28  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_2, i32 9)

ST_3: tmp_108 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_2_t)
:29  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_2, i32 9)

ST_3: tmp_49 [1/1] 0.80ns
:30  %tmp_49 = sub i2 -2, %tmp_105

ST_3: tmp_50 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_2_t)
:31  %tmp_50 = select i1 %tmp_108, i2 %tmp_49, i2 %tmp_106

ST_3: tmp_109 [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:32  %tmp_109 = trunc i10 %tmp_40 to i2

ST_3: tmp_110 [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:33  %tmp_110 = trunc i10 %p_p_i548_i to i2

ST_3: tmp_111 [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:34  %tmp_111 = trunc i10 %tmp_45 to i2

ST_3: tmp_112 [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:35  %tmp_112 = select i1 %tmp_44, i2 %tmp_110, i2 %tmp_111

ST_3: tmp_113 [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:36  %tmp_113 = select i1 %or_cond_i547_i, i2 %tmp_109, i2 %tmp_112

ST_3: row_assign_8 [1/1] 1.37ns (out node of the LUT)
:37  %row_assign_8 = xor i2 %tmp_113, -1

ST_3: y_1_1 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_1_t)
:38  %y_1_1 = select i1 %tmp_103, i2 %tmp_48, i2 %tmp_102

ST_3: row_assign_8_1_t [1/1] 1.37ns (out node of the LUT)
:39  %row_assign_8_1_t = xor i2 %y_1_1, -1

ST_3: y_1_2 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_2_t)
:40  %y_1_2 = select i1 %tmp_107, i2 %tmp_50, i2 %tmp_106

ST_3: row_assign_8_2_t [1/1] 1.37ns (out node of the LUT)
:41  %row_assign_8_2_t = xor i2 %y_1_2, -1

ST_3: stg_101 [1/1] 1.57ns
:42  br label %2

ST_3: stg_102 [1/1] 0.00ns
filter<9, 9, ap_fixed<12, 6, 0, 3, 0>, ap_int<16>, 480, 640, 3, 3>.exit:0  ret void


 <State 4>: 8.06ns
ST_4: p_0104_0_i [1/1] 0.00ns
:0  %p_0104_0_i = phi i10 [ 0, %1 ], [ %j_V, %._crit_edge536.i ]

ST_4: tmp_63_cast_cast [1/1] 0.00ns
:1  %tmp_63_cast_cast = zext i10 %p_0104_0_i to i11

ST_4: stg_105 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 642, i64 642, i64 0)

ST_4: exitcond [1/1] 2.07ns
:3  %exitcond = icmp eq i10 %p_0104_0_i, -382

ST_4: j_V [1/1] 1.84ns
:4  %j_V = add i10 %p_0104_0_i, 1

ST_4: stg_108 [1/1] 0.00ns
:5  br i1 %exitcond, label %5, label %.critedge.i_ifconv

ST_4: tmp_114 [1/1] 0.00ns
.critedge.i_ifconv:6  %tmp_114 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %p_0104_0_i, i32 1, i32 9)

ST_4: icmp1 [1/1] 2.03ns
.critedge.i_ifconv:7  %icmp1 = icmp ne i9 %tmp_114, 0

ST_4: r_V [1/1] 1.84ns
.critedge.i_ifconv:9  %r_V = add i11 -1, %tmp_63_cast_cast

ST_4: r_V_cast [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:10  %r_V_cast = sext i11 %r_V to i13

ST_4: tmp_115 [1/1] 0.00ns
.critedge.i_ifconv:11  %tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)

ST_4: rev1 [1/1] 0.00ns (grouped into LUT with out node or_cond_i_i)
.critedge.i_ifconv:12  %rev1 = xor i1 %tmp_115, true

ST_4: tmp_54 [1/1] 2.11ns
.critedge.i_ifconv:13  %tmp_54 = icmp slt i11 %r_V, 640

ST_4: or_cond_i_i [1/1] 1.37ns (out node of the LUT)
.critedge.i_ifconv:14  %or_cond_i_i = and i1 %tmp_54, %rev1

ST_4: tmp_116 [1/1] 0.00ns
.critedge.i_ifconv:15  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)

ST_4: p_assign [1/1] 1.84ns
.critedge.i_ifconv:16  %p_assign = sub i11 0, %tmp_63_cast_cast

ST_4: p_p_i_i [1/1] 1.37ns
.critedge.i_ifconv:17  %p_p_i_i = select i1 %tmp_116, i11 %p_assign, i11 %r_V

ST_4: p_p_i_i_cast [1/1] 0.00ns
.critedge.i_ifconv:18  %p_p_i_i_cast = sext i11 %p_p_i_i to i12

ST_4: p_p_i_i_cast8 [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:19  %p_p_i_i_cast8 = sext i11 %p_p_i_i to i13

ST_4: tmp_56 [1/1] 2.11ns
.critedge.i_ifconv:20  %tmp_56 = icmp slt i11 %p_p_i_i, 640

ST_4: addconv [1/1] 1.84ns
.critedge.i_ifconv:21  %addconv = sub i12 1279, %p_p_i_i_cast

ST_4: addconv_cast [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:22  %addconv_cast = zext i12 %addconv to i13

ST_4: sel_tmp [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:23  %sel_tmp = select i1 %or_cond_i_i, i13 %r_V_cast, i13 %addconv_cast

ST_4: tmp_54_not [1/1] 0.00ns (grouped into LUT with out node sel_tmp5)
.critedge.i_ifconv:24  %tmp_54_not = xor i1 %tmp_54, true

ST_4: sel_tmp4 [1/1] 0.00ns (grouped into LUT with out node sel_tmp5)
.critedge.i_ifconv:25  %sel_tmp4 = or i1 %tmp_115, %tmp_54_not

ST_4: sel_tmp5 [1/1] 1.37ns (out node of the LUT)
.critedge.i_ifconv:26  %sel_tmp5 = and i1 %tmp_56, %sel_tmp4

ST_4: x [1/1] 1.37ns (out node of the LUT)
.critedge.i_ifconv:27  %x = select i1 %sel_tmp5, i13 %p_p_i_i_cast8, i13 %sel_tmp

ST_4: tmp_117 [1/1] 0.00ns
.critedge.i_ifconv:29  %tmp_117 = trunc i13 %x to i2

ST_4: brmerge [1/1] 1.37ns
.critedge.i_ifconv:30  %brmerge = or i1 %tmp_139_not, %tmp_54

ST_4: stg_132 [1/1] 0.00ns
.critedge.i_ifconv:45  br i1 %or_cond_i_i, label %3, label %._crit_edge529.i_ifconv

ST_4: stg_133 [1/1] 0.00ns
:0  br i1 %icmp, label %4, label %borderInterpolate.exit546.i.0

ST_4: stg_134 [1/1] 0.00ns
borderInterpolate.exit546.i.0:1  br i1 %tmp_38, label %"operator().exit589.i.0", label %._crit_edge531.i.1

ST_4: stg_135 [1/1] 0.00ns
._crit_edge531.i.1:0  br i1 %tmp_188_2, label %"operator().exit589.i.2", label %._crit_edge531.i.2

ST_4: stg_136 [1/1] 0.00ns
._crit_edge531.i.2:0  br label %._crit_edge529.i_ifconv

ST_4: stg_137 [1/1] 0.00ns
:0  br i1 %tmp_36, label %"operator().exit564.i.1.critedge", label %._crit_edge529.i_ifconv

ST_4: or_cond_i [1/1] 1.37ns
._crit_edge529.i_ifconv:6  %or_cond_i = and i1 %icmp, %icmp1

ST_4: stg_139 [1/1] 0.00ns
._crit_edge529.i_ifconv:7  br i1 %or_cond_i, label %.preheader, label %._crit_edge536.i


 <State 5>: 2.71ns
ST_5: col_assign_cast [1/1] 0.00ns
.critedge.i_ifconv:28  %col_assign_cast = sext i13 %x to i32

ST_5: tmp_58 [1/1] 0.00ns
.critedge.i_ifconv:31  %tmp_58 = zext i32 %col_assign_cast to i64

ST_5: k_buf_0_val_3_V_addr [1/1] 0.00ns
.critedge.i_ifconv:32  %k_buf_0_val_3_V_addr = getelementptr [640 x i10]* %k_buf_0_val_3_V, i64 0, i64 %tmp_58

ST_5: k_buf_0_val_3_V_load [2/2] 2.71ns
.critedge.i_ifconv:33  %k_buf_0_val_3_V_load = load i10* %k_buf_0_val_3_V_addr, align 2

ST_5: k_buf_0_val_4_V_addr [1/1] 0.00ns
.critedge.i_ifconv:37  %k_buf_0_val_4_V_addr = getelementptr [640 x i10]* %k_buf_0_val_4_V, i64 0, i64 %tmp_58

ST_5: k_buf_0_val_4_V_load [2/2] 2.71ns
.critedge.i_ifconv:38  %k_buf_0_val_4_V_load = load i10* %k_buf_0_val_4_V_addr, align 2

ST_5: k_buf_0_val_5_V_addr [1/1] 0.00ns
.critedge.i_ifconv:41  %k_buf_0_val_5_V_addr = getelementptr [640 x i10]* %k_buf_0_val_5_V, i64 0, i64 %tmp_58

ST_5: k_buf_0_val_5_V_load [2/2] 2.71ns
.critedge.i_ifconv:42  %k_buf_0_val_5_V_load = load i10* %k_buf_0_val_5_V_addr, align 2


 <State 6>: 7.22ns
ST_6: right_border_buf_0_val_0_V_0_1 [1/1] 0.00ns
.critedge.i_ifconv:0  %right_border_buf_0_val_0_V_0_1 = load i10* %right_border_buf_0_val_0_V_0

ST_6: right_border_buf_0_val_2_V_0_1 [1/1] 0.00ns
.critedge.i_ifconv:1  %right_border_buf_0_val_2_V_0_1 = load i10* %right_border_buf_0_val_2_V_0

ST_6: right_border_buf_0_val_1_V_0_1 [1/1] 0.00ns
.critedge.i_ifconv:2  %right_border_buf_0_val_1_V_0_1 = load i10* %right_border_buf_0_val_1_V_0

ST_6: stg_151 [1/1] 0.00ns
.critedge.i_ifconv:3  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

ST_6: tmp_33 [1/1] 0.00ns
.critedge.i_ifconv:4  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

ST_6: stg_153 [1/1] 0.00ns
.critedge.i_ifconv:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_154 [1/1] 0.00ns
.critedge.i_ifconv:8  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1842) nounwind

ST_6: k_buf_0_val_3_V_load [1/2] 2.71ns
.critedge.i_ifconv:33  %k_buf_0_val_3_V_load = load i10* %k_buf_0_val_3_V_addr, align 2

ST_6: col_assign_1_t [1/1] 1.37ns
.critedge.i_ifconv:34  %col_assign_1_t = xor i2 %tmp_117, -1

ST_6: tmp_59 [1/1] 0.00ns (grouped into LUT with out node col_buf_0_val_0_V_0)
.critedge.i_ifconv:35  %tmp_59 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %right_border_buf_0_val_0_V_0_1, i10 undef, i10 undef, i2 %col_assign_1_t)

ST_6: col_buf_0_val_0_V_0 [1/1] 1.57ns (out node of the LUT)
.critedge.i_ifconv:36  %col_buf_0_val_0_V_0 = select i1 %brmerge, i10 %k_buf_0_val_3_V_load, i10 %tmp_59

ST_6: k_buf_0_val_4_V_load [1/2] 2.71ns
.critedge.i_ifconv:38  %k_buf_0_val_4_V_load = load i10* %k_buf_0_val_4_V_addr, align 2

ST_6: tmp_60 [1/1] 0.00ns (grouped into LUT with out node col_buf_0_val_1_V_0)
.critedge.i_ifconv:39  %tmp_60 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %right_border_buf_0_val_1_V_0_1, i10 undef, i10 undef, i2 %col_assign_1_t)

ST_6: col_buf_0_val_1_V_0 [1/1] 1.57ns (out node of the LUT)
.critedge.i_ifconv:40  %col_buf_0_val_1_V_0 = select i1 %brmerge, i10 %k_buf_0_val_4_V_load, i10 %tmp_60

ST_6: k_buf_0_val_5_V_load [1/2] 2.71ns
.critedge.i_ifconv:42  %k_buf_0_val_5_V_load = load i10* %k_buf_0_val_5_V_addr, align 2

ST_6: tmp_61 [1/1] 0.00ns (grouped into LUT with out node col_buf_0_val_2_V_0)
.critedge.i_ifconv:43  %tmp_61 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %right_border_buf_0_val_2_V_0_1, i10 undef, i10 undef, i2 %col_assign_1_t)

ST_6: col_buf_0_val_2_V_0 [1/1] 1.57ns (out node of the LUT)
.critedge.i_ifconv:44  %col_buf_0_val_2_V_0 = select i1 %brmerge, i10 %k_buf_0_val_5_V_load, i10 %tmp_61

ST_6: tmp_V_13 [1/1] 4.38ns
borderInterpolate.exit546.i.0:0  %tmp_V_13 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %p_src_data_stream_V_V)

ST_6: stg_166 [1/1] 2.71ns
operator().exit589.i.0:0  store i10 %tmp_V_13, i10* %k_buf_0_val_5_V_addr, align 2

ST_6: stg_167 [1/1] 2.71ns
operator().exit589.i.0:1  store i10 %tmp_V_13, i10* %k_buf_0_val_4_V_addr, align 2

ST_6: stg_168 [1/1] 0.00ns
operator().exit589.i.0:2  br label %._crit_edge531.i.1

ST_6: stg_169 [1/1] 2.71ns
operator().exit589.i.2:0  store i10 %tmp_V_13, i10* %k_buf_0_val_3_V_addr, align 2

ST_6: stg_170 [1/1] 0.00ns
operator().exit589.i.2:1  br label %._crit_edge531.i.2

ST_6: stg_171 [1/1] 2.71ns
operator().exit564.i.1.critedge:0  store i10 %k_buf_0_val_4_V_load, i10* %k_buf_0_val_5_V_addr, align 2

ST_6: stg_172 [1/1] 2.71ns
operator().exit564.i.1.critedge:1  store i10 %k_buf_0_val_3_V_load, i10* %k_buf_0_val_4_V_addr, align 2

ST_6: tmp_V [1/1] 4.38ns
operator().exit564.i.1.critedge:2  %tmp_V = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %p_src_data_stream_V_V)

ST_6: stg_174 [1/1] 2.71ns
operator().exit564.i.1.critedge:3  store i10 %tmp_V, i10* %k_buf_0_val_3_V_addr, align 2

ST_6: stg_175 [1/1] 0.00ns
operator().exit564.i.1.critedge:4  store i10 %col_buf_0_val_1_V_0, i10* %right_border_buf_0_val_1_V_0

ST_6: stg_176 [1/1] 0.00ns
operator().exit564.i.1.critedge:5  store i10 %col_buf_0_val_2_V_0, i10* %right_border_buf_0_val_2_V_0

ST_6: stg_177 [1/1] 0.00ns
operator().exit564.i.1.critedge:6  store i10 %col_buf_0_val_0_V_0, i10* %right_border_buf_0_val_0_V_0

ST_6: stg_178 [1/1] 0.00ns
operator().exit564.i.1.critedge:7  br label %._crit_edge529.i_ifconv

ST_6: tmp_62 [1/1] 1.57ns
._crit_edge529.i_ifconv:0  %tmp_62 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %col_buf_0_val_0_V_0, i10 %col_buf_0_val_1_V_0, i10 %col_buf_0_val_2_V_0, i2 %row_assign_8)

ST_6: src_kernel_win_0_val_0_V_0 [1/1] 1.37ns
._crit_edge529.i_ifconv:1  %src_kernel_win_0_val_0_V_0 = select i1 %tmp_39, i10 %tmp_62, i10 %col_buf_0_val_0_V_0

ST_6: tmp_63 [1/1] 1.57ns
._crit_edge529.i_ifconv:2  %tmp_63 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %col_buf_0_val_0_V_0, i10 %col_buf_0_val_1_V_0, i10 %col_buf_0_val_2_V_0, i2 %row_assign_8_1_t)

ST_6: src_kernel_win_0_val_1_V_0 [1/1] 1.37ns
._crit_edge529.i_ifconv:3  %src_kernel_win_0_val_1_V_0 = select i1 %tmp_39, i10 %tmp_63, i10 %col_buf_0_val_1_V_0

ST_6: tmp_64 [1/1] 1.57ns
._crit_edge529.i_ifconv:4  %tmp_64 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %col_buf_0_val_0_V_0, i10 %col_buf_0_val_1_V_0, i10 %col_buf_0_val_2_V_0, i2 %row_assign_8_2_t)

ST_6: src_kernel_win_0_val_2_V_0 [1/1] 1.37ns
._crit_edge529.i_ifconv:5  %src_kernel_win_0_val_2_V_0 = select i1 %tmp_39, i10 %tmp_64, i10 %col_buf_0_val_2_V_0

ST_6: src_kernel_win_0_val_2_V_1_s [1/1] 0.00ns
.preheader:4  %src_kernel_win_0_val_2_V_1_s = load i10* %src_kernel_win_0_val_2_V_1

ST_6: src_kernel_win_0_val_2_V_1_1_142 [1/1] 0.00ns
.preheader:5  %src_kernel_win_0_val_2_V_1_1_142 = load i10* %src_kernel_win_0_val_2_V_1_1

ST_6: OP1_V [1/1] 0.00ns
.preheader:6  %OP1_V = sext i10 %src_kernel_win_0_val_2_V_1_1_142 to i22

ST_6: p_Val2_s [1/1] 6.38ns
.preheader:7  %p_Val2_s = mul i22 %OP2_V, %OP1_V

ST_6: src_kernel_win_0_val_2_V_1_2 [1/1] 0.00ns
._crit_edge536.i:2  %src_kernel_win_0_val_2_V_1_2 = load i10* %src_kernel_win_0_val_2_V_1

ST_6: stg_190 [1/1] 0.00ns
._crit_edge536.i:4  store i10 %src_kernel_win_0_val_2_V_1_2, i10* %src_kernel_win_0_val_2_V_1_1

ST_6: stg_191 [1/1] 0.00ns
._crit_edge536.i:5  store i10 %src_kernel_win_0_val_2_V_0, i10* %src_kernel_win_0_val_2_V_1


 <State 7>: 9.40ns
ST_7: tmp_230_0_cast [1/1] 0.00ns
.preheader:8  %tmp_230_0_cast = sext i22 %p_Val2_s to i23

ST_7: OP1_V_0_1 [1/1] 0.00ns
.preheader:9  %OP1_V_0_1 = sext i10 %src_kernel_win_0_val_2_V_1_s to i22

ST_7: p_Val2_21_0_1 [1/1] 3.36ns
.preheader:10  %p_Val2_21_0_1 = mul i22 %OP2_V_0_1, %OP1_V_0_1

ST_7: tmp_230_0_1_cast [1/1] 0.00ns
.preheader:11  %tmp_230_0_1_cast = sext i22 %p_Val2_21_0_1 to i23

ST_7: OP1_V_0_2 [1/1] 0.00ns
.preheader:12  %OP1_V_0_2 = sext i10 %src_kernel_win_0_val_2_V_0 to i22

ST_7: p_Val2_21_0_2 [1/1] 3.36ns
.preheader:13  %p_Val2_21_0_2 = mul i22 %OP2_V_0_2, %OP1_V_0_2

ST_7: tmp_230_0_2_cast [1/1] 0.00ns
.preheader:14  %tmp_230_0_2_cast = sext i22 %p_Val2_21_0_2 to i23

ST_7: tmp [1/1] 3.02ns
.preheader:15  %tmp = add i23 %tmp_230_0_cast, %tmp_230_0_2_cast

ST_7: p_Val2_24_0_2 [1/1] 3.02ns
.preheader:16  %p_Val2_24_0_2 = add i23 %tmp, %tmp_230_0_1_cast

ST_7: OP1_V_1_2 [1/1] 0.00ns
.preheader:24  %OP1_V_1_2 = sext i10 %src_kernel_win_0_val_1_V_0 to i22

ST_7: p_Val2_21_1_2 [1/1] 6.38ns
.preheader:25  %p_Val2_21_1_2 = mul i22 %OP2_V_1_2, %OP1_V_1_2


 <State 8>: 9.40ns
ST_8: src_kernel_win_0_val_0_V_1_s [1/1] 0.00ns
.preheader:0  %src_kernel_win_0_val_0_V_1_s = load i10* %src_kernel_win_0_val_0_V_1

ST_8: src_kernel_win_0_val_0_V_1_1_140 [1/1] 0.00ns
.preheader:1  %src_kernel_win_0_val_0_V_1_1_140 = load i10* %src_kernel_win_0_val_0_V_1_1

ST_8: src_kernel_win_0_val_1_V_1_s [1/1] 0.00ns
.preheader:2  %src_kernel_win_0_val_1_V_1_s = load i10* %src_kernel_win_0_val_1_V_1

ST_8: src_kernel_win_0_val_1_V_1_1_141 [1/1] 0.00ns
.preheader:3  %src_kernel_win_0_val_1_V_1_1_141 = load i10* %src_kernel_win_0_val_1_V_1_1

ST_8: p_Val2_24_0_2_cast [1/1] 0.00ns
.preheader:17  %p_Val2_24_0_2_cast = sext i23 %p_Val2_24_0_2 to i24

ST_8: OP1_V_1 [1/1] 0.00ns
.preheader:18  %OP1_V_1 = sext i10 %src_kernel_win_0_val_1_V_1_1_141 to i22

ST_8: p_Val2_21_1 [1/1] 3.36ns
.preheader:19  %p_Val2_21_1 = mul i22 %OP2_V_1, %OP1_V_1

ST_8: tmp_230_1_cast [1/1] 0.00ns
.preheader:20  %tmp_230_1_cast = sext i22 %p_Val2_21_1 to i24

ST_8: OP1_V_1_1 [1/1] 0.00ns
.preheader:21  %OP1_V_1_1 = sext i10 %src_kernel_win_0_val_1_V_1_s to i22

ST_8: p_Val2_21_1_1 [1/1] 3.36ns
.preheader:22  %p_Val2_21_1_1 = mul i22 %OP2_V_1_1, %OP1_V_1_1

ST_8: tmp_230_1_1_cast_cast [1/1] 0.00ns
.preheader:23  %tmp_230_1_1_cast_cast = sext i22 %p_Val2_21_1_1 to i23

ST_8: tmp_230_1_2_cast_cast [1/1] 0.00ns
.preheader:26  %tmp_230_1_2_cast_cast = sext i22 %p_Val2_21_1_2 to i23

ST_8: OP1_V_2 [1/1] 0.00ns
.preheader:27  %OP1_V_2 = sext i10 %src_kernel_win_0_val_0_V_1_1_140 to i22

ST_8: p_Val2_21_2 [1/1] 3.36ns
.preheader:28  %p_Val2_21_2 = mul i22 %OP2_V_2, %OP1_V_2

ST_8: tmp_230_2_cast_cast [1/1] 0.00ns
.preheader:29  %tmp_230_2_cast_cast = sext i22 %p_Val2_21_2 to i23

ST_8: tmp1 [1/1] 3.02ns
.preheader:30  %tmp1 = add i24 %p_Val2_24_0_2_cast, %tmp_230_1_cast

ST_8: tmp3 [1/1] 3.02ns
.preheader:31  %tmp3 = add i23 %tmp_230_1_2_cast_cast, %tmp_230_2_cast_cast

ST_8: tmp2 [1/1] 3.02ns
.preheader:32  %tmp2 = add i23 %tmp3, %tmp_230_1_1_cast_cast

ST_8: OP1_V_2_1 [1/1] 0.00ns
.preheader:36  %OP1_V_2_1 = sext i10 %src_kernel_win_0_val_0_V_1_s to i22

ST_8: p_Val2_21_2_1 [1/1] 6.38ns
.preheader:37  %p_Val2_21_2_1 = mul i22 %OP2_V_2_1, %OP1_V_2_1

ST_8: src_kernel_win_0_val_0_V_1_2 [1/1] 0.00ns
._crit_edge536.i:0  %src_kernel_win_0_val_0_V_1_2 = load i10* %src_kernel_win_0_val_0_V_1

ST_8: src_kernel_win_0_val_1_V_1_2 [1/1] 0.00ns
._crit_edge536.i:1  %src_kernel_win_0_val_1_V_1_2 = load i10* %src_kernel_win_0_val_1_V_1

ST_8: empty [1/1] 0.00ns
._crit_edge536.i:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_33)

ST_8: stg_226 [1/1] 0.00ns
._crit_edge536.i:6  store i10 %src_kernel_win_0_val_1_V_1_2, i10* %src_kernel_win_0_val_1_V_1_1

ST_8: stg_227 [1/1] 0.00ns
._crit_edge536.i:7  store i10 %src_kernel_win_0_val_1_V_0, i10* %src_kernel_win_0_val_1_V_1

ST_8: stg_228 [1/1] 0.00ns
._crit_edge536.i:8  store i10 %src_kernel_win_0_val_0_V_1_2, i10* %src_kernel_win_0_val_0_V_1_1

ST_8: stg_229 [1/1] 0.00ns
._crit_edge536.i:9  store i10 %src_kernel_win_0_val_0_V_0, i10* %src_kernel_win_0_val_0_V_1

ST_8: stg_230 [1/1] 0.00ns
._crit_edge536.i:10  br label %2


 <State 9>: 6.38ns
ST_9: tmp2_cast [1/1] 0.00ns
.preheader:33  %tmp2_cast = sext i23 %tmp2 to i24

ST_9: p_Val2_24_2 [1/1] 2.20ns
.preheader:34  %p_Val2_24_2 = add i24 %tmp2_cast, %tmp1

ST_9: tmp_230_2_1_cast_cast [1/1] 0.00ns
.preheader:38  %tmp_230_2_1_cast_cast = sext i22 %p_Val2_21_2_1 to i23

ST_9: OP1_V_2_2 [1/1] 0.00ns
.preheader:39  %OP1_V_2_2 = sext i10 %src_kernel_win_0_val_0_V_0 to i22

ST_9: p_Val2_21_2_2 [1/1] 3.36ns
.preheader:40  %p_Val2_21_2_2 = mul i22 %OP2_V_2_2, %OP1_V_2_2

ST_9: tmp_230_2_2_cast_cast [1/1] 0.00ns
.preheader:41  %tmp_230_2_2_cast_cast = sext i22 %p_Val2_21_2_2 to i23

ST_9: tmp4 [1/1] 3.02ns
.preheader:42  %tmp4 = add i23 %tmp_230_2_1_cast_cast, %tmp_230_2_2_cast_cast


 <State 10>: 8.15ns
ST_10: p_Val2_24_2_cast [1/1] 0.00ns
.preheader:35  %p_Val2_24_2_cast = sext i24 %p_Val2_24_2 to i25

ST_10: tmp4_cast [1/1] 0.00ns
.preheader:43  %tmp4_cast = sext i23 %tmp4 to i25

ST_10: p_Val2_4 [1/1] 2.20ns
.preheader:44  %p_Val2_4 = add i25 %tmp4_cast, %p_Val2_24_2_cast

ST_10: signbit [1/1] 0.00ns
.preheader:45  %signbit = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 24)

ST_10: p_Val2_1 [1/1] 0.00ns
.preheader:46  %p_Val2_1 = call i10 @_ssdm_op_PartSelect.i10.i25.i32.i32(i25 %p_Val2_4, i32 6, i32 15)

ST_10: tmp_119 [1/1] 0.00ns
.preheader:47  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 5)

ST_10: tmp_1_i [1/1] 0.00ns
.preheader:48  %tmp_1_i = zext i1 %tmp_119 to i10

ST_10: tmp_120 [1/1] 0.00ns (grouped into LUT with out node carry)
.preheader:49  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 15)

ST_10: p_Val2_2 [1/1] 1.84ns
.preheader:50  %p_Val2_2 = add i10 %p_Val2_1, %tmp_1_i

ST_10: newsignbit [1/1] 0.00ns
.preheader:51  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_2, i32 9)

ST_10: tmp_2_i [1/1] 0.00ns (grouped into LUT with out node carry)
.preheader:52  %tmp_2_i = xor i1 %newsignbit, true

ST_10: carry [1/1] 1.37ns (out node of the LUT)
.preheader:53  %carry = and i1 %tmp_120, %tmp_2_i

ST_10: tmp_122 [1/1] 0.00ns (grouped into LUT with out node brmerge40_demorgan_i_i)
.preheader:54  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 16)

ST_10: tmp_66 [1/1] 0.00ns
.preheader:55  %tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i25.i32.i32(i25 %p_Val2_4, i32 17, i32 24)

ST_10: Range2_all_ones [1/1] 2.00ns
.preheader:56  %Range2_all_ones = icmp eq i8 %tmp_66, -1

ST_10: tmp_67 [1/1] 0.00ns
.preheader:57  %tmp_67 = call i9 @_ssdm_op_PartSelect.i9.i25.i32.i32(i25 %p_Val2_4, i32 16, i32 24)

ST_10: Range1_all_ones [1/1] 2.03ns
.preheader:58  %Range1_all_ones = icmp eq i9 %tmp_67, -1

ST_10: Range1_all_zeros [1/1] 2.03ns
.preheader:59  %Range1_all_zeros = icmp eq i9 %tmp_67, 0

ST_10: tmp_3_i [1/1] 0.00ns (grouped into LUT with out node brmerge40_demorgan_i_i)
.preheader:61  %tmp_3_i = xor i1 %tmp_122, true

ST_10: p_41_i_i [1/1] 0.00ns (grouped into LUT with out node brmerge40_demorgan_i_i)
.preheader:62  %p_41_i_i = and i1 %Range2_all_ones, %tmp_3_i

ST_10: deleted_ones [1/1] 0.00ns (grouped into LUT with out node brmerge40_demorgan_i_i)
.preheader:63  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i [1/1] 1.37ns
.preheader:64  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: tmp_5_i [1/1] 1.37ns
.preheader:67  %tmp_5_i = xor i1 %signbit, true

ST_10: brmerge40_demorgan_i_i [1/1] 1.37ns (out node of the LUT)
.preheader:69  %brmerge40_demorgan_i_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp5_demorgan [1/1] 0.00ns (grouped into LUT with out node underflow)
.preheader:70  %tmp5_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i_i

ST_10: tmp5 [1/1] 0.00ns (grouped into LUT with out node underflow)
.preheader:71  %tmp5 = xor i1 %tmp5_demorgan, true

ST_10: underflow [1/1] 1.37ns (out node of the LUT)
.preheader:72  %underflow = and i1 %signbit, %tmp5


 <State 11>: 8.48ns
ST_11: deleted_zeros [1/1] 0.00ns (grouped into LUT with out node brmerge_i_i_i)
.preheader:60  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_11: p_not_i_i [1/1] 0.00ns (grouped into LUT with out node brmerge_i_i_i)
.preheader:65  %p_not_i_i = xor i1 %deleted_zeros, true

ST_11: brmerge_i_i [1/1] 0.00ns (grouped into LUT with out node brmerge_i_i_i)
.preheader:66  %brmerge_i_i = or i1 %newsignbit, %p_not_i_i

ST_11: overflow [1/1] 0.00ns (grouped into LUT with out node brmerge_i_i_i)
.preheader:68  %overflow = and i1 %brmerge_i_i, %tmp_5_i

ST_11: brmerge_i_i_i [1/1] 1.37ns (out node of the LUT)
.preheader:73  %brmerge_i_i_i = or i1 %underflow, %overflow

ST_11: tmp6 [1/1] 0.00ns (grouped into LUT with out node p_Val2_s_143)
.preheader:74  %tmp6 = or i1 %brmerge40_demorgan_i_i, %tmp_5_i

ST_11: underflow_not_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_s_143)
.preheader:75  %underflow_not_i = or i1 %tmp6, %p_38_i_i

ST_11: p_Val2_10_mux_i [1/1] 1.37ns (out node of the LUT)
.preheader:76  %p_Val2_10_mux_i = select i1 %brmerge_i_i_i, i10 511, i10 %p_Val2_2

ST_11: p_Val2_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_s_143)
.preheader:77  %p_Val2_i = select i1 %underflow, i10 -512, i10 %p_Val2_2

ST_11: p_Val2_s_143 [1/1] 1.37ns (out node of the LUT)
.preheader:78  %p_Val2_s_143 = select i1 %underflow_not_i, i10 %p_Val2_10_mux_i, i10 %p_Val2_i

ST_11: stg_275 [1/1] 4.38ns
.preheader:79  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %p_dst_data_stream_V_V, i10 %p_Val2_s_143)

ST_11: stg_276 [1/1] 0.00ns
.preheader:80  br label %._crit_edge536.i


 <State 12>: 0.00ns
ST_12: empty_144 [1/1] 0.00ns
:0  %empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp_32)

ST_12: stg_278 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 7>: 9.4ns
The critical path consists of the following:
	'mul' operation ('p_Val2_21_0_2', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:277->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (3.36 ns)
	'add' operation ('tmp', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:278->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (3.02 ns)
	'add' operation ('p_Val2_24_0_2', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:278->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (3.02 ns)

 <State 8>: 9.4ns
The critical path consists of the following:
	'load' operation ('src_kernel_win_0_val_0_V_1_1_140', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:277->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) on local variable 'src_kernel_win[0].val[0].V[1]' (0 ns)
	'mul' operation ('p_Val2_21_2', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:277->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (3.36 ns)
	'add' operation ('tmp3', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:278->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (3.02 ns)
	'add' operation ('tmp2', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:278->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (3.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
