Info Session started: Sat Nov 11 20:07:25 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VNCLIP-WV-SEW8_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vx
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VNCLIP-WV-SEW8_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VNCLIP-WV-SEW8_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VNCLIP-WV-SEW8_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:07:25 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VNCLIP-WV-SEW8_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00004004 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000eac 0x00000eac R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00002004 0x00002004 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a20
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002e20
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VNCLIP-WV-SEW8_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a20 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a20
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002e20
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a20 bytes 1 0xff
Info (ICV_FN) Finishing coverage at 0x80000e90
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VNCLIP-WV-SEW8_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vx
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/32 :   3.12%
Info   Coverage points hit   : 80/2910 :   2.75%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
7ff880ff
80800151
91a8d503
bd8f6c65
7f66800f
e31ffa80
c77fad01
e54c8c80
807fe480
80fa2301
fffffc80
69807f01
80010b80
7c800119
0692dadf
2c63c847
c780ad3a
7f018c80
599100f7
0692dadf
2c63c847
fbba7ae7
195b62bf
f600a3d1
35fe0802
007f7ff9
fbba0601
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
197ffc7f
0700a3d1
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
7f7f7f7f
3426007f
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
7fdd1a2a
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
824d8000
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
a301807f
63f9fb80
7f000368
cb863000
807f0afd
0008807f
0b8018d9
80807f7f
5b086700
7f8007a5
0a938080
b37f867f
7ff07f78
9b007ba8
b32a4c52
03d5081b
95806080
807f7f80
1f00807f
00807ffb
03d5081b
17a2fb1a
0b56ed8c
484605f6
b32a8052
03d5001b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
7f8018ff
80800901
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
fd9d808f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
ff80fd80
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
f6323d01
73b3e156
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
7ffbd67f
7f9b7f3e
169d15e8
0525fd32
80fdf966
9f807f80
7f2f674b
00056500
010501fc
80fffa7b
807f807f
7f80f180
00007fff
8b007ff0
4e1181e9
445da8cc
e92f6780
ff058001
22ffad15
7f8081e9
445da8cc
ea35fe19
527e81e3
79e910dd
7f808080
fd000280
ea357fc1
527e81e3
79e910dd
0be793b3
c47c5d71
24e0658c
7ffceae3
03e902dd
0be793b3
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
e22f7ffd
24e07f7f
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c37f2eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
4daae780
d7a568f0
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
fe807f00
1b487f80
80024c01
80f8dc03
807f66f9
07808009
007f7f1e
f301017f
7f453500
fd7f23d8
06805ef8
987f8072
65e3c780
b64b717a
86604880
700a8d4e
fd80805f
f7020280
70f2807f
267f7f02
700a8d4e
63b91dcd
04b11e73
355e64a2
807f8007
7f048d4e
63b905cd
04b11e73
355e64a2
95a74545
8b4ecba8
cd1b37e5
7f080300
80230203
95a74545
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 922
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.07 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.10 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:07:25 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:07:25 2023

