<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_wd.h File Reference</h1>AT91 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91__wd_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Watch Dog Overflow Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#g001152f5f43284e927508bedaf4d2699">WD_OMR</a>&nbsp;&nbsp;&nbsp;(WD_BASE + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overflow mode register address.  <a href="group__xg_nut_arch_arm_at91_wd.html#g001152f5f43284e927508bedaf4d2699"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#g17edd492bcdfa66ff843ee4286b761b3">WD_WDEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watch Dog enable.  <a href="group__xg_nut_arch_arm_at91_wd.html#g17edd492bcdfa66ff843ee4286b761b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#gb111b13833d3f8dc138b9ec89ada6ccf">WD_RSTEN</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal reset enable.  <a href="group__xg_nut_arch_arm_at91_wd.html#gb111b13833d3f8dc138b9ec89ada6ccf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#g5437e35bf140808acfae06b17413909a">WD_IRQEN</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable.  <a href="group__xg_nut_arch_arm_at91_wd.html#g5437e35bf140808acfae06b17413909a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#g2557f6444b1cfd9766fd11168e39aee7">WD_EXTEN</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External signal enable.  <a href="group__xg_nut_arch_arm_at91_wd.html#g2557f6444b1cfd9766fd11168e39aee7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#g7fcb19cb8c81f6e52b9ab1c83a6fcbd0">WD_OKEY</a>&nbsp;&nbsp;&nbsp;0x00002340</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overflow mode register access key.  <a href="group__xg_nut_arch_arm_at91_wd.html#g7fcb19cb8c81f6e52b9ab1c83a6fcbd0"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Watch Dog Clock Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#gc752a4774c148689b76ceb76d6a2828e">WD_CMR</a>&nbsp;&nbsp;&nbsp;(WD_BASE + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock mode register address.  <a href="group__xg_nut_arch_arm_at91_wd.html#gc752a4774c148689b76ceb76d6a2828e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#gf4738622788c13df2a4be48d37faa22e">WD_WDCLKS</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock selection mask.  <a href="group__xg_nut_arch_arm_at91_wd.html#gf4738622788c13df2a4be48d37faa22e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#g834a4340933997da055c2f0cd8e551c4">WD_WDCLKS_MCK8</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects MCK/8.  <a href="group__xg_nut_arch_arm_at91_wd.html#g834a4340933997da055c2f0cd8e551c4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#g35238488f1608de3173ab8b0c3a071db">WD_WDCLKS_MCK32</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects MCK/32.  <a href="group__xg_nut_arch_arm_at91_wd.html#g35238488f1608de3173ab8b0c3a071db"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#g5814eedb60c20404a18beaa77209ed2a">WD_WDCLKS_MCK128</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects MCK/128.  <a href="group__xg_nut_arch_arm_at91_wd.html#g5814eedb60c20404a18beaa77209ed2a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#g9c5b6bb3ddf5a720ec6c57ed46436fa1">WD_WDCLKS_MCK1024</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects MCK/1024.  <a href="group__xg_nut_arch_arm_at91_wd.html#g9c5b6bb3ddf5a720ec6c57ed46436fa1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#g07069cd5b499cbd427b5feb96c1207bd">WD_HPCV</a>&nbsp;&nbsp;&nbsp;0x0000003C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">High preload counter value.  <a href="group__xg_nut_arch_arm_at91_wd.html#g07069cd5b499cbd427b5feb96c1207bd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#gf40a73adb6873f5027ae6841b79580a5">WD_CKEY</a>&nbsp;&nbsp;&nbsp;(0x06E&lt;&lt;7)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock register access key.  <a href="group__xg_nut_arch_arm_at91_wd.html#gf40a73adb6873f5027ae6841b79580a5"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Watch Dog Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#gddf625c4e0712498f27fcb34728cde9f">WD_CR</a>&nbsp;&nbsp;&nbsp;(WD_BASE + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register address.  <a href="group__xg_nut_arch_arm_at91_wd.html#gddf625c4e0712498f27fcb34728cde9f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#ge135cd5926bd9e28b6740a60f8e2df4d">WD_RSTKEY</a>&nbsp;&nbsp;&nbsp;0x0000C071</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watch Dog restart key.  <a href="group__xg_nut_arch_arm_at91_wd.html#ge135cd5926bd9e28b6740a60f8e2df4d"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Watch Dog Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#g906964c4881d4396f87fe758cfbb08a9">WD_SR</a>&nbsp;&nbsp;&nbsp;(WD_BASE + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address.  <a href="group__xg_nut_arch_arm_at91_wd.html#g906964c4881d4396f87fe758cfbb08a9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wd.html#g431b5fdbe54c53994bc4dda7b5d6019f">WD_WDOVF</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watch Dog overflow status.  <a href="group__xg_nut_arch_arm_at91_wd.html#g431b5fdbe54c53994bc4dda7b5d6019f"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.1  2006/07/05 07:45:28  haraldkipp
 * Split on-chip interface definitions.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91__wd_8h-source.html">at91_wd.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
