.DS_Store

# iverilog outputs
*.out
*.vvp

# generated waveforms
*.vcd  

# quartus workspace

# jupyter garbage
.ipynb*

# test vectors
sim/test_vectors/*

# autogenerated tb_pipelined long file for vivado
sim/waveforms/*

# python
.pytest_cache
__pycache__

*.log

# yosys generated
*.vqm
*.edif
verif_post

fpga/quartus/*.v
fpga/vivado/*.v
fpga/vivado/reports/*

results.xml
sim_build
