WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2558460 heartbeat IPC: 3.90861 cumulative IPC: 3.90861 (Simulation time: 0 hr 0 min 34 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2558461 cumulative IPC: 3.90861 (Simulation time: 0 hr 0 min 34 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2558461 (Simulation time: 0 hr 0 min 34 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 7178443 heartbeat IPC: 2.16452 cumulative IPC: 2.16452 (Simulation time: 0 hr 1 min 11 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 11806832 heartbeat IPC: 2.16058 cumulative IPC: 2.16255 (Simulation time: 0 hr 2 min 9 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 16446647 heartbeat IPC: 2.15526 cumulative IPC: 2.16011 (Simulation time: 0 hr 2 min 45 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 20937925 heartbeat IPC: 2.22654 cumulative IPC: 2.17635 (Simulation time: 0 hr 3 min 21 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 25367515 heartbeat IPC: 2.25755 cumulative IPC: 2.19212 (Simulation time: 0 hr 3 min 57 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 22809055 cumulative IPC: 2.19212 (Simulation time: 0 hr 3 min 57 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 22809055 (Simulation time: 0 hr 3 min 57 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.19212 instructions: 50000002 cycles: 22809055
CPU 0 Branch Prediction Accuracy: 96.5279% MPKI: 3.97792 Average ROB Occupancy at Mispredict: 98.7146
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05126
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 3.92502
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     531861  HIT:     379335  MISS:     152526
LLC LOAD         ACCESS:     342143  HIT:     203467  MISS:     138676
LLC RFO          ACCESS:      97592  HIT:      86200  MISS:      11392
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      89288  HIT:      88665  MISS:        623
LLC TRANSLATION  ACCESS:       2838  HIT:       1003  MISS:       1835
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 188.179 cycles
cpu0_DTLB TOTAL       ACCESS:   10680929  HIT:   10578027  MISS:     102902
cpu0_DTLB LOAD         ACCESS:   10680929  HIT:   10578027  MISS:     102902
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.0064 cycles
cpu0_ITLB TOTAL       ACCESS:     185875  HIT:     178303  MISS:       7572
cpu0_ITLB LOAD         ACCESS:     185875  HIT:     178303  MISS:       7572
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.62137 cycles
cpu0_L1D TOTAL       ACCESS:   13477419  HIT:   10149454  MISS:    3327965
cpu0_L1D LOAD         ACCESS:    9655249  HIT:    7387256  MISS:    2267993
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3818370  HIT:    2762025  MISS:    1056345
cpu0_L1D TRANSLATION  ACCESS:       3800  HIT:        173  MISS:       3627
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.2513 cycles
cpu0_L1I TOTAL       ACCESS:     232257  HIT:     116689  MISS:     115568
cpu0_L1I LOAD         ACCESS:     232257  HIT:     116689  MISS:     115568
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 15.1607 cycles
cpu0_L2C TOTAL       ACCESS:    1365034  HIT:     922460  MISS:     442574
cpu0_L2C LOAD         ACCESS:     811842  HIT:     469698  MISS:     342144
cpu0_L2C RFO          ACCESS:     273801  HIT:     176209  MISS:      97592
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     276271  HIT:     276271  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       3120  HIT:        282  MISS:       2838
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 85.2108 cycles
cpu0_STLB TOTAL       ACCESS:      43920  HIT:      41457  MISS:       2463
cpu0_STLB LOAD         ACCESS:      43920  HIT:      41457  MISS:       2463
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 490.784 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      72726
  ROW_BUFFER_MISS:      79177
 AVG DBUS CONGESTED CYCLE:    3.84259
 WQ ROW_BUFFER_HIT:       6941
  ROW_BUFFER_MISS:      33340  FULL:          0

