// Seed: 1905683316
module module_0 (
    input uwire id_0,
    output tri id_1,
    output supply0 id_2,
    input uwire id_3
);
  final $clog2(46);
  ;
  module_2 modCall_1 ();
endmodule
module module_0 #(
    parameter id_1 = 32'd85
) (
    output logic id_0
    , id_5,
    output supply0 _id_1,
    input tri1 id_2,
    output wor id_3
);
  wire module_1;
  wire [-1 'b0 : -1 'h0] id_6;
  logic [id_1 : -1] id_7;
  ;
  initial begin : LABEL_0
    id_0 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 #(
    parameter id_16 = 32'd89,
    parameter id_2  = 32'd82
) ();
  logic id_1;
  assign id_1 = 1;
  assign id_1 = id_1 ? 1 : 1;
  wire _id_2;
  ;
  wire  [  -1  :  id_2  ]  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  _id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ;
  logic [-1 : id_16] id_22;
endmodule
