library verilog;
use verilog.vl_types.all;
entity Mux_5 is
    port(
        clk             : in     vl_logic;
        res             : in     vl_logic;
        en              : in     vl_logic;
        mux             : in     vl_logic_vector(7 downto 0);
        rounding        : in     vl_logic_vector(7 downto 0);
        outp            : out    vl_logic_vector(7 downto 0)
    );
end Mux_5;
