# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: D:/vivado_hls/Le_7/solution1/impl/verilog/dateport.xdc

# IP: ip/dateport_ap_fadd_3_full_dsp_32/dateport_ap_fadd_3_full_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==dateport_ap_fadd_3_full_dsp_32 || ORIG_REF_NAME==dateport_ap_fadd_3_full_dsp_32}]

# IP: ip/dateport_ap_fcmp_0_no_dsp_32/dateport_ap_fcmp_0_no_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==dateport_ap_fcmp_0_no_dsp_32 || ORIG_REF_NAME==dateport_ap_fcmp_0_no_dsp_32}]

# IP: ip/dateport_ap_fdiv_14_no_dsp_32/dateport_ap_fdiv_14_no_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==dateport_ap_fdiv_14_no_dsp_32 || ORIG_REF_NAME==dateport_ap_fdiv_14_no_dsp_32}]

# IP: ip/dateport_ap_fexp_7_full_dsp_32/dateport_ap_fexp_7_full_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==dateport_ap_fexp_7_full_dsp_32 || ORIG_REF_NAME==dateport_ap_fexp_7_full_dsp_32}]

# IP: ip/dateport_ap_fmul_2_max_dsp_32/dateport_ap_fmul_2_max_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==dateport_ap_fmul_2_max_dsp_32 || ORIG_REF_NAME==dateport_ap_fmul_2_max_dsp_32}]

# IP: ip/dateport_ap_fsub_3_full_dsp_32/dateport_ap_fsub_3_full_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==dateport_ap_fsub_3_full_dsp_32 || ORIG_REF_NAME==dateport_ap_fsub_3_full_dsp_32}]

# IP: ip/dateport_ap_sitofp_4_no_dsp_32/dateport_ap_sitofp_4_no_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==dateport_ap_sitofp_4_no_dsp_32 || ORIG_REF_NAME==dateport_ap_sitofp_4_no_dsp_32}]
