Flow report for Entrega_2_FPGA_NIOS
<<<<<<< HEAD
Mon Sep 28 19:14:05 2020
=======
Wed Sep 23 15:19:52 2020
>>>>>>> 7245892e875a6bcfc53120e2288f75026a967ad8
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
<<<<<<< HEAD
; Flow Status                     ; Successful - Mon Sep 28 19:14:05 2020           ;
=======
; Flow Status                     ; Successful - Wed Sep 23 15:19:52 2020           ;
>>>>>>> 7245892e875a6bcfc53120e2288f75026a967ad8
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; Entrega_2_FPGA_NIOS                             ;
; Top-level Entity Name           ; MotorPasso                                      ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSXFC6D6F31C6                                  ;
; Timing Models                   ; Final                                           ;
<<<<<<< HEAD
; Logic utilization (in ALMs)     ; 802 / 41,910 ( 2 % )                            ;
; Total registers                 ; 979                                             ;
; Total pins                      ; 10 / 499 ( 2 % )                                ;
=======
; Logic utilization (in ALMs)     ; 793 / 41,910 ( 2 % )                            ;
; Total registers                 ; 993                                             ;
; Total pins                      ; 9 / 499 ( 2 % )                                 ;
>>>>>>> 7245892e875a6bcfc53120e2288f75026a967ad8
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,108,416 / 5,662,720 ( 37 % )                  ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 0 / 15 ( 0 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
<<<<<<< HEAD
; Start date & time ; 09/28/2020 19:07:38 ;
=======
; Start date & time ; 09/23/2020 15:13:26 ;
>>>>>>> 7245892e875a6bcfc53120e2288f75026a967ad8
; Main task         ; Compilation         ;
; Revision Name     ; Entrega_2_FPGA_NIOS ;
+-------------------+---------------------+


<<<<<<< HEAD
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                     ;
+-------------------------------------+----------------------------------------+---------------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value       ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 141812757669333.160133085819111        ; --                  ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --                  ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --                  ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --                  ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --                  ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --                  ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                 ; <None>              ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --                  ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --                  ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --                  ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --                  ; MotorPasso  ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --                  ; MotorPasso  ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --                  ; MotorPasso  ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --                  ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --                  ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --                  ; --          ; --                                ;
; TOP_LEVEL_ENTITY                    ; MotorPasso                             ; Entrega_2_FPGA_NIOS ; --          ; --                                ;
+-------------------------------------+----------------------------------------+---------------------+-------------+-----------------------------------+
=======
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                      ;
+-------------------------------------+----------------------------------------+---------------------+--------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value       ; Entity Name  ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------------+--------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 163580567959687.160088480601732        ; --                  ; --           ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --                  ; --           ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --                  ; --           ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --                  ; --           ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --                  ; --           ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --                  ; --           ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                 ; <None>              ; --           ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --                  ; --           ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --                  ; --           ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --                  ; --           ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --                  ; Lab3_FPGA_IP ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --                  ; Lab3_FPGA_IP ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --                  ; Lab3_FPGA_IP ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --                  ; --           ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --                  ; --           ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --                  ; --           ; --                                ;
; TOP_LEVEL_ENTITY                    ; Lab3_FPGA_IP                           ; Entrega_2_FPGA_NIOS ; --           ; --                                ;
+-------------------------------------+----------------------------------------+---------------------+--------------+-----------------------------------+
>>>>>>> 7245892e875a6bcfc53120e2288f75026a967ad8


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
<<<<<<< HEAD
; Analysis & Synthesis ; 00:02:02     ; 1.0                     ; 1179 MB             ; 00:02:11                           ;
; Fitter               ; 00:02:09     ; 1.1                     ; 2564 MB             ; 00:02:27                           ;
; Assembler            ; 00:01:18     ; 1.0                     ; 1028 MB             ; 00:00:11                           ;
; Timing Analyzer      ; 00:00:45     ; 2.0                     ; 1298 MB             ; 00:00:21                           ;
; EDA Netlist Writer   ; 00:00:36     ; 1.0                     ; 1164 MB             ; 00:00:03                           ;
; Total                ; 00:06:50     ; --                      ; --                  ; 00:05:13                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; soc-ssd          ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Fitter               ; soc-ssd          ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Assembler            ; soc-ssd          ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Timing Analyzer      ; soc-ssd          ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; EDA Netlist Writer   ; soc-ssd          ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+
=======
; Analysis & Synthesis ; 00:01:58     ; 1.0                     ; 1181 MB             ; 00:01:51                           ;
; Fitter               ; 00:02:12     ; 1.1                     ; 2557 MB             ; 00:02:32                           ;
; Assembler            ; 00:01:21     ; 1.0                     ; 1022 MB             ; 00:00:09                           ;
; Timing Analyzer      ; 00:00:46     ; 2.1                     ; 1290 MB             ; 00:00:20                           ;
; EDA Netlist Writer   ; 00:00:40     ; 1.0                     ; 1160 MB             ; 00:00:03                           ;
; Total                ; 00:06:57     ; --                      ; --                  ; 00:04:55                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                            ;
+----------------------+----------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname     ; OS Name        ; OS Version ; Processor type ;
+----------------------+----------------------+----------------+------------+----------------+
; Analysis & Synthesis ; labarqcomp-NUC8i5BEK ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Fitter               ; labarqcomp-NUC8i5BEK ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Assembler            ; labarqcomp-NUC8i5BEK ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Timing Analyzer      ; labarqcomp-NUC8i5BEK ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; EDA Netlist Writer   ; labarqcomp-NUC8i5BEK ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
+----------------------+----------------------+----------------+------------+----------------+
>>>>>>> 7245892e875a6bcfc53120e2288f75026a967ad8


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS
quartus_fit --read_settings_files=off --write_settings_files=off Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS
quartus_asm --read_settings_files=off --write_settings_files=off Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS
quartus_sta Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS
quartus_eda --read_settings_files=off --write_settings_files=off Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS



