Timing Analyzer report for cronometro_final
Tue Nov 04 21:04:53 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'CLK_50MHz'
 12. Setup: 'divider:U2_Div_100Hz|temp'
 13. Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate'
 14. Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate'
 15. Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate'
 16. Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate'
 17. Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate'
 18. Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate'
 19. Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate'
 20. Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate'
 21. Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate'
 22. Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate'
 23. Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate'
 24. Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate'
 25. Setup: 'divider:U1_Div_1Hz|temp'
 26. Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate'
 27. Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate'
 28. Hold: 'divider:U1_Div_1Hz|temp'
 29. Hold: 'CLK_50MHz'
 30. Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate'
 31. Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate'
 32. Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate'
 33. Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate'
 34. Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate'
 35. Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate'
 36. Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate'
 37. Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate'
 38. Hold: 'divider:U2_Div_100Hz|temp'
 39. Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate'
 40. Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate'
 41. Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate'
 42. Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate'
 43. Recovery: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate'
 44. Recovery: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate'
 45. Removal: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate'
 46. Removal: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate'
 47. Setup Transfers
 48. Hold Transfers
 49. Recovery Transfers
 50. Removal Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths Summary
 54. Clock Status Summary
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Unconstrained Input Ports
 58. Unconstrained Output Ports
 59. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; cronometro_final                                    ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM240T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------+
; Clock Name                                                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                          ;
+------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------+
; CLK_50MHz                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50MHz }                                                                    ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate }             ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate }            ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate }               ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate }              ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate }             ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate }            ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate }               ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate }              ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate }             ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate }            ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate }               ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate }              ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate } ;
; divider:U1_Div_1Hz|temp                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divider:U1_Div_1Hz|temp }                                                      ;
; divider:U2_Div_100Hz|temp                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divider:U2_Div_100Hz|temp }                                                    ;
+------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                            ;
+------------+-----------------+-------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                        ; Note ;
+------------+-----------------+-------------------------------------------------------------------+------+
; 83.84 MHz  ; 83.84 MHz       ; CLK_50MHz                                                         ;      ;
; 312.01 MHz ; 312.01 MHz      ; divider:U2_Div_100Hz|temp                                         ;      ;
; 443.46 MHz ; 443.46 MHz      ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ;      ;
; 448.43 MHz ; 448.43 MHz      ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate    ;      ;
; 455.79 MHz ; 455.79 MHz      ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate  ;      ;
; 456.0 MHz  ; 456.0 MHz       ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate   ;      ;
+------------+-----------------+-------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                          ;
+------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                        ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------+---------+---------------+
; CLK_50MHz                                                                    ; -10.927 ; -343.537      ;
; divider:U2_Div_100Hz|temp                                                    ; -2.205  ; -20.344       ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate            ; -1.255  ; -1.255        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate               ; -1.230  ; -1.230        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate             ; -1.194  ; -1.194        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate              ; -1.193  ; -1.193        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate              ; 0.469   ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate               ; 0.819   ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate            ; 0.838   ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate            ; 0.861   ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate               ; 0.865   ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate              ; 0.888   ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate             ; 1.481   ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate             ; 1.505   ; 0.000         ;
; divider:U1_Div_1Hz|temp                                                      ; 2.617   ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; 3.235   ; 0.000         ;
+------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                          ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; -4.597 ; -7.886        ;
; divider:U1_Div_1Hz|temp                                                      ; -3.090 ; -5.761        ;
; CLK_50MHz                                                                    ; -2.110 ; -4.106        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate             ; -1.559 ; -1.559        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate             ; -1.535 ; -1.535        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate              ; -0.942 ; -0.942        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate               ; -0.919 ; -0.919        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate            ; -0.915 ; -0.915        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate            ; -0.892 ; -0.892        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate               ; -0.873 ; -0.873        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate              ; -0.523 ; -0.523        ;
; divider:U2_Div_100Hz|temp                                                    ; 1.435  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate              ; 1.639  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate             ; 1.640  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate               ; 1.676  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate            ; 1.701  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Recovery Summary                                                                           ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; -0.786 ; -0.786        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; 0.139  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Removal Summary                                                                            ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; -0.193 ; -0.193        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; 0.732  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                           ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CLK_50MHz                                                                    ; -3.000 ; -3.000        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate            ; 0.234  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate             ; 0.234  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate              ; 0.234  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate               ; 0.234  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate            ; 0.234  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate             ; 0.234  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate              ; 0.234  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate               ; 0.234  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate            ; 0.234  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate             ; 0.234  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate              ; 0.234  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate               ; 0.234  ; 0.000         ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; 0.234  ; 0.000         ;
; divider:U1_Div_1Hz|temp                                                      ; 0.234  ; 0.000         ;
; divider:U2_Div_100Hz|temp                                                    ; 0.234  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLK_50MHz'                                                                                                                                        ;
+---------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.927 ; divider:U1_Div_1Hz|\P_div:count[6]  ; divider:U1_Div_1Hz|\P_div:count[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.594     ;
; -10.924 ; divider:U1_Div_1Hz|\P_div:count[6]  ; divider:U1_Div_1Hz|\P_div:count[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.591     ;
; -10.922 ; divider:U1_Div_1Hz|\P_div:count[8]  ; divider:U1_Div_1Hz|\P_div:count[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.589     ;
; -10.920 ; divider:U1_Div_1Hz|\P_div:count[6]  ; divider:U1_Div_1Hz|temp             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.587     ;
; -10.919 ; divider:U1_Div_1Hz|\P_div:count[8]  ; divider:U1_Div_1Hz|\P_div:count[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.586     ;
; -10.915 ; divider:U1_Div_1Hz|\P_div:count[8]  ; divider:U1_Div_1Hz|temp             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.582     ;
; -10.911 ; divider:U1_Div_1Hz|\P_div:count[3]  ; divider:U1_Div_1Hz|\P_div:count[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.578     ;
; -10.908 ; divider:U1_Div_1Hz|\P_div:count[3]  ; divider:U1_Div_1Hz|\P_div:count[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.575     ;
; -10.904 ; divider:U1_Div_1Hz|\P_div:count[3]  ; divider:U1_Div_1Hz|temp             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.571     ;
; -10.873 ; divider:U1_Div_1Hz|\P_div:count[9]  ; divider:U1_Div_1Hz|\P_div:count[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.540     ;
; -10.871 ; divider:U1_Div_1Hz|\P_div:count[0]  ; divider:U1_Div_1Hz|\P_div:count[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.538     ;
; -10.870 ; divider:U1_Div_1Hz|\P_div:count[9]  ; divider:U1_Div_1Hz|\P_div:count[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.537     ;
; -10.868 ; divider:U1_Div_1Hz|\P_div:count[0]  ; divider:U1_Div_1Hz|\P_div:count[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.535     ;
; -10.866 ; divider:U1_Div_1Hz|\P_div:count[9]  ; divider:U1_Div_1Hz|temp             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.533     ;
; -10.864 ; divider:U1_Div_1Hz|\P_div:count[0]  ; divider:U1_Div_1Hz|temp             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.531     ;
; -10.803 ; divider:U1_Div_1Hz|\P_div:count[2]  ; divider:U1_Div_1Hz|\P_div:count[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.470     ;
; -10.800 ; divider:U1_Div_1Hz|\P_div:count[2]  ; divider:U1_Div_1Hz|\P_div:count[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.467     ;
; -10.796 ; divider:U1_Div_1Hz|\P_div:count[2]  ; divider:U1_Div_1Hz|temp             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.463     ;
; -10.745 ; divider:U1_Div_1Hz|\P_div:count[4]  ; divider:U1_Div_1Hz|\P_div:count[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.412     ;
; -10.742 ; divider:U1_Div_1Hz|\P_div:count[4]  ; divider:U1_Div_1Hz|\P_div:count[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.409     ;
; -10.738 ; divider:U1_Div_1Hz|\P_div:count[4]  ; divider:U1_Div_1Hz|temp             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.405     ;
; -10.616 ; divider:U1_Div_1Hz|\P_div:count[10] ; divider:U1_Div_1Hz|\P_div:count[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.283     ;
; -10.613 ; divider:U1_Div_1Hz|\P_div:count[7]  ; divider:U1_Div_1Hz|\P_div:count[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.280     ;
; -10.613 ; divider:U1_Div_1Hz|\P_div:count[10] ; divider:U1_Div_1Hz|\P_div:count[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.280     ;
; -10.610 ; divider:U1_Div_1Hz|\P_div:count[7]  ; divider:U1_Div_1Hz|\P_div:count[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.277     ;
; -10.609 ; divider:U1_Div_1Hz|\P_div:count[10] ; divider:U1_Div_1Hz|temp             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.276     ;
; -10.606 ; divider:U1_Div_1Hz|\P_div:count[7]  ; divider:U1_Div_1Hz|temp             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.273     ;
; -10.595 ; divider:U1_Div_1Hz|\P_div:count[6]  ; divider:U1_Div_1Hz|\P_div:count[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.262     ;
; -10.595 ; divider:U1_Div_1Hz|\P_div:count[6]  ; divider:U1_Div_1Hz|\P_div:count[21] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.262     ;
; -10.594 ; divider:U1_Div_1Hz|\P_div:count[6]  ; divider:U1_Div_1Hz|\P_div:count[16] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.261     ;
; -10.593 ; divider:U1_Div_1Hz|\P_div:count[6]  ; divider:U1_Div_1Hz|\P_div:count[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.260     ;
; -10.591 ; divider:U1_Div_1Hz|\P_div:count[6]  ; divider:U1_Div_1Hz|\P_div:count[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.258     ;
; -10.590 ; divider:U1_Div_1Hz|\P_div:count[8]  ; divider:U1_Div_1Hz|\P_div:count[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.257     ;
; -10.590 ; divider:U1_Div_1Hz|\P_div:count[8]  ; divider:U1_Div_1Hz|\P_div:count[21] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.257     ;
; -10.589 ; divider:U1_Div_1Hz|\P_div:count[8]  ; divider:U1_Div_1Hz|\P_div:count[16] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.256     ;
; -10.588 ; divider:U1_Div_1Hz|\P_div:count[8]  ; divider:U1_Div_1Hz|\P_div:count[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.255     ;
; -10.586 ; divider:U1_Div_1Hz|\P_div:count[8]  ; divider:U1_Div_1Hz|\P_div:count[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.253     ;
; -10.582 ; divider:U1_Div_1Hz|\P_div:count[12] ; divider:U1_Div_1Hz|\P_div:count[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.249     ;
; -10.580 ; divider:U1_Div_1Hz|\P_div:count[6]  ; divider:U1_Div_1Hz|\P_div:count[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.247     ;
; -10.580 ; divider:U1_Div_1Hz|\P_div:count[1]  ; divider:U1_Div_1Hz|\P_div:count[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.247     ;
; -10.579 ; divider:U1_Div_1Hz|\P_div:count[12] ; divider:U1_Div_1Hz|\P_div:count[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.246     ;
; -10.579 ; divider:U1_Div_1Hz|\P_div:count[3]  ; divider:U1_Div_1Hz|\P_div:count[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.246     ;
; -10.579 ; divider:U1_Div_1Hz|\P_div:count[3]  ; divider:U1_Div_1Hz|\P_div:count[21] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.246     ;
; -10.578 ; divider:U1_Div_1Hz|\P_div:count[3]  ; divider:U1_Div_1Hz|\P_div:count[16] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.245     ;
; -10.577 ; divider:U1_Div_1Hz|\P_div:count[6]  ; divider:U1_Div_1Hz|\P_div:count[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.244     ;
; -10.577 ; divider:U1_Div_1Hz|\P_div:count[1]  ; divider:U1_Div_1Hz|\P_div:count[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.244     ;
; -10.577 ; divider:U1_Div_1Hz|\P_div:count[3]  ; divider:U1_Div_1Hz|\P_div:count[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.244     ;
; -10.575 ; divider:U1_Div_1Hz|\P_div:count[12] ; divider:U1_Div_1Hz|temp             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.242     ;
; -10.575 ; divider:U1_Div_1Hz|\P_div:count[3]  ; divider:U1_Div_1Hz|\P_div:count[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.242     ;
; -10.575 ; divider:U1_Div_1Hz|\P_div:count[8]  ; divider:U1_Div_1Hz|\P_div:count[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.242     ;
; -10.573 ; divider:U1_Div_1Hz|\P_div:count[1]  ; divider:U1_Div_1Hz|temp             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.240     ;
; -10.572 ; divider:U1_Div_1Hz|\P_div:count[8]  ; divider:U1_Div_1Hz|\P_div:count[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.239     ;
; -10.571 ; divider:U1_Div_1Hz|\P_div:count[6]  ; divider:U1_Div_1Hz|\P_div:count[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.238     ;
; -10.566 ; divider:U1_Div_1Hz|\P_div:count[8]  ; divider:U1_Div_1Hz|\P_div:count[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.233     ;
; -10.564 ; divider:U1_Div_1Hz|\P_div:count[3]  ; divider:U1_Div_1Hz|\P_div:count[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.231     ;
; -10.561 ; divider:U1_Div_1Hz|\P_div:count[3]  ; divider:U1_Div_1Hz|\P_div:count[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.228     ;
; -10.559 ; divider:U1_Div_1Hz|\P_div:count[11] ; divider:U1_Div_1Hz|\P_div:count[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.226     ;
; -10.556 ; divider:U1_Div_1Hz|\P_div:count[11] ; divider:U1_Div_1Hz|\P_div:count[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.223     ;
; -10.555 ; divider:U1_Div_1Hz|\P_div:count[3]  ; divider:U1_Div_1Hz|\P_div:count[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.222     ;
; -10.552 ; divider:U1_Div_1Hz|\P_div:count[11] ; divider:U1_Div_1Hz|temp             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.219     ;
; -10.541 ; divider:U1_Div_1Hz|\P_div:count[9]  ; divider:U1_Div_1Hz|\P_div:count[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.208     ;
; -10.541 ; divider:U1_Div_1Hz|\P_div:count[9]  ; divider:U1_Div_1Hz|\P_div:count[21] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.208     ;
; -10.540 ; divider:U1_Div_1Hz|\P_div:count[9]  ; divider:U1_Div_1Hz|\P_div:count[16] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.207     ;
; -10.539 ; divider:U1_Div_1Hz|\P_div:count[0]  ; divider:U1_Div_1Hz|\P_div:count[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.206     ;
; -10.539 ; divider:U1_Div_1Hz|\P_div:count[0]  ; divider:U1_Div_1Hz|\P_div:count[21] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.206     ;
; -10.539 ; divider:U1_Div_1Hz|\P_div:count[9]  ; divider:U1_Div_1Hz|\P_div:count[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.206     ;
; -10.538 ; divider:U1_Div_1Hz|\P_div:count[0]  ; divider:U1_Div_1Hz|\P_div:count[16] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.205     ;
; -10.537 ; divider:U1_Div_1Hz|\P_div:count[0]  ; divider:U1_Div_1Hz|\P_div:count[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.204     ;
; -10.537 ; divider:U1_Div_1Hz|\P_div:count[9]  ; divider:U1_Div_1Hz|\P_div:count[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.204     ;
; -10.535 ; divider:U1_Div_1Hz|\P_div:count[0]  ; divider:U1_Div_1Hz|\P_div:count[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.202     ;
; -10.526 ; divider:U1_Div_1Hz|\P_div:count[9]  ; divider:U1_Div_1Hz|\P_div:count[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.193     ;
; -10.524 ; divider:U1_Div_1Hz|\P_div:count[0]  ; divider:U1_Div_1Hz|\P_div:count[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.191     ;
; -10.523 ; divider:U1_Div_1Hz|\P_div:count[9]  ; divider:U1_Div_1Hz|\P_div:count[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.190     ;
; -10.521 ; divider:U1_Div_1Hz|\P_div:count[0]  ; divider:U1_Div_1Hz|\P_div:count[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.188     ;
; -10.517 ; divider:U1_Div_1Hz|\P_div:count[9]  ; divider:U1_Div_1Hz|\P_div:count[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.184     ;
; -10.515 ; divider:U1_Div_1Hz|\P_div:count[0]  ; divider:U1_Div_1Hz|\P_div:count[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.182     ;
; -10.471 ; divider:U1_Div_1Hz|\P_div:count[2]  ; divider:U1_Div_1Hz|\P_div:count[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.138     ;
; -10.471 ; divider:U1_Div_1Hz|\P_div:count[2]  ; divider:U1_Div_1Hz|\P_div:count[21] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.138     ;
; -10.470 ; divider:U1_Div_1Hz|\P_div:count[2]  ; divider:U1_Div_1Hz|\P_div:count[16] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.137     ;
; -10.469 ; divider:U1_Div_1Hz|\P_div:count[2]  ; divider:U1_Div_1Hz|\P_div:count[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.136     ;
; -10.467 ; divider:U1_Div_1Hz|\P_div:count[2]  ; divider:U1_Div_1Hz|\P_div:count[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.134     ;
; -10.456 ; divider:U1_Div_1Hz|\P_div:count[2]  ; divider:U1_Div_1Hz|\P_div:count[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.123     ;
; -10.453 ; divider:U1_Div_1Hz|\P_div:count[2]  ; divider:U1_Div_1Hz|\P_div:count[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.120     ;
; -10.447 ; divider:U1_Div_1Hz|\P_div:count[2]  ; divider:U1_Div_1Hz|\P_div:count[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.114     ;
; -10.428 ; divider:U1_Div_1Hz|\P_div:count[5]  ; divider:U1_Div_1Hz|\P_div:count[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.095     ;
; -10.425 ; divider:U1_Div_1Hz|\P_div:count[5]  ; divider:U1_Div_1Hz|\P_div:count[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.092     ;
; -10.421 ; divider:U1_Div_1Hz|\P_div:count[5]  ; divider:U1_Div_1Hz|temp             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.088     ;
; -10.413 ; divider:U1_Div_1Hz|\P_div:count[4]  ; divider:U1_Div_1Hz|\P_div:count[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.080     ;
; -10.413 ; divider:U1_Div_1Hz|\P_div:count[4]  ; divider:U1_Div_1Hz|\P_div:count[21] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.080     ;
; -10.412 ; divider:U1_Div_1Hz|\P_div:count[4]  ; divider:U1_Div_1Hz|\P_div:count[16] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.079     ;
; -10.411 ; divider:U1_Div_1Hz|\P_div:count[4]  ; divider:U1_Div_1Hz|\P_div:count[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.078     ;
; -10.409 ; divider:U1_Div_1Hz|\P_div:count[4]  ; divider:U1_Div_1Hz|\P_div:count[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.076     ;
; -10.398 ; divider:U1_Div_1Hz|\P_div:count[4]  ; divider:U1_Div_1Hz|\P_div:count[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.065     ;
; -10.395 ; divider:U1_Div_1Hz|\P_div:count[4]  ; divider:U1_Div_1Hz|\P_div:count[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.062     ;
; -10.389 ; divider:U1_Div_1Hz|\P_div:count[4]  ; divider:U1_Div_1Hz|\P_div:count[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.056     ;
; -10.378 ; divider:U1_Div_1Hz|\P_div:count[13] ; divider:U1_Div_1Hz|\P_div:count[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.045     ;
; -10.375 ; divider:U1_Div_1Hz|\P_div:count[13] ; divider:U1_Div_1Hz|\P_div:count[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.042     ;
; -10.371 ; divider:U1_Div_1Hz|\P_div:count[13] ; divider:U1_Div_1Hz|temp             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.038     ;
; -10.287 ; divider:U1_Div_1Hz|\P_div:count[14] ; divider:U1_Div_1Hz|\P_div:count[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.954     ;
; -10.284 ; divider:U1_Div_1Hz|\P_div:count[10] ; divider:U1_Div_1Hz|\P_div:count[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 10.951     ;
+---------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divider:U2_Div_100Hz|temp'                                                                                                                                                                ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -2.205 ; debounce_v1:U5_Debounce_UD|result          ; debounce_v1:U5_Debounce_UD|result          ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.872      ;
; -2.122 ; debounce_v1:U3_Debounce_SST|counter_out[0] ; debounce_v1:U3_Debounce_SST|result         ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.789      ;
; -2.112 ; debounce_v1:U4_Debounce_Z|counter_out[1]   ; debounce_v1:U4_Debounce_Z|result           ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.779      ;
; -2.108 ; debounce_v1:U5_Debounce_UD|counter_out[1]  ; debounce_v1:U5_Debounce_UD|result          ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.775      ;
; -1.819 ; debounce_v1:U4_Debounce_Z|counter_out[1]   ; debounce_v1:U4_Debounce_Z|counter_out[0]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.486      ;
; -1.817 ; debounce_v1:U4_Debounce_Z|counter_out[1]   ; debounce_v1:U4_Debounce_Z|counter_out[1]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.484      ;
; -1.816 ; debounce_v1:U3_Debounce_SST|flipflops[1]   ; debounce_v1:U3_Debounce_SST|counter_out[1] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.483      ;
; -1.816 ; debounce_v1:U5_Debounce_UD|counter_out[1]  ; debounce_v1:U5_Debounce_UD|counter_out[0]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.483      ;
; -1.815 ; debounce_v1:U3_Debounce_SST|counter_out[1] ; debounce_v1:U3_Debounce_SST|counter_out[0] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.482      ;
; -1.805 ; debounce_v1:U5_Debounce_UD|counter_out[1]  ; debounce_v1:U5_Debounce_UD|counter_out[1]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.472      ;
; -1.793 ; debounce_v1:U4_Debounce_Z|result           ; debounce_v1:U4_Debounce_Z|result           ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.460      ;
; -1.793 ; debounce_v1:U3_Debounce_SST|result         ; debounce_v1:U3_Debounce_SST|result         ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.460      ;
; -1.774 ; debounce_v1:U4_Debounce_Z|counter_out[0]   ; debounce_v1:U4_Debounce_Z|result           ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.441      ;
; -1.754 ; debounce_v1:U3_Debounce_SST|counter_out[1] ; debounce_v1:U3_Debounce_SST|result         ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.421      ;
; -1.745 ; debounce_v1:U3_Debounce_SST|flipflops[0]   ; debounce_v1:U3_Debounce_SST|counter_out[0] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.412      ;
; -1.745 ; debounce_v1:U5_Debounce_UD|flipflops[0]    ; debounce_v1:U5_Debounce_UD|counter_out[0]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.412      ;
; -1.742 ; debounce_v1:U5_Debounce_UD|flipflops[0]    ; debounce_v1:U5_Debounce_UD|result          ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.409      ;
; -1.739 ; debounce_v1:U5_Debounce_UD|counter_out[0]  ; debounce_v1:U5_Debounce_UD|result          ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.406      ;
; -1.732 ; debounce_v1:U5_Debounce_UD|flipflops[1]    ; debounce_v1:U5_Debounce_UD|counter_out[1]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.399      ;
; -1.731 ; debounce_v1:U3_Debounce_SST|flipflops[0]   ; debounce_v1:U3_Debounce_SST|result         ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.398      ;
; -1.730 ; debounce_v1:U4_Debounce_Z|flipflops[1]     ; debounce_v1:U4_Debounce_Z|counter_out[0]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.397      ;
; -1.727 ; debounce_v1:U4_Debounce_Z|flipflops[1]     ; debounce_v1:U4_Debounce_Z|counter_out[1]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.394      ;
; -1.725 ; debounce_v1:U4_Debounce_Z|flipflops[1]     ; debounce_v1:U4_Debounce_Z|result           ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.392      ;
; -1.720 ; debounce_v1:U3_Debounce_SST|counter_out[0] ; debounce_v1:U3_Debounce_SST|counter_out[1] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.387      ;
; -1.596 ; debounce_v1:U3_Debounce_SST|counter_out[0] ; debounce_v1:U3_Debounce_SST|counter_out[0] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.263      ;
; -1.547 ; debounce_v1:U5_Debounce_UD|flipflops[0]    ; debounce_v1:U5_Debounce_UD|counter_out[1]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.214      ;
; -1.533 ; debounce_v1:U3_Debounce_SST|flipflops[0]   ; debounce_v1:U3_Debounce_SST|counter_out[1] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.200      ;
; -1.533 ; debounce_v1:U5_Debounce_UD|flipflops[1]    ; debounce_v1:U5_Debounce_UD|result          ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.200      ;
; -1.532 ; debounce_v1:U5_Debounce_UD|flipflops[1]    ; debounce_v1:U5_Debounce_UD|counter_out[0]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.199      ;
; -1.519 ; debounce_v1:U4_Debounce_Z|flipflops[0]     ; debounce_v1:U4_Debounce_Z|counter_out[0]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.186      ;
; -1.517 ; debounce_v1:U4_Debounce_Z|flipflops[0]     ; debounce_v1:U4_Debounce_Z|counter_out[1]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.184      ;
; -1.509 ; debounce_v1:U4_Debounce_Z|flipflops[0]     ; debounce_v1:U4_Debounce_Z|result           ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.176      ;
; -1.507 ; debounce_v1:U3_Debounce_SST|flipflops[1]   ; debounce_v1:U3_Debounce_SST|result         ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.174      ;
; -1.504 ; debounce_v1:U3_Debounce_SST|flipflops[1]   ; debounce_v1:U3_Debounce_SST|counter_out[0] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 2.171      ;
; -1.262 ; debounce_v1:U4_Debounce_Z|counter_out[0]   ; debounce_v1:U4_Debounce_Z|counter_out[1]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 1.929      ;
; -1.255 ; debounce_v1:U4_Debounce_Z|counter_out[0]   ; debounce_v1:U4_Debounce_Z|counter_out[0]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 1.922      ;
; -1.242 ; debounce_v1:U3_Debounce_SST|counter_out[1] ; debounce_v1:U3_Debounce_SST|counter_out[1] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 1.909      ;
; -1.240 ; debounce_v1:U5_Debounce_UD|counter_out[0]  ; debounce_v1:U5_Debounce_UD|counter_out[1]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 1.907      ;
; -1.233 ; debounce_v1:U5_Debounce_UD|counter_out[0]  ; debounce_v1:U5_Debounce_UD|counter_out[0]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 1.900      ;
; -1.021 ; debounce_v1:U5_Debounce_UD|flipflops[0]    ; debounce_v1:U5_Debounce_UD|flipflops[1]    ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 1.688      ;
; -1.007 ; debounce_v1:U3_Debounce_SST|flipflops[0]   ; debounce_v1:U3_Debounce_SST|flipflops[1]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 1.674      ;
; -0.989 ; debounce_v1:U4_Debounce_Z|flipflops[0]     ; debounce_v1:U4_Debounce_Z|flipflops[1]     ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 1.000        ; 0.000      ; 1.656      ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate'                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -1.255 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; 1.000        ; 0.000      ; 1.922      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate'                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.230 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; 1.000        ; 0.000      ; 1.897      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.194 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; 1.000        ; 0.000      ; 1.861      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate'                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -1.193 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; 1.000        ; 0.000      ; 1.860      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate'                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.469 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate ; 0.500        ; 1.787      ; 1.861      ;
; 0.969 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate ; 1.000        ; 1.787      ; 1.861      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.819 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; 0.500        ; 2.179      ; 1.903      ;
; 1.319 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; 1.000        ; 2.179      ; 1.903      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate'                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.838 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; 0.500        ; 2.231      ; 1.936      ;
; 1.338 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; 1.000        ; 2.231      ; 1.936      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate'                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.861 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; 0.500        ; 2.208      ; 1.890      ;
; 1.361 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; 1.000        ; 2.208      ; 1.890      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.865 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate ; 0.500        ; 2.221      ; 1.899      ;
; 1.365 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate ; 1.000        ; 2.221      ; 1.899      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate'                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.888 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; 0.500        ; 2.223      ; 1.878      ;
; 1.388 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; 1.000        ; 2.223      ; 1.878      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 1.481 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; 0.500        ; 2.880      ; 1.942      ;
; 1.981 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; 1.000        ; 2.880      ; 1.942      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 1.505 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; 0.500        ; 2.823      ; 1.861      ;
; 2.005 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; 1.000        ; 2.823      ; 1.861      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divider:U1_Div_1Hz|temp'                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------+--------------+------------+------------+
; 2.617 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate   ; divider:U1_Div_1Hz|temp ; 0.500        ; 4.210      ; 2.136      ;
; 3.036 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; divider:U1_Div_1Hz|temp ; 0.500        ; 4.613      ; 2.120      ;
; 3.117 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate   ; divider:U1_Div_1Hz|temp ; 1.000        ; 4.210      ; 2.136      ;
; 3.536 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; divider:U1_Div_1Hz|temp ; 1.000        ; 4.613      ; 2.120      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 3.235 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; 0.500        ; 4.572      ; 1.880      ;
; 3.735 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; 1.000        ; 4.572      ; 1.880      ;
; 4.543 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; 0.500        ; 6.128      ; 2.128      ;
; 5.043 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; 1.000        ; 6.128      ; 2.128      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate'                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -4.597 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; 0.000        ; 6.128      ; 2.128      ;
; -4.097 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; -0.500       ; 6.128      ; 2.128      ;
; -3.289 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; 0.000        ; 4.572      ; 1.880      ;
; -2.789 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; -0.500       ; 4.572      ; 1.880      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divider:U1_Div_1Hz|temp'                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------+--------------+------------+------------+
; -3.090 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; divider:U1_Div_1Hz|temp ; 0.000        ; 4.613      ; 2.120      ;
; -2.671 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate   ; divider:U1_Div_1Hz|temp ; 0.000        ; 4.210      ; 2.136      ;
; -2.590 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; divider:U1_Div_1Hz|temp ; -0.500       ; 4.613      ; 2.120      ;
; -2.171 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate   ; divider:U1_Div_1Hz|temp ; -0.500       ; 4.210      ; 2.136      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLK_50MHz'                                                                                                                                                         ;
+--------+---------------------------------------+---------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -2.110 ; divider:U1_Div_1Hz|temp               ; divider:U1_Div_1Hz|temp               ; divider:U1_Div_1Hz|temp   ; CLK_50MHz   ; 0.000        ; 3.841      ; 2.328      ;
; -1.996 ; divider:U2_Div_100Hz|temp             ; divider:U2_Div_100Hz|temp             ; divider:U2_Div_100Hz|temp ; CLK_50MHz   ; 0.000        ; 3.841      ; 2.442      ;
; -1.610 ; divider:U1_Div_1Hz|temp               ; divider:U1_Div_1Hz|temp               ; divider:U1_Div_1Hz|temp   ; CLK_50MHz   ; -0.500       ; 3.841      ; 2.328      ;
; -1.496 ; divider:U2_Div_100Hz|temp             ; divider:U2_Div_100Hz|temp             ; divider:U2_Div_100Hz|temp ; CLK_50MHz   ; -0.500       ; 3.841      ; 2.442      ;
; 3.091  ; divider:U2_Div_100Hz|\P_div:count[2]  ; divider:U2_Div_100Hz|\P_div:count[2]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.312      ;
; 3.705  ; divider:U2_Div_100Hz|\P_div:count[10] ; divider:U2_Div_100Hz|\P_div:count[10] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.926      ;
; 3.786  ; divider:U2_Div_100Hz|\P_div:count[8]  ; divider:U2_Div_100Hz|\P_div:count[8]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.007      ;
; 3.838  ; divider:U1_Div_1Hz|\P_div:count[7]    ; divider:U1_Div_1Hz|\P_div:count[7]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.059      ;
; 3.885  ; divider:U1_Div_1Hz|\P_div:count[3]    ; divider:U1_Div_1Hz|\P_div:count[3]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.106      ;
; 3.909  ; divider:U2_Div_100Hz|\P_div:count[13] ; divider:U2_Div_100Hz|\P_div:count[13] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.130      ;
; 3.911  ; divider:U2_Div_100Hz|\P_div:count[3]  ; divider:U2_Div_100Hz|\P_div:count[3]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.132      ;
; 3.919  ; divider:U1_Div_1Hz|\P_div:count[1]    ; divider:U1_Div_1Hz|\P_div:count[1]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.140      ;
; 3.959  ; divider:U1_Div_1Hz|\P_div:count[5]    ; divider:U1_Div_1Hz|\P_div:count[5]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.180      ;
; 3.967  ; divider:U1_Div_1Hz|\P_div:count[2]    ; divider:U1_Div_1Hz|\P_div:count[2]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.188      ;
; 4.057  ; divider:U2_Div_100Hz|\P_div:count[11] ; divider:U2_Div_100Hz|\P_div:count[11] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.278      ;
; 4.083  ; divider:U1_Div_1Hz|\P_div:count[4]    ; divider:U1_Div_1Hz|\P_div:count[4]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.304      ;
; 4.096  ; divider:U2_Div_100Hz|\P_div:count[9]  ; divider:U2_Div_100Hz|\P_div:count[9]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.317      ;
; 4.337  ; divider:U2_Div_100Hz|\P_div:count[2]  ; divider:U2_Div_100Hz|\P_div:count[3]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.558      ;
; 4.492  ; divider:U2_Div_100Hz|\P_div:count[2]  ; divider:U2_Div_100Hz|\P_div:count[8]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.713      ;
; 4.518  ; divider:U1_Div_1Hz|\P_div:count[2]    ; divider:U1_Div_1Hz|\P_div:count[3]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.739      ;
; 4.575  ; divider:U1_Div_1Hz|\P_div:count[0]    ; divider:U1_Div_1Hz|\P_div:count[0]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.796      ;
; 4.683  ; divider:U2_Div_100Hz|\P_div:count[9]  ; divider:U2_Div_100Hz|\P_div:count[10] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.904      ;
; 4.699  ; divider:U2_Div_100Hz|\P_div:count[5]  ; divider:U2_Div_100Hz|\P_div:count[5]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.920      ;
; 4.756  ; divider:U2_Div_100Hz|\P_div:count[10] ; divider:U2_Div_100Hz|\P_div:count[11] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.977      ;
; 4.832  ; divider:U2_Div_100Hz|\P_div:count[3]  ; divider:U2_Div_100Hz|\P_div:count[8]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.053      ;
; 4.855  ; divider:U1_Div_1Hz|\P_div:count[15]   ; divider:U1_Div_1Hz|\P_div:count[15]   ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.076      ;
; 4.870  ; divider:U1_Div_1Hz|\P_div:count[2]    ; divider:U1_Div_1Hz|\P_div:count[4]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.091      ;
; 4.889  ; divider:U1_Div_1Hz|\P_div:count[1]    ; divider:U1_Div_1Hz|\P_div:count[3]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.110      ;
; 4.952  ; divider:U2_Div_100Hz|\P_div:count[10] ; divider:U2_Div_100Hz|\P_div:count[13] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.173      ;
; 4.958  ; divider:U2_Div_100Hz|\P_div:count[2]  ; divider:U2_Div_100Hz|\P_div:count[5]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.179      ;
; 4.959  ; divider:U1_Div_1Hz|\P_div:count[4]    ; divider:U1_Div_1Hz|\P_div:count[5]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.180      ;
; 4.962  ; divider:U1_Div_1Hz|\P_div:count[0]    ; divider:U1_Div_1Hz|\P_div:count[1]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.183      ;
; 4.989  ; divider:U1_Div_1Hz|\P_div:count[3]    ; divider:U1_Div_1Hz|\P_div:count[4]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.210      ;
; 4.992  ; divider:U1_Div_1Hz|\P_div:count[10]   ; divider:U1_Div_1Hz|\P_div:count[10]   ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.213      ;
; 4.994  ; divider:U1_Div_1Hz|\P_div:count[2]    ; divider:U1_Div_1Hz|\P_div:count[5]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.215      ;
; 5.005  ; divider:U2_Div_100Hz|\P_div:count[11] ; divider:U2_Div_100Hz|\P_div:count[13] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.226      ;
; 5.038  ; divider:U2_Div_100Hz|\P_div:count[9]  ; divider:U2_Div_100Hz|\P_div:count[11] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.259      ;
; 5.039  ; divider:U1_Div_1Hz|\P_div:count[9]    ; divider:U1_Div_1Hz|\P_div:count[9]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.260      ;
; 5.085  ; divider:U2_Div_100Hz|\P_div:count[6]  ; divider:U2_Div_100Hz|\P_div:count[6]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.306      ;
; 5.106  ; divider:U2_Div_100Hz|\P_div:count[2]  ; divider:U2_Div_100Hz|\P_div:count[10] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.327      ;
; 5.109  ; divider:U2_Div_100Hz|\P_div:count[7]  ; divider:U2_Div_100Hz|\P_div:count[8]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.330      ;
; 5.113  ; divider:U1_Div_1Hz|\P_div:count[3]    ; divider:U1_Div_1Hz|\P_div:count[5]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.334      ;
; 5.130  ; divider:U1_Div_1Hz|\P_div:count[1]    ; divider:U1_Div_1Hz|\P_div:count[4]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.351      ;
; 5.142  ; divider:U1_Div_1Hz|\P_div:count[0]    ; divider:U2_Div_100Hz|\P_div:count[2]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.363      ;
; 5.143  ; divider:U1_Div_1Hz|\P_div:count[1]    ; divider:U1_Div_1Hz|\P_div:count[5]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.364      ;
; 5.145  ; divider:U1_Div_1Hz|\P_div:count[1]    ; divider:U1_Div_1Hz|\P_div:count[2]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.366      ;
; 5.166  ; divider:U1_Div_1Hz|\P_div:count[0]    ; divider:U1_Div_1Hz|\P_div:count[3]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.387      ;
; 5.176  ; divider:U2_Div_100Hz|\P_div:count[2]  ; divider:U2_Div_100Hz|\P_div:count[6]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.397      ;
; 5.198  ; divider:U1_Div_1Hz|\P_div:count[1]    ; divider:U2_Div_100Hz|\P_div:count[2]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.419      ;
; 5.234  ; divider:U2_Div_100Hz|\P_div:count[9]  ; divider:U2_Div_100Hz|\P_div:count[13] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.455      ;
; 5.262  ; divider:U2_Div_100Hz|\P_div:count[5]  ; divider:U2_Div_100Hz|\P_div:count[8]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.483      ;
; 5.273  ; divider:U1_Div_1Hz|\P_div:count[23]   ; divider:U1_Div_1Hz|\P_div:count[23]   ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.494      ;
; 5.298  ; divider:U2_Div_100Hz|\P_div:count[3]  ; divider:U2_Div_100Hz|\P_div:count[5]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.519      ;
; 5.317  ; divider:U1_Div_1Hz|\P_div:count[8]    ; divider:U1_Div_1Hz|\P_div:count[8]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.538      ;
; 5.319  ; divider:U1_Div_1Hz|\P_div:count[5]    ; divider:U1_Div_1Hz|\P_div:count[7]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.540      ;
; 5.319  ; divider:U2_Div_100Hz|\P_div:count[6]  ; divider:U2_Div_100Hz|\P_div:count[8]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.540      ;
; 5.324  ; divider:U2_Div_100Hz|\P_div:count[2]  ; divider:U2_Div_100Hz|\P_div:count[13] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.545      ;
; 5.346  ; divider:U2_Div_100Hz|\P_div:count[12] ; divider:U2_Div_100Hz|\P_div:count[13] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.567      ;
; 5.350  ; divider:U2_Div_100Hz|\P_div:count[2]  ; divider:U2_Div_100Hz|\P_div:count[11] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.571      ;
; 5.355  ; divider:U2_Div_100Hz|\P_div:count[4]  ; divider:U2_Div_100Hz|\P_div:count[8]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.576      ;
; 5.356  ; divider:U2_Div_100Hz|\P_div:count[8]  ; divider:U2_Div_100Hz|\P_div:count[10] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.577      ;
; 5.357  ; divider:U1_Div_1Hz|\P_div:count[20]   ; divider:U1_Div_1Hz|\P_div:count[20]   ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.578      ;
; 5.360  ; divider:U1_Div_1Hz|\P_div:count[6]    ; divider:U1_Div_1Hz|\P_div:count[6]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.581      ;
; 5.365  ; divider:U1_Div_1Hz|\P_div:count[19]   ; divider:U1_Div_1Hz|\P_div:count[19]   ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.586      ;
; 5.382  ; divider:U2_Div_100Hz|\P_div:count[2]  ; divider:U2_Div_100Hz|\P_div:count[9]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.603      ;
; 5.392  ; divider:U1_Div_1Hz|\P_div:count[11]   ; divider:U1_Div_1Hz|\P_div:count[11]   ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.613      ;
; 5.402  ; divider:U1_Div_1Hz|\P_div:count[21]   ; divider:U1_Div_1Hz|\P_div:count[21]   ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.623      ;
; 5.407  ; divider:U1_Div_1Hz|\P_div:count[0]    ; divider:U1_Div_1Hz|\P_div:count[4]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.628      ;
; 5.420  ; divider:U1_Div_1Hz|\P_div:count[0]    ; divider:U1_Div_1Hz|\P_div:count[5]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.641      ;
; 5.422  ; divider:U1_Div_1Hz|\P_div:count[0]    ; divider:U1_Div_1Hz|\P_div:count[2]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.643      ;
; 5.446  ; divider:U2_Div_100Hz|\P_div:count[3]  ; divider:U2_Div_100Hz|\P_div:count[10] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.667      ;
; 5.450  ; divider:U1_Div_1Hz|\P_div:count[7]    ; divider:U1_Div_1Hz|\P_div:count[9]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.671      ;
; 5.464  ; divider:U1_Div_1Hz|\P_div:count[16]   ; divider:U1_Div_1Hz|\P_div:count[16]   ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.685      ;
; 5.471  ; divider:U1_Div_1Hz|\P_div:count[13]   ; divider:U1_Div_1Hz|\P_div:count[13]   ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.692      ;
; 5.487  ; divider:U1_Div_1Hz|\P_div:count[1]    ; divider:U1_Div_1Hz|\P_div:count[7]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.708      ;
; 5.488  ; divider:U2_Div_100Hz|\P_div:count[4]  ; divider:U2_Div_100Hz|\P_div:count[5]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.709      ;
; 5.502  ; divider:U2_Div_100Hz|\P_div:count[17] ; divider:U2_Div_100Hz|\P_div:count[4]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.723      ;
; 5.504  ; divider:U2_Div_100Hz|\P_div:count[17] ; divider:U2_Div_100Hz|\P_div:count[16] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.725      ;
; 5.506  ; divider:U2_Div_100Hz|\P_div:count[17] ; divider:U2_Div_100Hz|\P_div:count[15] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.727      ;
; 5.507  ; divider:U2_Div_100Hz|\P_div:count[17] ; divider:U2_Div_100Hz|\P_div:count[17] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.728      ;
; 5.507  ; divider:U2_Div_100Hz|\P_div:count[17] ; divider:U2_Div_100Hz|\P_div:count[7]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.728      ;
; 5.507  ; divider:U2_Div_100Hz|\P_div:count[17] ; divider:U2_Div_100Hz|\P_div:count[14] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.728      ;
; 5.510  ; divider:U2_Div_100Hz|\P_div:count[17] ; divider:U2_Div_100Hz|\P_div:count[12] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.731      ;
; 5.516  ; divider:U2_Div_100Hz|\P_div:count[3]  ; divider:U2_Div_100Hz|\P_div:count[6]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.737      ;
; 5.525  ; divider:U1_Div_1Hz|\P_div:count[18]   ; divider:U1_Div_1Hz|\P_div:count[18]   ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.746      ;
; 5.572  ; divider:U2_Div_100Hz|\P_div:count[16] ; divider:U2_Div_100Hz|temp             ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.793      ;
; 5.574  ; divider:U2_Div_100Hz|\P_div:count[8]  ; divider:U2_Div_100Hz|\P_div:count[13] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.795      ;
; 5.600  ; divider:U2_Div_100Hz|\P_div:count[8]  ; divider:U2_Div_100Hz|\P_div:count[11] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.821      ;
; 5.603  ; divider:U1_Div_1Hz|\P_div:count[14]   ; divider:U1_Div_1Hz|\P_div:count[14]   ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.824      ;
; 5.621  ; divider:U1_Div_1Hz|\P_div:count[5]    ; divider:U1_Div_1Hz|\P_div:count[6]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.842      ;
; 5.623  ; divider:U1_Div_1Hz|\P_div:count[4]    ; divider:U1_Div_1Hz|\P_div:count[7]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.844      ;
; 5.632  ; divider:U2_Div_100Hz|\P_div:count[8]  ; divider:U2_Div_100Hz|\P_div:count[9]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.853      ;
; 5.648  ; divider:U1_Div_1Hz|\P_div:count[7]    ; divider:U1_Div_1Hz|\P_div:count[10]   ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.869      ;
; 5.658  ; divider:U1_Div_1Hz|\P_div:count[2]    ; divider:U1_Div_1Hz|\P_div:count[7]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.879      ;
; 5.660  ; divider:U2_Div_100Hz|\P_div:count[7]  ; divider:U2_Div_100Hz|\P_div:count[7]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.881      ;
; 5.664  ; divider:U2_Div_100Hz|\P_div:count[3]  ; divider:U2_Div_100Hz|\P_div:count[13] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.885      ;
; 5.690  ; divider:U2_Div_100Hz|\P_div:count[3]  ; divider:U2_Div_100Hz|\P_div:count[11] ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.911      ;
; 5.691  ; divider:U1_Div_1Hz|\P_div:count[7]    ; divider:U1_Div_1Hz|\P_div:count[8]    ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.912      ;
; 5.692  ; divider:U1_Div_1Hz|\P_div:count[0]    ; divider:U2_Div_100Hz|\P_div:count[3]  ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.913      ;
; 5.717  ; divider:U2_Div_100Hz|\P_div:count[17] ; divider:U2_Div_100Hz|temp             ; CLK_50MHz                 ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.938      ;
+--------+---------------------------------------+---------------------------------------+---------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate'                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.559 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; 0.000        ; 2.823      ; 1.861      ;
; -1.059 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate ; -0.500       ; 2.823      ; 1.861      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate'                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.535 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; 0.000        ; 2.880      ; 1.942      ;
; -1.035 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate ; -0.500       ; 2.880      ; 1.942      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate'                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.942 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; 0.000        ; 2.223      ; 1.878      ;
; -0.442 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; -0.500       ; 2.223      ; 1.878      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate'                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.919 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate ; 0.000        ; 2.221      ; 1.899      ;
; -0.419 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate ; -0.500       ; 2.221      ; 1.899      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate'                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.915 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; 0.000        ; 2.208      ; 1.890      ;
; -0.415 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; -0.500       ; 2.208      ; 1.890      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate'                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.892 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; 0.000        ; 2.231      ; 1.936      ;
; -0.392 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; -0.500       ; 2.231      ; 1.936      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate'                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.873 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; 0.000        ; 2.179      ; 1.903      ;
; -0.373 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate ; -0.500       ; 2.179      ; 1.903      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate'                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.523 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate ; 0.000        ; 1.787      ; 1.861      ;
; -0.023 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate ; -0.500       ; 1.787      ; 1.861      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divider:U2_Div_100Hz|temp'                                                                                                                                                                ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 1.435 ; debounce_v1:U4_Debounce_Z|flipflops[0]     ; debounce_v1:U4_Debounce_Z|flipflops[1]     ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 1.656      ;
; 1.453 ; debounce_v1:U3_Debounce_SST|flipflops[0]   ; debounce_v1:U3_Debounce_SST|flipflops[1]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 1.674      ;
; 1.467 ; debounce_v1:U5_Debounce_UD|flipflops[0]    ; debounce_v1:U5_Debounce_UD|flipflops[1]    ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 1.688      ;
; 1.679 ; debounce_v1:U5_Debounce_UD|counter_out[0]  ; debounce_v1:U5_Debounce_UD|counter_out[0]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 1.900      ;
; 1.686 ; debounce_v1:U5_Debounce_UD|counter_out[0]  ; debounce_v1:U5_Debounce_UD|counter_out[1]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 1.907      ;
; 1.688 ; debounce_v1:U3_Debounce_SST|counter_out[1] ; debounce_v1:U3_Debounce_SST|counter_out[1] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 1.909      ;
; 1.701 ; debounce_v1:U4_Debounce_Z|counter_out[0]   ; debounce_v1:U4_Debounce_Z|counter_out[0]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 1.922      ;
; 1.708 ; debounce_v1:U4_Debounce_Z|counter_out[0]   ; debounce_v1:U4_Debounce_Z|counter_out[1]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 1.929      ;
; 1.950 ; debounce_v1:U3_Debounce_SST|flipflops[1]   ; debounce_v1:U3_Debounce_SST|counter_out[0] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.171      ;
; 1.953 ; debounce_v1:U3_Debounce_SST|flipflops[1]   ; debounce_v1:U3_Debounce_SST|result         ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.174      ;
; 1.955 ; debounce_v1:U4_Debounce_Z|flipflops[0]     ; debounce_v1:U4_Debounce_Z|result           ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.176      ;
; 1.963 ; debounce_v1:U4_Debounce_Z|flipflops[0]     ; debounce_v1:U4_Debounce_Z|counter_out[1]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.184      ;
; 1.965 ; debounce_v1:U4_Debounce_Z|flipflops[0]     ; debounce_v1:U4_Debounce_Z|counter_out[0]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.186      ;
; 1.978 ; debounce_v1:U5_Debounce_UD|flipflops[1]    ; debounce_v1:U5_Debounce_UD|counter_out[0]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.199      ;
; 1.979 ; debounce_v1:U3_Debounce_SST|flipflops[0]   ; debounce_v1:U3_Debounce_SST|counter_out[1] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.200      ;
; 1.979 ; debounce_v1:U5_Debounce_UD|flipflops[1]    ; debounce_v1:U5_Debounce_UD|result          ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.200      ;
; 1.993 ; debounce_v1:U5_Debounce_UD|flipflops[0]    ; debounce_v1:U5_Debounce_UD|counter_out[1]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.214      ;
; 2.042 ; debounce_v1:U3_Debounce_SST|counter_out[0] ; debounce_v1:U3_Debounce_SST|counter_out[0] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.263      ;
; 2.166 ; debounce_v1:U3_Debounce_SST|counter_out[0] ; debounce_v1:U3_Debounce_SST|counter_out[1] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.387      ;
; 2.171 ; debounce_v1:U4_Debounce_Z|flipflops[1]     ; debounce_v1:U4_Debounce_Z|result           ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.392      ;
; 2.173 ; debounce_v1:U4_Debounce_Z|flipflops[1]     ; debounce_v1:U4_Debounce_Z|counter_out[1]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.394      ;
; 2.176 ; debounce_v1:U4_Debounce_Z|flipflops[1]     ; debounce_v1:U4_Debounce_Z|counter_out[0]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.397      ;
; 2.177 ; debounce_v1:U3_Debounce_SST|flipflops[0]   ; debounce_v1:U3_Debounce_SST|result         ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.398      ;
; 2.178 ; debounce_v1:U5_Debounce_UD|flipflops[1]    ; debounce_v1:U5_Debounce_UD|counter_out[1]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.399      ;
; 2.185 ; debounce_v1:U5_Debounce_UD|counter_out[0]  ; debounce_v1:U5_Debounce_UD|result          ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.406      ;
; 2.188 ; debounce_v1:U5_Debounce_UD|flipflops[0]    ; debounce_v1:U5_Debounce_UD|result          ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.409      ;
; 2.191 ; debounce_v1:U3_Debounce_SST|flipflops[0]   ; debounce_v1:U3_Debounce_SST|counter_out[0] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.412      ;
; 2.191 ; debounce_v1:U5_Debounce_UD|flipflops[0]    ; debounce_v1:U5_Debounce_UD|counter_out[0]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.412      ;
; 2.200 ; debounce_v1:U3_Debounce_SST|counter_out[1] ; debounce_v1:U3_Debounce_SST|result         ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.421      ;
; 2.220 ; debounce_v1:U4_Debounce_Z|counter_out[0]   ; debounce_v1:U4_Debounce_Z|result           ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.441      ;
; 2.239 ; debounce_v1:U4_Debounce_Z|result           ; debounce_v1:U4_Debounce_Z|result           ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.460      ;
; 2.239 ; debounce_v1:U3_Debounce_SST|result         ; debounce_v1:U3_Debounce_SST|result         ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.460      ;
; 2.251 ; debounce_v1:U5_Debounce_UD|counter_out[1]  ; debounce_v1:U5_Debounce_UD|counter_out[1]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.472      ;
; 2.261 ; debounce_v1:U3_Debounce_SST|counter_out[1] ; debounce_v1:U3_Debounce_SST|counter_out[0] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.482      ;
; 2.262 ; debounce_v1:U3_Debounce_SST|flipflops[1]   ; debounce_v1:U3_Debounce_SST|counter_out[1] ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.483      ;
; 2.262 ; debounce_v1:U5_Debounce_UD|counter_out[1]  ; debounce_v1:U5_Debounce_UD|counter_out[0]  ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.483      ;
; 2.263 ; debounce_v1:U4_Debounce_Z|counter_out[1]   ; debounce_v1:U4_Debounce_Z|counter_out[1]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.484      ;
; 2.265 ; debounce_v1:U4_Debounce_Z|counter_out[1]   ; debounce_v1:U4_Debounce_Z|counter_out[0]   ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.486      ;
; 2.554 ; debounce_v1:U5_Debounce_UD|counter_out[1]  ; debounce_v1:U5_Debounce_UD|result          ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.775      ;
; 2.558 ; debounce_v1:U4_Debounce_Z|counter_out[1]   ; debounce_v1:U4_Debounce_Z|result           ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.779      ;
; 2.568 ; debounce_v1:U3_Debounce_SST|counter_out[0] ; debounce_v1:U3_Debounce_SST|result         ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.789      ;
; 2.651 ; debounce_v1:U5_Debounce_UD|result          ; debounce_v1:U5_Debounce_UD|result          ; divider:U2_Div_100Hz|temp ; divider:U2_Div_100Hz|temp ; 0.000        ; 0.000      ; 2.872      ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate'                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 1.639 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate ; 0.000        ; 0.000      ; 1.860      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 1.640 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate ; 0.000        ; 0.000      ; 1.861      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate'                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.676 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate ; 0.000        ; 0.000      ; 1.897      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate'                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 1.701 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d3_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; 0.000        ; 0.000      ; 1.922      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate'                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                           ; Launch Clock                                                                 ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.786 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; 0.500        ; 2.231      ; 3.560      ;
; -0.286 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; 1.000        ; 2.231      ; 3.560      ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate'                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                           ; Launch Clock                                                                 ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.139 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; 0.500        ; 2.208      ; 2.612      ;
; 0.639 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; 1.000        ; 2.208      ; 2.612      ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate'                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                           ; Launch Clock                                                                 ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.193 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; 0.000        ; 2.208      ; 2.612      ;
; 0.307  ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; -0.500       ; 2.208      ; 2.612      ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate'                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                           ; Launch Clock                                                                 ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.732 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; 0.000        ; 2.231      ; 3.560      ;
; 1.232 ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; -0.500       ; 2.231      ; 3.560      ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                              ;
+-------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50MHz                                                         ; CLK_50MHz                                                                    ; 10403    ; 0        ; 0        ; 0        ;
; divider:U1_Div_1Hz|temp                                           ; CLK_50MHz                                                                    ; 1        ; 1        ; 0        ; 0        ;
; divider:U2_Div_100Hz|temp                                         ; CLK_50MHz                                                                    ; 1        ; 1        ; 0        ; 0        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate  ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate             ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate            ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate    ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate               ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate              ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate  ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate             ; 1        ; 1        ; 0        ; 0        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate            ; 1        ; 1        ; 0        ; 0        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate    ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate               ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate              ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate  ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate             ; 0        ; 0        ; 0        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate            ; 1        ; 0        ; 0        ; 0        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate    ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate               ; 0        ; 0        ; 0        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate              ; 0        ; 0        ; 0        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate  ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; 1        ; 1        ; 0        ; 0        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate    ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; 1        ; 1        ; 0        ; 0        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; divider:U1_Div_1Hz|temp                                                      ; 1        ; 1        ; 0        ; 0        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate   ; divider:U1_Div_1Hz|temp                                                      ; 1        ; 1        ; 0        ; 0        ;
; divider:U2_Div_100Hz|temp                                         ; divider:U2_Div_100Hz|temp                                                    ; 42       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                               ;
+-------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50MHz                                                         ; CLK_50MHz                                                                    ; 10403    ; 0        ; 0        ; 0        ;
; divider:U1_Div_1Hz|temp                                           ; CLK_50MHz                                                                    ; 1        ; 1        ; 0        ; 0        ;
; divider:U2_Div_100Hz|temp                                         ; CLK_50MHz                                                                    ; 1        ; 1        ; 0        ; 0        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate  ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate             ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate            ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate    ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate               ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate              ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate  ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate             ; 1        ; 1        ; 0        ; 0        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate            ; 1        ; 1        ; 0        ; 0        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate    ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate               ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate              ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate  ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate             ; 0        ; 0        ; 0        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate            ; 1        ; 0        ; 0        ; 0        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate    ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate               ; 0        ; 0        ; 0        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate   ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate              ; 0        ; 0        ; 0        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate  ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; 1        ; 1        ; 0        ; 0        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate    ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; 1        ; 1        ; 0        ; 0        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; divider:U1_Div_1Hz|temp                                                      ; 1        ; 1        ; 0        ; 0        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate   ; divider:U1_Div_1Hz|temp                                                      ; 1        ; 1        ; 0        ; 0        ;
; divider:U2_Div_100Hz|temp                                         ; divider:U2_Div_100Hz|temp                                                    ; 42       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                           ;
+------------------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                            ;
+------------------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate ; 0        ; 0        ; 1        ; 1        ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 129   ; 129  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                             ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+-------------+
; Target                                                                       ; Clock                                                                        ; Type ; Status      ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+-------------+
; CLK_50MHz                                                                    ; CLK_50MHz                                                                    ; Base ; Constrained ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate             ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate             ; Base ; Constrained ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate            ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate            ; Base ; Constrained ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate               ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate               ; Base ; Constrained ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate              ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate              ; Base ; Constrained ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate             ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate             ; Base ; Constrained ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate            ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate            ; Base ; Constrained ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate               ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate               ; Base ; Constrained ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate              ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate              ; Base ; Constrained ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate             ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate             ; Base ; Constrained ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate            ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate            ; Base ; Constrained ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate               ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate               ; Base ; Constrained ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate              ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate              ; Base ; Constrained ;
; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate ; Base ; Constrained ;
; divider:U1_Div_1Hz|temp                                                      ; divider:U1_Div_1Hz|temp                                                      ; Base ; Constrained ;
; divider:U2_Div_100Hz|temp                                                    ; divider:U2_Div_100Hz|temp                                                    ; Base ; Constrained ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BTN_SST    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BTN_Z      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW_UD      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; DISPLAY_DEZ[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_DEZ          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_UNID         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PROBE       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BTN_SST    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BTN_Z      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW_UD      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; DISPLAY_DEZ[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNID[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_DEZ          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_UNID         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PROBE       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Nov 04 21:04:52 2025
Info: Command: quartus_sta cronometro_final -c cronometro_final
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cronometro_final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_50MHz CLK_50MHz
    Info (332105): create_clock -period 1.000 -name divider:U1_Div_1Hz|temp divider:U1_Div_1Hz|temp
    Info (332105): create_clock -period 1.000 -name divider:U2_Div_100Hz|temp divider:U2_Div_100Hz|temp
    Info (332105): create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate
    Info (332105): create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate
    Info (332105): create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate
    Info (332105): create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate
    Info (332105): create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate
    Info (332105): create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate
    Info (332105): create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate
    Info (332105): create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate
    Info (332105): create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate
    Info (332105): create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate
    Info (332105): create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate
    Info (332105): create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate
    Info (332105): create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.927            -343.537 CLK_50MHz 
    Info (332119):    -2.205             -20.344 divider:U2_Div_100Hz|temp 
    Info (332119):    -1.255              -1.255 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate 
    Info (332119):    -1.230              -1.230 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate 
    Info (332119):    -1.194              -1.194 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate 
    Info (332119):    -1.193              -1.193 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate 
    Info (332119):     0.469               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate 
    Info (332119):     0.819               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate 
    Info (332119):     0.838               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate 
    Info (332119):     0.861               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate 
    Info (332119):     0.865               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate 
    Info (332119):     0.888               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate 
    Info (332119):     1.481               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate 
    Info (332119):     1.505               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate 
    Info (332119):     2.617               0.000 divider:U1_Div_1Hz|temp 
    Info (332119):     3.235               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate 
Info (332146): Worst-case hold slack is -4.597
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.597              -7.886 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate 
    Info (332119):    -3.090              -5.761 divider:U1_Div_1Hz|temp 
    Info (332119):    -2.110              -4.106 CLK_50MHz 
    Info (332119):    -1.559              -1.559 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate 
    Info (332119):    -1.535              -1.535 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate 
    Info (332119):    -0.942              -0.942 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate 
    Info (332119):    -0.919              -0.919 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate 
    Info (332119):    -0.915              -0.915 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate 
    Info (332119):    -0.892              -0.892 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate 
    Info (332119):    -0.873              -0.873 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate 
    Info (332119):    -0.523              -0.523 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate 
    Info (332119):     1.435               0.000 divider:U2_Div_100Hz|temp 
    Info (332119):     1.639               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate 
    Info (332119):     1.640               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate 
    Info (332119):     1.676               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate 
    Info (332119):     1.701               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate 
Info (332146): Worst-case recovery slack is -0.786
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.786              -0.786 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate 
    Info (332119):     0.139               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate 
Info (332146): Worst-case removal slack is -0.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.193              -0.193 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate 
    Info (332119):     0.732               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 CLK_50MHz 
    Info (332119):     0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m10|qstate 
    Info (332119):     0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_down_m6|qstate 
    Info (332119):     0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m10|qstate 
    Info (332119):     0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d0_up_m6|qstate 
    Info (332119):     0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m10|qstate 
    Info (332119):     0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_down_m6|qstate 
    Info (332119):     0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m10|qstate 
    Info (332119):     0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d1_up_m6|qstate 
    Info (332119):     0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m10|qstate 
    Info (332119):     0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_down_m6|qstate 
    Info (332119):     0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m10|qstate 
    Info (332119):     0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_d2_up_m6|qstate 
    Info (332119):     0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador|dff_vhdl:ff_rst_alargador_down_m10|qstate 
    Info (332119):     0.234               0.000 divider:U1_Div_1Hz|temp 
    Info (332119):     0.234               0.000 divider:U2_Div_100Hz|temp 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4670 megabytes
    Info: Processing ended: Tue Nov 04 21:04:53 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


