{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631057178772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631057178773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 07 20:26:17 2021 " "Processing started: Tue Sep 07 20:26:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631057178773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1631057178773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Exercise1 -c Exercise1 " "Command: quartus_sta Exercise1 -c Exercise1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1631057178773 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1631057179205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1631057179610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1631057179610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631057179715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631057179715 ""}
{ "Info" "ISTA_SDC_FOUND" "source/exercise1_timing.sdc " "Reading SDC File: 'source/exercise1_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1631057180637 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631057180665 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631057180665 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000 " "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631057180665 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 20.000 " "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631057180665 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631057180665 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_50M (Rise) to Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631057180673 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From clk_50M (Rise) to Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631057180673 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From clk_50M (Rise) to Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631057180673 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From clk_50M (Rise) to Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631057180673 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1631057180673 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1631057180674 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1631057180783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.346 " "Worst-case setup slack is 3.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.346               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.346               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.191               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   14.191               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.168               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   43.168               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.954               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   43.954               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631057181036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.407 " "Worst-case hold slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.407               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.407               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.408               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.408               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631057181053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1631057181071 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1631057181084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.710 " "Worst-case minimum pulse width slack is 9.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.710               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.710               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 clk_50M  " "   10.000               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.212               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   12.212               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.711               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.711               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.712               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  124.712               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057181096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631057181096 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1631057181389 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1631057181450 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1631057182171 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631057182273 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631057182273 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000 " "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631057182273 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 20.000 " "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631057182273 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631057182273 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_50M (Rise) to Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631057182275 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From clk_50M (Rise) to Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631057182275 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From clk_50M (Rise) to Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631057182275 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From clk_50M (Rise) to Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631057182275 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1631057182275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.205 " "Worst-case setup slack is 4.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.205               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.205               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.359               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.359               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.067               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   44.067               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.768               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   44.768               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631057182330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.364 " "Worst-case hold slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.364               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.365               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.365               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.366               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631057182360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1631057182405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1631057182426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.710 " "Worst-case minimum pulse width slack is 9.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.710               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.710               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 clk_50M  " "   10.000               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.211               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   12.211               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.711               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.711               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.711               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  124.711               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057182445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631057182445 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1631057182766 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631057183010 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631057183010 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000 " "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631057183010 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 20.000 " "Clock: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 50.000 found on PLL node: Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1631057183010 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631057183010 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_50M (Rise) to Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631057183011 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From clk_50M (Rise) to Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631057183011 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From clk_50M (Rise) to Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631057183011 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From clk_50M (Rise) to Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1631057183011 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1631057183011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.094 " "Worst-case setup slack is 6.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.094               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.094               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.934               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   18.934               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.988               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   45.988               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.435               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   46.435               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631057183038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.188               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.188               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.189               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.189               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631057183076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1631057183108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1631057183155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.781 " "Worst-case minimum pulse width slack is 9.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.781               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.781               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 clk_50M  " "   10.000               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.280               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   12.280               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.781               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.781               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.781               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  124.781               0.000 Pll_exemple_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631057183187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631057183187 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1631057184546 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1631057184546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631057184830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 07 20:26:24 2021 " "Processing ended: Tue Sep 07 20:26:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631057184830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631057184830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631057184830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1631057184830 ""}
