// Seed: 1930271339
module module_0 #(
    parameter id_1 = 32'd57,
    parameter id_3 = 32'd81,
    parameter id_7 = 32'd23
) ();
  tri1 [1 'h0 : -1] _id_1, id_2, _id_3, id_4;
  logic [7:0] id_5, id_6;
  assign id_5[-1 : {id_3{-1}}==id_1] = 1;
  assign id_2 = -1'd0;
  wire _id_7, id_8;
  wire [-1 : -1] id_9;
  wire id_10[-1 : id_7];
  wire id_11;
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    output supply1 id_2,
    input tri id_3,
    output uwire id_4,
    output tri id_5,
    input tri1 id_6,
    input uwire id_7,
    output tri0 id_8,
    output uwire id_9,
    output uwire void id_10,
    output tri1 id_11,
    input supply1 id_12,
    input wand id_13,
    input supply0 id_14,
    input tri id_15,
    output tri id_16,
    input supply1 id_17,
    output tri1 id_18,
    input wor id_19,
    input supply0 id_20
);
  assign id_4 = {-1};
  module_0 modCall_1 ();
endmodule
