
*** Running vivado
    with args -log karatmult_64x64.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source karatmult_64x64.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source karatmult_64x64.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/amcen/Documents/capstone project vivado files/implemented_karatsuba/implemented_karatsuba.srcs/utils_1/imports/synth_1/karatmult_64x64.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/amcen/Documents/capstone project vivado files/implemented_karatsuba/implemented_karatsuba.srcs/utils_1/imports/synth_1/karatmult_64x64.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top karatmult_64x64 -part xcku5p-ffvb676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21248
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1850.035 ; gain = 371.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'karatmult_64x64' [C:/Users/amcen/Documents/capstone project vivado files/implemented_karatsuba/implemented_karatsuba.srcs/sources_1/new/karatmult_64x64.v:4]
INFO: [Synth 8-6157] synthesizing module 'mult_16x16' [C:/Users/amcen/Documents/capstone project vivado files/implemented_karatsuba/implemented_karatsuba.srcs/sources_1/new/mult_16x16.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mult_16x16' (0#1) [C:/Users/amcen/Documents/capstone project vivado files/implemented_karatsuba/implemented_karatsuba.srcs/sources_1/new/mult_16x16.v:4]
INFO: [Synth 8-6157] synthesizing module 'mult_17x17' [C:/Users/amcen/Documents/capstone project vivado files/implemented_karatsuba/implemented_karatsuba.srcs/sources_1/new/mult_17x17.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mult_17x17' (0#1) [C:/Users/amcen/Documents/capstone project vivado files/implemented_karatsuba/implemented_karatsuba.srcs/sources_1/new/mult_17x17.v:4]
INFO: [Synth 8-6157] synthesizing module 'mult_18x18' [C:/Users/amcen/Documents/capstone project vivado files/implemented_karatsuba/implemented_karatsuba.srcs/sources_1/new/mult_18x18.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mult_18x18' (0#1) [C:/Users/amcen/Documents/capstone project vivado files/implemented_karatsuba/implemented_karatsuba.srcs/sources_1/new/mult_18x18.v:3]
INFO: [Synth 8-6155] done synthesizing module 'karatmult_64x64' (0#1) [C:/Users/amcen/Documents/capstone project vivado files/implemented_karatsuba/implemented_karatsuba.srcs/sources_1/new/karatmult_64x64.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1940.734 ; gain = 462.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1940.734 ; gain = 462.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1940.734 ; gain = 462.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1940.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/amcen/Documents/capstone project vivado files/implemented_karatsuba/implemented_karatsuba.srcs/constrs_1/new/karatmult_64x64_constraints.xdc]
Finished Parsing XDC File [C:/Users/amcen/Documents/capstone project vivado files/implemented_karatsuba/implemented_karatsuba.srcs/constrs_1/new/karatmult_64x64_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2048.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2048.801 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2048.801 ; gain = 570.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2048.801 ; gain = 570.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2048.801 ; gain = 570.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2048.801 ; gain = 570.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input  128 Bit       Adders := 1     
	   3 Input   66 Bit       Adders := 1     
	   4 Input   66 Bit       Adders := 1     
	   3 Input   64 Bit       Adders := 2     
	   4 Input   36 Bit       Adders := 1     
	   4 Input   34 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 4     
+---Registers : 
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               34 Bit    Registers := 5     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 5     
+---Muxes : 
	   2 Input   35 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP m5/m_reg, operation Mode is: (A2*B2)'.
DSP Report: register m5/rb_reg is absorbed into DSP m5/m_reg.
DSP Report: register m5/ra_reg is absorbed into DSP m5/m_reg.
DSP Report: register m5/m_reg is absorbed into DSP m5/m_reg.
DSP Report: operator m5/m0 is absorbed into DSP m5/m_reg.
DSP Report: Generating DSP m4/m_reg, operation Mode is: (A2*B2)'.
DSP Report: register m4/rb_reg is absorbed into DSP m4/m_reg.
DSP Report: register m4/ra_reg is absorbed into DSP m4/m_reg.
DSP Report: register m4/m_reg is absorbed into DSP m4/m_reg.
DSP Report: operator m4/m0 is absorbed into DSP m4/m_reg.
DSP Report: Generating DSP rp6_reg, operation Mode is: (A''*B'')'.
DSP Report: register s4_reg is absorbed into DSP rp6_reg.
DSP Report: register m6/rb_reg is absorbed into DSP rp6_reg.
DSP Report: register s3_reg is absorbed into DSP rp6_reg.
DSP Report: register m6/ra_reg is absorbed into DSP rp6_reg.
DSP Report: register rp6_reg is absorbed into DSP rp6_reg.
DSP Report: register m6/m_reg is absorbed into DSP rp6_reg.
DSP Report: operator m6/m0 is absorbed into DSP rp6_reg.
DSP Report: Generating DSP m2/m_reg, operation Mode is: (A2*B2)'.
DSP Report: register m2/rb_reg is absorbed into DSP m2/m_reg.
DSP Report: register m2/ra_reg is absorbed into DSP m2/m_reg.
DSP Report: register m2/m_reg is absorbed into DSP m2/m_reg.
DSP Report: operator m2/m0 is absorbed into DSP m2/m_reg.
DSP Report: Generating DSP m1/m_reg, operation Mode is: (A2*B2)'.
DSP Report: register m1/rb_reg is absorbed into DSP m1/m_reg.
DSP Report: register m1/ra_reg is absorbed into DSP m1/m_reg.
DSP Report: register m1/m_reg is absorbed into DSP m1/m_reg.
DSP Report: operator m1/m0 is absorbed into DSP m1/m_reg.
DSP Report: Generating DSP rp3_reg, operation Mode is: (A''*B'')'.
DSP Report: register s2_reg is absorbed into DSP rp3_reg.
DSP Report: register m3/rb_reg is absorbed into DSP rp3_reg.
DSP Report: register s1_reg is absorbed into DSP rp3_reg.
DSP Report: register m3/ra_reg is absorbed into DSP rp3_reg.
DSP Report: register rp3_reg is absorbed into DSP rp3_reg.
DSP Report: register m3/m_reg is absorbed into DSP rp3_reg.
DSP Report: operator m3/m0 is absorbed into DSP rp3_reg.
DSP Report: Generating DSP m8/m_reg, operation Mode is: (A''*B'')'.
DSP Report: register s6_reg is absorbed into DSP m8/m_reg.
DSP Report: register m8/rb_reg is absorbed into DSP m8/m_reg.
DSP Report: register s5_reg is absorbed into DSP m8/m_reg.
DSP Report: register m8/ra_reg is absorbed into DSP m8/m_reg.
DSP Report: register m8/m_reg is absorbed into DSP m8/m_reg.
DSP Report: operator m8/m0 is absorbed into DSP m8/m_reg.
DSP Report: Generating DSP m7/m_reg, operation Mode is: (A''*B'')'.
DSP Report: register s6_reg is absorbed into DSP m7/m_reg.
DSP Report: register m7/rb_reg is absorbed into DSP m7/m_reg.
DSP Report: register s5_reg is absorbed into DSP m7/m_reg.
DSP Report: register m7/ra_reg is absorbed into DSP m7/m_reg.
DSP Report: register m7/m_reg is absorbed into DSP m7/m_reg.
DSP Report: operator m7/m0 is absorbed into DSP m7/m_reg.
DSP Report: Generating DSP m9/m_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register s8_reg is absorbed into DSP m9/m_reg.
DSP Report: register m9/rb_reg is absorbed into DSP m9/m_reg.
DSP Report: register s7_reg is absorbed into DSP m9/m_reg.
DSP Report: register m9/ra_reg is absorbed into DSP m9/m_reg.
DSP Report: register m9/m_reg is absorbed into DSP m9/m_reg.
DSP Report: operator m9/m0 is absorbed into DSP m9/m_reg.
DSP Report: operator m9/m0 is absorbed into DSP m9/m_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2048.801 ; gain = 570.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult_16x16      | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mult_16x16      | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|karatmult_64x64 | (A''*B'')'   | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mult_16x16      | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mult_16x16      | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|karatmult_64x64 | (A''*B'')'   | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatmult_64x64 | (A''*B'')'   | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|karatmult_64x64 | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|karatmult_64x64 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 2434.770 ; gain = 956.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 2443.215 ; gain = 964.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 2453.273 ; gain = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 2462.469 ; gain = 984.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 2462.469 ; gain = 984.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 2462.469 ; gain = 984.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 2462.469 ; gain = 984.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 2462.469 ; gain = 984.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 2462.469 ; gain = 984.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|karatmult_64x64 | ((A''*B'')')' | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|karatmult_64x64 | ((A''*B'')')' | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mult_16x16      | (A'*B')'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mult_16x16      | (A'*B')'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mult_16x16      | (A'*B')'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mult_16x16      | (A'*B')'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|karatmult_64x64 | (A''*B'')'    | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|karatmult_64x64 | (A''*B'')'    | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|karatmult_64x64 | Dynamic       | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |    86|
|3     |DSP_ALU         |     9|
|5     |DSP_A_B_DATA    |     9|
|7     |DSP_C_DATA      |     9|
|8     |DSP_MULTIPLIER  |     9|
|9     |DSP_M_DATA      |     9|
|11    |DSP_OUTPUT      |     9|
|13    |DSP_PREADD      |     9|
|14    |DSP_PREADD_DATA |     9|
|15    |LUT1            |     4|
|16    |LUT2            |   331|
|17    |LUT3            |   162|
|18    |LUT4            |     4|
|19    |LUT5            |     1|
|20    |LUT6            |   156|
|21    |FDRE            |   634|
|22    |IBUF            |   129|
|23    |OBUF            |   128|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 2462.469 ; gain = 984.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:05 . Memory (MB): peak = 2462.469 ; gain = 876.055
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 2462.469 ; gain = 984.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2474.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 225 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'karatmult_64x64' is not ideal for floorplanning, since the cellview 'karatmult_64x64' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2499.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 139 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 9 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 129 instances

Synth Design complete, checksum: fe450e25
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Common 17-1381] The checkpoint 'C:/Users/amcen/Documents/capstone project vivado files/implemented_karatsuba/implemented_karatsuba.runs/synth_1/karatmult_64x64.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file karatmult_64x64_utilization_synth.rpt -pb karatmult_64x64_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 22:33:15 2023...
