âœ… ROOT FOLDER: pcie_protocol_pipeline/
ğŸ”¹ README.md
High-level intro about the whole project suite

Explains that you built a PCIe pipeline: FIFO â†’ PHY â†’ TLP

Tools used, how to simulate, learning outcome

ğŸ”¹ Makefile
Automates simulation (e.g., run FIFO TB, compile PHY)

Example:

makefile
Copy
Edit
run_fifo:
	cd 01_SmartFIFO && iverilog -o sim.out tb/fifo_tb.sv rtl/*.v && vvp sim.out
ğŸ“ 01_SmartFIFO/
Subfolder	What to put inside
rtl/	FIFO RTL modules: fifo.v, fifo_ctrl.v
tb/	Testbenches: fifo_tb.sv, fifo_assertions.sv
doc/	Design spec, testplan, block diagram (PDF, PNG, or .md)
sim/	Output logs: waveform dumps, sim.out, .vcd files
README.md	Explain how the FIFO works and how you verified it

ğŸ“ 02_PCIe_PHY_Decoder/
Subfolder	What to put inside
rtl/	8b10b_decoder.v, comma_align.v, deskew_unit.v
tb/	phy_tb.sv, symbol_driver.sv, phy_assertions.sv
doc/	Protocol explanation, RTL block diagram, testcases
sim/	Simulation logs and waveform dumps
README.md	Overview of PHY decoder: purpose, signals, testcases

ğŸ“ 03_PCIe_TLP_Decoder/
Subfolder	What to put inside
rtl/	tlp_parser.v, mmio_decoder.v, tlp_ctrl.v
tb/	tlp_tb.sv, tlp_driver.sv, scoreboard.sv, SVA
doc/	TLP structure reference, address mapping plan
sim/	Logs: decoded output, memory write captures, etc.
README.md	TLP parser design + how it simulates MMIO endpoint

ğŸ“ dut_top/
This is for top-level integration, where you connect FIFO â†’ PHY â†’ TLP as a pipeline.

Subfolder	What to put inside
rtl/	dut_top.v: Connect FIFO â†’ PHY â†’ TLP
tb/	Top-level TB: full_pipeline_tb.sv, stimulus driver
waveform/	Saved screenshots from GTKWave showing end-to-end result

ğŸ“ shared_libs/
Reusable modules across projects.

Folder	Contents
packages/	common_pkg.sv: parameters, typedefs, enums
sv_interfaces/	fifo_if.sv, tlp_if.sv: reusable SV interfaces
macros/	assert_macros.svh, reset_macros.svh: SVA & TB macros

ğŸ“ scripts/
Useful scripts for:

Stimulus generation (Python)

Test automation

Log parsing

Example:

python
Copy
Edit
generate_symbols.py  # Outputs PCIe 8b10b-encoded bitstream
ğŸ“ waveform_dumps/
Store .vcd or .fst files here from:

FIFO verification

PHY decoding streams

TLP decoding results

âœ… Also save screenshots of GTKWave here (to show in your README).

ğŸ“ Additional README Tips for Each Subproject
Inside README.md of each module, include:

What the module does

Inputs/Outputs

Simulation command

Testplan summary

Sample waveform image

How it connects to the next project

ğŸ§  Summary of How it Connects
SmartFIFO stores protocol data

PHY Decoder converts serial stream to aligned data symbols

TLP Decoder extracts headers/payload from symbols and acts on them

DUT Top connects all three â€” complete protocol simulation!