
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125285                       # Number of seconds simulated
sim_ticks                                125284677742                       # Number of ticks simulated
final_tick                               1266920013373                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  36163                       # Simulator instruction rate (inst/s)
host_op_rate                                    47060                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1973957                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906984                       # Number of bytes of host memory used
host_seconds                                 63468.80                       # Real time elapsed on the host
sim_insts                                  2295234493                       # Number of instructions simulated
sim_ops                                    2986852230                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1264768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       237696                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1506816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       554880                       # Number of bytes written to this memory
system.physmem.bytes_written::total            554880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9881                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1857                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11772                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4335                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4335                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10095153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        20433                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      1897247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                12027137                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14303                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        20433                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34737                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           4428953                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                4428953                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           4428953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10095153                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        20433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      1897247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               16456091                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150401775                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22304120                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19545380                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1743282                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11066302                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10770303                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553356                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54271                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117654290                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123966074                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22304120                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12323659                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25230974                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5693493                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1848396                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13410075                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1096750                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148673708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.948595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123442734     83.03%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1273129      0.86%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328838      1.57%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1950226      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3561866      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3860230      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844412      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663558      0.45%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10748715      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148673708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148297                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.824233                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116777130                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2918134                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25018192                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25376                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3934868                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399104                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139934226                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3934868                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117244118                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1329181                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       782721                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24565191                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       817622                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138951617                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90170                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       481506                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184541659                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630476918                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630476918                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35645448                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19849                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9928                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2638124                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23125925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4490220                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82012                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       999526                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137330617                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19850                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129002060                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103713                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22762539                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48999997                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148673708                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867686                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478396                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94980049     63.88%     63.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21869589     14.71%     78.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10972622      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7203834      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7512840      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3881146      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1738798      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       432793      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82037      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148673708                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         321640     59.83%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        135309     25.17%     84.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80685     15.01%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101848789     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082111      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21603266     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4457973      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129002060                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.857716                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             537634                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004168                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407319171                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160113310                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126077963                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129539694                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       240517                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4195854                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       136865                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3934868                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         878001                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51175                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137350467                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50105                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23125925                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4490220                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9928                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34317                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          181                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       840508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1038204                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1878712                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127614472                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21269482                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1387584                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25727261                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19654600                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4457779                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.848490                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126191533                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126077963                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72822752                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172954274                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.838274                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421052                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23739740                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1748033                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144738840                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784942                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660504                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102522889     70.83%     70.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16392230     11.33%     82.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11841047      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2649014      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3015024      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1067115      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4457160      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       903296      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1891065      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144738840                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1891065                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280199104                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278637620                       # The number of ROB writes
system.switch_cpus0.timesIdled                  37528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1728067                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.504018                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.504018                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.664886                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.664886                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590323210                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165648001                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146726342                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150401775                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25379190                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20793003                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2153707                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10367719                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10038362                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2597862                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98943                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112714565                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             136282750                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25379190                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12636224                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29521498                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6433166                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3363191                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13184388                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1682124                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    149860087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.112423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.536871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       120338589     80.30%     80.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2383026      1.59%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4053604      2.70%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2349437      1.57%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1842361      1.23%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1618565      1.08%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          994581      0.66%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2499861      1.67%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13780063      9.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    149860087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168743                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.906125                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111997457                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4628480                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28896063                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        77669                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4260406                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4156620                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          431                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     164215681                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2402                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4260406                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       112566096                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         646552                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3007241                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28386700                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       993081                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     163100528                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        100922                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       574219                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    230264014                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    758783151                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    758783151                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    184501703                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45762305                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36671                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18364                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2885080                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15133260                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7753525                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        81239                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1814171                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         157762972                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36670                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148167190                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        93563                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23366055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51722635                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    149860087                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.988703                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.548129                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     89387597     59.65%     59.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23194633     15.48%     75.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12547987      8.37%     83.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9271620      6.19%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9033037      6.03%     95.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3347264      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2544319      1.70%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       341699      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       191931      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    149860087                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         132277     28.07%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176177     37.39%     65.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162739     34.54%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125043760     84.39%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2010447      1.36%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18307      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13369631      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7725045      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148167190                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.985143                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             471201                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003180                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    446759231                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181166076                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145017755                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148638391                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       305758                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3128812                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          381                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       125620                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4260406                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         431922                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58265                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    157799642                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       820643                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15133260                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7753525                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18364                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         47210                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          381                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1240567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1141468                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2382035                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145864932                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13037247                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2302258                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20761999                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20637053                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7724752                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.969835                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145017883                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145017755                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85740999                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        237404102                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.964202                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361161                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107300850                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132260162                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25539762                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36612                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2171644                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    145599681                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.908382                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.716411                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92128741     63.28%     63.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25756827     17.69%     80.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10077439      6.92%     87.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5312488      3.65%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4508882      3.10%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2176247      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1017915      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1582396      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3038746      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    145599681                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107300850                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132260162                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19632352                       # Number of memory references committed
system.switch_cpus1.commit.loads             12004447                       # Number of loads committed
system.switch_cpus1.commit.membars              18306                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19183367                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119068816                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2733123                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3038746                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           300360859                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          319862036                       # The number of ROB writes
system.switch_cpus1.timesIdled                  25270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 541688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107300850                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132260162                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107300850                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.401683                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.401683                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.713428                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.713428                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       656027205                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202436026                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153391542                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36612                       # number of misc regfile writes
system.l20.replacements                          9895                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          303714                       # Total number of references to valid blocks.
system.l20.sampled_refs                         42663                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.118909                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         4986.203329                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.973928                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4950.572386                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.388755                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22815.861602                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.152167                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000426                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.151079                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000042                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696285                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39739                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39739                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14381                       # number of Writeback hits
system.l20.Writeback_hits::total                14381                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39739                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39739                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39739                       # number of overall hits
system.l20.overall_hits::total                  39739                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         9881                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 9895                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         9881                       # number of demand (read+write) misses
system.l20.demand_misses::total                  9895                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         9881                       # number of overall misses
system.l20.overall_misses::total                 9895                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3387848                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2363854797                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2367242645                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3387848                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2363854797                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2367242645                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3387848                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2363854797                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2367242645                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49620                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49634                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14381                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14381                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49620                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49634                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49620                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49634                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.199133                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.199359                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199133                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.199359                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199133                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.199359                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 241989.142857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 239232.344601                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 239236.245073                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 241989.142857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 239232.344601                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 239236.245073                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 241989.142857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 239232.344601                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 239236.245073                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2615                       # number of writebacks
system.l20.writebacks::total                     2615                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         9881                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            9895                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         9881                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             9895                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         9881                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            9895                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2547518                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1771072780                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1773620298                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2547518                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1771072780                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1773620298                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2547518                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1771072780                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1773620298                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.199133                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.199359                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199133                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.199359                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199133                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.199359                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 181965.571429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 179240.236818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 179244.092774                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 181965.571429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 179240.236818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 179244.092774                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 181965.571429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 179240.236818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 179244.092774                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1877                       # number of replacements
system.l21.tagsinuse                     32767.894016                       # Cycle average of tags in use
system.l21.total_refs                          431006                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34645                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.440641                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         8575.972424                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    17.468805                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   920.040818                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           150.537850                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         23103.874120                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.261718                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000533                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.028077                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.004594                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.705074                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        33682                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33683                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11364                       # number of Writeback hits
system.l21.Writeback_hits::total                11364                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        33700                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33701                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        33700                       # number of overall hits
system.l21.overall_hits::total                  33701                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1855                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1875                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1857                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1877                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1857                       # number of overall misses
system.l21.overall_misses::total                 1877                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5937846                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    533822837                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      539760683                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       766125                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       766125                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5937846                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    534588962                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       540526808                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5937846                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    534588962                       # number of overall miss cycles
system.l21.overall_miss_latency::total      540526808                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           21                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        35537                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              35558                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11364                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11364                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           21                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        35557                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               35578                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           21                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        35557                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              35578                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.052199                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.052731                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.100000                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.100000                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.052226                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.052757                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.052226                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.052757                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 296892.300000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 287775.114286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 287872.364267                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 383062.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 383062.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 296892.300000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 287877.739365                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 287973.792222                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 296892.300000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 287877.739365                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 287973.792222                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1720                       # number of writebacks
system.l21.writebacks::total                     1720                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1855                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1875                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1857                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1877                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1857                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1877                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4738120                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    422425441                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    427163561                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       646390                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       646390                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4738120                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    423071831                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    427809951                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4738120                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    423071831                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    427809951                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.052199                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.052731                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.100000                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.052226                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.052757                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.052226                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.052757                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       236906                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 227722.609704                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 227820.565867                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       323195                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       323195                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       236906                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 227825.434033                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 227922.190197                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       236906                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 227825.434033                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 227922.190197                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.973922                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013442172                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873275.733826                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.973922                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022394                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866945                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13410058                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13410058                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13410058                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13410058                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13410058                       # number of overall hits
system.cpu0.icache.overall_hits::total       13410058                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4423853                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4423853                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4423853                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4423853                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4423853                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4423853                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13410075                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13410075                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13410075                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13410075                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13410075                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13410075                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 260226.647059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 260226.647059                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 260226.647059                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 260226.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 260226.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 260226.647059                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3504048                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3504048                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3504048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3504048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3504048                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3504048                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 250289.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 250289.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 250289.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 250289.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 250289.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 250289.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49620                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245031951                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49876                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4912.822821                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.466225                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.533775                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826040                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173960                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19249192                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19249192                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9929                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9929                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23582684                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23582684                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23582684                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23582684                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176202                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176202                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176202                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176202                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176202                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176202                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  21374323538                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21374323538                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  21374323538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21374323538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  21374323538                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21374323538                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19425394                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19425394                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23758886                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23758886                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23758886                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23758886                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009071                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009071                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007416                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007416                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007416                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007416                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 121305.794134                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 121305.794134                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 121305.794134                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 121305.794134                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 121305.794134                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 121305.794134                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14381                       # number of writebacks
system.cpu0.dcache.writebacks::total            14381                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       126582                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       126582                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       126582                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       126582                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       126582                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       126582                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49620                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49620                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49620                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49620                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49620                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49620                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5034370592                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5034370592                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5034370592                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5034370592                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5034370592                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5034370592                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002088                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002088                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002088                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002088                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 101458.496413                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 101458.496413                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 101458.496413                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 101458.496413                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 101458.496413                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 101458.496413                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.879288                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1101125653                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2357870.777302                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.879288                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028653                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743396                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13184366                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13184366                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13184366                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13184366                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13184366                       # number of overall hits
system.cpu1.icache.overall_hits::total       13184366                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           22                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           22                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           22                       # number of overall misses
system.cpu1.icache.overall_misses::total           22                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6634149                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6634149                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6634149                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6634149                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6634149                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6634149                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13184388                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13184388                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13184388                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13184388                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13184388                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13184388                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 301552.227273                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 301552.227273                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 301552.227273                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 301552.227273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 301552.227273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 301552.227273                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6167946                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6167946                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6167946                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6167946                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6167946                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6167946                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 293711.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 293711.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 293711.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 293711.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 293711.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 293711.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35557                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               176937798                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35813                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4940.602519                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.166374                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.833626                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902994                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097006                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9724607                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9724607                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7590877                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7590877                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18339                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18339                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18306                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18306                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17315484                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17315484                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17315484                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17315484                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        90838                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        90838                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          145                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          145                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        90983                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         90983                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        90983                       # number of overall misses
system.cpu1.dcache.overall_misses::total        90983                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8006745821                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8006745821                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     14646910                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     14646910                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8021392731                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8021392731                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8021392731                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8021392731                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9815445                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9815445                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7591022                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7591022                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18306                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18306                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17406467                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17406467                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17406467                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17406467                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009255                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009255                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000019                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005227                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005227                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005227                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005227                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 88143.131960                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88143.131960                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 101013.172414                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101013.172414                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 88163.642999                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88163.642999                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 88163.642999                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88163.642999                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        57958                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        57958                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11364                       # number of writebacks
system.cpu1.dcache.writebacks::total            11364                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        55301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55301                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          125                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        55426                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        55426                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        55426                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        55426                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35537                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35537                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35557                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35557                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35557                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35557                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2748561855                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2748561855                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1971981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1971981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2750533836                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2750533836                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2750533836                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2750533836                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002043                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002043                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77343.665898                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77343.665898                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 98599.050000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98599.050000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 77355.621565                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 77355.621565                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 77355.621565                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 77355.621565                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
