#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Mar  3 13:05:37 2023
# Process ID: 6908
# Current directory: C:/Users/8201525/Desktop/labs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5396 C:\Users\8201525\Desktop\labs\labs.xpr
# Log file: C:/Users/8201525/Desktop/labs/vivado.log
# Journal file: C:/Users/8201525/Desktop/labs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/8201525/Desktop/labs/labs.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/àlu_risñv.v w ]
add_files C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/àlu_risñv.v
update_compile_order -fileset sources_1
close [ open C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/defines_riscv.v w ]
add_files C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/defines_riscv.v
set_property file_type {Verilog Header} [get_files  C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/defines_riscv.v]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_miriscv_alu.v w ]
add_files -fileset sim_1 C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_miriscv_alu.v
update_compile_order -fileset sim_1
launch_simulation
source tb_fulladder32.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_miriscv_alu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_miriscv_alu.tcl
run all
close_sim
launch_simulation
source tb_miriscv_alu.tcl
run all
close_sim
launch_simulation
source tb_miriscv_alu.tcl
run all
close_sim
launch_simulation
source tb_miriscv_alu.tcl
run all
close_sim
close [ open C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/nexys_alu.v w ]
add_files C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/nexys_alu.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top nexys_alu [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/8201525/Desktop/labs/labs.runs/impl_1/nexys_alu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8201525/Desktop/labs/labs.runs/impl_1/nexys_alu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8201525/Desktop/labs/labs.runs/impl_1/nexys_alu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8201525/Desktop/labs/labs.runs/impl_1/nexys_alu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
launch_simulation
launch_simulation
update_compile_order -fileset sources_1
set_property file_type {Verilog Header} [get_files  C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v]
launch_simulation
set_property file_type Verilog [get_files  C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v]
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source tb_miriscv_alu.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/8201525/Desktop/labs/labs.runs/impl_1/nexys_alu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/8201525/Desktop/labs/labs.runs/impl_1/nexys_alu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
synth_design -rtl -name rtl_1
close_design
launch_simulation
source tb_miriscv_alu.tcl
run all
synth_design -rtl -name rtl_1
close_sim
