<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\application_project\gowin_project\project_main_5_23\project_main\project_main\impl\gwsynthesis\project_main.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\application_project\gowin_project\project_main_5_23\project_main\project_main\src\project_main.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jun  2 21:57:39 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2507</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1546</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>20</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>27.027</td>
<td>37.000
<td>0.000</td>
<td>13.514</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_dht11/clk_1M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>30.030</td>
<td>33.300
<td>0.000</td>
<td>15.015</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.015</td>
<td>66.600
<td>0.000</td>
<td>7.508</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>37.000(MHz)</td>
<td>57.885(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_dht11/clk_1M</td>
<td>50.000(MHz)</td>
<td>78.058(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>33.300(MHz)</td>
<td style="color: #FF0000;" class = "error">22.523(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_lcd_top/chip_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_lcd_top/chip_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_lcd_top/chip_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_dht11/clk_1M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_dht11/clk_1M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>-62.783</td>
<td>12</td>
</tr>
<tr>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-21.346</td>
<td>u_digital_clock/minute_decimal_0_s1/Q</td>
<td>u_lcd_top/D1/u_clock_image_display/LCD_R_3_s0/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>24.260</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-20.758</td>
<td>u_digital_clock/second_decimal_0_s1/Q</td>
<td>u_lcd_top/D1/u_clock_image_display/LCD_G_5_s0/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>23.672</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-20.750</td>
<td>u_digital_clock/hour_decimal_2_s1/Q</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/LCD_B_3_s0/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>23.664</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-20.051</td>
<td>u_digital_clock/hour_decimal_2_s1/Q</td>
<td>u_lcd_top/D1/u_digital_clock_display/LCD_G_5_s0/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>22.966</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-19.841</td>
<td>u_digital_clock/hour_decimal_2_s1/Q</td>
<td>u_lcd_top/D1/u_digital_clock_display/LCD_B_3_s0/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>22.756</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-19.635</td>
<td>u_digital_clock/second_decimal_0_s1/Q</td>
<td>u_lcd_top/D1/u_clock_image_display/LCD_B_4_s0/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>22.549</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-13.528</td>
<td>u_digital_clock/hour_decimal_0_s1/Q</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/LCD_R_4_s0/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>16.442</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.874</td>
<td>u_digital_clock/flag_am_pm_s0/Q</td>
<td>u_lcd_top/D1/u_digital_clock_display/LCD_R_4_s0/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>10.788</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.393</td>
<td>u_alarm_settings/alarm2_en_s0/Q</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s638/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>7.308</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.992</td>
<td>u_alarm_settings/alarm2_en_s0/Q</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s107/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>4.907</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.621</td>
<td>u_alarm_settings/alarm3_en_s0/Q</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s499/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>4.536</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.256</td>
<td>u_alarm_settings/alarm2_en_s0/Q</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s105/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>4.170</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.947</td>
<td>u_digital_clock/second_decimal_0_s1/Q</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s109/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>3.861</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.453</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371/DO[3]</td>
<td>u_lcd_top/D1/LCD_G_0_s0/D</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>30.083</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.451</td>
<td>u_digital_clock/display_mode_s4/Q</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s511/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>3.365</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.450</td>
<td>u_lcd_top/D1/LineCount_0_s1/Q</td>
<td>u_lcd_top/D1/u_temp_humi_display/LCD_B_3_s0/D</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>30.080</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.412</td>
<td>u_lcd_top/D1/LineCount_0_s1/Q</td>
<td>u_lcd_top/D1/u_temp_humi_display/LCD_R_4_s0/D</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>30.042</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.375</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371/DO[3]</td>
<td>u_lcd_top/D1/LCD_G_3_s0/D</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>30.005</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.136</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s13/Q</td>
<td>u_lcd_top/D1/LCD_G_1_s0/D</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>29.766</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.100</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371/DO[3]</td>
<td>u_lcd_top/D1/LCD_G_2_s0/D</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>29.730</td>
</tr>
<tr>
<td>21</td>
<td>0.006</td>
<td>u_alarm_settings/alarm1_en_s0/Q</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s103/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>2.908</td>
</tr>
<tr>
<td>22</td>
<td>0.020</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371/DO[3]</td>
<td>u_lcd_top/D1/LCD_R_0_s0/D</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>29.610</td>
</tr>
<tr>
<td>23</td>
<td>0.321</td>
<td>u_digital_clock/second_decimal_0_s1/Q</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s524/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>2.593</td>
</tr>
<tr>
<td>24</td>
<td>0.969</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371/DO[3]</td>
<td>u_lcd_top/D1/LCD_B_1_s0/D</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>28.661</td>
</tr>
<tr>
<td>25</td>
<td>1.002</td>
<td>u_uart_top/u_uart_decode/alarm3_second_0_s0/Q</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s520/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>3.003</td>
<td>-0.341</td>
<td>1.912</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.233</td>
<td>u_dht11/n25_s5/I2</td>
<td>u_dht11/clk_1M_s0/D</td>
<td>u_dht11/clk_1M:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.577</td>
<td>0.374</td>
</tr>
<tr>
<td>2</td>
<td>0.032</td>
<td>u_uart_top/u_uart_decode/alarm1_second_0_s0/Q</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s522/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.100</td>
</tr>
<tr>
<td>3</td>
<td>0.105</td>
<td>u_uart_top/u_uart_decode/alarm2_second_0_s0/Q</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s521/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.172</td>
</tr>
<tr>
<td>4</td>
<td>0.154</td>
<td>u_uart_top/u_uart_decode/alarm3_second_0_s0/Q</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s520/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.221</td>
</tr>
<tr>
<td>5</td>
<td>0.570</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[15]_4_s0/Q</td>
<td>u_uart_top/u_uart_decode/alarm3_second_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>6</td>
<td>0.570</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[11]_1_s0/Q</td>
<td>u_uart_top/u_uart_decode/alarm2_minute_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>7</td>
<td>0.570</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[11]_3_s0/Q</td>
<td>u_uart_top/u_uart_decode/alarm2_minute_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>8</td>
<td>0.570</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[10]_3_s0/Q</td>
<td>u_uart_top/u_uart_decode/alarm2_hour_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>9</td>
<td>0.570</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[10]_4_s0/Q</td>
<td>u_uart_top/u_uart_decode/alarm2_hour_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>10</td>
<td>0.570</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[9]_0_s0/Q</td>
<td>u_uart_top/u_uart_decode/alarm1_second_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>11</td>
<td>0.570</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[9]_2_s0/Q</td>
<td>u_uart_top/u_uart_decode/alarm1_second_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>12</td>
<td>0.570</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[4]_1_s0/Q</td>
<td>u_uart_top/u_uart_decode/adjust_hour_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>13</td>
<td>0.571</td>
<td>u_dht11/data_temp_22_s0/Q</td>
<td>u_dht11/TempHumi_30_s0/D</td>
<td>u_dht11/clk_1M:[R]</td>
<td>u_dht11/clk_1M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>14</td>
<td>0.579</td>
<td>u_lcd_top/D1/PixelCount_0_s0/Q</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s13/D</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.579</td>
</tr>
<tr>
<td>15</td>
<td>0.607</td>
<td>u_digital_clock/second_decimal_0_s1/Q</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s524/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.674</td>
</tr>
<tr>
<td>16</td>
<td>0.646</td>
<td>u_alarm_settings/alarm1_en_s0/Q</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s103/D</td>
<td>clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.713</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>u_lcd_top/D1/LineCount_15_s1/Q</td>
<td>u_lcd_top/D1/LineCount_15_s1/D</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u_lcd_top/D1/PixelCount_12_s0/Q</td>
<td>u_lcd_top/D1/PixelCount_12_s0/D</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_divider_1s/count_31_s0/Q</td>
<td>u_divider_1s/count_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>u_divider_1s/count_9_s0/Q</td>
<td>u_divider_1s/count_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>u_dht11/clk_cnt_3_s0/Q</td>
<td>u_dht11/clk_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>u_Buzzer/beat_cnt_8_s0/Q</td>
<td>u_Buzzer/beat_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>u_dht11/count_1us_20_s0/Q</td>
<td>u_dht11/count_1us_20_s0/D</td>
<td>u_dht11/clk_1M:[R]</td>
<td>u_dht11/clk_1M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>u_dht11/state_s0/Q</td>
<td>u_dht11/state_s0/D</td>
<td>u_dht11/clk_1M:[R]</td>
<td>u_dht11/clk_1M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>u_lcd_top/D1/LineCount_14_s1/Q</td>
<td>u_lcd_top/D1/LineCount_14_s1/D</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_dht11/clk_1M</td>
<td>u_dht11/count_1us_20_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_dht11/clk_1M</td>
<td>u_dht11/count_1us_19_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_dht11/clk_1M</td>
<td>u_dht11/count_1us_18_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_dht11/clk_1M</td>
<td>u_dht11/count_1us_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_dht11/clk_1M</td>
<td>u_dht11/count_1us_16_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_dht11/clk_1M</td>
<td>u_dht11/count_1us_12_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_dht11/clk_1M</td>
<td>u_dht11/count_1us_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_dht11/clk_1M</td>
<td>u_dht11/count_1us_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_dht11/clk_1M</td>
<td>u_dht11/count_1us_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_dht11/clk_1M</td>
<td>u_dht11/count_1us_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digital_clock/minute_decimal_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/u_clock_image_display/LCD_R_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td>u_digital_clock/minute_decimal_0_s1/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>88</td>
<td>R22C40[0][B]</td>
<td style=" font-weight:bold;">u_digital_clock/minute_decimal_0_s1/Q</td>
</tr>
<tr>
<td>35.365</td>
<td>5.548</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[2][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n858762_s470/I1</td>
</tr>
<tr>
<td>35.991</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[2][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n858762_s470/F</td>
</tr>
<tr>
<td>39.547</td>
<td>3.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/n858762_s338/I3</td>
</tr>
<tr>
<td>40.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n858762_s338/F</td>
</tr>
<tr>
<td>41.190</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n858762_s220/I1</td>
</tr>
<tr>
<td>42.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n858762_s220/F</td>
</tr>
<tr>
<td>43.357</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/n858762_s135/I2</td>
</tr>
<tr>
<td>43.982</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n858762_s135/F</td>
</tr>
<tr>
<td>44.401</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/n858762_s92/I3</td>
</tr>
<tr>
<td>45.223</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n858762_s92/F</td>
</tr>
<tr>
<td>46.996</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/n858762_s704/I1</td>
</tr>
<tr>
<td>47.818</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n858762_s704/F</td>
</tr>
<tr>
<td>47.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/n858762_s698/I0</td>
</tr>
<tr>
<td>47.967</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n858762_s698/O</td>
</tr>
<tr>
<td>47.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n858762_s695/I0</td>
</tr>
<tr>
<td>48.130</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n858762_s695/O</td>
</tr>
<tr>
<td>48.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n858762_s65/I1</td>
</tr>
<tr>
<td>48.293</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n858762_s65/O</td>
</tr>
<tr>
<td>49.782</td>
<td>1.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/n877211_s2/I1</td>
</tr>
<tr>
<td>50.814</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n877211_s2/F</td>
</tr>
<tr>
<td>52.587</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/n877211_s0/I2</td>
</tr>
<tr>
<td>53.619</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n877211_s0/F</td>
</tr>
<tr>
<td>53.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_clock_image_display/LCD_R_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/LCD_R_3_s0/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/u_clock_image_display/LCD_R_3_s0</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/LCD_R_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.288, 30.041%; route: 16.514, 68.070%; tC2Q: 0.458, 1.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digital_clock/second_decimal_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/u_clock_image_display/LCD_G_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>u_digital_clock/second_decimal_0_s1/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R24C41[1][B]</td>
<td style=" font-weight:bold;">u_digital_clock/second_decimal_0_s1/Q</td>
</tr>
<tr>
<td>33.426</td>
<td>3.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s83/I0</td>
</tr>
<tr>
<td>34.052</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s83/F</td>
</tr>
<tr>
<td>39.918</td>
<td>5.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[3][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s278/I3</td>
</tr>
<tr>
<td>40.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C9[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s278/F</td>
</tr>
<tr>
<td>40.746</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s159/I2</td>
</tr>
<tr>
<td>41.568</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s159/F</td>
</tr>
<tr>
<td>43.506</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s103/I2</td>
</tr>
<tr>
<td>44.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s103/F</td>
</tr>
<tr>
<td>46.378</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s544/I2</td>
</tr>
<tr>
<td>47.004</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s544/F</td>
</tr>
<tr>
<td>47.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s536/I1</td>
</tr>
<tr>
<td>47.153</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s536/O</td>
</tr>
<tr>
<td>47.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s532/I1</td>
</tr>
<tr>
<td>47.316</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s532/O</td>
</tr>
<tr>
<td>47.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s64/I1</td>
</tr>
<tr>
<td>47.479</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C6[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s64/O</td>
</tr>
<tr>
<td>52.209</td>
<td>4.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/n877216_s0/I0</td>
</tr>
<tr>
<td>53.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n877216_s0/F</td>
</tr>
<tr>
<td>53.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_clock_image_display/LCD_G_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[2][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/LCD_G_5_s0/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/u_clock_image_display/LCD_G_5_s0</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[2][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/LCD_G_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.292, 22.355%; route: 17.922, 75.709%; tC2Q: 0.458, 1.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digital_clock/hour_decimal_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/LCD_B_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>u_digital_clock/hour_decimal_2_s1/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">u_digital_clock/hour_decimal_2_s1/Q</td>
</tr>
<tr>
<td>36.321</td>
<td>6.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_lcd_top/D1/u_digital_clock_display/hour_first_0_s12/I0</td>
</tr>
<tr>
<td>36.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/hour_first_0_s12/F</td>
</tr>
<tr>
<td>38.091</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/hour_first_0_s11/I0</td>
</tr>
<tr>
<td>38.913</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/hour_first_0_s11/F</td>
</tr>
<tr>
<td>42.001</td>
<td>3.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n22213_s24/I1</td>
</tr>
<tr>
<td>43.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C22[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n22213_s24/F</td>
</tr>
<tr>
<td>46.204</td>
<td>3.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[3][B]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n22213_s41/I3</td>
</tr>
<tr>
<td>47.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C11[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n22213_s41/F</td>
</tr>
<tr>
<td>47.517</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n22213_s19/I3</td>
</tr>
<tr>
<td>48.549</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n22213_s19/F</td>
</tr>
<tr>
<td>48.554</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n22213_s8/I2</td>
</tr>
<tr>
<td>49.180</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n22213_s8/F</td>
</tr>
<tr>
<td>49.984</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C13[3][B]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n22213_s3/I1</td>
</tr>
<tr>
<td>51.016</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n22213_s3/F</td>
</tr>
<tr>
<td>51.991</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n22213_s2/I0</td>
</tr>
<tr>
<td>53.023</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n22213_s2/F</td>
</tr>
<tr>
<td>53.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_alarm_hourly_display/LCD_B_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/LCD_B_3_s0/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/u_alarm_hourly_display/LCD_B_3_s0</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/LCD_B_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.091, 29.965%; route: 16.115, 68.098%; tC2Q: 0.458, 1.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digital_clock/hour_decimal_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/u_digital_clock_display/LCD_G_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>u_digital_clock/hour_decimal_2_s1/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">u_digital_clock/hour_decimal_2_s1/Q</td>
</tr>
<tr>
<td>36.321</td>
<td>6.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_lcd_top/D1/u_digital_clock_display/hour_first_0_s12/I0</td>
</tr>
<tr>
<td>36.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/hour_first_0_s12/F</td>
</tr>
<tr>
<td>38.091</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/hour_first_0_s11/I0</td>
</tr>
<tr>
<td>38.913</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/hour_first_0_s11/F</td>
</tr>
<tr>
<td>42.001</td>
<td>3.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n22213_s24/I1</td>
</tr>
<tr>
<td>43.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C22[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n22213_s24/F</td>
</tr>
<tr>
<td>45.881</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28567_s238/I2</td>
</tr>
<tr>
<td>46.913</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28567_s238/F</td>
</tr>
<tr>
<td>46.919</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28567_s100/I3</td>
</tr>
<tr>
<td>47.545</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28567_s100/F</td>
</tr>
<tr>
<td>47.550</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28567_s37/I2</td>
</tr>
<tr>
<td>48.611</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28567_s37/F</td>
</tr>
<tr>
<td>49.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28567_s15/I0</td>
</tr>
<tr>
<td>50.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28567_s15/F</td>
</tr>
<tr>
<td>50.068</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28567_s5/I1</td>
</tr>
<tr>
<td>50.870</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28567_s5/F</td>
</tr>
<tr>
<td>51.293</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28567_s2/I2</td>
</tr>
<tr>
<td>52.325</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28567_s2/F</td>
</tr>
<tr>
<td>52.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_digital_clock_display/LCD_G_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>u_lcd_top/D1/u_digital_clock_display/LCD_G_5_s0/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/u_digital_clock_display/LCD_G_5_s0</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>u_lcd_top/D1/u_digital_clock_display/LCD_G_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.132, 35.409%; route: 14.375, 62.595%; tC2Q: 0.458, 1.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digital_clock/hour_decimal_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/u_digital_clock_display/LCD_B_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>u_digital_clock/hour_decimal_2_s1/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">u_digital_clock/hour_decimal_2_s1/Q</td>
</tr>
<tr>
<td>36.321</td>
<td>6.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_lcd_top/D1/u_digital_clock_display/hour_first_0_s12/I0</td>
</tr>
<tr>
<td>36.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/hour_first_0_s12/F</td>
</tr>
<tr>
<td>38.091</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/hour_first_0_s11/I0</td>
</tr>
<tr>
<td>38.913</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/hour_first_0_s11/F</td>
</tr>
<tr>
<td>42.001</td>
<td>3.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n22213_s24/I1</td>
</tr>
<tr>
<td>43.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C22[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n22213_s24/F</td>
</tr>
<tr>
<td>45.881</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28567_s238/I2</td>
</tr>
<tr>
<td>46.913</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28567_s238/F</td>
</tr>
<tr>
<td>46.919</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28567_s100/I3</td>
</tr>
<tr>
<td>47.545</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28567_s100/F</td>
</tr>
<tr>
<td>47.550</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28567_s37/I2</td>
</tr>
<tr>
<td>48.611</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28567_s37/F</td>
</tr>
<tr>
<td>49.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28567_s15/I0</td>
</tr>
<tr>
<td>50.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28567_s15/F</td>
</tr>
<tr>
<td>50.068</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28567_s5/I1</td>
</tr>
<tr>
<td>50.870</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28567_s5/F</td>
</tr>
<tr>
<td>51.293</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28562_s2/I3</td>
</tr>
<tr>
<td>52.115</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28562_s2/F</td>
</tr>
<tr>
<td>52.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_digital_clock_display/LCD_B_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>u_lcd_top/D1/u_digital_clock_display/LCD_B_3_s0/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/u_digital_clock_display/LCD_B_3_s0</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>u_lcd_top/D1/u_digital_clock_display/LCD_B_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.922, 34.813%; route: 14.375, 63.172%; tC2Q: 0.458, 2.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digital_clock/second_decimal_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/u_clock_image_display/LCD_B_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>u_digital_clock/second_decimal_0_s1/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R24C41[1][B]</td>
<td style=" font-weight:bold;">u_digital_clock/second_decimal_0_s1/Q</td>
</tr>
<tr>
<td>33.426</td>
<td>3.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s83/I0</td>
</tr>
<tr>
<td>34.052</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s83/F</td>
</tr>
<tr>
<td>39.918</td>
<td>5.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[3][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s278/I3</td>
</tr>
<tr>
<td>40.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C9[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s278/F</td>
</tr>
<tr>
<td>40.746</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s159/I2</td>
</tr>
<tr>
<td>41.568</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s159/F</td>
</tr>
<tr>
<td>43.506</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s103/I2</td>
</tr>
<tr>
<td>44.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s103/F</td>
</tr>
<tr>
<td>46.378</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s544/I2</td>
</tr>
<tr>
<td>47.004</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s544/F</td>
</tr>
<tr>
<td>47.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s536/I1</td>
</tr>
<tr>
<td>47.153</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s536/O</td>
</tr>
<tr>
<td>47.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s532/I1</td>
</tr>
<tr>
<td>47.316</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s532/O</td>
</tr>
<tr>
<td>47.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n874596_s64/I1</td>
</tr>
<tr>
<td>47.479</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C6[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n874596_s64/O</td>
</tr>
<tr>
<td>49.606</td>
<td>2.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][A]</td>
<td>u_lcd_top/D1/u_clock_image_display/n877222_s1/I2</td>
</tr>
<tr>
<td>50.667</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C12[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n877222_s1/F</td>
</tr>
<tr>
<td>51.086</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n877222_s0/I1</td>
</tr>
<tr>
<td>51.908</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n877222_s0/F</td>
</tr>
<tr>
<td>51.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_clock_image_display/LCD_B_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/LCD_B_4_s0/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/u_clock_image_display/LCD_B_4_s0</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/LCD_B_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.353, 28.174%; route: 15.738, 69.794%; tC2Q: 0.458, 2.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digital_clock/hour_decimal_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/LCD_R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>u_digital_clock/hour_decimal_0_s1/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R25C45[0][B]</td>
<td style=" font-weight:bold;">u_digital_clock/hour_decimal_0_s1/Q</td>
</tr>
<tr>
<td>39.356</td>
<td>9.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C23[0][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n20850_s15/CIN</td>
</tr>
<tr>
<td>39.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n20850_s15/COUT</td>
</tr>
<tr>
<td>39.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C23[0][B]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n20850_s16/CIN</td>
</tr>
<tr>
<td>39.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n20850_s16/COUT</td>
</tr>
<tr>
<td>39.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C23[1][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n20850_s17/CIN</td>
</tr>
<tr>
<td>39.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n20850_s17/COUT</td>
</tr>
<tr>
<td>39.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C23[1][B]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n20850_s18/CIN</td>
</tr>
<tr>
<td>39.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n20850_s18/COUT</td>
</tr>
<tr>
<td>39.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C23[2][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n20850_s19/CIN</td>
</tr>
<tr>
<td>39.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n20850_s19/COUT</td>
</tr>
<tr>
<td>40.215</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n22224_s17/I0</td>
</tr>
<tr>
<td>41.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n22224_s17/F</td>
</tr>
<tr>
<td>41.252</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n22224_s5/I2</td>
</tr>
<tr>
<td>42.074</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n22224_s5/F</td>
</tr>
<tr>
<td>42.895</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n22224_s2/I2</td>
</tr>
<tr>
<td>43.521</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C21[2][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n22224_s2/F</td>
</tr>
<tr>
<td>45.801</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_alarm_hourly_display/LCD_R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/LCD_R_4_s0/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/u_alarm_hourly_display/LCD_R_4_s0</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/LCD_R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.765, 16.816%; route: 13.219, 80.396%; tC2Q: 0.458, 2.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digital_clock/flag_am_pm_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/u_digital_clock_display/LCD_R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>u_digital_clock/flag_am_pm_s0/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">u_digital_clock/flag_am_pm_s0/Q</td>
</tr>
<tr>
<td>33.237</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28573_s124/I3</td>
</tr>
<tr>
<td>33.863</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28573_s124/F</td>
</tr>
<tr>
<td>33.869</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28573_s63/I2</td>
</tr>
<tr>
<td>34.691</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28573_s63/F</td>
</tr>
<tr>
<td>34.696</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28573_s27/I3</td>
</tr>
<tr>
<td>35.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28573_s27/F</td>
</tr>
<tr>
<td>35.524</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28573_s9/I3</td>
</tr>
<tr>
<td>36.623</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28573_s9/F</td>
</tr>
<tr>
<td>36.628</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28573_s3/I2</td>
</tr>
<tr>
<td>37.254</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28573_s3/F</td>
</tr>
<tr>
<td>39.048</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n28573_s2/I0</td>
</tr>
<tr>
<td>40.147</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n28573_s2/F</td>
</tr>
<tr>
<td>40.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_digital_clock_display/LCD_R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/LCD_R_4_s0/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/u_digital_clock_display/LCD_R_4_s0</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/LCD_R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.094, 47.217%; route: 5.236, 48.534%; tC2Q: 0.458, 4.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_alarm_settings/alarm2_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s638</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>u_alarm_settings/alarm2_en_s0/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" font-weight:bold;">u_alarm_settings/alarm2_en_s0/Q</td>
</tr>
<tr>
<td>33.711</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>u_Buzzer/n237_s2/I2</td>
</tr>
<tr>
<td>34.513</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">u_Buzzer/n237_s2/F</td>
</tr>
<tr>
<td>34.936</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>u_lcd_top/D1/i129/LCD_R_3_s4/I0</td>
</tr>
<tr>
<td>36.035</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/i129/LCD_R_3_s4/F</td>
</tr>
<tr>
<td>36.041</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>u_lcd_top/D1/i129/LCD_R_3_s3/I1</td>
</tr>
<tr>
<td>36.667</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/i129/LCD_R_3_s3/F</td>
</tr>
<tr>
<td>36.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s638/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s638/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s638</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s638</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.527, 34.580%; route: 4.322, 59.148%; tC2Q: 0.458, 6.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_alarm_settings/alarm2_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s107</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>u_alarm_settings/alarm2_en_s0/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" font-weight:bold;">u_alarm_settings/alarm2_en_s0/Q</td>
</tr>
<tr>
<td>33.234</td>
<td>3.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>u_lcd_top/D1/i129/n10595_s0/I3</td>
</tr>
<tr>
<td>34.266</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/i129/n10595_s0/F</td>
</tr>
<tr>
<td>34.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s107/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s107/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s107</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s107</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.033%; route: 3.416, 69.626%; tC2Q: 0.458, 9.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_alarm_settings/alarm3_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s499</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>u_alarm_settings/alarm3_en_s0/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">u_alarm_settings/alarm3_en_s0/Q</td>
</tr>
<tr>
<td>33.895</td>
<td>4.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s499/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s499/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s499</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s499</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.077, 89.895%; tC2Q: 0.458, 10.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_alarm_settings/alarm2_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s105</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>u_alarm_settings/alarm2_en_s0/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" font-weight:bold;">u_alarm_settings/alarm2_en_s0/Q</td>
</tr>
<tr>
<td>33.529</td>
<td>3.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s105/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[2][A]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s105/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s105</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C35[2][A]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s105</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.711, 89.008%; tC2Q: 0.458, 10.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digital_clock/second_decimal_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s109</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>u_digital_clock/second_decimal_0_s1/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R24C41[1][B]</td>
<td style=" font-weight:bold;">u_digital_clock/second_decimal_0_s1/Q</td>
</tr>
<tr>
<td>32.121</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][B]</td>
<td>u_lcd_top/D1/i129/n11021_s1/I0</td>
</tr>
<tr>
<td>33.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/i129/n11021_s1/F</td>
</tr>
<tr>
<td>33.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][B]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s109/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s109/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s109</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[2][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s109</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 28.461%; route: 2.304, 59.670%; tC2Q: 0.458, 11.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/LCD_G_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>BSRAM_R28[14]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371/CLK</td>
</tr>
<tr>
<td>6.133</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371/DO[3]</td>
</tr>
<tr>
<td>12.110</td>
<td>5.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s134/I1</td>
</tr>
<tr>
<td>13.142</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s134/F</td>
</tr>
<tr>
<td>13.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s117/I1</td>
</tr>
<tr>
<td>13.291</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s117/O</td>
</tr>
<tr>
<td>13.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s110/I0</td>
</tr>
<tr>
<td>13.454</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s110/O</td>
</tr>
<tr>
<td>13.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s106/I1</td>
</tr>
<tr>
<td>13.617</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s106/O</td>
</tr>
<tr>
<td>13.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s104/I1</td>
</tr>
<tr>
<td>13.780</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s104/O</td>
</tr>
<tr>
<td>16.377</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1738/I1</td>
</tr>
<tr>
<td>17.476</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1738/F</td>
</tr>
<tr>
<td>18.611</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1714/I2</td>
</tr>
<tr>
<td>19.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1714/F</td>
</tr>
<tr>
<td>21.685</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[3][B]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1702/I2</td>
</tr>
<tr>
<td>22.717</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1702/F</td>
</tr>
<tr>
<td>22.722</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1682/I0</td>
</tr>
<tr>
<td>23.754</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1682/F</td>
</tr>
<tr>
<td>23.760</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1664/I2</td>
</tr>
<tr>
<td>24.792</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1664/F</td>
</tr>
<tr>
<td>26.571</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>u_lcd_top/D1/n431_s4/I0</td>
</tr>
<tr>
<td>27.393</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n431_s4/F</td>
</tr>
<tr>
<td>29.667</td>
<td>2.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>u_lcd_top/D1/n431_s0/I2</td>
</tr>
<tr>
<td>30.489</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n431_s0/F</td>
</tr>
<tr>
<td>32.756</td>
<td>2.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[B]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/LCD_G_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[B]</td>
<td>u_lcd_top/D1/LCD_G_0_s0/CLK</td>
</tr>
<tr>
<td>32.303</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[B]</td>
<td>u_lcd_top/D1/LCD_G_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.608, 28.614%; route: 18.015, 59.884%; tC2Q: 3.460, 11.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digital_clock/display_mode_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s511</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>u_digital_clock/display_mode_s4/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">u_digital_clock/display_mode_s4/Q</td>
</tr>
<tr>
<td>32.724</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s511/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s511/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s511</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s511</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.907, 86.380%; tC2Q: 0.458, 13.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lcd_top/D1/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/u_temp_humi_display/LCD_B_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>u_lcd_top/D1/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>580</td>
<td>R22C42[2][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/LineCount_0_s1/Q</td>
</tr>
<tr>
<td>6.022</td>
<td>2.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n21600_s129/I0</td>
</tr>
<tr>
<td>6.648</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R25C22[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n21600_s129/F</td>
</tr>
<tr>
<td>8.971</td>
<td>2.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n24933_s123/I0</td>
</tr>
<tr>
<td>10.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C34[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n24933_s123/F</td>
</tr>
<tr>
<td>14.105</td>
<td>4.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n868173_s172/I2</td>
</tr>
<tr>
<td>15.204</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R2C10[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n868173_s172/F</td>
</tr>
<tr>
<td>17.510</td>
<td>2.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s203/I1</td>
</tr>
<tr>
<td>18.609</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s203/F</td>
</tr>
<tr>
<td>19.099</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s123/I2</td>
</tr>
<tr>
<td>19.725</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s123/F</td>
</tr>
<tr>
<td>21.833</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][A]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s61/I1</td>
</tr>
<tr>
<td>22.859</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C35[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s61/F</td>
</tr>
<tr>
<td>23.278</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s25/I0</td>
</tr>
<tr>
<td>24.339</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s25/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s8/I2</td>
</tr>
<tr>
<td>25.384</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s8/F</td>
</tr>
<tr>
<td>25.390</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s2/I0</td>
</tr>
<tr>
<td>26.489</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s2/F</td>
</tr>
<tr>
<td>27.970</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s325/I2</td>
</tr>
<tr>
<td>29.069</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s325/F</td>
</tr>
<tr>
<td>30.208</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C44[2][B]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s0/I2</td>
</tr>
<tr>
<td>31.234</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C44[2][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s0/F</td>
</tr>
<tr>
<td>31.655</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[1][B]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27912_s0/I3</td>
</tr>
<tr>
<td>32.754</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C44[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27912_s0/F</td>
</tr>
<tr>
<td>32.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44[1][B]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_temp_humi_display/LCD_B_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[1][B]</td>
<td>u_lcd_top/D1/u_temp_humi_display/LCD_B_3_s0/CLK</td>
</tr>
<tr>
<td>32.303</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C44[1][B]</td>
<td>u_lcd_top/D1/u_temp_humi_display/LCD_B_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.518, 38.291%; route: 18.104, 60.186%; tC2Q: 0.458, 1.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lcd_top/D1/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/u_temp_humi_display/LCD_R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>u_lcd_top/D1/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>580</td>
<td>R22C42[2][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/LineCount_0_s1/Q</td>
</tr>
<tr>
<td>6.022</td>
<td>2.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>u_lcd_top/D1/u_alarm_hourly_display/n21600_s129/I0</td>
</tr>
<tr>
<td>6.648</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R25C22[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_alarm_hourly_display/n21600_s129/F</td>
</tr>
<tr>
<td>8.971</td>
<td>2.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>u_lcd_top/D1/u_digital_clock_display/n24933_s123/I0</td>
</tr>
<tr>
<td>10.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C34[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_digital_clock_display/n24933_s123/F</td>
</tr>
<tr>
<td>14.105</td>
<td>4.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>u_lcd_top/D1/u_clock_image_display/n868173_s172/I2</td>
</tr>
<tr>
<td>15.204</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R2C10[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_clock_image_display/n868173_s172/F</td>
</tr>
<tr>
<td>17.510</td>
<td>2.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s203/I1</td>
</tr>
<tr>
<td>18.609</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s203/F</td>
</tr>
<tr>
<td>19.099</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s123/I2</td>
</tr>
<tr>
<td>19.725</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s123/F</td>
</tr>
<tr>
<td>21.833</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][A]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s61/I1</td>
</tr>
<tr>
<td>22.859</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C35[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s61/F</td>
</tr>
<tr>
<td>23.278</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s25/I0</td>
</tr>
<tr>
<td>24.339</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s25/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s8/I2</td>
</tr>
<tr>
<td>25.384</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s8/F</td>
</tr>
<tr>
<td>25.390</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s2/I0</td>
</tr>
<tr>
<td>26.489</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s2/F</td>
</tr>
<tr>
<td>27.970</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s325/I2</td>
</tr>
<tr>
<td>29.069</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s325/F</td>
</tr>
<tr>
<td>30.208</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C44[2][B]</td>
<td>u_lcd_top/D1/u_temp_humi_display/n27923_s0/I2</td>
</tr>
<tr>
<td>31.240</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C44[2][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_temp_humi_display/n27923_s0/F</td>
</tr>
<tr>
<td>32.715</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_temp_humi_display/LCD_R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_lcd_top/D1/u_temp_humi_display/LCD_R_4_s0/CLK</td>
</tr>
<tr>
<td>32.303</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_lcd_top/D1/u_temp_humi_display/LCD_R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.425, 34.701%; route: 19.159, 63.773%; tC2Q: 0.458, 1.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/LCD_G_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>BSRAM_R28[14]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371/CLK</td>
</tr>
<tr>
<td>6.133</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371/DO[3]</td>
</tr>
<tr>
<td>12.110</td>
<td>5.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s134/I1</td>
</tr>
<tr>
<td>13.142</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s134/F</td>
</tr>
<tr>
<td>13.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s117/I1</td>
</tr>
<tr>
<td>13.291</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s117/O</td>
</tr>
<tr>
<td>13.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s110/I0</td>
</tr>
<tr>
<td>13.454</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s110/O</td>
</tr>
<tr>
<td>13.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s106/I1</td>
</tr>
<tr>
<td>13.617</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s106/O</td>
</tr>
<tr>
<td>13.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s104/I1</td>
</tr>
<tr>
<td>13.780</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s104/O</td>
</tr>
<tr>
<td>16.377</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1738/I1</td>
</tr>
<tr>
<td>17.476</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1738/F</td>
</tr>
<tr>
<td>18.611</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1714/I2</td>
</tr>
<tr>
<td>19.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1714/F</td>
</tr>
<tr>
<td>22.169</td>
<td>2.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1705/I2</td>
</tr>
<tr>
<td>23.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1705/F</td>
</tr>
<tr>
<td>23.274</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1685/I0</td>
</tr>
<tr>
<td>24.096</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1685/F</td>
</tr>
<tr>
<td>24.101</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1667/I2</td>
</tr>
<tr>
<td>25.133</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1667/F</td>
</tr>
<tr>
<td>25.943</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>u_lcd_top/D1/n428_s14/I0</td>
</tr>
<tr>
<td>27.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n428_s14/F</td>
</tr>
<tr>
<td>29.949</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>u_lcd_top/D1/n428_s0/I1</td>
</tr>
<tr>
<td>30.575</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n428_s0/F</td>
</tr>
<tr>
<td>32.678</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/LCD_G_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>u_lcd_top/D1/LCD_G_3_s0/CLK</td>
</tr>
<tr>
<td>32.303</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>u_lcd_top/D1/LCD_G_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.546, 28.482%; route: 17.999, 59.986%; tC2Q: 3.460, 11.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/LCD_G_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s13/CLK</td>
</tr>
<tr>
<td>3.132</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>400</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s13/Q</td>
</tr>
<tr>
<td>10.492</td>
<td>7.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>u_lcd_top/D1/u_title_display/n8113_s122/I2</td>
</tr>
<tr>
<td>11.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_title_display/n8113_s122/F</td>
</tr>
<tr>
<td>11.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>u_lcd_top/D1/u_title_display/n8113_s111/I1</td>
</tr>
<tr>
<td>11.463</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_title_display/n8113_s111/O</td>
</tr>
<tr>
<td>11.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>u_lcd_top/D1/u_title_display/n8113_s107/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_title_display/n8113_s107/O</td>
</tr>
<tr>
<td>11.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>u_lcd_top/D1/u_title_display/n8113_s105/I0</td>
</tr>
<tr>
<td>11.789</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_title_display/n8113_s105/O</td>
</tr>
<tr>
<td>11.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][B]</td>
<td>u_lcd_top/D1/u_title_display/n8113_s104/I0</td>
</tr>
<tr>
<td>11.952</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_title_display/n8113_s104/O</td>
</tr>
<tr>
<td>14.543</td>
<td>2.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][B]</td>
<td>u_lcd_top/D1/u_title_display/n8864_s7/I2</td>
</tr>
<tr>
<td>15.169</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C32[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_title_display/n8864_s7/F</td>
</tr>
<tr>
<td>15.664</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td>u_lcd_top/D1/u_title_display/n8860_s6/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_title_display/n8860_s6/F</td>
</tr>
<tr>
<td>16.769</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td>u_lcd_top/D1/u_title_display/n8860_s4/I1</td>
</tr>
<tr>
<td>17.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_title_display/n8860_s4/F</td>
</tr>
<tr>
<td>17.806</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>u_lcd_top/D1/u_title_display/n8860_s3/I0</td>
</tr>
<tr>
<td>18.608</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C34[2][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_title_display/n8860_s3/F</td>
</tr>
<tr>
<td>19.031</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][A]</td>
<td>u_lcd_top/D1/u_title_display/n8863_s1/I0</td>
</tr>
<tr>
<td>19.657</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C35[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_title_display/n8863_s1/F</td>
</tr>
<tr>
<td>21.786</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>u_lcd_top/D1/n426_s8/I1</td>
</tr>
<tr>
<td>22.411</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n426_s8/F</td>
</tr>
<tr>
<td>22.830</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td>u_lcd_top/D1/n426_s6/I0</td>
</tr>
<tr>
<td>23.862</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R22C44[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n426_s6/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][B]</td>
<td>u_lcd_top/D1/n430_s1/I2</td>
</tr>
<tr>
<td>27.520</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n430_s1/F</td>
</tr>
<tr>
<td>27.526</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>u_lcd_top/D1/n430_s0/I0</td>
</tr>
<tr>
<td>28.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n430_s0/F</td>
</tr>
<tr>
<td>32.439</td>
<td>3.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/LCD_G_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>u_lcd_top/D1/LCD_G_1_s0/CLK</td>
</tr>
<tr>
<td>32.303</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>u_lcd_top/D1/LCD_G_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.366, 31.466%; route: 19.942, 66.995%; tC2Q: 0.458, 1.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/LCD_G_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>BSRAM_R28[14]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371/CLK</td>
</tr>
<tr>
<td>6.133</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371/DO[3]</td>
</tr>
<tr>
<td>12.110</td>
<td>5.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s134/I1</td>
</tr>
<tr>
<td>13.142</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s134/F</td>
</tr>
<tr>
<td>13.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s117/I1</td>
</tr>
<tr>
<td>13.291</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s117/O</td>
</tr>
<tr>
<td>13.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s110/I0</td>
</tr>
<tr>
<td>13.454</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s110/O</td>
</tr>
<tr>
<td>13.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s106/I1</td>
</tr>
<tr>
<td>13.617</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s106/O</td>
</tr>
<tr>
<td>13.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s104/I1</td>
</tr>
<tr>
<td>13.780</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s104/O</td>
</tr>
<tr>
<td>16.377</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1738/I1</td>
</tr>
<tr>
<td>17.476</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1738/F</td>
</tr>
<tr>
<td>18.611</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1714/I2</td>
</tr>
<tr>
<td>19.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1714/F</td>
</tr>
<tr>
<td>21.036</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1704/I2</td>
</tr>
<tr>
<td>22.135</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1704/F</td>
</tr>
<tr>
<td>22.140</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[3][B]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1684/I0</td>
</tr>
<tr>
<td>23.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1684/F</td>
</tr>
<tr>
<td>23.729</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1666/I2</td>
</tr>
<tr>
<td>24.761</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C26[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1666/F</td>
</tr>
<tr>
<td>25.251</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>u_lcd_top/D1/n429_s4/I0</td>
</tr>
<tr>
<td>26.350</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n429_s4/F</td>
</tr>
<tr>
<td>28.134</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_lcd_top/D1/n429_s0/I2</td>
</tr>
<tr>
<td>29.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n429_s0/F</td>
</tr>
<tr>
<td>32.403</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[B]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/LCD_G_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[B]</td>
<td>u_lcd_top/D1/LCD_G_2_s0/CLK</td>
</tr>
<tr>
<td>32.303</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[B]</td>
<td>u_lcd_top/D1/LCD_G_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.229, 31.043%; route: 17.041, 57.319%; tC2Q: 3.460, 11.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_alarm_settings/alarm1_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s103</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[2][A]</td>
<td>u_alarm_settings/alarm1_en_s0/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C42[2][A]</td>
<td style=" font-weight:bold;">u_alarm_settings/alarm1_en_s0/Q</td>
</tr>
<tr>
<td>32.267</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s103/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s103/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s103</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s103</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.450, 84.241%; tC2Q: 0.458, 15.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/LCD_R_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>BSRAM_R28[14]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371/CLK</td>
</tr>
<tr>
<td>6.133</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371/DO[3]</td>
</tr>
<tr>
<td>12.110</td>
<td>5.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s134/I1</td>
</tr>
<tr>
<td>13.142</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s134/F</td>
</tr>
<tr>
<td>13.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s117/I1</td>
</tr>
<tr>
<td>13.291</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s117/O</td>
</tr>
<tr>
<td>13.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s110/I0</td>
</tr>
<tr>
<td>13.454</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s110/O</td>
</tr>
<tr>
<td>13.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s106/I1</td>
</tr>
<tr>
<td>13.617</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s106/O</td>
</tr>
<tr>
<td>13.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s104/I1</td>
</tr>
<tr>
<td>13.780</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s104/O</td>
</tr>
<tr>
<td>16.377</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1738/I1</td>
</tr>
<tr>
<td>17.476</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1738/F</td>
</tr>
<tr>
<td>18.611</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1714/I2</td>
</tr>
<tr>
<td>19.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1714/F</td>
</tr>
<tr>
<td>23.946</td>
<td>4.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1708/I2</td>
</tr>
<tr>
<td>24.572</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1708/F</td>
</tr>
<tr>
<td>24.578</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1688/I0</td>
</tr>
<tr>
<td>25.203</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C25[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1688/F</td>
</tr>
<tr>
<td>25.622</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][A]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1670/I2</td>
</tr>
<tr>
<td>26.721</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C26[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1670/F</td>
</tr>
<tr>
<td>28.664</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>u_lcd_top/D1/n425_s1/I0</td>
</tr>
<tr>
<td>29.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n425_s1/F</td>
</tr>
<tr>
<td>32.283</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/LCD_R_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_lcd_top/D1/LCD_R_0_s0/CLK</td>
</tr>
<tr>
<td>32.303</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_lcd_top/D1/LCD_R_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.250, 24.485%; route: 18.900, 63.830%; tC2Q: 3.460, 11.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digital_clock/second_decimal_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s524</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>u_digital_clock/second_decimal_0_s1/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R24C41[1][B]</td>
<td style=" font-weight:bold;">u_digital_clock/second_decimal_0_s1/Q</td>
</tr>
<tr>
<td>31.952</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s524/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s524/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s524</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s524</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 82.324%; tC2Q: 0.458, 17.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/LCD_B_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.673</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>BSRAM_R28[14]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371/CLK</td>
</tr>
<tr>
<td>6.133</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1371/DO[3]</td>
</tr>
<tr>
<td>12.110</td>
<td>5.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s134/I1</td>
</tr>
<tr>
<td>13.142</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s134/F</td>
</tr>
<tr>
<td>13.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s117/I1</td>
</tr>
<tr>
<td>13.291</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s117/O</td>
</tr>
<tr>
<td>13.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s110/I0</td>
</tr>
<tr>
<td>13.454</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s110/O</td>
</tr>
<tr>
<td>13.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s106/I1</td>
</tr>
<tr>
<td>13.617</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s106/O</td>
</tr>
<tr>
<td>13.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>u_lcd_top/D1/u_mode_display/n15091_s104/I1</td>
</tr>
<tr>
<td>13.780</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/n15091_s104/O</td>
</tr>
<tr>
<td>16.377</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1738/I1</td>
</tr>
<tr>
<td>17.476</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1738/F</td>
</tr>
<tr>
<td>18.611</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1714/I2</td>
</tr>
<tr>
<td>19.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1714/F</td>
</tr>
<tr>
<td>21.200</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1698/I2</td>
</tr>
<tr>
<td>22.261</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1698/F</td>
</tr>
<tr>
<td>22.680</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1678/I0</td>
</tr>
<tr>
<td>23.712</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1678/F</td>
</tr>
<tr>
<td>23.718</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1660/I2</td>
</tr>
<tr>
<td>24.817</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/u_mode_display/LCD_R_mode_4_s1660/F</td>
</tr>
<tr>
<td>28.058</td>
<td>3.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[0][B]</td>
<td>u_lcd_top/D1/n435_s4/I0</td>
</tr>
<tr>
<td>29.090</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[0][B]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n435_s4/F</td>
</tr>
<tr>
<td>29.096</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][A]</td>
<td>u_lcd_top/D1/n435_s0/I2</td>
</tr>
<tr>
<td>30.195</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n435_s0/F</td>
</tr>
<tr>
<td>31.334</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/LCD_B_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>u_lcd_top/D1/LCD_B_1_s0/CLK</td>
</tr>
<tr>
<td>32.303</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>u_lcd_top/D1/LCD_B_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.191, 32.068%; route: 16.010, 55.860%; tC2Q: 3.460, 12.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_decode/alarm3_second_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s520</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.027</td>
<td>27.027</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>27.027</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>29.115</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>29.359</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][B]</td>
<td>u_uart_top/u_uart_decode/alarm3_second_0_s0/CLK</td>
</tr>
<tr>
<td>29.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C36[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_decode/alarm3_second_0_s0/Q</td>
</tr>
<tr>
<td>31.271</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s520/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>32.459</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.703</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s520/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s520</td>
</tr>
<tr>
<td>32.273</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s520</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.454, 76.029%; tC2Q: 0.458, 23.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dht11/n25_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dht11/clk_1M_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_dht11/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C25[1][A]</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[1][A]</td>
<td style=" font-weight:bold;">u_dht11/n25_s5/I2</td>
</tr>
<tr>
<td>1000.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C25[1][A]</td>
<td style=" background: #97FFFF;">u_dht11/n25_s5/F</td>
</tr>
<tr>
<td>1000.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C25[1][A]</td>
<td style=" font-weight:bold;">u_dht11/clk_1M_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1001.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[1][A]</td>
<td>u_dht11/clk_1M_s0/CLK</td>
</tr>
<tr>
<td>1001.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dht11/clk_1M_s0</td>
</tr>
<tr>
<td>1001.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C25[1][A]</td>
<td>u_dht11/clk_1M_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>272.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>272.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_decode/alarm1_second_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s522</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>270.270</td>
<td>270.270</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>271.662</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>271.847</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>u_uart_top/u_uart_decode/alarm1_second_0_s0/CLK</td>
</tr>
<tr>
<td>272.180</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C33[0][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_decode/alarm1_second_0_s0/Q</td>
</tr>
<tr>
<td>272.946</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s522/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>270.270</td>
<td>270.270</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>272.700</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>272.884</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s522/CLK</td>
</tr>
<tr>
<td>272.914</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s522</td>
</tr>
<tr>
<td>272.914</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s522</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.766, 69.686%; tC2Q: 0.333, 30.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>273.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>272.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_decode/alarm2_second_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s521</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>270.270</td>
<td>270.270</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>271.662</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>271.847</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_uart_top/u_uart_decode/alarm2_second_0_s0/CLK</td>
</tr>
<tr>
<td>272.180</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C35[0][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_decode/alarm2_second_0_s0/Q</td>
</tr>
<tr>
<td>273.019</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s521/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>270.270</td>
<td>270.270</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>272.700</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>272.884</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s521/CLK</td>
</tr>
<tr>
<td>272.914</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s521</td>
</tr>
<tr>
<td>272.914</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s521</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.839, 71.570%; tC2Q: 0.333, 28.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>273.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>272.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_decode/alarm3_second_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s520</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>270.270</td>
<td>270.270</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>271.662</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>271.847</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][B]</td>
<td>u_uart_top/u_uart_decode/alarm3_second_0_s0/CLK</td>
</tr>
<tr>
<td>272.180</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C36[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_decode/alarm3_second_0_s0/Q</td>
</tr>
<tr>
<td>273.068</td>
<td>0.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s520/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>270.270</td>
<td>270.270</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>272.700</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>272.884</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s520/CLK</td>
</tr>
<tr>
<td>272.914</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s520</td>
</tr>
<tr>
<td>272.914</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s520</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.888, 72.696%; tC2Q: 0.333, 27.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[15]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_decode/alarm3_second_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[15]_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/uart_rx_data[15]_4_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[2][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_decode/alarm3_second_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[2][B]</td>
<td>u_uart_top/u_uart_decode/alarm3_second_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C42[2][B]</td>
<td>u_uart_top/u_uart_decode/alarm3_second_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[11]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_decode/alarm2_minute_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[11]_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/uart_rx_data[11]_1_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[2][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_decode/alarm2_minute_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[2][B]</td>
<td>u_uart_top/u_uart_decode/alarm2_minute_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C42[2][B]</td>
<td>u_uart_top/u_uart_decode/alarm2_minute_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[11]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_decode/alarm2_minute_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[11]_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/uart_rx_data[11]_3_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_decode/alarm2_minute_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>u_uart_top/u_uart_decode/alarm2_minute_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>u_uart_top/u_uart_decode/alarm2_minute_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[10]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_decode/alarm2_hour_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[10]_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/uart_rx_data[10]_3_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[2][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_decode/alarm2_hour_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[2][A]</td>
<td>u_uart_top/u_uart_decode/alarm2_hour_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C42[2][A]</td>
<td>u_uart_top/u_uart_decode/alarm2_hour_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[10]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_decode/alarm2_hour_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[2][A]</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[10]_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C43[2][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/uart_rx_data[10]_4_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_decode/alarm2_hour_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>u_uart_top/u_uart_decode/alarm2_hour_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>u_uart_top/u_uart_decode/alarm2_hour_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[9]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_decode/alarm1_second_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[9]_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/uart_rx_data[9]_0_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_decode/alarm1_second_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>u_uart_top/u_uart_decode/alarm1_second_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>u_uart_top/u_uart_decode/alarm1_second_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[9]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_decode/alarm1_second_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[9]_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/uart_rx_data[9]_2_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_decode/alarm1_second_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[1][A]</td>
<td>u_uart_top/u_uart_decode/alarm1_second_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C36[1][A]</td>
<td>u_uart_top/u_uart_decode/alarm1_second_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[4]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_decode/adjust_hour_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>u_uart_top/u_uart_rx/uart_rx_data[4]_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/uart_rx_data[4]_1_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_decode/adjust_hour_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>u_uart_top/u_uart_decode/adjust_hour_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>u_uart_top/u_uart_decode/adjust_hour_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dht11/data_temp_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dht11/TempHumi_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_dht11/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_dht11/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C25[1][A]</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>u_dht11/data_temp_22_s0/CLK</td>
</tr>
<tr>
<td>1.352</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C36[0][B]</td>
<td style=" font-weight:bold;">u_dht11/data_temp_22_s0/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td style=" font-weight:bold;">u_dht11/TempHumi_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C25[1][A]</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>u_dht11/TempHumi_30_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>u_dht11/TempHumi_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lcd_top/D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>u_lcd_top/D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>941</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.193</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s13/CLK</td>
</tr>
<tr>
<td>2.614</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 42.446%; tC2Q: 0.333, 57.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>273.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>272.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digital_clock/second_decimal_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s524</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>270.270</td>
<td>270.270</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>271.662</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>271.847</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>u_digital_clock/second_decimal_0_s1/CLK</td>
</tr>
<tr>
<td>272.180</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>99</td>
<td>R24C41[1][B]</td>
<td style=" font-weight:bold;">u_digital_clock/second_decimal_0_s1/Q</td>
</tr>
<tr>
<td>273.521</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s524/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>270.270</td>
<td>270.270</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>272.700</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>272.884</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s524/CLK</td>
</tr>
<tr>
<td>272.914</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s524</td>
</tr>
<tr>
<td>272.914</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s524</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.340, 80.085%; tC2Q: 0.333, 19.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>273.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>272.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_alarm_settings/alarm1_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s103</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>270.270</td>
<td>270.270</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>271.662</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>271.847</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[2][A]</td>
<td>u_alarm_settings/alarm1_en_s0/CLK</td>
</tr>
<tr>
<td>272.180</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C42[2][A]</td>
<td style=" font-weight:bold;">u_alarm_settings/alarm1_en_s0/Q</td>
</tr>
<tr>
<td>273.560</td>
<td>1.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s103/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>270.270</td>
<td>270.270</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>272.700</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>272.884</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s103/CLK</td>
</tr>
<tr>
<td>272.914</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s103</td>
</tr>
<tr>
<td>272.914</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_lcd_top/D1/i129/LCD_B_alarmsettings_0_s103</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.380, 80.543%; tC2Q: 0.333, 19.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lcd_top/D1/LineCount_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/LineCount_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>u_lcd_top/D1/LineCount_15_s1/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/LineCount_15_s1/Q</td>
</tr>
<tr>
<td>2.950</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>u_lcd_top/D1/n51_s1/I2</td>
</tr>
<tr>
<td>3.322</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n51_s1/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/LineCount_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>u_lcd_top/D1/LineCount_15_s1/CLK</td>
</tr>
<tr>
<td>2.614</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>u_lcd_top/D1/LineCount_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lcd_top/D1/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>u_lcd_top/D1/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C39[0][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/PixelCount_12_s0/Q</td>
</tr>
<tr>
<td>2.950</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>u_lcd_top/D1/n86_s2/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n86_s2/F</td>
</tr>
<tr>
<td>3.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/PixelCount_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>u_lcd_top/D1/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>2.614</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>u_lcd_top/D1/PixelCount_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_divider_1s/count_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_divider_1s/count_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>u_divider_1s/count_31_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">u_divider_1s/count_31_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>u_divider_1s/n56_s2/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" background: #97FFFF;">u_divider_1s/n56_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">u_divider_1s/count_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>u_divider_1s/count_31_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>u_divider_1s/count_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_divider_1s/count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_divider_1s/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>u_divider_1s/count_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C30[0][A]</td>
<td style=" font-weight:bold;">u_divider_1s/count_9_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>u_divider_1s/n78_s2/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">u_divider_1s/n78_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" font-weight:bold;">u_divider_1s/count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>u_divider_1s/count_9_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>u_divider_1s/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dht11/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dht11/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td>u_dht11/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C23[0][A]</td>
<td style=" font-weight:bold;">u_dht11/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td>u_dht11/n21_s2/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td style=" background: #97FFFF;">u_dht11/n21_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td style=" font-weight:bold;">u_dht11/clk_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td>u_dht11/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C23[0][A]</td>
<td>u_dht11/clk_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Buzzer/beat_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Buzzer/beat_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>u_Buzzer/beat_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">u_Buzzer/beat_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>u_Buzzer/n126_s2/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">u_Buzzer/n126_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">u_Buzzer/beat_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>u_Buzzer/beat_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>u_Buzzer/beat_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dht11/count_1us_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dht11/count_1us_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_dht11/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_dht11/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C25[1][A]</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>u_dht11/count_1us_20_s0/CLK</td>
</tr>
<tr>
<td>1.352</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C32[1][A]</td>
<td style=" font-weight:bold;">u_dht11/count_1us_20_s0/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>u_dht11/n57_s2/I2</td>
</tr>
<tr>
<td>1.726</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td style=" background: #97FFFF;">u_dht11/n57_s2/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td style=" font-weight:bold;">u_dht11/count_1us_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C25[1][A]</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>u_dht11/count_1us_20_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>u_dht11/count_1us_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dht11/state_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dht11/state_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_dht11/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_dht11/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C25[1][A]</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>u_dht11/state_s0/CLK</td>
</tr>
<tr>
<td>1.352</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C24[0][A]</td>
<td style=" font-weight:bold;">u_dht11/state_s0/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>u_dht11/n411_s9/I0</td>
</tr>
<tr>
<td>1.726</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td style=" background: #97FFFF;">u_dht11/n411_s9/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td style=" font-weight:bold;">u_dht11/state_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C25[1][A]</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>u_dht11/state_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>u_dht11/state_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_lcd_top/D1/LineCount_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_lcd_top/D1/LineCount_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>u_lcd_top/D1/LineCount_14_s1/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C36[1][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/LineCount_14_s1/Q</td>
</tr>
<tr>
<td>2.951</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>u_lcd_top/D1/n52_s1/I0</td>
</tr>
<tr>
<td>3.323</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">u_lcd_top/D1/n52_s1/F</td>
</tr>
<tr>
<td>3.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" font-weight:bold;">u_lcd_top/D1/LineCount_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.429</td>
<td>2.429</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>PLL_R</td>
<td>u_lcd_top/chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>u_lcd_top/D1/LineCount_14_s1/CLK</td>
</tr>
<tr>
<td>2.614</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>u_lcd_top/D1/LineCount_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dht11/count_1us_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>u_dht11/count_1us_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>u_dht11/count_1us_20_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dht11/count_1us_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>u_dht11/count_1us_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>u_dht11/count_1us_19_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dht11/count_1us_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>u_dht11/count_1us_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>u_dht11/count_1us_18_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dht11/count_1us_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>u_dht11/count_1us_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>u_dht11/count_1us_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dht11/count_1us_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>u_dht11/count_1us_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>u_dht11/count_1us_16_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dht11/count_1us_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>u_dht11/count_1us_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>u_dht11/count_1us_12_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dht11/count_1us_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>u_dht11/count_1us_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>u_dht11/count_1us_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dht11/count_1us_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>u_dht11/count_1us_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>u_dht11/count_1us_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dht11/count_1us_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>u_dht11/count_1us_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>u_dht11/count_1us_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dht11/count_1us_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>u_dht11/count_1us_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_dht11/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_dht11/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>u_dht11/count_1us_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1070</td>
<td>PixelCount[1]</td>
<td>-5.773</td>
<td>6.759</td>
</tr>
<tr>
<td>948</td>
<td>PixelCount[2]</td>
<td>-1.003</td>
<td>6.581</td>
</tr>
<tr>
<td>941</td>
<td>PixelCount[0]</td>
<td>-6.261</td>
<td>5.442</td>
</tr>
<tr>
<td>678</td>
<td>PixelCount[3]</td>
<td>0.171</td>
<td>6.419</td>
</tr>
<tr>
<td>678</td>
<td>LineCount[1]</td>
<td>-10.777</td>
<td>6.034</td>
</tr>
<tr>
<td>648</td>
<td>LineCount[4]</td>
<td>-14.283</td>
<td>6.861</td>
</tr>
<tr>
<td>634</td>
<td>LineCount[3]</td>
<td>-14.023</td>
<td>6.145</td>
</tr>
<tr>
<td>580</td>
<td>LineCount[0]</td>
<td>-10.991</td>
<td>5.767</td>
</tr>
<tr>
<td>540</td>
<td>LineCount[2]</td>
<td>-13.863</td>
<td>6.353</td>
</tr>
<tr>
<td>400</td>
<td>LCD_B_alarmsettings_0_16</td>
<td>-0.136</td>
<td>7.360</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C25</td>
<td>94.44%</td>
</tr>
<tr>
<td>R25C42</td>
<td>94.44%</td>
</tr>
<tr>
<td>R16C25</td>
<td>93.06%</td>
</tr>
<tr>
<td>R16C24</td>
<td>93.06%</td>
</tr>
<tr>
<td>R22C38</td>
<td>93.06%</td>
</tr>
<tr>
<td>R25C36</td>
<td>93.06%</td>
</tr>
<tr>
<td>R23C37</td>
<td>93.06%</td>
</tr>
<tr>
<td>R24C40</td>
<td>93.06%</td>
</tr>
<tr>
<td>R18C28</td>
<td>91.67%</td>
</tr>
<tr>
<td>R21C25</td>
<td>91.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
