
Prototipo_1.4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046d0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08004858  08004858  00014858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080049f8  080049f8  000149f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080049fc  080049fc  000149fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000a4  20000000  08004a00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000200a4  2**0
                  CONTENTS
  7 .bss          00000178  200000a8  200000a8  000200a8  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  20000220  20000220  000200a8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000b8be  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001d77  00000000  00000000  0002b992  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000df0  00000000  00000000  0002d710  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ce8  00000000  00000000  0002e500  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004ad6  00000000  00000000  0002f1e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000045c3  00000000  00000000  00033cbe  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00038281  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003e2c  00000000  00000000  00038300  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0003c12c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a8 	.word	0x200000a8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004840 	.word	0x08004840

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000ac 	.word	0x200000ac
 80001c4:	08004840 	.word	0x08004840

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__gedf2>:
 800095c:	f04f 3cff 	mov.w	ip, #4294967295
 8000960:	e006      	b.n	8000970 <__cmpdf2+0x4>
 8000962:	bf00      	nop

08000964 <__ledf2>:
 8000964:	f04f 0c01 	mov.w	ip, #1
 8000968:	e002      	b.n	8000970 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__cmpdf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000986:	d01b      	beq.n	80009c0 <__cmpdf2+0x54>
 8000988:	b001      	add	sp, #4
 800098a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800098e:	bf0c      	ite	eq
 8000990:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000994:	ea91 0f03 	teqne	r1, r3
 8000998:	bf02      	ittt	eq
 800099a:	ea90 0f02 	teqeq	r0, r2
 800099e:	2000      	moveq	r0, #0
 80009a0:	4770      	bxeq	lr
 80009a2:	f110 0f00 	cmn.w	r0, #0
 80009a6:	ea91 0f03 	teq	r1, r3
 80009aa:	bf58      	it	pl
 80009ac:	4299      	cmppl	r1, r3
 80009ae:	bf08      	it	eq
 80009b0:	4290      	cmpeq	r0, r2
 80009b2:	bf2c      	ite	cs
 80009b4:	17d8      	asrcs	r0, r3, #31
 80009b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ba:	f040 0001 	orr.w	r0, r0, #1
 80009be:	4770      	bx	lr
 80009c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c8:	d102      	bne.n	80009d0 <__cmpdf2+0x64>
 80009ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ce:	d107      	bne.n	80009e0 <__cmpdf2+0x74>
 80009d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d1d6      	bne.n	8000988 <__cmpdf2+0x1c>
 80009da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009de:	d0d3      	beq.n	8000988 <__cmpdf2+0x1c>
 80009e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <__aeabi_cdrcmple>:
 80009e8:	4684      	mov	ip, r0
 80009ea:	4610      	mov	r0, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	468c      	mov	ip, r1
 80009f0:	4619      	mov	r1, r3
 80009f2:	4663      	mov	r3, ip
 80009f4:	e000      	b.n	80009f8 <__aeabi_cdcmpeq>
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdcmpeq>:
 80009f8:	b501      	push	{r0, lr}
 80009fa:	f7ff ffb7 	bl	800096c <__cmpdf2>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	bf48      	it	mi
 8000a02:	f110 0f00 	cmnmi.w	r0, #0
 8000a06:	bd01      	pop	{r0, pc}

08000a08 <__aeabi_dcmpeq>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff fff4 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a10:	bf0c      	ite	eq
 8000a12:	2001      	moveq	r0, #1
 8000a14:	2000      	movne	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmplt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffea 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmple>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff ffe0 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a38:	bf94      	ite	ls
 8000a3a:	2001      	movls	r0, #1
 8000a3c:	2000      	movhi	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmpge>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffce 	bl	80009e8 <__aeabi_cdrcmple>
 8000a4c:	bf94      	ite	ls
 8000a4e:	2001      	movls	r0, #1
 8000a50:	2000      	movhi	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmpgt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffc4 	bl	80009e8 <__aeabi_cdrcmple>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_d2iz>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a74:	d215      	bcs.n	8000aa2 <__aeabi_d2iz+0x36>
 8000a76:	d511      	bpl.n	8000a9c <__aeabi_d2iz+0x30>
 8000a78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a80:	d912      	bls.n	8000aa8 <__aeabi_d2iz+0x3c>
 8000a82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a92:	fa23 f002 	lsr.w	r0, r3, r2
 8000a96:	bf18      	it	ne
 8000a98:	4240      	negne	r0, r0
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa6:	d105      	bne.n	8000ab4 <__aeabi_d2iz+0x48>
 8000aa8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aac:	bf08      	it	eq
 8000aae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_d2uiz>:
 8000abc:	004a      	lsls	r2, r1, #1
 8000abe:	d211      	bcs.n	8000ae4 <__aeabi_d2uiz+0x28>
 8000ac0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac4:	d211      	bcs.n	8000aea <__aeabi_d2uiz+0x2e>
 8000ac6:	d50d      	bpl.n	8000ae4 <__aeabi_d2uiz+0x28>
 8000ac8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000acc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad0:	d40e      	bmi.n	8000af0 <__aeabi_d2uiz+0x34>
 8000ad2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ada:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ade:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aee:	d102      	bne.n	8000af6 <__aeabi_d2uiz+0x3a>
 8000af0:	f04f 30ff 	mov.w	r0, #4294967295
 8000af4:	4770      	bx	lr
 8000af6:	f04f 0000 	mov.w	r0, #0
 8000afa:	4770      	bx	lr

08000afc <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000b04:	2300      	movs	r3, #0
 8000b06:	73fb      	strb	r3, [r7, #15]
 8000b08:	2300      	movs	r3, #0
 8000b0a:	73bb      	strb	r3, [r7, #14]
 8000b0c:	230f      	movs	r3, #15
 8000b0e:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	78db      	ldrb	r3, [r3, #3]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d039      	beq.n	8000b8c <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000b18:	4b27      	ldr	r3, [pc, #156]	; (8000bb8 <NVIC_Init+0xbc>)
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	43db      	mvns	r3, r3
 8000b1e:	0a1b      	lsrs	r3, r3, #8
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	f003 0307 	and.w	r3, r3, #7
 8000b26:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000b28:	7bfb      	ldrb	r3, [r7, #15]
 8000b2a:	f1c3 0304 	rsb	r3, r3, #4
 8000b2e:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000b30:	7b7a      	ldrb	r2, [r7, #13]
 8000b32:	7bfb      	ldrb	r3, [r7, #15]
 8000b34:	fa42 f303 	asr.w	r3, r2, r3
 8000b38:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	785b      	ldrb	r3, [r3, #1]
 8000b3e:	461a      	mov	r2, r3
 8000b40:	7bbb      	ldrb	r3, [r7, #14]
 8000b42:	fa02 f303 	lsl.w	r3, r2, r3
 8000b46:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	789a      	ldrb	r2, [r3, #2]
 8000b4c:	7b7b      	ldrb	r3, [r7, #13]
 8000b4e:	4013      	ands	r3, r2
 8000b50:	b2da      	uxtb	r2, r3
 8000b52:	7bfb      	ldrb	r3, [r7, #15]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000b58:	7bfb      	ldrb	r3, [r7, #15]
 8000b5a:	011b      	lsls	r3, r3, #4
 8000b5c:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000b5e:	4a17      	ldr	r2, [pc, #92]	; (8000bbc <NVIC_Init+0xc0>)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	4413      	add	r3, r2
 8000b66:	7bfa      	ldrb	r2, [r7, #15]
 8000b68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b6c:	4a13      	ldr	r2, [pc, #76]	; (8000bbc <NVIC_Init+0xc0>)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	095b      	lsrs	r3, r3, #5
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	f003 031f 	and.w	r3, r3, #31
 8000b80:	2101      	movs	r1, #1
 8000b82:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b86:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000b8a:	e00f      	b.n	8000bac <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b8c:	490b      	ldr	r1, [pc, #44]	; (8000bbc <NVIC_Init+0xc0>)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	095b      	lsrs	r3, r3, #5
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	f003 031f 	and.w	r3, r3, #31
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000ba4:	f100 0320 	add.w	r3, r0, #32
 8000ba8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000bac:	bf00      	nop
 8000bae:	3714      	adds	r7, #20
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr
 8000bb8:	e000ed00 	.word	0xe000ed00
 8000bbc:	e000e100 	.word	0xe000e100

08000bc0 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000bde:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000be2:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	791b      	ldrb	r3, [r3, #4]
 8000be8:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	68fa      	ldr	r2, [r7, #12]
 8000bf2:	4313      	orrs	r3, r2
 8000bf4:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	68fa      	ldr	r2, [r7, #12]
 8000bfa:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	689b      	ldr	r3, [r3, #8]
 8000c00:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000c02:	68fa      	ldr	r2, [r7, #12]
 8000c04:	4b18      	ldr	r3, [pc, #96]	; (8000c68 <ADC_Init+0xa8>)
 8000c06:	4013      	ands	r3, r2
 8000c08:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000c12:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000c18:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	795b      	ldrb	r3, [r3, #5]
 8000c1e:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000c20:	4313      	orrs	r3, r2
 8000c22:	68fa      	ldr	r2, [r7, #12]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	68fa      	ldr	r2, [r7, #12]
 8000c2c:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c32:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000c3a:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	7d1b      	ldrb	r3, [r3, #20]
 8000c40:	3b01      	subs	r3, #1
 8000c42:	b2da      	uxtb	r2, r3
 8000c44:	7afb      	ldrb	r3, [r7, #11]
 8000c46:	4313      	orrs	r3, r2
 8000c48:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000c4a:	7afb      	ldrb	r3, [r7, #11]
 8000c4c:	051b      	lsls	r3, r3, #20
 8000c4e:	68fa      	ldr	r2, [r7, #12]
 8000c50:	4313      	orrs	r3, r2
 8000c52:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	68fa      	ldr	r2, [r7, #12]
 8000c58:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000c5a:	bf00      	nop
 8000c5c:	3714      	adds	r7, #20
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	c0fff7fd 	.word	0xc0fff7fd

08000c6c <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2200      	movs	r2, #0
 8000c84:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	2200      	movs	r2, #0
 8000c8a:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2200      	movs	r2, #0
 8000c90:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2200      	movs	r2, #0
 8000c96:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	751a      	strb	r2, [r3, #20]
}
 8000c9e:	bf00      	nop
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr
	...

08000cac <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b085      	sub	sp, #20
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000cb8:	4b0e      	ldr	r3, [pc, #56]	; (8000cf4 <ADC_CommonInit+0x48>)
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000cbe:	68fa      	ldr	r2, [r7, #12]
 8000cc0:	4b0d      	ldr	r3, [pc, #52]	; (8000cf8 <ADC_CommonInit+0x4c>)
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000cce:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000cd4:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000cda:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000cdc:	68fa      	ldr	r2, [r7, #12]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8000ce2:	4a04      	ldr	r2, [pc, #16]	; (8000cf4 <ADC_CommonInit+0x48>)
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	6053      	str	r3, [r2, #4]
}
 8000ce8:	bf00      	nop
 8000cea:	3714      	adds	r7, #20
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr
 8000cf4:	40012300 	.word	0x40012300
 8000cf8:	fffc30e0 	.word	0xfffc30e0

08000cfc <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2200      	movs	r2, #0
 8000d14:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2200      	movs	r2, #0
 8000d1a:	60da      	str	r2, [r3, #12]
}
 8000d1c:	bf00      	nop
 8000d1e:	370c      	adds	r7, #12
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr

08000d28 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	460b      	mov	r3, r1
 8000d32:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d34:	78fb      	ldrb	r3, [r7, #3]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d006      	beq.n	8000d48 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	f043 0201 	orr.w	r2, r3, #1
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000d46:	e005      	b.n	8000d54 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	f023 0201 	bic.w	r2, r3, #1
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	609a      	str	r2, [r3, #8]
}
 8000d54:	bf00      	nop
 8000d56:	370c      	adds	r7, #12
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <ADC_InjectedChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b087      	sub	sp, #28
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	4608      	mov	r0, r1
 8000d6a:	4611      	mov	r1, r2
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	4603      	mov	r3, r0
 8000d70:	70fb      	strb	r3, [r7, #3]
 8000d72:	460b      	mov	r3, r1
 8000d74:	70bb      	strb	r3, [r7, #2]
 8000d76:	4613      	mov	r3, r2
 8000d78:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	617b      	str	r3, [r7, #20]
 8000d7e:	2300      	movs	r3, #0
 8000d80:	613b      	str	r3, [r7, #16]
 8000d82:	2300      	movs	r3, #0
 8000d84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000d86:	78fb      	ldrb	r3, [r7, #3]
 8000d88:	2b09      	cmp	r3, #9
 8000d8a:	d923      	bls.n	8000dd4 <ADC_InjectedChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	68db      	ldr	r3, [r3, #12]
 8000d90:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 8000d92:	78fb      	ldrb	r3, [r7, #3]
 8000d94:	f1a3 020a 	sub.w	r2, r3, #10
 8000d98:	4613      	mov	r3, r2
 8000d9a:	005b      	lsls	r3, r3, #1
 8000d9c:	4413      	add	r3, r2
 8000d9e:	2207      	movs	r2, #7
 8000da0:	fa02 f303 	lsl.w	r3, r2, r3
 8000da4:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000da6:	693b      	ldr	r3, [r7, #16]
 8000da8:	43db      	mvns	r3, r3
 8000daa:	697a      	ldr	r2, [r7, #20]
 8000dac:	4013      	ands	r3, r2
 8000dae:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 8000db0:	7879      	ldrb	r1, [r7, #1]
 8000db2:	78fb      	ldrb	r3, [r7, #3]
 8000db4:	f1a3 020a 	sub.w	r2, r3, #10
 8000db8:	4613      	mov	r3, r2
 8000dba:	005b      	lsls	r3, r3, #1
 8000dbc:	4413      	add	r3, r2
 8000dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc2:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000dc4:	697a      	ldr	r2, [r7, #20]
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	697a      	ldr	r2, [r7, #20]
 8000dd0:	60da      	str	r2, [r3, #12]
 8000dd2:	e01e      	b.n	8000e12 <ADC_InjectedChannelConfig+0xb2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	691b      	ldr	r3, [r3, #16]
 8000dd8:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000dda:	78fa      	ldrb	r2, [r7, #3]
 8000ddc:	4613      	mov	r3, r2
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	4413      	add	r3, r2
 8000de2:	2207      	movs	r2, #7
 8000de4:	fa02 f303 	lsl.w	r3, r2, r3
 8000de8:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000dea:	693b      	ldr	r3, [r7, #16]
 8000dec:	43db      	mvns	r3, r3
 8000dee:	697a      	ldr	r2, [r7, #20]
 8000df0:	4013      	ands	r3, r2
 8000df2:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000df4:	7879      	ldrb	r1, [r7, #1]
 8000df6:	78fa      	ldrb	r2, [r7, #3]
 8000df8:	4613      	mov	r3, r2
 8000dfa:	005b      	lsls	r3, r3, #1
 8000dfc:	4413      	add	r3, r2
 8000dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8000e02:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000e04:	697a      	ldr	r2, [r7, #20]
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	697a      	ldr	r2, [r7, #20]
 8000e10:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e16:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	0d1b      	lsrs	r3, r3, #20
 8000e1c:	f003 0303 	and.w	r3, r3, #3
 8000e20:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	78ba      	ldrb	r2, [r7, #2]
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	3302      	adds	r3, #2
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	461a      	mov	r2, r3
 8000e32:	4613      	mov	r3, r2
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	4413      	add	r3, r2
 8000e38:	221f      	movs	r2, #31
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	43db      	mvns	r3, r3
 8000e44:	697a      	ldr	r2, [r7, #20]
 8000e46:	4013      	ands	r3, r2
 8000e48:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8000e4a:	78fa      	ldrb	r2, [r7, #3]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	78b9      	ldrb	r1, [r7, #2]
 8000e52:	1acb      	subs	r3, r1, r3
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	3302      	adds	r3, #2
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	460b      	mov	r3, r1
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	440b      	add	r3, r1
 8000e62:	fa02 f303 	lsl.w	r3, r2, r3
 8000e66:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8000e68:	697a      	ldr	r2, [r7, #20]
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	697a      	ldr	r2, [r7, #20]
 8000e74:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000e76:	bf00      	nop
 8000e78:	371c      	adds	r7, #28
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr

08000e82 <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *          This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 8000e82:	b480      	push	{r7}
 8000e84:	b085      	sub	sp, #20
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
 8000e8a:	460b      	mov	r3, r1
 8000e8c:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 8000e92:	2300      	movs	r3, #0
 8000e94:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8000ea2:	60fb      	str	r3, [r7, #12]
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 8000ea4:	78fb      	ldrb	r3, [r7, #3]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 8000eaa:	68bb      	ldr	r3, [r7, #8]
 8000eac:	051b      	lsls	r3, r3, #20
 8000eae:	68fa      	ldr	r2, [r7, #12]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	68fa      	ldr	r2, [r7, #12]
 8000eb8:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000eba:	bf00      	nop
 8000ebc:	3714      	adds	r7, #20
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	b085      	sub	sp, #20
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
 8000ece:	460b      	mov	r3, r1
 8000ed0:	70fb      	strb	r3, [r7, #3]
 8000ed2:	4613      	mov	r3, r2
 8000ed4:	803b      	strh	r3, [r7, #0]
    __IO uint32_t tmp = 0;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
 8000ede:	78fa      	ldrb	r2, [r7, #3]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	4413      	add	r3, r2
 8000ee4:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	461a      	mov	r2, r3
 8000eea:	883b      	ldrh	r3, [r7, #0]
 8000eec:	6013      	str	r3, [r2, #0]
}
 8000eee:	bf00      	nop
 8000ef0:	3714      	adds	r7, #20
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <ADC_SoftwareStartInjectedConv>:
  * @brief  Enables the selected ADC software start conversion of the injected channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
 8000efa:	b480      	push	{r7}
 8000efc:	b083      	sub	sp, #12
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	609a      	str	r2, [r3, #8]
}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr

08000f1a <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	b085      	sub	sp, #20
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
 8000f22:	460b      	mov	r3, r1
 8000f24:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 8000f26:	2300      	movs	r3, #0
 8000f28:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 8000f2e:	78fa      	ldrb	r2, [r7, #3]
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	4413      	add	r3, r2
 8000f34:	3328      	adds	r3, #40	; 0x28
 8000f36:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	b29b      	uxth	r3, r3
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3714      	adds	r7, #20
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	b085      	sub	sp, #20
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
 8000f52:	460b      	mov	r3, r1
 8000f54:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8000f56:	2300      	movs	r3, #0
 8000f58:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	78fb      	ldrb	r3, [r7, #3]
 8000f60:	4013      	ands	r3, r2
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d002      	beq.n	8000f6c <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000f66:	2301      	movs	r3, #1
 8000f68:	73fb      	strb	r3, [r7, #15]
 8000f6a:	e001      	b.n	8000f70 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3714      	adds	r7, #20
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr

08000f7e <ADC_ClearFlag>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                          
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8000f7e:	b480      	push	{r7}
 8000f80:	b083      	sub	sp, #12
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	6078      	str	r0, [r7, #4]
 8000f86:	460b      	mov	r3, r1
 8000f88:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8000f8a:	78fb      	ldrb	r3, [r7, #3]
 8000f8c:	43da      	mvns	r2, r3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	601a      	str	r2, [r3, #0]
}
 8000f92:	bf00      	nop
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
	...

08000fa0 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000fac:	4b34      	ldr	r3, [pc, #208]	; (8001080 <EXTI_Init+0xe0>)
 8000fae:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	799b      	ldrb	r3, [r3, #6]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d04f      	beq.n	8001058 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000fb8:	4931      	ldr	r1, [pc, #196]	; (8001080 <EXTI_Init+0xe0>)
 8000fba:	4b31      	ldr	r3, [pc, #196]	; (8001080 <EXTI_Init+0xe0>)
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	43db      	mvns	r3, r3
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000fc8:	492d      	ldr	r1, [pc, #180]	; (8001080 <EXTI_Init+0xe0>)
 8000fca:	4b2d      	ldr	r3, [pc, #180]	; (8001080 <EXTI_Init+0xe0>)
 8000fcc:	685a      	ldr	r2, [r3, #4]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	43db      	mvns	r3, r3
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	791b      	ldrb	r3, [r3, #4]
 8000fdc:	461a      	mov	r2, r3
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	68fa      	ldr	r2, [r7, #12]
 8000fe8:	6811      	ldr	r1, [r2, #0]
 8000fea:	687a      	ldr	r2, [r7, #4]
 8000fec:	6812      	ldr	r2, [r2, #0]
 8000fee:	430a      	orrs	r2, r1
 8000ff0:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000ff2:	4923      	ldr	r1, [pc, #140]	; (8001080 <EXTI_Init+0xe0>)
 8000ff4:	4b22      	ldr	r3, [pc, #136]	; (8001080 <EXTI_Init+0xe0>)
 8000ff6:	689a      	ldr	r2, [r3, #8]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	4013      	ands	r3, r2
 8001000:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001002:	491f      	ldr	r1, [pc, #124]	; (8001080 <EXTI_Init+0xe0>)
 8001004:	4b1e      	ldr	r3, [pc, #120]	; (8001080 <EXTI_Init+0xe0>)
 8001006:	68da      	ldr	r2, [r3, #12]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	43db      	mvns	r3, r3
 800100e:	4013      	ands	r3, r2
 8001010:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	795b      	ldrb	r3, [r3, #5]
 8001016:	2b10      	cmp	r3, #16
 8001018:	d10e      	bne.n	8001038 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800101a:	4919      	ldr	r1, [pc, #100]	; (8001080 <EXTI_Init+0xe0>)
 800101c:	4b18      	ldr	r3, [pc, #96]	; (8001080 <EXTI_Init+0xe0>)
 800101e:	689a      	ldr	r2, [r3, #8]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4313      	orrs	r3, r2
 8001026:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8001028:	4915      	ldr	r1, [pc, #84]	; (8001080 <EXTI_Init+0xe0>)
 800102a:	4b15      	ldr	r3, [pc, #84]	; (8001080 <EXTI_Init+0xe0>)
 800102c:	68da      	ldr	r2, [r3, #12]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4313      	orrs	r3, r2
 8001034:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8001036:	e01d      	b.n	8001074 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8001038:	4b11      	ldr	r3, [pc, #68]	; (8001080 <EXTI_Init+0xe0>)
 800103a:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	795b      	ldrb	r3, [r3, #5]
 8001040:	461a      	mov	r2, r3
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	4413      	add	r3, r2
 8001046:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	68fa      	ldr	r2, [r7, #12]
 800104c:	6811      	ldr	r1, [r2, #0]
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	6812      	ldr	r2, [r2, #0]
 8001052:	430a      	orrs	r2, r1
 8001054:	601a      	str	r2, [r3, #0]
}
 8001056:	e00d      	b.n	8001074 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	791b      	ldrb	r3, [r3, #4]
 800105c:	461a      	mov	r2, r3
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	4413      	add	r3, r2
 8001062:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	6811      	ldr	r1, [r2, #0]
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	6812      	ldr	r2, [r2, #0]
 800106e:	43d2      	mvns	r2, r2
 8001070:	400a      	ands	r2, r1
 8001072:	601a      	str	r2, [r3, #0]
}
 8001074:	bf00      	nop
 8001076:	3714      	adds	r7, #20
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	40013c00 	.word	0x40013c00

08001084 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001084:	b480      	push	{r7}
 8001086:	b087      	sub	sp, #28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800108e:	2300      	movs	r3, #0
 8001090:	617b      	str	r3, [r7, #20]
 8001092:	2300      	movs	r3, #0
 8001094:	613b      	str	r3, [r7, #16]
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800109a:	2300      	movs	r3, #0
 800109c:	617b      	str	r3, [r7, #20]
 800109e:	e076      	b.n	800118e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80010a0:	2201      	movs	r2, #1
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	fa02 f303 	lsl.w	r3, r2, r3
 80010a8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	4013      	ands	r3, r2
 80010b2:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80010b4:	68fa      	ldr	r2, [r7, #12]
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d165      	bne.n	8001188 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	2103      	movs	r1, #3
 80010c6:	fa01 f303 	lsl.w	r3, r1, r3
 80010ca:	43db      	mvns	r3, r3
 80010cc:	401a      	ands	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	791b      	ldrb	r3, [r3, #4]
 80010da:	4619      	mov	r1, r3
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	fa01 f303 	lsl.w	r3, r1, r3
 80010e4:	431a      	orrs	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	791b      	ldrb	r3, [r3, #4]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d003      	beq.n	80010fa <GPIO_Init+0x76>
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	791b      	ldrb	r3, [r3, #4]
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d12e      	bne.n	8001158 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	689a      	ldr	r2, [r3, #8]
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	2103      	movs	r1, #3
 8001104:	fa01 f303 	lsl.w	r3, r1, r3
 8001108:	43db      	mvns	r3, r3
 800110a:	401a      	ands	r2, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	689a      	ldr	r2, [r3, #8]
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	795b      	ldrb	r3, [r3, #5]
 8001118:	4619      	mov	r1, r3
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	fa01 f303 	lsl.w	r3, r1, r3
 8001122:	431a      	orrs	r2, r3
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	685a      	ldr	r2, [r3, #4]
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	b29b      	uxth	r3, r3
 8001130:	4619      	mov	r1, r3
 8001132:	2301      	movs	r3, #1
 8001134:	408b      	lsls	r3, r1
 8001136:	43db      	mvns	r3, r3
 8001138:	401a      	ands	r2, r3
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	683a      	ldr	r2, [r7, #0]
 8001144:	7992      	ldrb	r2, [r2, #6]
 8001146:	4611      	mov	r1, r2
 8001148:	697a      	ldr	r2, [r7, #20]
 800114a:	b292      	uxth	r2, r2
 800114c:	fa01 f202 	lsl.w	r2, r1, r2
 8001150:	b292      	uxth	r2, r2
 8001152:	431a      	orrs	r2, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	68da      	ldr	r2, [r3, #12]
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	b29b      	uxth	r3, r3
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	2103      	movs	r1, #3
 8001164:	fa01 f303 	lsl.w	r3, r1, r3
 8001168:	43db      	mvns	r3, r3
 800116a:	401a      	ands	r2, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	68da      	ldr	r2, [r3, #12]
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	79db      	ldrb	r3, [r3, #7]
 8001178:	4619      	mov	r1, r3
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	fa01 f303 	lsl.w	r3, r1, r3
 8001182:	431a      	orrs	r2, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	3301      	adds	r3, #1
 800118c:	617b      	str	r3, [r7, #20]
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	2b0f      	cmp	r3, #15
 8001192:	d985      	bls.n	80010a0 <GPIO_Init+0x1c>
    }
  }
}
 8001194:	bf00      	nop
 8001196:	371c      	adds	r7, #28
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2200      	movs	r2, #0
 80011b4:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2200      	movs	r2, #0
 80011ba:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2200      	movs	r2, #0
 80011c0:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2200      	movs	r2, #0
 80011c6:	71da      	strb	r2, [r3, #7]
}
 80011c8:	bf00      	nop
 80011ca:	370c      	adds	r7, #12
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr

080011d4 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b085      	sub	sp, #20
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	460b      	mov	r3, r1
 80011de:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80011e0:	2300      	movs	r3, #0
 80011e2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	691a      	ldr	r2, [r3, #16]
 80011e8:	887b      	ldrh	r3, [r7, #2]
 80011ea:	4013      	ands	r3, r2
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d002      	beq.n	80011f6 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 80011f0:	2301      	movs	r3, #1
 80011f2:	73fb      	strb	r3, [r7, #15]
 80011f4:	e001      	b.n	80011fa <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80011f6:	2300      	movs	r3, #0
 80011f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3714      	adds	r7, #20
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	460b      	mov	r3, r1
 8001212:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	887a      	ldrh	r2, [r7, #2]
 8001218:	831a      	strh	r2, [r3, #24]
}
 800121a:	bf00      	nop
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001226:	b480      	push	{r7}
 8001228:	b083      	sub	sp, #12
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
 800122e:	460b      	mov	r3, r1
 8001230:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	887a      	ldrh	r2, [r7, #2]
 8001236:	835a      	strh	r2, [r3, #26]
}
 8001238:	bf00      	nop
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	460b      	mov	r3, r1
 800124e:	807b      	strh	r3, [r7, #2]
 8001250:	4613      	mov	r3, r2
 8001252:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8001254:	787b      	ldrb	r3, [r7, #1]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	887a      	ldrh	r2, [r7, #2]
 800125e:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8001260:	e002      	b.n	8001268 <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	887a      	ldrh	r2, [r7, #2]
 8001266:	835a      	strh	r2, [r3, #26]
}
 8001268:	bf00      	nop
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	460b      	mov	r3, r1
 800127e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	695a      	ldr	r2, [r3, #20]
 8001284:	887b      	ldrh	r3, [r7, #2]
 8001286:	405a      	eors	r2, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	615a      	str	r2, [r3, #20]
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <PWR_BackupAccessCmd>:
  * @param  NewState: new state of the access to the backup domain.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 80012a2:	4a04      	ldr	r2, [pc, #16]	; (80012b4 <PWR_BackupAccessCmd+0x1c>)
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	6013      	str	r3, [r2, #0]
}
 80012a8:	bf00      	nop
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr
 80012b4:	420e0020 	.word	0x420e0020

080012b8 <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80012c2:	4b0d      	ldr	r3, [pc, #52]	; (80012f8 <RCC_LSEConfig+0x40>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80012c8:	4b0b      	ldr	r3, [pc, #44]	; (80012f8 <RCC_LSEConfig+0x40>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d002      	beq.n	80012da <RCC_LSEConfig+0x22>
 80012d4:	2b04      	cmp	r3, #4
 80012d6:	d004      	beq.n	80012e2 <RCC_LSEConfig+0x2a>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
 80012d8:	e007      	b.n	80012ea <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 80012da:	4b07      	ldr	r3, [pc, #28]	; (80012f8 <RCC_LSEConfig+0x40>)
 80012dc:	2201      	movs	r2, #1
 80012de:	701a      	strb	r2, [r3, #0]
      break;
 80012e0:	e003      	b.n	80012ea <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80012e2:	4b05      	ldr	r3, [pc, #20]	; (80012f8 <RCC_LSEConfig+0x40>)
 80012e4:	2205      	movs	r2, #5
 80012e6:	701a      	strb	r2, [r3, #0]
      break;
 80012e8:	bf00      	nop
  }
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	40023870 	.word	0x40023870

080012fc <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8001306:	4a04      	ldr	r2, [pc, #16]	; (8001318 <RCC_LSICmd+0x1c>)
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	6013      	str	r3, [r2, #0]
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr
 8001318:	42470e80 	.word	0x42470e80

0800131c <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800131c:	b480      	push	{r7}
 800131e:	b089      	sub	sp, #36	; 0x24
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001324:	2300      	movs	r3, #0
 8001326:	61bb      	str	r3, [r7, #24]
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]
 800132c:	2300      	movs	r3, #0
 800132e:	61fb      	str	r3, [r7, #28]
 8001330:	2302      	movs	r3, #2
 8001332:	613b      	str	r3, [r7, #16]
 8001334:	2300      	movs	r3, #0
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	2302      	movs	r3, #2
 800133a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800133c:	4b47      	ldr	r3, [pc, #284]	; (800145c <RCC_GetClocksFreq+0x140>)
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	f003 030c 	and.w	r3, r3, #12
 8001344:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	2b04      	cmp	r3, #4
 800134a:	d007      	beq.n	800135c <RCC_GetClocksFreq+0x40>
 800134c:	2b08      	cmp	r3, #8
 800134e:	d009      	beq.n	8001364 <RCC_GetClocksFreq+0x48>
 8001350:	2b00      	cmp	r3, #0
 8001352:	d13d      	bne.n	80013d0 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	4a42      	ldr	r2, [pc, #264]	; (8001460 <RCC_GetClocksFreq+0x144>)
 8001358:	601a      	str	r2, [r3, #0]
      break;
 800135a:	e03d      	b.n	80013d8 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	4a41      	ldr	r2, [pc, #260]	; (8001464 <RCC_GetClocksFreq+0x148>)
 8001360:	601a      	str	r2, [r3, #0]
      break;
 8001362:	e039      	b.n	80013d8 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001364:	4b3d      	ldr	r3, [pc, #244]	; (800145c <RCC_GetClocksFreq+0x140>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	0d9b      	lsrs	r3, r3, #22
 800136a:	f003 0301 	and.w	r3, r3, #1
 800136e:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001370:	4b3a      	ldr	r3, [pc, #232]	; (800145c <RCC_GetClocksFreq+0x140>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001378:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d00c      	beq.n	800139a <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001380:	4a38      	ldr	r2, [pc, #224]	; (8001464 <RCC_GetClocksFreq+0x148>)
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	fbb2 f3f3 	udiv	r3, r2, r3
 8001388:	4a34      	ldr	r2, [pc, #208]	; (800145c <RCC_GetClocksFreq+0x140>)
 800138a:	6852      	ldr	r2, [r2, #4]
 800138c:	0992      	lsrs	r2, r2, #6
 800138e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001392:	fb02 f303 	mul.w	r3, r2, r3
 8001396:	61fb      	str	r3, [r7, #28]
 8001398:	e00b      	b.n	80013b2 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800139a:	4a31      	ldr	r2, [pc, #196]	; (8001460 <RCC_GetClocksFreq+0x144>)
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	fbb2 f3f3 	udiv	r3, r2, r3
 80013a2:	4a2e      	ldr	r2, [pc, #184]	; (800145c <RCC_GetClocksFreq+0x140>)
 80013a4:	6852      	ldr	r2, [r2, #4]
 80013a6:	0992      	lsrs	r2, r2, #6
 80013a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80013ac:	fb02 f303 	mul.w	r3, r2, r3
 80013b0:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80013b2:	4b2a      	ldr	r3, [pc, #168]	; (800145c <RCC_GetClocksFreq+0x140>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	0c1b      	lsrs	r3, r3, #16
 80013b8:	f003 0303 	and.w	r3, r3, #3
 80013bc:	3301      	adds	r3, #1
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80013c2:	69fa      	ldr	r2, [r7, #28]
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	601a      	str	r2, [r3, #0]
      break;
 80013ce:	e003      	b.n	80013d8 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	4a23      	ldr	r2, [pc, #140]	; (8001460 <RCC_GetClocksFreq+0x144>)
 80013d4:	601a      	str	r2, [r3, #0]
      break;
 80013d6:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80013d8:	4b20      	ldr	r3, [pc, #128]	; (800145c <RCC_GetClocksFreq+0x140>)
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80013e0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80013e2:	69bb      	ldr	r3, [r7, #24]
 80013e4:	091b      	lsrs	r3, r3, #4
 80013e6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80013e8:	4a1f      	ldr	r2, [pc, #124]	; (8001468 <RCC_GetClocksFreq+0x14c>)
 80013ea:	69bb      	ldr	r3, [r7, #24]
 80013ec:	4413      	add	r3, r2
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	40da      	lsrs	r2, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001400:	4b16      	ldr	r3, [pc, #88]	; (800145c <RCC_GetClocksFreq+0x140>)
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001408:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800140a:	69bb      	ldr	r3, [r7, #24]
 800140c:	0a9b      	lsrs	r3, r3, #10
 800140e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001410:	4a15      	ldr	r2, [pc, #84]	; (8001468 <RCC_GetClocksFreq+0x14c>)
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	4413      	add	r3, r2
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	b2db      	uxtb	r3, r3
 800141a:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	685a      	ldr	r2, [r3, #4]
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	40da      	lsrs	r2, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8001428:	4b0c      	ldr	r3, [pc, #48]	; (800145c <RCC_GetClocksFreq+0x140>)
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001430:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	0b5b      	lsrs	r3, r3, #13
 8001436:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001438:	4a0b      	ldr	r2, [pc, #44]	; (8001468 <RCC_GetClocksFreq+0x14c>)
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	4413      	add	r3, r2
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	b2db      	uxtb	r3, r3
 8001442:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685a      	ldr	r2, [r3, #4]
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	40da      	lsrs	r2, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	60da      	str	r2, [r3, #12]
}
 8001450:	bf00      	nop
 8001452:	3724      	adds	r7, #36	; 0x24
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	40023800 	.word	0x40023800
 8001460:	00f42400 	.word	0x00f42400
 8001464:	017d7840 	.word	0x017d7840
 8001468:	20000000 	.word	0x20000000

0800146c <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001474:	2300      	movs	r3, #0
 8001476:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800147e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001482:	d111      	bne.n	80014a8 <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8001484:	4b0f      	ldr	r3, [pc, #60]	; (80014c4 <RCC_RTCCLKConfig+0x58>)
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001490:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001498:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800149c:	68fa      	ldr	r2, [r7, #12]
 800149e:	4313      	orrs	r3, r2
 80014a0:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 80014a2:	4a08      	ldr	r2, [pc, #32]	; (80014c4 <RCC_RTCCLKConfig+0x58>)
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6093      	str	r3, [r2, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 80014a8:	4906      	ldr	r1, [pc, #24]	; (80014c4 <RCC_RTCCLKConfig+0x58>)
 80014aa:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <RCC_RTCCLKConfig+0x58>)
 80014ac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014b4:	4313      	orrs	r3, r2
 80014b6:	670b      	str	r3, [r1, #112]	; 0x70
}
 80014b8:	bf00      	nop
 80014ba:	3714      	adds	r7, #20
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	40023800 	.word	0x40023800

080014c8 <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80014d2:	4a04      	ldr	r2, [pc, #16]	; (80014e4 <RCC_RTCCLKCmd+0x1c>)
 80014d4:	79fb      	ldrb	r3, [r7, #7]
 80014d6:	6013      	str	r3, [r2, #0]
}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	42470e3c 	.word	0x42470e3c

080014e8 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	460b      	mov	r3, r1
 80014f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80014f4:	78fb      	ldrb	r3, [r7, #3]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d006      	beq.n	8001508 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80014fa:	490a      	ldr	r1, [pc, #40]	; (8001524 <RCC_AHB1PeriphClockCmd+0x3c>)
 80014fc:	4b09      	ldr	r3, [pc, #36]	; (8001524 <RCC_AHB1PeriphClockCmd+0x3c>)
 80014fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	4313      	orrs	r3, r2
 8001504:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8001506:	e006      	b.n	8001516 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001508:	4906      	ldr	r1, [pc, #24]	; (8001524 <RCC_AHB1PeriphClockCmd+0x3c>)
 800150a:	4b06      	ldr	r3, [pc, #24]	; (8001524 <RCC_AHB1PeriphClockCmd+0x3c>)
 800150c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	43db      	mvns	r3, r3
 8001512:	4013      	ands	r3, r2
 8001514:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	40023800 	.word	0x40023800

08001528 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	460b      	mov	r3, r1
 8001532:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001534:	78fb      	ldrb	r3, [r7, #3]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d006      	beq.n	8001548 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800153a:	490a      	ldr	r1, [pc, #40]	; (8001564 <RCC_APB1PeriphClockCmd+0x3c>)
 800153c:	4b09      	ldr	r3, [pc, #36]	; (8001564 <RCC_APB1PeriphClockCmd+0x3c>)
 800153e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	4313      	orrs	r3, r2
 8001544:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001546:	e006      	b.n	8001556 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001548:	4906      	ldr	r1, [pc, #24]	; (8001564 <RCC_APB1PeriphClockCmd+0x3c>)
 800154a:	4b06      	ldr	r3, [pc, #24]	; (8001564 <RCC_APB1PeriphClockCmd+0x3c>)
 800154c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	43db      	mvns	r3, r3
 8001552:	4013      	ands	r3, r2
 8001554:	640b      	str	r3, [r1, #64]	; 0x40
}
 8001556:	bf00      	nop
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	40023800 	.word	0x40023800

08001568 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	460b      	mov	r3, r1
 8001572:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001574:	78fb      	ldrb	r3, [r7, #3]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d006      	beq.n	8001588 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800157a:	490a      	ldr	r1, [pc, #40]	; (80015a4 <RCC_APB2PeriphClockCmd+0x3c>)
 800157c:	4b09      	ldr	r3, [pc, #36]	; (80015a4 <RCC_APB2PeriphClockCmd+0x3c>)
 800157e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	4313      	orrs	r3, r2
 8001584:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001586:	e006      	b.n	8001596 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001588:	4906      	ldr	r1, [pc, #24]	; (80015a4 <RCC_APB2PeriphClockCmd+0x3c>)
 800158a:	4b06      	ldr	r3, [pc, #24]	; (80015a4 <RCC_APB2PeriphClockCmd+0x3c>)
 800158c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	43db      	mvns	r3, r3
 8001592:	4013      	ands	r3, r2
 8001594:	644b      	str	r3, [r1, #68]	; 0x44
}
 8001596:	bf00      	nop
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	40023800 	.word	0x40023800

080015a8 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b087      	sub	sp, #28
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80015ba:	2300      	movs	r3, #0
 80015bc:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80015be:	79fb      	ldrb	r3, [r7, #7]
 80015c0:	095b      	lsrs	r3, r3, #5
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d103      	bne.n	80015d4 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 80015cc:	4b12      	ldr	r3, [pc, #72]	; (8001618 <RCC_GetFlagStatus+0x70>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	617b      	str	r3, [r7, #20]
 80015d2:	e009      	b.n	80015e8 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d103      	bne.n	80015e2 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 80015da:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <RCC_GetFlagStatus+0x70>)
 80015dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015de:	617b      	str	r3, [r7, #20]
 80015e0:	e002      	b.n	80015e8 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80015e2:	4b0d      	ldr	r3, [pc, #52]	; (8001618 <RCC_GetFlagStatus+0x70>)
 80015e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015e6:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	f003 031f 	and.w	r3, r3, #31
 80015ee:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80015f0:	697a      	ldr	r2, [r7, #20]
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	fa22 f303 	lsr.w	r3, r2, r3
 80015f8:	f003 0301 	and.w	r3, r3, #1
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d002      	beq.n	8001606 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8001600:	2301      	movs	r3, #1
 8001602:	74fb      	strb	r3, [r7, #19]
 8001604:	e001      	b.n	800160a <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 8001606:	2300      	movs	r3, #0
 8001608:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 800160a:	7cfb      	ldrb	r3, [r7, #19]
}
 800160c:	4618      	mov	r0, r3
 800160e:	371c      	adds	r7, #28
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	40023800 	.word	0x40023800

0800161c <RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  ErrorStatus status = ERROR;
 8001624:	2300      	movs	r3, #0
 8001626:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001628:	4b19      	ldr	r3, [pc, #100]	; (8001690 <RTC_Init+0x74>)
 800162a:	22ca      	movs	r2, #202	; 0xca
 800162c:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800162e:	4b18      	ldr	r3, [pc, #96]	; (8001690 <RTC_Init+0x74>)
 8001630:	2253      	movs	r2, #83	; 0x53
 8001632:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8001634:	f000 f848 	bl	80016c8 <RTC_EnterInitMode>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d102      	bne.n	8001644 <RTC_Init+0x28>
  {
    status = ERROR;
 800163e:	2300      	movs	r3, #0
 8001640:	73fb      	strb	r3, [r7, #15]
 8001642:	e01c      	b.n	800167e <RTC_Init+0x62>
  } 
  else
  {
    /* Clear RTC CR FMT Bit */
    RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 8001644:	4a12      	ldr	r2, [pc, #72]	; (8001690 <RTC_Init+0x74>)
 8001646:	4b12      	ldr	r3, [pc, #72]	; (8001690 <RTC_Init+0x74>)
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800164e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 8001650:	490f      	ldr	r1, [pc, #60]	; (8001690 <RTC_Init+0x74>)
 8001652:	4b0f      	ldr	r3, [pc, #60]	; (8001690 <RTC_Init+0x74>)
 8001654:	689a      	ldr	r2, [r3, #8]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4313      	orrs	r3, r2
 800165c:	608b      	str	r3, [r1, #8]
  
    /* Configure the RTC PRER */
    RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 800165e:	4a0c      	ldr	r2, [pc, #48]	; (8001690 <RTC_Init+0x74>)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	6113      	str	r3, [r2, #16]
    RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 8001666:	490a      	ldr	r1, [pc, #40]	; (8001690 <RTC_Init+0x74>)
 8001668:	4b09      	ldr	r3, [pc, #36]	; (8001690 <RTC_Init+0x74>)
 800166a:	691a      	ldr	r2, [r3, #16]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	041b      	lsls	r3, r3, #16
 8001672:	4313      	orrs	r3, r2
 8001674:	610b      	str	r3, [r1, #16]

    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8001676:	f000 f861 	bl	800173c <RTC_ExitInitMode>

    status = SUCCESS;    
 800167a:	2301      	movs	r3, #1
 800167c:	73fb      	strb	r3, [r7, #15]
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800167e:	4b04      	ldr	r3, [pc, #16]	; (8001690 <RTC_Init+0x74>)
 8001680:	22ff      	movs	r2, #255	; 0xff
 8001682:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8001684:	7bfb      	ldrb	r3, [r7, #15]
}
 8001686:	4618      	mov	r0, r3
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40002800 	.word	0x40002800

08001694 <RTC_WriteProtectionCmd>:
  * @param  NewState: new state of the write protection.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_WriteProtectionCmd(FunctionalState NewState)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 800169e:	79fb      	ldrb	r3, [r7, #7]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d003      	beq.n	80016ac <RTC_WriteProtectionCmd+0x18>
  {
    /* Enable the write protection for RTC registers */
    RTC->WPR = 0xFF;   
 80016a4:	4b07      	ldr	r3, [pc, #28]	; (80016c4 <RTC_WriteProtectionCmd+0x30>)
 80016a6:	22ff      	movs	r2, #255	; 0xff
 80016a8:	625a      	str	r2, [r3, #36]	; 0x24
  {
    /* Disable the write protection for RTC registers */
    RTC->WPR = 0xCA;
    RTC->WPR = 0x53;    
  }
}
 80016aa:	e005      	b.n	80016b8 <RTC_WriteProtectionCmd+0x24>
    RTC->WPR = 0xCA;
 80016ac:	4b05      	ldr	r3, [pc, #20]	; (80016c4 <RTC_WriteProtectionCmd+0x30>)
 80016ae:	22ca      	movs	r2, #202	; 0xca
 80016b0:	625a      	str	r2, [r3, #36]	; 0x24
    RTC->WPR = 0x53;    
 80016b2:	4b04      	ldr	r3, [pc, #16]	; (80016c4 <RTC_WriteProtectionCmd+0x30>)
 80016b4:	2253      	movs	r2, #83	; 0x53
 80016b6:	625a      	str	r2, [r3, #36]	; 0x24
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	40002800 	.word	0x40002800

080016c8 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b085      	sub	sp, #20
 80016cc:	af00      	add	r7, sp, #0
  __IO uint32_t initcounter = 0x00;
 80016ce:	2300      	movs	r3, #0
 80016d0:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 80016d2:	2300      	movs	r3, #0
 80016d4:	73fb      	strb	r3, [r7, #15]
  uint32_t initstatus = 0x00;
 80016d6:	2300      	movs	r3, #0
 80016d8:	60bb      	str	r3, [r7, #8]
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80016da:	4b17      	ldr	r3, [pc, #92]	; (8001738 <RTC_EnterInitMode+0x70>)
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d11e      	bne.n	8001724 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
 80016e6:	4b14      	ldr	r3, [pc, #80]	; (8001738 <RTC_EnterInitMode+0x70>)
 80016e8:	f04f 32ff 	mov.w	r2, #4294967295
 80016ec:	60da      	str	r2, [r3, #12]
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 80016ee:	4b12      	ldr	r3, [pc, #72]	; (8001738 <RTC_EnterInitMode+0x70>)
 80016f0:	68db      	ldr	r3, [r3, #12]
 80016f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016f6:	60bb      	str	r3, [r7, #8]
      initcounter++;  
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	3301      	adds	r3, #1
 80016fc:	607b      	str	r3, [r7, #4]
    } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001704:	d002      	beq.n	800170c <RTC_EnterInitMode+0x44>
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d0f0      	beq.n	80016ee <RTC_EnterInitMode+0x26>
    
    if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 800170c:	4b0a      	ldr	r3, [pc, #40]	; (8001738 <RTC_EnterInitMode+0x70>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001714:	2b00      	cmp	r3, #0
 8001716:	d002      	beq.n	800171e <RTC_EnterInitMode+0x56>
    {
      status = SUCCESS;
 8001718:	2301      	movs	r3, #1
 800171a:	73fb      	strb	r3, [r7, #15]
 800171c:	e004      	b.n	8001728 <RTC_EnterInitMode+0x60>
    }
    else
    {
      status = ERROR;
 800171e:	2300      	movs	r3, #0
 8001720:	73fb      	strb	r3, [r7, #15]
 8001722:	e001      	b.n	8001728 <RTC_EnterInitMode+0x60>
    }        
  }
  else
  {
    status = SUCCESS;  
 8001724:	2301      	movs	r3, #1
 8001726:	73fb      	strb	r3, [r7, #15]
  } 
    
  return (status);  
 8001728:	7bfb      	ldrb	r3, [r7, #15]
}
 800172a:	4618      	mov	r0, r3
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	40002800 	.word	0x40002800

0800173c <RTC_ExitInitMode>:
  *         RTC_WriteProtectionCmd(DISABLE) before calling this function.      
  * @param  None
  * @retval None
  */
void RTC_ExitInitMode(void)
{ 
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* Exit Initialization mode */
  RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8001740:	4a05      	ldr	r2, [pc, #20]	; (8001758 <RTC_ExitInitMode+0x1c>)
 8001742:	4b05      	ldr	r3, [pc, #20]	; (8001758 <RTC_ExitInitMode+0x1c>)
 8001744:	68db      	ldr	r3, [r3, #12]
 8001746:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800174a:	60d3      	str	r3, [r2, #12]
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	40002800 	.word	0x40002800

0800175c <RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
  __IO uint32_t synchrocounter = 0;
 8001762:	2300      	movs	r3, #0
 8001764:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 8001766:	2300      	movs	r3, #0
 8001768:	73fb      	strb	r3, [r7, #15]
  uint32_t synchrostatus = 0x00;
 800176a:	2300      	movs	r3, #0
 800176c:	60bb      	str	r3, [r7, #8]

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800176e:	4b18      	ldr	r3, [pc, #96]	; (80017d0 <RTC_WaitForSynchro+0x74>)
 8001770:	22ca      	movs	r2, #202	; 0xca
 8001772:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001774:	4b16      	ldr	r3, [pc, #88]	; (80017d0 <RTC_WaitForSynchro+0x74>)
 8001776:	2253      	movs	r2, #83	; 0x53
 8001778:	625a      	str	r2, [r3, #36]	; 0x24
    
  /* Clear RSF flag */
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 800177a:	4a15      	ldr	r2, [pc, #84]	; (80017d0 <RTC_WaitForSynchro+0x74>)
 800177c:	4b14      	ldr	r3, [pc, #80]	; (80017d0 <RTC_WaitForSynchro+0x74>)
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001784:	60d3      	str	r3, [r2, #12]
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 8001786:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <RTC_WaitForSynchro+0x74>)
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	f003 0320 	and.w	r3, r3, #32
 800178e:	60bb      	str	r3, [r7, #8]
    synchrocounter++;  
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	3301      	adds	r3, #1
 8001794:	607b      	str	r3, [r7, #4]
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800179c:	d002      	beq.n	80017a4 <RTC_WaitForSynchro+0x48>
 800179e:	68bb      	ldr	r3, [r7, #8]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d0f0      	beq.n	8001786 <RTC_WaitForSynchro+0x2a>
    
  if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 80017a4:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <RTC_WaitForSynchro+0x74>)
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	f003 0320 	and.w	r3, r3, #32
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d002      	beq.n	80017b6 <RTC_WaitForSynchro+0x5a>
  {
    status = SUCCESS;
 80017b0:	2301      	movs	r3, #1
 80017b2:	73fb      	strb	r3, [r7, #15]
 80017b4:	e001      	b.n	80017ba <RTC_WaitForSynchro+0x5e>
  }
  else
  {
    status = ERROR;
 80017b6:	2300      	movs	r3, #0
 80017b8:	73fb      	strb	r3, [r7, #15]
  }        

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80017ba:	4b05      	ldr	r3, [pc, #20]	; (80017d0 <RTC_WaitForSynchro+0x74>)
 80017bc:	22ff      	movs	r2, #255	; 0xff
 80017be:	625a      	str	r2, [r3, #36]	; 0x24
    
  return (status); 
 80017c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3714      	adds	r7, #20
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	40002800 	.word	0x40002800

080017d4 <RTC_SetTime>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 80017d4:	b590      	push	{r4, r7, lr}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80017de:	2300      	movs	r3, #0
 80017e0:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 80017e2:	2300      	movs	r3, #0
 80017e4:	72fb      	strb	r3, [r7, #11]
    
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d109      	bne.n	8001800 <RTC_SetTime+0x2c>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80017ec:	4b3d      	ldr	r3, [pc, #244]	; (80018e4 <RTC_SetTime+0x110>)
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d114      	bne.n	8001822 <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12));
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	2200      	movs	r2, #0
 80017fc:	70da      	strb	r2, [r3, #3]
 80017fe:	e010      	b.n	8001822 <RTC_SetTime+0x4e>
    assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes));
    assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds));
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001800:	4b38      	ldr	r3, [pc, #224]	; (80018e4 <RTC_SetTime+0x110>)
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001808:	2b00      	cmp	r3, #0
 800180a:	d007      	beq.n	800181c <RTC_SetTime+0x48>
    {
      tmpreg = RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	4618      	mov	r0, r3
 8001812:	f000 fafc 	bl	8001e0e <RTC_Bcd2ToByte>
 8001816:	4603      	mov	r3, r0
 8001818:	60fb      	str	r3, [r7, #12]
 800181a:	e002      	b.n	8001822 <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); 
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	2200      	movs	r2, #0
 8001820:	70da      	strb	r2, [r3, #3]
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds)));
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d00f      	beq.n	8001848 <RTC_SetTime+0x74>
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	041a      	lsls	r2, r3, #16
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	785b      	ldrb	r3, [r3, #1]
 8001832:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001834:	4313      	orrs	r3, r2
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	7892      	ldrb	r2, [r2, #2]
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 800183a:	431a      	orrs	r2, r3
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	78db      	ldrb	r3, [r3, #3]
 8001840:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001842:	4313      	orrs	r3, r2
 8001844:	60fb      	str	r3, [r7, #12]
 8001846:	e01b      	b.n	8001880 <RTC_SetTime+0xac>
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	4618      	mov	r0, r3
 800184e:	f000 fac1 	bl	8001dd4 <RTC_ByteToBcd2>
 8001852:	4603      	mov	r3, r0
 8001854:	041c      	lsls	r4, r3, #16
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	785b      	ldrb	r3, [r3, #1]
 800185a:	4618      	mov	r0, r3
 800185c:	f000 faba 	bl	8001dd4 <RTC_ByteToBcd2>
 8001860:	4603      	mov	r3, r0
 8001862:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001864:	431c      	orrs	r4, r3
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	789b      	ldrb	r3, [r3, #2]
 800186a:	4618      	mov	r0, r3
 800186c:	f000 fab2 	bl	8001dd4 <RTC_ByteToBcd2>
 8001870:	4603      	mov	r3, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001872:	ea44 0203 	orr.w	r2, r4, r3
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	78db      	ldrb	r3, [r3, #3]
 800187a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 800187c:	4313      	orrs	r3, r2
 800187e:	60fb      	str	r3, [r7, #12]
  }  

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001880:	4b18      	ldr	r3, [pc, #96]	; (80018e4 <RTC_SetTime+0x110>)
 8001882:	22ca      	movs	r2, #202	; 0xca
 8001884:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001886:	4b17      	ldr	r3, [pc, #92]	; (80018e4 <RTC_SetTime+0x110>)
 8001888:	2253      	movs	r2, #83	; 0x53
 800188a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 800188c:	f7ff ff1c 	bl	80016c8 <RTC_EnterInitMode>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d102      	bne.n	800189c <RTC_SetTime+0xc8>
  {
    status = ERROR;
 8001896:	2300      	movs	r3, #0
 8001898:	72fb      	strb	r3, [r7, #11]
 800189a:	e01b      	b.n	80018d4 <RTC_SetTime+0x100>
  } 
  else
  {
    /* Set the RTC_TR register */
    RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800189c:	4a11      	ldr	r2, [pc, #68]	; (80018e4 <RTC_SetTime+0x110>)
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80018a4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80018a8:	6013      	str	r3, [r2, #0]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 80018aa:	f7ff ff47 	bl	800173c <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 80018ae:	4b0d      	ldr	r3, [pc, #52]	; (80018e4 <RTC_SetTime+0x110>)
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f003 0320 	and.w	r3, r3, #32
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d10a      	bne.n	80018d0 <RTC_SetTime+0xfc>
    {
    if(RTC_WaitForSynchro() == ERROR)
 80018ba:	f7ff ff4f 	bl	800175c <RTC_WaitForSynchro>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d102      	bne.n	80018ca <RTC_SetTime+0xf6>
    {
      status = ERROR;
 80018c4:	2300      	movs	r3, #0
 80018c6:	72fb      	strb	r3, [r7, #11]
 80018c8:	e004      	b.n	80018d4 <RTC_SetTime+0x100>
    }
    else
    {
      status = SUCCESS;
 80018ca:	2301      	movs	r3, #1
 80018cc:	72fb      	strb	r3, [r7, #11]
 80018ce:	e001      	b.n	80018d4 <RTC_SetTime+0x100>
    }
  }
    else
    {
      status = SUCCESS;
 80018d0:	2301      	movs	r3, #1
 80018d2:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80018d4:	4b03      	ldr	r3, [pc, #12]	; (80018e4 <RTC_SetTime+0x110>)
 80018d6:	22ff      	movs	r2, #255	; 0xff
 80018d8:	625a      	str	r2, [r3, #36]	; 0x24
    
  return status;
 80018da:	7afb      	ldrb	r3, [r7, #11]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3714      	adds	r7, #20
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd90      	pop	{r4, r7, pc}
 80018e4:	40002800 	.word	0x40002800

080018e8 <RTC_GetTime>:
  * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
  *                        contain the returned current time configuration.     
  * @retval None
  */
void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80018f2:	2300      	movs	r3, #0
 80018f4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
 80018f6:	4b24      	ldr	r3, [pc, #144]	; (8001988 <RTC_GetTime+0xa0>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80018fe:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001902:	60fb      	str	r3, [r7, #12]
  
  /* Fill the structure fields with the read parameters */
  RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	0c1b      	lsrs	r3, r3, #16
 8001908:	b2db      	uxtb	r3, r3
 800190a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800190e:	b2da      	uxtb	r2, r3
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	701a      	strb	r2, [r3, #0]
  RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	0a1b      	lsrs	r3, r3, #8
 8001918:	b2db      	uxtb	r3, r3
 800191a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800191e:	b2da      	uxtb	r2, r3
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	705a      	strb	r2, [r3, #1]
  RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	b2db      	uxtb	r3, r3
 8001928:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800192c:	b2da      	uxtb	r2, r3
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	709a      	strb	r2, [r3, #2]
  RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	0c1b      	lsrs	r3, r3, #16
 8001936:	b2db      	uxtb	r3, r3
 8001938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800193c:	b2da      	uxtb	r2, r3
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d11a      	bne.n	800197e <RTC_GetTime+0x96>
  {
    /* Convert the structure parameters to Binary format */
    RTC_TimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	4618      	mov	r0, r3
 800194e:	f000 fa5e 	bl	8001e0e <RTC_Bcd2ToByte>
 8001952:	4603      	mov	r3, r0
 8001954:	461a      	mov	r2, r3
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	701a      	strb	r2, [r3, #0]
    RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	785b      	ldrb	r3, [r3, #1]
 800195e:	4618      	mov	r0, r3
 8001960:	f000 fa55 	bl	8001e0e <RTC_Bcd2ToByte>
 8001964:	4603      	mov	r3, r0
 8001966:	461a      	mov	r2, r3
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	705a      	strb	r2, [r3, #1]
    RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	789b      	ldrb	r3, [r3, #2]
 8001970:	4618      	mov	r0, r3
 8001972:	f000 fa4c 	bl	8001e0e <RTC_Bcd2ToByte>
 8001976:	4603      	mov	r3, r0
 8001978:	461a      	mov	r2, r3
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	709a      	strb	r2, [r3, #2]
  }
}
 800197e:	bf00      	nop
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40002800 	.word	0x40002800

0800198c <RTC_SetDate>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Date register is configured
  *          - ERROR: RTC Date register is not configured
  */
ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 800198c:	b590      	push	{r4, r7, lr}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 800199a:	2300      	movs	r3, #0
 800199c:	72fb      	strb	r3, [r7, #11]
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == RTC_Format_BIN) && ((RTC_DateStruct->RTC_Month & 0x10) == 0x10))
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d10e      	bne.n	80019c2 <RTC_SetDate+0x36>
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	785b      	ldrb	r3, [r3, #1]
 80019a8:	f003 0310 	and.w	r3, r3, #16
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d008      	beq.n	80019c2 <RTC_SetDate+0x36>
  {
    RTC_DateStruct->RTC_Month = (RTC_DateStruct->RTC_Month & (uint32_t)~(0x10)) + 0x0A;
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	785b      	ldrb	r3, [r3, #1]
 80019b4:	f023 0310 	bic.w	r3, r3, #16
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	330a      	adds	r3, #10
 80019bc:	b2da      	uxtb	r2, r3
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	705a      	strb	r2, [r3, #1]
  }  
  if (RTC_Format == RTC_Format_BIN)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d00d      	beq.n	80019e4 <RTC_SetDate+0x58>
    assert_param(IS_RTC_DATE(RTC_DateStruct->RTC_Date));
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year)));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	785b      	ldrb	r3, [r3, #1]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f000 fa1e 	bl	8001e0e <RTC_Bcd2ToByte>
 80019d2:	4603      	mov	r3, r0
 80019d4:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_MONTH(tmpreg));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	789b      	ldrb	r3, [r3, #2]
 80019da:	4618      	mov	r0, r3
 80019dc:	f000 fa17 	bl	8001e0e <RTC_Bcd2ToByte>
 80019e0:	4603      	mov	r3, r0
 80019e2:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_DATE(tmpreg));
  }
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d00f      	beq.n	8001a0a <RTC_SetDate+0x7e>
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	78db      	ldrb	r3, [r3, #3]
 80019ee:	041a      	lsls	r2, r3, #16
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	785b      	ldrb	r3, [r3, #1]
 80019f4:	021b      	lsls	r3, r3, #8
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 80019f6:	4313      	orrs	r3, r2
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
 80019f8:	683a      	ldr	r2, [r7, #0]
 80019fa:	7892      	ldrb	r2, [r2, #2]
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 80019fc:	431a      	orrs	r2, r3
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	035b      	lsls	r3, r3, #13
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8001a04:	4313      	orrs	r3, r2
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	e01b      	b.n	8001a42 <RTC_SetDate+0xb6>
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	78db      	ldrb	r3, [r3, #3]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f000 f9e0 	bl	8001dd4 <RTC_ByteToBcd2>
 8001a14:	4603      	mov	r3, r0
 8001a16:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	785b      	ldrb	r3, [r3, #1]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f000 f9d9 	bl	8001dd4 <RTC_ByteToBcd2>
 8001a22:	4603      	mov	r3, r0
 8001a24:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8001a26:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	789b      	ldrb	r3, [r3, #2]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f000 f9d1 	bl	8001dd4 <RTC_ByteToBcd2>
 8001a32:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 8001a34:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	035b      	lsls	r3, r3, #13
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	60fb      	str	r3, [r7, #12]
  }

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001a42:	4b19      	ldr	r3, [pc, #100]	; (8001aa8 <RTC_SetDate+0x11c>)
 8001a44:	22ca      	movs	r2, #202	; 0xca
 8001a46:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001a48:	4b17      	ldr	r3, [pc, #92]	; (8001aa8 <RTC_SetDate+0x11c>)
 8001a4a:	2253      	movs	r2, #83	; 0x53
 8001a4c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8001a4e:	f7ff fe3b 	bl	80016c8 <RTC_EnterInitMode>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d102      	bne.n	8001a5e <RTC_SetDate+0xd2>
  {
    status = ERROR;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	72fb      	strb	r3, [r7, #11]
 8001a5c:	e01b      	b.n	8001a96 <RTC_SetDate+0x10a>
  } 
  else
  {
    /* Set the RTC_DR register */
    RTC->DR = (uint32_t)(tmpreg & RTC_DR_RESERVED_MASK);
 8001a5e:	4a12      	ldr	r2, [pc, #72]	; (8001aa8 <RTC_SetDate+0x11c>)
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001a66:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001a6a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8001a6c:	f7ff fe66 	bl	800173c <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8001a70:	4b0d      	ldr	r3, [pc, #52]	; (8001aa8 <RTC_SetDate+0x11c>)
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	f003 0320 	and.w	r3, r3, #32
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d10a      	bne.n	8001a92 <RTC_SetDate+0x106>
    {
    if(RTC_WaitForSynchro() == ERROR)
 8001a7c:	f7ff fe6e 	bl	800175c <RTC_WaitForSynchro>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d102      	bne.n	8001a8c <RTC_SetDate+0x100>
    {
      status = ERROR;
 8001a86:	2300      	movs	r3, #0
 8001a88:	72fb      	strb	r3, [r7, #11]
 8001a8a:	e004      	b.n	8001a96 <RTC_SetDate+0x10a>
    }
    else
    {
      status = SUCCESS;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	72fb      	strb	r3, [r7, #11]
 8001a90:	e001      	b.n	8001a96 <RTC_SetDate+0x10a>
    }
  }
    else
    {
      status = SUCCESS;
 8001a92:	2301      	movs	r3, #1
 8001a94:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 8001a96:	4b04      	ldr	r3, [pc, #16]	; (8001aa8 <RTC_SetDate+0x11c>)
 8001a98:	22ff      	movs	r2, #255	; 0xff
 8001a9a:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8001a9c:	7afb      	ldrb	r3, [r7, #11]
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3714      	adds	r7, #20
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd90      	pop	{r4, r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40002800 	.word	0x40002800

08001aac <RTC_GetDate>:
  * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
  *                        contain the returned current date configuration.     
  * @retval None
  */
void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 
 8001aba:	4b22      	ldr	r3, [pc, #136]	; (8001b44 <RTC_GetDate+0x98>)
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001ac2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001ac6:	60fb      	str	r3, [r7, #12]

  /* Fill the structure fields with the read parameters */
  RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	0c1b      	lsrs	r3, r3, #16
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	70da      	strb	r2, [r3, #3]
  RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	0a1b      	lsrs	r3, r3, #8
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	f003 031f 	and.w	r3, r3, #31
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	705a      	strb	r2, [r3, #1]
  RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001aea:	b2da      	uxtb	r2, r3
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	709a      	strb	r2, [r3, #2]
  RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	0b5b      	lsrs	r3, r3, #13
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	f003 0307 	and.w	r3, r3, #7
 8001afa:	b2da      	uxtb	r2, r3
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d11a      	bne.n	8001b3c <RTC_GetDate+0x90>
  {
    /* Convert the structure parameters to Binary format */
    RTC_DateStruct->RTC_Year = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year);
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	78db      	ldrb	r3, [r3, #3]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f000 f97f 	bl	8001e0e <RTC_Bcd2ToByte>
 8001b10:	4603      	mov	r3, r0
 8001b12:	461a      	mov	r2, r3
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	70da      	strb	r2, [r3, #3]
    RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	785b      	ldrb	r3, [r3, #1]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f000 f976 	bl	8001e0e <RTC_Bcd2ToByte>
 8001b22:	4603      	mov	r3, r0
 8001b24:	461a      	mov	r2, r3
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	705a      	strb	r2, [r3, #1]
    RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	789b      	ldrb	r3, [r3, #2]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f000 f96d 	bl	8001e0e <RTC_Bcd2ToByte>
 8001b34:	4603      	mov	r3, r0
 8001b36:	461a      	mov	r2, r3
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	709a      	strb	r2, [r3, #2]
  }
}
 8001b3c:	bf00      	nop
 8001b3e:	3710      	adds	r7, #16
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40002800 	.word	0x40002800

08001b48 <RTC_WakeUpClockConfig>:
  *            @arg RTC_WakeUpClock_CK_SPRE_16bits: RTC Wakeup Counter Clock = CK_SPRE
  *            @arg RTC_WakeUpClock_CK_SPRE_17bits: RTC Wakeup Counter Clock = CK_SPRE
  * @retval None
  */
void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(RTC_WakeUpClock));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001b50:	4b0d      	ldr	r3, [pc, #52]	; (8001b88 <RTC_WakeUpClockConfig+0x40>)
 8001b52:	22ca      	movs	r2, #202	; 0xca
 8001b54:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001b56:	4b0c      	ldr	r3, [pc, #48]	; (8001b88 <RTC_WakeUpClockConfig+0x40>)
 8001b58:	2253      	movs	r2, #83	; 0x53
 8001b5a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the Wakeup Timer clock source bits in CR register */
  RTC->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8001b5c:	4a0a      	ldr	r2, [pc, #40]	; (8001b88 <RTC_WakeUpClockConfig+0x40>)
 8001b5e:	4b0a      	ldr	r3, [pc, #40]	; (8001b88 <RTC_WakeUpClockConfig+0x40>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f023 0307 	bic.w	r3, r3, #7
 8001b66:	6093      	str	r3, [r2, #8]

  /* Configure the clock source */
  RTC->CR |= (uint32_t)RTC_WakeUpClock;
 8001b68:	4907      	ldr	r1, [pc, #28]	; (8001b88 <RTC_WakeUpClockConfig+0x40>)
 8001b6a:	4b07      	ldr	r3, [pc, #28]	; (8001b88 <RTC_WakeUpClockConfig+0x40>)
 8001b6c:	689a      	ldr	r2, [r3, #8]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	608b      	str	r3, [r1, #8]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001b74:	4b04      	ldr	r3, [pc, #16]	; (8001b88 <RTC_WakeUpClockConfig+0x40>)
 8001b76:	22ff      	movs	r2, #255	; 0xff
 8001b78:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001b7a:	bf00      	nop
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	40002800 	.word	0x40002800

08001b8c <RTC_SetWakeUpCounter>:
  * @param  RTC_WakeUpCounter: specifies the WakeUp counter.
  *          This parameter can be a value from 0x0000 to 0xFFFF. 
  * @retval None
  */
void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_COUNTER(RTC_WakeUpCounter));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001b94:	4b08      	ldr	r3, [pc, #32]	; (8001bb8 <RTC_SetWakeUpCounter+0x2c>)
 8001b96:	22ca      	movs	r2, #202	; 0xca
 8001b98:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001b9a:	4b07      	ldr	r3, [pc, #28]	; (8001bb8 <RTC_SetWakeUpCounter+0x2c>)
 8001b9c:	2253      	movs	r2, #83	; 0x53
 8001b9e:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Wakeup Timer counter */
  RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
 8001ba0:	4a05      	ldr	r2, [pc, #20]	; (8001bb8 <RTC_SetWakeUpCounter+0x2c>)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6153      	str	r3, [r2, #20]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001ba6:	4b04      	ldr	r3, [pc, #16]	; (8001bb8 <RTC_SetWakeUpCounter+0x2c>)
 8001ba8:	22ff      	movs	r2, #255	; 0xff
 8001baa:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001bac:	bf00      	nop
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr
 8001bb8:	40002800 	.word	0x40002800

08001bbc <RTC_WakeUpCmd>:
  * @param  NewState: new state of the WakeUp timer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b087      	sub	sp, #28
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t wutcounter = 0x00;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	60fb      	str	r3, [r7, #12]
  uint32_t wutwfstatus = 0x00;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	613b      	str	r3, [r7, #16]
  ErrorStatus status = ERROR;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001bd2:	4b1e      	ldr	r3, [pc, #120]	; (8001c4c <RTC_WakeUpCmd+0x90>)
 8001bd4:	22ca      	movs	r2, #202	; 0xca
 8001bd6:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001bd8:	4b1c      	ldr	r3, [pc, #112]	; (8001c4c <RTC_WakeUpCmd+0x90>)
 8001bda:	2253      	movs	r2, #83	; 0x53
 8001bdc:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 8001bde:	79fb      	ldrb	r3, [r7, #7]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d008      	beq.n	8001bf6 <RTC_WakeUpCmd+0x3a>
  {
    /* Enable the Wakeup Timer */
    RTC->CR |= (uint32_t)RTC_CR_WUTE;
 8001be4:	4a19      	ldr	r2, [pc, #100]	; (8001c4c <RTC_WakeUpCmd+0x90>)
 8001be6:	4b19      	ldr	r3, [pc, #100]	; (8001c4c <RTC_WakeUpCmd+0x90>)
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bee:	6093      	str	r3, [r2, #8]
    status = SUCCESS;    
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	75fb      	strb	r3, [r7, #23]
 8001bf4:	e01f      	b.n	8001c36 <RTC_WakeUpCmd+0x7a>
  }
  else
  {
    /* Disable the Wakeup Timer */
    RTC->CR &= (uint32_t)~RTC_CR_WUTE;
 8001bf6:	4a15      	ldr	r2, [pc, #84]	; (8001c4c <RTC_WakeUpCmd+0x90>)
 8001bf8:	4b14      	ldr	r3, [pc, #80]	; (8001c4c <RTC_WakeUpCmd+0x90>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001c00:	6093      	str	r3, [r2, #8]
    /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
    do
    {
      wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 8001c02:	4b12      	ldr	r3, [pc, #72]	; (8001c4c <RTC_WakeUpCmd+0x90>)
 8001c04:	68db      	ldr	r3, [r3, #12]
 8001c06:	f003 0304 	and.w	r3, r3, #4
 8001c0a:	613b      	str	r3, [r7, #16]
      wutcounter++;  
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	3301      	adds	r3, #1
 8001c10:	60fb      	str	r3, [r7, #12]
    } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c18:	d002      	beq.n	8001c20 <RTC_WakeUpCmd+0x64>
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d0f0      	beq.n	8001c02 <RTC_WakeUpCmd+0x46>
    
    if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 8001c20:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <RTC_WakeUpCmd+0x90>)
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	f003 0304 	and.w	r3, r3, #4
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d102      	bne.n	8001c32 <RTC_WakeUpCmd+0x76>
    {
      status = ERROR;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	75fb      	strb	r3, [r7, #23]
 8001c30:	e001      	b.n	8001c36 <RTC_WakeUpCmd+0x7a>
    }
    else
    {
      status = SUCCESS;
 8001c32:	2301      	movs	r3, #1
 8001c34:	75fb      	strb	r3, [r7, #23]
    }    
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001c36:	4b05      	ldr	r3, [pc, #20]	; (8001c4c <RTC_WakeUpCmd+0x90>)
 8001c38:	22ff      	movs	r2, #255	; 0xff
 8001c3a:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8001c3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	371c      	adds	r7, #28
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	40002800 	.word	0x40002800

08001c50 <RTC_WriteBackupRegister>:
  *                          specify the register.
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 8001c5e:	4b08      	ldr	r3, [pc, #32]	; (8001c80 <RTC_WriteBackupRegister+0x30>)
 8001c60:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	009a      	lsls	r2, r3, #2
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	4413      	add	r3, r2
 8001c6a:	60fb      	str	r3, [r7, #12]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	461a      	mov	r2, r3
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	6013      	str	r3, [r2, #0]
}
 8001c74:	bf00      	nop
 8001c76:	3714      	adds	r7, #20
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	40002850 	.word	0x40002850

08001c84 <RTC_ReadBackupRegister>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to 
  *                          specify the register.                   
  * @retval None
  */
uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 8001c90:	4b07      	ldr	r3, [pc, #28]	; (8001cb0 <RTC_ReadBackupRegister+0x2c>)
 8001c92:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	009a      	lsls	r2, r3, #2
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	60fb      	str	r3, [r7, #12]
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3714      	adds	r7, #20
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	40002850 	.word	0x40002850

08001cb4 <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RTC_CONFIG_IT(RTC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001cc0:	4b1a      	ldr	r3, [pc, #104]	; (8001d2c <RTC_ITConfig+0x78>)
 8001cc2:	22ca      	movs	r2, #202	; 0xca
 8001cc4:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001cc6:	4b19      	ldr	r3, [pc, #100]	; (8001d2c <RTC_ITConfig+0x78>)
 8001cc8:	2253      	movs	r2, #83	; 0x53
 8001cca:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 8001ccc:	78fb      	ldrb	r3, [r7, #3]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d010      	beq.n	8001cf4 <RTC_ITConfig+0x40>
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE);
 8001cd2:	4916      	ldr	r1, [pc, #88]	; (8001d2c <RTC_ITConfig+0x78>)
 8001cd4:	4b15      	ldr	r3, [pc, #84]	; (8001d2c <RTC_ITConfig+0x78>)
 8001cd6:	689a      	ldr	r2, [r3, #8]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f023 0304 	bic.w	r3, r3, #4
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR |= (uint32_t)(RTC_IT & RTC_TAFCR_TAMPIE);
 8001ce2:	4912      	ldr	r1, [pc, #72]	; (8001d2c <RTC_ITConfig+0x78>)
 8001ce4:	4b11      	ldr	r3, [pc, #68]	; (8001d2c <RTC_ITConfig+0x78>)
 8001ce6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f003 0304 	and.w	r3, r3, #4
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	640b      	str	r3, [r1, #64]	; 0x40
 8001cf2:	e011      	b.n	8001d18 <RTC_ITConfig+0x64>
  }
  else
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE);
 8001cf4:	490d      	ldr	r1, [pc, #52]	; (8001d2c <RTC_ITConfig+0x78>)
 8001cf6:	4b0d      	ldr	r3, [pc, #52]	; (8001d2c <RTC_ITConfig+0x78>)
 8001cf8:	689a      	ldr	r2, [r3, #8]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	f023 0304 	bic.w	r3, r3, #4
 8001d00:	43db      	mvns	r3, r3
 8001d02:	4013      	ands	r3, r2
 8001d04:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
 8001d06:	4909      	ldr	r1, [pc, #36]	; (8001d2c <RTC_ITConfig+0x78>)
 8001d08:	4b08      	ldr	r3, [pc, #32]	; (8001d2c <RTC_ITConfig+0x78>)
 8001d0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f003 0304 	and.w	r3, r3, #4
 8001d12:	43db      	mvns	r3, r3
 8001d14:	4013      	ands	r3, r2
 8001d16:	640b      	str	r3, [r1, #64]	; 0x40
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001d18:	4b04      	ldr	r3, [pc, #16]	; (8001d2c <RTC_ITConfig+0x78>)
 8001d1a:	22ff      	movs	r2, #255	; 0xff
 8001d1c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001d1e:	bf00      	nop
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	40002800 	.word	0x40002800

08001d30 <RTC_GetITStatus>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b087      	sub	sp, #28
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0, enablestatus = 0;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	613b      	str	r3, [r7, #16]
 8001d40:	2300      	movs	r3, #0
 8001d42:	60fb      	str	r3, [r7, #12]
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 8001d44:	4b13      	ldr	r3, [pc, #76]	; (8001d94 <RTC_GetITStatus+0x64>)
 8001d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d48:	f003 0304 	and.w	r3, r3, #4
 8001d4c:	613b      	str	r3, [r7, #16]
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 8001d4e:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <RTC_GetITStatus+0x64>)
 8001d50:	689a      	ldr	r2, [r3, #8]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	401a      	ands	r2, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	0bd9      	lsrs	r1, r3, #15
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	400b      	ands	r3, r1
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	60fb      	str	r3, [r7, #12]
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 8001d62:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <RTC_GetITStatus+0x64>)
 8001d64:	68da      	ldr	r2, [r3, #12]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	091b      	lsrs	r3, r3, #4
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	613b      	str	r3, [r7, #16]
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d006      	beq.n	8001d82 <RTC_GetITStatus+0x52>
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d002      	beq.n	8001d82 <RTC_GetITStatus+0x52>
  {
    bitstatus = SET;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	75fb      	strb	r3, [r7, #23]
 8001d80:	e001      	b.n	8001d86 <RTC_GetITStatus+0x56>
  }
  else
  {
    bitstatus = RESET;
 8001d82:	2300      	movs	r3, #0
 8001d84:	75fb      	strb	r3, [r7, #23]
  }
  return bitstatus;
 8001d86:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	371c      	adds	r7, #28
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	40002800 	.word	0x40002800

08001d98 <RTC_ClearITPendingBit>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval None
  */
void RTC_ClearITPendingBit(uint32_t RTC_IT)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_IT(RTC_IT));

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	091b      	lsrs	r3, r3, #4
 8001da8:	60fb      	str	r3, [r7, #12]

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 8001daa:	4909      	ldr	r1, [pc, #36]	; (8001dd0 <RTC_ClearITPendingBit+0x38>)
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001db4:	43da      	mvns	r2, r3
 8001db6:	4b06      	ldr	r3, [pc, #24]	; (8001dd0 <RTC_ClearITPendingBit+0x38>)
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	60cb      	str	r3, [r1, #12]
}
 8001dc2:	bf00      	nop
 8001dc4:	3714      	adds	r7, #20
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	40002800 	.word	0x40002800

08001dd4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted.
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b085      	sub	sp, #20
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0;
 8001dde:	2300      	movs	r3, #0
 8001de0:	73fb      	strb	r3, [r7, #15]
  
  while (Value >= 10)
 8001de2:	e005      	b.n	8001df0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8001de4:	7bfb      	ldrb	r3, [r7, #15]
 8001de6:	3301      	adds	r3, #1
 8001de8:	73fb      	strb	r3, [r7, #15]
    Value -= 10;
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	3b0a      	subs	r3, #10
 8001dee:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10)
 8001df0:	79fb      	ldrb	r3, [r7, #7]
 8001df2:	2b09      	cmp	r3, #9
 8001df4:	d8f6      	bhi.n	8001de4 <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4) | Value);
 8001df6:	7bfb      	ldrb	r3, [r7, #15]
 8001df8:	011b      	lsls	r3, r3, #4
 8001dfa:	b2da      	uxtb	r2, r3
 8001dfc:	79fb      	ldrb	r3, [r7, #7]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	b2db      	uxtb	r3, r3
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3714      	adds	r7, #20
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted.
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	b085      	sub	sp, #20
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	4603      	mov	r3, r0
 8001e16:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	091b      	lsrs	r3, r3, #4
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	461a      	mov	r2, r3
 8001e24:	0092      	lsls	r2, r2, #2
 8001e26:	4413      	add	r3, r2
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & (uint8_t)0x0F));
 8001e2c:	79fb      	ldrb	r3, [r7, #7]
 8001e2e:	f003 030f 	and.w	r3, r3, #15
 8001e32:	b2da      	uxtb	r2, r3
 8001e34:	7bfb      	ldrb	r3, [r7, #15]
 8001e36:	4413      	add	r3, r2
 8001e38:	b2db      	uxtb	r3, r3
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3714      	adds	r7, #20
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
	...

08001e48 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001e52:	2300      	movs	r3, #0
 8001e54:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	881b      	ldrh	r3, [r3, #0]
 8001e5a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4a29      	ldr	r2, [pc, #164]	; (8001f04 <TIM_TimeBaseInit+0xbc>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d013      	beq.n	8001e8c <TIM_TimeBaseInit+0x44>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a28      	ldr	r2, [pc, #160]	; (8001f08 <TIM_TimeBaseInit+0xc0>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d00f      	beq.n	8001e8c <TIM_TimeBaseInit+0x44>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e72:	d00b      	beq.n	8001e8c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a25      	ldr	r2, [pc, #148]	; (8001f0c <TIM_TimeBaseInit+0xc4>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d007      	beq.n	8001e8c <TIM_TimeBaseInit+0x44>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a24      	ldr	r2, [pc, #144]	; (8001f10 <TIM_TimeBaseInit+0xc8>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d003      	beq.n	8001e8c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4a23      	ldr	r2, [pc, #140]	; (8001f14 <TIM_TimeBaseInit+0xcc>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d108      	bne.n	8001e9e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001e8c:	89fb      	ldrh	r3, [r7, #14]
 8001e8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e92:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	885a      	ldrh	r2, [r3, #2]
 8001e98:	89fb      	ldrh	r3, [r7, #14]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a1d      	ldr	r2, [pc, #116]	; (8001f18 <TIM_TimeBaseInit+0xd0>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d00c      	beq.n	8001ec0 <TIM_TimeBaseInit+0x78>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a1c      	ldr	r2, [pc, #112]	; (8001f1c <TIM_TimeBaseInit+0xd4>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d008      	beq.n	8001ec0 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001eae:	89fb      	ldrh	r3, [r7, #14]
 8001eb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001eb4:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	891a      	ldrh	r2, [r3, #8]
 8001eba:	89fb      	ldrh	r3, [r7, #14]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	89fa      	ldrh	r2, [r7, #14]
 8001ec4:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	685a      	ldr	r2, [r3, #4]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	881a      	ldrh	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a0a      	ldr	r2, [pc, #40]	; (8001f04 <TIM_TimeBaseInit+0xbc>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d003      	beq.n	8001ee6 <TIM_TimeBaseInit+0x9e>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a09      	ldr	r2, [pc, #36]	; (8001f08 <TIM_TimeBaseInit+0xc0>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d104      	bne.n	8001ef0 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	7a9b      	ldrb	r3, [r3, #10]
 8001eea:	b29a      	uxth	r2, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	829a      	strh	r2, [r3, #20]
}
 8001ef6:	bf00      	nop
 8001ef8:	3714      	adds	r7, #20
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	40010000 	.word	0x40010000
 8001f08:	40010400 	.word	0x40010400
 8001f0c:	40000400 	.word	0x40000400
 8001f10:	40000800 	.word	0x40000800
 8001f14:	40000c00 	.word	0x40000c00
 8001f18:	40001000 	.word	0x40001000
 8001f1c:	40001400 	.word	0x40001400

08001f20 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	460b      	mov	r3, r1
 8001f2a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001f2c:	78fb      	ldrb	r3, [r7, #3]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d008      	beq.n	8001f44 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	881b      	ldrh	r3, [r3, #0]
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	f043 0301 	orr.w	r3, r3, #1
 8001f3c:	b29a      	uxth	r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8001f42:	e007      	b.n	8001f54 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	881b      	ldrh	r3, [r3, #0]
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	f023 0301 	bic.w	r3, r3, #1
 8001f4e:	b29a      	uxth	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	801a      	strh	r2, [r3, #0]
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	460b      	mov	r3, r1
 8001f6a:	807b      	strh	r3, [r7, #2]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001f70:	787b      	ldrb	r3, [r7, #1]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d008      	beq.n	8001f88 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	899b      	ldrh	r3, [r3, #12]
 8001f7a:	b29a      	uxth	r2, r3
 8001f7c:	887b      	ldrh	r3, [r7, #2]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001f86:	e009      	b.n	8001f9c <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	899b      	ldrh	r3, [r3, #12]
 8001f8c:	b29a      	uxth	r2, r3
 8001f8e:	887b      	ldrh	r3, [r7, #2]
 8001f90:	43db      	mvns	r3, r3
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	4013      	ands	r3, r2
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	819a      	strh	r2, [r3, #12]
}
 8001f9c:	bf00      	nop
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	81bb      	strh	r3, [r7, #12]
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	8a1b      	ldrh	r3, [r3, #16]
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	887b      	ldrh	r3, [r7, #2]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	899b      	ldrh	r3, [r3, #12]
 8001fd0:	b29a      	uxth	r2, r3
 8001fd2:	887b      	ldrh	r3, [r7, #2]
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8001fd8:	89bb      	ldrh	r3, [r7, #12]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d005      	beq.n	8001fea <TIM_GetITStatus+0x42>
 8001fde:	897b      	ldrh	r3, [r7, #10]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d002      	beq.n	8001fea <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	73fb      	strb	r3, [r7, #15]
 8001fe8:	e001      	b.n	8001fee <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8001fea:	2300      	movs	r3, #0
 8001fec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3714      	adds	r7, #20
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	460b      	mov	r3, r1
 8002006:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8002008:	887b      	ldrh	r3, [r7, #2]
 800200a:	43db      	mvns	r3, r3
 800200c:	b29a      	uxth	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	821a      	strh	r2, [r3, #16]
}
 8002012:	bf00      	nop
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
	...

08002020 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b08a      	sub	sp, #40	; 0x28
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800202a:	2300      	movs	r3, #0
 800202c:	627b      	str	r3, [r7, #36]	; 0x24
 800202e:	2300      	movs	r3, #0
 8002030:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8002032:	2300      	movs	r3, #0
 8002034:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8002036:	2300      	movs	r3, #0
 8002038:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	8a1b      	ldrh	r3, [r3, #16]
 800203e:	b29b      	uxth	r3, r3
 8002040:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002044:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002048:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	88db      	ldrh	r3, [r3, #6]
 800204e:	461a      	mov	r2, r3
 8002050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002052:	4313      	orrs	r3, r2
 8002054:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002058:	b29a      	uxth	r2, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	899b      	ldrh	r3, [r3, #12]
 8002062:	b29b      	uxth	r3, r3
 8002064:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8002066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002068:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800206c:	f023 030c 	bic.w	r3, r3, #12
 8002070:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	889a      	ldrh	r2, [r3, #4]
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	891b      	ldrh	r3, [r3, #8]
 800207a:	4313      	orrs	r3, r2
 800207c:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8002082:	4313      	orrs	r3, r2
 8002084:	b29b      	uxth	r3, r3
 8002086:	461a      	mov	r2, r3
 8002088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800208a:	4313      	orrs	r3, r2
 800208c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800208e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002090:	b29a      	uxth	r2, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	8a9b      	ldrh	r3, [r3, #20]
 800209a:	b29b      	uxth	r3, r3
 800209c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800209e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020a4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	899b      	ldrh	r3, [r3, #12]
 80020aa:	461a      	mov	r2, r3
 80020ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ae:	4313      	orrs	r3, r2
 80020b0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80020b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b4:	b29a      	uxth	r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80020ba:	f107 0308 	add.w	r3, r7, #8
 80020be:	4618      	mov	r0, r3
 80020c0:	f7ff f92c 	bl	800131c <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4a30      	ldr	r2, [pc, #192]	; (8002188 <USART_Init+0x168>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d003      	beq.n	80020d4 <USART_Init+0xb4>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a2f      	ldr	r2, [pc, #188]	; (800218c <USART_Init+0x16c>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d102      	bne.n	80020da <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	623b      	str	r3, [r7, #32]
 80020d8:	e001      	b.n	80020de <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	899b      	ldrh	r3, [r3, #12]
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	b21b      	sxth	r3, r3
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	da0c      	bge.n	8002104 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80020ea:	6a3a      	ldr	r2, [r7, #32]
 80020ec:	4613      	mov	r3, r2
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	4413      	add	r3, r2
 80020f2:	009a      	lsls	r2, r3, #2
 80020f4:	441a      	add	r2, r3
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002100:	61fb      	str	r3, [r7, #28]
 8002102:	e00b      	b.n	800211c <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8002104:	6a3a      	ldr	r2, [r7, #32]
 8002106:	4613      	mov	r3, r2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	4413      	add	r3, r2
 800210c:	009a      	lsls	r2, r3, #2
 800210e:	441a      	add	r2, r3
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	fbb2 f3f3 	udiv	r3, r2, r3
 800211a:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	4a1c      	ldr	r2, [pc, #112]	; (8002190 <USART_Init+0x170>)
 8002120:	fba2 2303 	umull	r2, r3, r2, r3
 8002124:	095b      	lsrs	r3, r3, #5
 8002126:	011b      	lsls	r3, r3, #4
 8002128:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800212a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212c:	091b      	lsrs	r3, r3, #4
 800212e:	2264      	movs	r2, #100	; 0x64
 8002130:	fb02 f303 	mul.w	r3, r2, r3
 8002134:	69fa      	ldr	r2, [r7, #28]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	899b      	ldrh	r3, [r3, #12]
 800213e:	b29b      	uxth	r3, r3
 8002140:	b21b      	sxth	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	da0c      	bge.n	8002160 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	00db      	lsls	r3, r3, #3
 800214a:	3332      	adds	r3, #50	; 0x32
 800214c:	4a10      	ldr	r2, [pc, #64]	; (8002190 <USART_Init+0x170>)
 800214e:	fba2 2303 	umull	r2, r3, r2, r3
 8002152:	095b      	lsrs	r3, r3, #5
 8002154:	f003 0307 	and.w	r3, r3, #7
 8002158:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800215a:	4313      	orrs	r3, r2
 800215c:	627b      	str	r3, [r7, #36]	; 0x24
 800215e:	e00b      	b.n	8002178 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	011b      	lsls	r3, r3, #4
 8002164:	3332      	adds	r3, #50	; 0x32
 8002166:	4a0a      	ldr	r2, [pc, #40]	; (8002190 <USART_Init+0x170>)
 8002168:	fba2 2303 	umull	r2, r3, r2, r3
 800216c:	095b      	lsrs	r3, r3, #5
 800216e:	f003 030f 	and.w	r3, r3, #15
 8002172:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002174:	4313      	orrs	r3, r2
 8002176:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8002178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800217a:	b29a      	uxth	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	811a      	strh	r2, [r3, #8]
}
 8002180:	bf00      	nop
 8002182:	3728      	adds	r7, #40	; 0x28
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40011000 	.word	0x40011000
 800218c:	40011400 	.word	0x40011400
 8002190:	51eb851f 	.word	0x51eb851f

08002194 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	460b      	mov	r3, r1
 800219e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80021a0:	78fb      	ldrb	r3, [r7, #3]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d008      	beq.n	80021b8 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	899b      	ldrh	r3, [r3, #12]
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80021b0:	b29a      	uxth	r2, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 80021b6:	e007      	b.n	80021c8 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	899b      	ldrh	r3, [r3, #12]
 80021bc:	b29b      	uxth	r3, r3
 80021be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	819a      	strh	r2, [r3, #12]
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b087      	sub	sp, #28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	460b      	mov	r3, r1
 80021de:	807b      	strh	r3, [r7, #2]
 80021e0:	4613      	mov	r3, r2
 80021e2:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80021e4:	2300      	movs	r3, #0
 80021e6:	613b      	str	r3, [r7, #16]
 80021e8:	2300      	movs	r3, #0
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	2300      	movs	r3, #0
 80021ee:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 80021f0:	2300      	movs	r3, #0
 80021f2:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80021f8:	887b      	ldrh	r3, [r7, #2]
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	095b      	lsrs	r3, r3, #5
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8002202:	887b      	ldrh	r3, [r7, #2]
 8002204:	f003 031f 	and.w	r3, r3, #31
 8002208:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 800220a:	2201      	movs	r2, #1
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	2b01      	cmp	r3, #1
 8002218:	d103      	bne.n	8002222 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	330c      	adds	r3, #12
 800221e:	617b      	str	r3, [r7, #20]
 8002220:	e009      	b.n	8002236 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	2b02      	cmp	r3, #2
 8002226:	d103      	bne.n	8002230 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	3310      	adds	r3, #16
 800222c:	617b      	str	r3, [r7, #20]
 800222e:	e002      	b.n	8002236 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	3314      	adds	r3, #20
 8002234:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8002236:	787b      	ldrb	r3, [r7, #1]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d006      	beq.n	800224a <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	697a      	ldr	r2, [r7, #20]
 8002240:	6811      	ldr	r1, [r2, #0]
 8002242:	68ba      	ldr	r2, [r7, #8]
 8002244:	430a      	orrs	r2, r1
 8002246:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8002248:	e006      	b.n	8002258 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	697a      	ldr	r2, [r7, #20]
 800224e:	6811      	ldr	r1, [r2, #0]
 8002250:	68ba      	ldr	r2, [r7, #8]
 8002252:	43d2      	mvns	r2, r2
 8002254:	400a      	ands	r2, r1
 8002256:	601a      	str	r2, [r3, #0]
}
 8002258:	bf00      	nop
 800225a:	371c      	adds	r7, #28
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8002264:	b480      	push	{r7}
 8002266:	b087      	sub	sp, #28
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	460b      	mov	r3, r1
 800226e:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8002270:	2300      	movs	r3, #0
 8002272:	60fb      	str	r3, [r7, #12]
 8002274:	2300      	movs	r3, #0
 8002276:	617b      	str	r3, [r7, #20]
 8002278:	2300      	movs	r3, #0
 800227a:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 800227c:	2300      	movs	r3, #0
 800227e:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8002280:	887b      	ldrh	r3, [r7, #2]
 8002282:	b2db      	uxtb	r3, r3
 8002284:	095b      	lsrs	r3, r3, #5
 8002286:	b2db      	uxtb	r3, r3
 8002288:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800228a:	887b      	ldrh	r3, [r7, #2]
 800228c:	f003 031f 	and.w	r3, r3, #31
 8002290:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8002292:	2201      	movs	r2, #1
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	fa02 f303 	lsl.w	r3, r2, r3
 800229a:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d107      	bne.n	80022b2 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	899b      	ldrh	r3, [r3, #12]
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	461a      	mov	r2, r3
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	4013      	ands	r3, r2
 80022ae:	617b      	str	r3, [r7, #20]
 80022b0:	e011      	b.n	80022d6 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d107      	bne.n	80022c8 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	8a1b      	ldrh	r3, [r3, #16]
 80022bc:	b29b      	uxth	r3, r3
 80022be:	461a      	mov	r2, r3
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	4013      	ands	r3, r2
 80022c4:	617b      	str	r3, [r7, #20]
 80022c6:	e006      	b.n	80022d6 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	8a9b      	ldrh	r3, [r3, #20]
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	461a      	mov	r2, r3
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	4013      	ands	r3, r2
 80022d4:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 80022d6:	887b      	ldrh	r3, [r7, #2]
 80022d8:	0a1b      	lsrs	r3, r3, #8
 80022da:	b29b      	uxth	r3, r3
 80022dc:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 80022de:	2201      	movs	r2, #1
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	fa02 f303 	lsl.w	r3, r2, r3
 80022e6:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	881b      	ldrh	r3, [r3, #0]
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	461a      	mov	r2, r3
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	4013      	ands	r3, r2
 80022f4:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d005      	beq.n	8002308 <USART_GetITStatus+0xa4>
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d002      	beq.n	8002308 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8002302:	2301      	movs	r3, #1
 8002304:	74fb      	strb	r3, [r7, #19]
 8002306:	e001      	b.n	800230c <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8002308:	2300      	movs	r3, #0
 800230a:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 800230c:	7cfb      	ldrb	r3, [r7, #19]
}
 800230e:	4618      	mov	r0, r3
 8002310:	371c      	adds	r7, #28
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr

0800231a <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800231a:	b480      	push	{r7}
 800231c:	b085      	sub	sp, #20
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
 8002322:	460b      	mov	r3, r1
 8002324:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8002326:	2300      	movs	r3, #0
 8002328:	81fb      	strh	r3, [r7, #14]
 800232a:	2300      	movs	r3, #0
 800232c:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 800232e:	887b      	ldrh	r3, [r7, #2]
 8002330:	0a1b      	lsrs	r3, r3, #8
 8002332:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8002334:	89fb      	ldrh	r3, [r7, #14]
 8002336:	2201      	movs	r2, #1
 8002338:	fa02 f303 	lsl.w	r3, r2, r3
 800233c:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 800233e:	89bb      	ldrh	r3, [r7, #12]
 8002340:	43db      	mvns	r3, r3
 8002342:	b29a      	uxth	r2, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	801a      	strh	r2, [r3, #0]
}
 8002348:	bf00      	nop
 800234a:	3714      	adds	r7, #20
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <adc_inicializar>:
/*****************************************************************************/
/**
    @brief Prepara el sistema ADC para leer
    @returns Nada
*/
void adc_inicializar(void) {
 8002354:	b580      	push	{r7, lr}
 8002356:	b08c      	sub	sp, #48	; 0x30
 8002358:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef        GPIO_InitStructure;
    ADC_InitTypeDef         ADC_InitStructure;
    ADC_CommonInitTypeDef   ADC_CommonInitStructure;
   
    /* Puerto C -------------------------------------------------------------*/
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800235a:	2101      	movs	r1, #1
 800235c:	2004      	movs	r0, #4
 800235e:	f7ff f8c3 	bl	80014e8 <RCC_AHB1PeriphClockCmd>

    /* PC1 para entrada analgica */
    GPIO_StructInit(&GPIO_InitStructure);
 8002362:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002366:	4618      	mov	r0, r3
 8002368:	f7fe ff1a 	bl	80011a0 <GPIO_StructInit>
    GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_1 | GPIO_Pin_2;
 800236c:	2306      	movs	r3, #6
 800236e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AN;
 8002370:	2303      	movs	r3, #3
 8002372:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_InitStructure.GPIO_PuPd    = GPIO_PuPd_NOPULL ;
 8002376:	2300      	movs	r3, #0
 8002378:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_Init(GPIOC, &GPIO_InitStructure); 
 800237c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002380:	4619      	mov	r1, r3
 8002382:	4821      	ldr	r0, [pc, #132]	; (8002408 <adc_inicializar+0xb4>)
 8002384:	f7fe fe7e 	bl	8001084 <GPIO_Init>

    /* Activar ADC1 ----------------------------------------------------------*/
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8002388:	2101      	movs	r1, #1
 800238a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800238e:	f7ff f8eb 	bl	8001568 <RCC_APB2PeriphClockCmd>

    /* ADC Common Init -------------------------------------------------------*/
    ADC_CommonStructInit(&ADC_CommonInitStructure);
 8002392:	463b      	mov	r3, r7
 8002394:	4618      	mov	r0, r3
 8002396:	f7fe fcb1 	bl	8000cfc <ADC_CommonStructInit>
    ADC_CommonInitStructure.ADC_Mode                = ADC_Mode_Independent;
 800239a:	2300      	movs	r3, #0
 800239c:	603b      	str	r3, [r7, #0]
    ADC_CommonInitStructure.ADC_Prescaler           = ADC_Prescaler_Div4; // max 36 MHz segun datasheet
 800239e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023a2:	607b      	str	r3, [r7, #4]
    ADC_CommonInitStructure.ADC_DMAAccessMode       = ADC_DMAAccessMode_Disabled;
 80023a4:	2300      	movs	r3, #0
 80023a6:	60bb      	str	r3, [r7, #8]
    ADC_CommonInitStructure.ADC_TwoSamplingDelay    = ADC_TwoSamplingDelay_5Cycles;
 80023a8:	2300      	movs	r3, #0
 80023aa:	60fb      	str	r3, [r7, #12]
    ADC_CommonInit(&ADC_CommonInitStructure);
 80023ac:	463b      	mov	r3, r7
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fe fc7c 	bl	8000cac <ADC_CommonInit>

    /* ADC Init ---------------------------------------------------------------*/
    ADC_StructInit (&ADC_InitStructure);
 80023b4:	f107 0310 	add.w	r3, r7, #16
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7fe fc57 	bl	8000c6c <ADC_StructInit>
    ADC_InitStructure.ADC_Resolution             = ADC_Resolution_12b;
 80023be:	2300      	movs	r3, #0
 80023c0:	613b      	str	r3, [r7, #16]
    ADC_InitStructure.ADC_ScanConvMode           = DISABLE;
 80023c2:	2300      	movs	r3, #0
 80023c4:	753b      	strb	r3, [r7, #20]
    ADC_InitStructure.ADC_ContinuousConvMode     = DISABLE;
 80023c6:	2300      	movs	r3, #0
 80023c8:	757b      	strb	r3, [r7, #21]
    ADC_InitStructure.ADC_ExternalTrigConvEdge   = ADC_ExternalTrigConvEdge_None;
 80023ca:	2300      	movs	r3, #0
 80023cc:	61bb      	str	r3, [r7, #24]
    ADC_InitStructure.ADC_DataAlign              = ADC_DataAlign_Right;
 80023ce:	2300      	movs	r3, #0
 80023d0:	623b      	str	r3, [r7, #32]
    ADC_InitStructure.ADC_NbrOfConversion        = 1;
 80023d2:	2301      	movs	r3, #1
 80023d4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    ADC_Init(ADC1, &ADC_InitStructure);
 80023d8:	f107 0310 	add.w	r3, r7, #16
 80023dc:	4619      	mov	r1, r3
 80023de:	480b      	ldr	r0, [pc, #44]	; (800240c <adc_inicializar+0xb8>)
 80023e0:	f7fe fbee 	bl	8000bc0 <ADC_Init>

    /* Establecer la configuracin de conversin ------------------------------*/
    ADC_InjectedSequencerLengthConfig(ADC1, 1);
 80023e4:	2101      	movs	r1, #1
 80023e6:	4809      	ldr	r0, [pc, #36]	; (800240c <adc_inicializar+0xb8>)
 80023e8:	f7fe fd4b 	bl	8000e82 <ADC_InjectedSequencerLengthConfig>
    ADC_SetInjectedOffset(ADC1, ADC_InjectedChannel_1, 0);
 80023ec:	2200      	movs	r2, #0
 80023ee:	2114      	movs	r1, #20
 80023f0:	4806      	ldr	r0, [pc, #24]	; (800240c <adc_inicializar+0xb8>)
 80023f2:	f7fe fd68 	bl	8000ec6 <ADC_SetInjectedOffset>
   

    /* Poner en marcha ADC ----------------------------------------------------*/
    ADC_Cmd(ADC1, ENABLE);   
 80023f6:	2101      	movs	r1, #1
 80023f8:	4804      	ldr	r0, [pc, #16]	; (800240c <adc_inicializar+0xb8>)
 80023fa:	f7fe fc95 	bl	8000d28 <ADC_Cmd>
}
 80023fe:	bf00      	nop
 8002400:	3730      	adds	r7, #48	; 0x30
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40020800 	.word	0x40020800
 800240c:	40012000 	.word	0x40012000

08002410 <adc_leer_cuentas_ldr>:
/*****************************************************************************/
/**
    @brief Leer tension
    @returns
*/
int32_t adc_leer_cuentas_ldr(void) {
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
   
    uint32_t valor_adc;

    ADC_InjectedChannelConfig(ADC1, ADC_Channel_12, 1, ADC_SampleTime_480Cycles); // Concecta el ADC1 al channel 12.
 8002416:	2307      	movs	r3, #7
 8002418:	2201      	movs	r2, #1
 800241a:	210c      	movs	r1, #12
 800241c:	480e      	ldr	r0, [pc, #56]	; (8002458 <adc_leer_cuentas_ldr+0x48>)
 800241e:	f7fe fc9f 	bl	8000d60 <ADC_InjectedChannelConfig>

    ADC_ClearFlag(ADC1,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 8002422:	2104      	movs	r1, #4
 8002424:	480c      	ldr	r0, [pc, #48]	; (8002458 <adc_leer_cuentas_ldr+0x48>)
 8002426:	f7fe fdaa 	bl	8000f7e <ADC_ClearFlag>
    
    ADC_SoftwareStartInjectedConv(ADC1);    // iniciar conversion
 800242a:	480b      	ldr	r0, [pc, #44]	; (8002458 <adc_leer_cuentas_ldr+0x48>)
 800242c:	f7fe fd65 	bl	8000efa <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 8002430:	bf00      	nop
 8002432:	2104      	movs	r1, #4
 8002434:	4808      	ldr	r0, [pc, #32]	; (8002458 <adc_leer_cuentas_ldr+0x48>)
 8002436:	f7fe fd88 	bl	8000f4a <ADC_GetFlagStatus>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d0f8      	beq.n	8002432 <adc_leer_cuentas_ldr+0x22>

    valor_adc = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1); // obtiene Valor A-D
 8002440:	2114      	movs	r1, #20
 8002442:	4805      	ldr	r0, [pc, #20]	; (8002458 <adc_leer_cuentas_ldr+0x48>)
 8002444:	f7fe fd69 	bl	8000f1a <ADC_GetInjectedConversionValue>
 8002448:	4603      	mov	r3, r0
 800244a:	607b      	str	r3, [r7, #4]



    return valor_adc;
 800244c:	687b      	ldr	r3, [r7, #4]


}
 800244e:	4618      	mov	r0, r3
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	40012000 	.word	0x40012000

0800245c <adc_leer_cuentas_yl69>:

int32_t adc_leer_cuentas_yl69(void) {
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0

    uint32_t valor_adc;

    ADC_InjectedChannelConfig(ADC1, ADC_Channel_11, 1, ADC_SampleTime_480Cycles); // Concecta el ADC1 al channel 11.
 8002462:	2307      	movs	r3, #7
 8002464:	2201      	movs	r2, #1
 8002466:	210b      	movs	r1, #11
 8002468:	480e      	ldr	r0, [pc, #56]	; (80024a4 <adc_leer_cuentas_yl69+0x48>)
 800246a:	f7fe fc79 	bl	8000d60 <ADC_InjectedChannelConfig>

    ADC_ClearFlag(ADC1,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 800246e:	2104      	movs	r1, #4
 8002470:	480c      	ldr	r0, [pc, #48]	; (80024a4 <adc_leer_cuentas_yl69+0x48>)
 8002472:	f7fe fd84 	bl	8000f7e <ADC_ClearFlag>

    ADC_SoftwareStartInjectedConv(ADC1);    // iniciar conversion
 8002476:	480b      	ldr	r0, [pc, #44]	; (80024a4 <adc_leer_cuentas_yl69+0x48>)
 8002478:	f7fe fd3f 	bl	8000efa <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 800247c:	bf00      	nop
 800247e:	2104      	movs	r1, #4
 8002480:	4808      	ldr	r0, [pc, #32]	; (80024a4 <adc_leer_cuentas_yl69+0x48>)
 8002482:	f7fe fd62 	bl	8000f4a <ADC_GetFlagStatus>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d0f8      	beq.n	800247e <adc_leer_cuentas_yl69+0x22>

    valor_adc = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1); // obtiene Valor A-D
 800248c:	2114      	movs	r1, #20
 800248e:	4805      	ldr	r0, [pc, #20]	; (80024a4 <adc_leer_cuentas_yl69+0x48>)
 8002490:	f7fe fd43 	bl	8000f1a <ADC_GetInjectedConversionValue>
 8002494:	4603      	mov	r3, r0
 8002496:	607b      	str	r3, [r7, #4]



    return valor_adc;
 8002498:	687b      	ldr	r3, [r7, #4]


}
 800249a:	4618      	mov	r0, r3
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	40012000 	.word	0x40012000

080024a8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	6039      	str	r1, [r7, #0]
 80024b2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80024b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	da0b      	bge.n	80024d4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80024bc:	490d      	ldr	r1, [pc, #52]	; (80024f4 <NVIC_SetPriority+0x4c>)
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	f003 030f 	and.w	r3, r3, #15
 80024c4:	3b04      	subs	r3, #4
 80024c6:	683a      	ldr	r2, [r7, #0]
 80024c8:	b2d2      	uxtb	r2, r2
 80024ca:	0112      	lsls	r2, r2, #4
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	440b      	add	r3, r1
 80024d0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 80024d2:	e009      	b.n	80024e8 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80024d4:	4908      	ldr	r1, [pc, #32]	; (80024f8 <NVIC_SetPriority+0x50>)
 80024d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024da:	683a      	ldr	r2, [r7, #0]
 80024dc:	b2d2      	uxtb	r2, r2
 80024de:	0112      	lsls	r2, r2, #4
 80024e0:	b2d2      	uxtb	r2, r2
 80024e2:	440b      	add	r3, r1
 80024e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr
 80024f4:	e000ed00 	.word	0xe000ed00
 80024f8:	e000e100 	.word	0xe000e100

080024fc <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800250a:	d301      	bcc.n	8002510 <SysTick_Config+0x14>
 800250c:	2301      	movs	r3, #1
 800250e:	e011      	b.n	8002534 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8002510:	4a0a      	ldr	r2, [pc, #40]	; (800253c <SysTick_Config+0x40>)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002518:	3b01      	subs	r3, #1
 800251a:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 800251c:	210f      	movs	r1, #15
 800251e:	f04f 30ff 	mov.w	r0, #4294967295
 8002522:	f7ff ffc1 	bl	80024a8 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8002526:	4b05      	ldr	r3, [pc, #20]	; (800253c <SysTick_Config+0x40>)
 8002528:	2200      	movs	r2, #0
 800252a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800252c:	4b03      	ldr	r3, [pc, #12]	; (800253c <SysTick_Config+0x40>)
 800252e:	2207      	movs	r2, #7
 8002530:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8002532:	2300      	movs	r3, #0
}
 8002534:	4618      	mov	r0, r3
 8002536:	3708      	adds	r7, #8
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	e000e010 	.word	0xe000e010

08002540 <delay>:
void leer_dht_exterior();

void delay(uint32_t tiempo);
void TIM5_Start(void);

void delay(uint32_t tiempo){
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
	/* Funcion delay()
	 * Realiza un retardo en funcion de la frecuencia de reloj del microcontrolador.
	 * Recibe como parametro el retraso, para este caso, en mS debido a la configuracion del Systick.
	 */

	TimingDelay = tiempo;
 8002548:	4a06      	ldr	r2, [pc, #24]	; (8002564 <delay+0x24>)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6013      	str	r3, [r2, #0]
	while(TimingDelay!=0);
 800254e:	bf00      	nop
 8002550:	4b04      	ldr	r3, [pc, #16]	; (8002564 <delay+0x24>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d1fb      	bne.n	8002550 <delay+0x10>

}
 8002558:	bf00      	nop
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	200000c4 	.word	0x200000c4

08002568 <set_gpio_output_interior>:


// DHT INTERIOR

void set_gpio_output_interior(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800256e:	2101      	movs	r1, #1
 8002570:	2001      	movs	r0, #1
 8002572:	f7fe ffb9 	bl	80014e8 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_7;
 8002576:	2380      	movs	r3, #128	; 0x80
 8002578:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 800257a:	2301      	movs	r3, #1
 800257c:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 800257e:	2303      	movs	r3, #3
 8002580:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8002582:	2300      	movs	r3, #0
 8002584:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8002586:	2300      	movs	r3, #0
 8002588:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 800258a:	463b      	mov	r3, r7
 800258c:	4619      	mov	r1, r3
 800258e:	4803      	ldr	r0, [pc, #12]	; (800259c <set_gpio_output_interior+0x34>)
 8002590:	f7fe fd78 	bl	8001084 <GPIO_Init>
}
 8002594:	bf00      	nop
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	40021000 	.word	0x40021000

080025a0 <set_gpio_input_interior>:

void set_gpio_input_interior (void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 80025a6:	2101      	movs	r1, #1
 80025a8:	2010      	movs	r0, #16
 80025aa:	f7fe ff9d 	bl	80014e8 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_7;
 80025ae:	2380      	movs	r3, #128	; 0x80
 80025b0:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_IN;
 80025b2:	2300      	movs	r3, #0
 80025b4:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 80025b6:	2303      	movs	r3, #3
 80025b8:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP;
 80025ba:	2300      	movs	r3, #0
 80025bc:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 80025be:	2300      	movs	r3, #0
 80025c0:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 80025c2:	463b      	mov	r3, r7
 80025c4:	4619      	mov	r1, r3
 80025c6:	4803      	ldr	r0, [pc, #12]	; (80025d4 <set_gpio_input_interior+0x34>)
 80025c8:	f7fe fd5c 	bl	8001084 <GPIO_Init>
}
 80025cc:	bf00      	nop
 80025ce:	3708      	adds	r7, #8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	40021000 	.word	0x40021000

080025d8 <DHT11_start_interior>:

void DHT11_start_interior (void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
	set_gpio_output_interior();  // set the pin as output
 80025dc:	f7ff ffc4 	bl	8002568 <set_gpio_output_interior>
	GPIO_WriteBit(GPIOE,GPIO_Pin_7,0); // pull the pin low
 80025e0:	2200      	movs	r2, #0
 80025e2:	2180      	movs	r1, #128	; 0x80
 80025e4:	4805      	ldr	r0, [pc, #20]	; (80025fc <DHT11_start_interior+0x24>)
 80025e6:	f7fe fe2d 	bl	8001244 <GPIO_WriteBit>
	delay(18000);   // wait for 18ms
 80025ea:	f244 6050 	movw	r0, #18000	; 0x4650
 80025ee:	f7ff ffa7 	bl	8002540 <delay>
	set_gpio_input_interior();   // set as input
 80025f2:	f7ff ffd5 	bl	80025a0 <set_gpio_input_interior>
}
 80025f6:	bf00      	nop
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40021000 	.word	0x40021000

08002600 <check_response_interior>:

void check_response_interior (void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
	delay(40);
 8002604:	2028      	movs	r0, #40	; 0x28
 8002606:	f7ff ff9b 	bl	8002540 <delay>
	if (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)))
 800260a:	2180      	movs	r1, #128	; 0x80
 800260c:	4811      	ldr	r0, [pc, #68]	; (8002654 <check_response_interior+0x54>)
 800260e:	f7fe fde1 	bl	80011d4 <GPIO_ReadInputDataBit>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d10c      	bne.n	8002632 <check_response_interior+0x32>
	{
		delay(80);
 8002618:	2050      	movs	r0, #80	; 0x50
 800261a:	f7ff ff91 	bl	8002540 <delay>
		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7))) dht_interior.check = 1;
 800261e:	2180      	movs	r1, #128	; 0x80
 8002620:	480c      	ldr	r0, [pc, #48]	; (8002654 <check_response_interior+0x54>)
 8002622:	f7fe fdd7 	bl	80011d4 <GPIO_ReadInputDataBit>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d002      	beq.n	8002632 <check_response_interior+0x32>
 800262c:	4b0a      	ldr	r3, [pc, #40]	; (8002658 <check_response_interior+0x58>)
 800262e:	2201      	movs	r2, #1
 8002630:	725a      	strb	r2, [r3, #9]
	}

	dht_interior.timeout = TIME_TIMEOUT;
 8002632:	4b09      	ldr	r3, [pc, #36]	; (8002658 <check_response_interior+0x58>)
 8002634:	220a      	movs	r2, #10
 8002636:	60da      	str	r2, [r3, #12]
	while (GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7) && !dht_interior.flag_timeout);   // wait for the pin to go low
 8002638:	bf00      	nop
 800263a:	2180      	movs	r1, #128	; 0x80
 800263c:	4805      	ldr	r0, [pc, #20]	; (8002654 <check_response_interior+0x54>)
 800263e:	f7fe fdc9 	bl	80011d4 <GPIO_ReadInputDataBit>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d003      	beq.n	8002650 <check_response_interior+0x50>
 8002648:	4b03      	ldr	r3, [pc, #12]	; (8002658 <check_response_interior+0x58>)
 800264a:	7c1b      	ldrb	r3, [r3, #16]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d0f4      	beq.n	800263a <check_response_interior+0x3a>
}
 8002650:	bf00      	nop
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40021000 	.word	0x40021000
 8002658:	200001b8 	.word	0x200001b8

0800265c <read_data_interior>:

uint8_t read_data_interior (void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 8002662:	2300      	movs	r3, #0
 8002664:	71bb      	strb	r3, [r7, #6]
 8002666:	e051      	b.n	800270c <read_data_interior+0xb0>
	{
		dht_interior.timeout = TIME_TIMEOUT;
 8002668:	4b2c      	ldr	r3, [pc, #176]	; (800271c <read_data_interior+0xc0>)
 800266a:	220a      	movs	r2, #10
 800266c:	60da      	str	r2, [r3, #12]
		while (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)) && !dht_interior.flag_timeout);   // wait for the pin to go high
 800266e:	bf00      	nop
 8002670:	2180      	movs	r1, #128	; 0x80
 8002672:	482b      	ldr	r0, [pc, #172]	; (8002720 <read_data_interior+0xc4>)
 8002674:	f7fe fdae 	bl	80011d4 <GPIO_ReadInputDataBit>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d103      	bne.n	8002686 <read_data_interior+0x2a>
 800267e:	4b27      	ldr	r3, [pc, #156]	; (800271c <read_data_interior+0xc0>)
 8002680:	7c1b      	ldrb	r3, [r3, #16]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d0f4      	beq.n	8002670 <read_data_interior+0x14>
		if(dht_interior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 8002686:	4b25      	ldr	r3, [pc, #148]	; (800271c <read_data_interior+0xc0>)
 8002688:	7c1b      	ldrb	r3, [r3, #16]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <read_data_interior+0x36>
					return 0;
 800268e:	2300      	movs	r3, #0
 8002690:	e040      	b.n	8002714 <read_data_interior+0xb8>

		delay(40);   // wait for 40 us
 8002692:	2028      	movs	r0, #40	; 0x28
 8002694:	f7ff ff54 	bl	8002540 <delay>

		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)) == 0)   // if the pin is low
 8002698:	2180      	movs	r1, #128	; 0x80
 800269a:	4821      	ldr	r0, [pc, #132]	; (8002720 <read_data_interior+0xc4>)
 800269c:	f7fe fd9a 	bl	80011d4 <GPIO_ReadInputDataBit>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d10e      	bne.n	80026c4 <read_data_interior+0x68>
		{
			i&= ~(1<<(7-j));   // write 0
 80026a6:	79bb      	ldrb	r3, [r7, #6]
 80026a8:	f1c3 0307 	rsb	r3, r3, #7
 80026ac:	2201      	movs	r2, #1
 80026ae:	fa02 f303 	lsl.w	r3, r2, r3
 80026b2:	b25b      	sxtb	r3, r3
 80026b4:	43db      	mvns	r3, r3
 80026b6:	b25a      	sxtb	r2, r3
 80026b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026bc:	4013      	ands	r3, r2
 80026be:	b25b      	sxtb	r3, r3
 80026c0:	71fb      	strb	r3, [r7, #7]
 80026c2:	e00b      	b.n	80026dc <read_data_interior+0x80>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 80026c4:	79bb      	ldrb	r3, [r7, #6]
 80026c6:	f1c3 0307 	rsb	r3, r3, #7
 80026ca:	2201      	movs	r2, #1
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	b25a      	sxtb	r2, r3
 80026d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	b25b      	sxtb	r3, r3
 80026da:	71fb      	strb	r3, [r7, #7]

		dht_interior.timeout = TIME_TIMEOUT; // set the timeout
 80026dc:	4b0f      	ldr	r3, [pc, #60]	; (800271c <read_data_interior+0xc0>)
 80026de:	220a      	movs	r2, #10
 80026e0:	60da      	str	r2, [r3, #12]
		while ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)) && !dht_interior.flag_timeout);  // wait for the pin to go low or the timeout dead.
 80026e2:	bf00      	nop
 80026e4:	2180      	movs	r1, #128	; 0x80
 80026e6:	480e      	ldr	r0, [pc, #56]	; (8002720 <read_data_interior+0xc4>)
 80026e8:	f7fe fd74 	bl	80011d4 <GPIO_ReadInputDataBit>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d003      	beq.n	80026fa <read_data_interior+0x9e>
 80026f2:	4b0a      	ldr	r3, [pc, #40]	; (800271c <read_data_interior+0xc0>)
 80026f4:	7c1b      	ldrb	r3, [r3, #16]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d0f4      	beq.n	80026e4 <read_data_interior+0x88>
		if(dht_interior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 80026fa:	4b08      	ldr	r3, [pc, #32]	; (800271c <read_data_interior+0xc0>)
 80026fc:	7c1b      	ldrb	r3, [r3, #16]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <read_data_interior+0xaa>
					return 0;
 8002702:	2300      	movs	r3, #0
 8002704:	e006      	b.n	8002714 <read_data_interior+0xb8>
	for (j=0;j<8;j++)
 8002706:	79bb      	ldrb	r3, [r7, #6]
 8002708:	3301      	adds	r3, #1
 800270a:	71bb      	strb	r3, [r7, #6]
 800270c:	79bb      	ldrb	r3, [r7, #6]
 800270e:	2b07      	cmp	r3, #7
 8002710:	d9aa      	bls.n	8002668 <read_data_interior+0xc>
	}
	return i;
 8002712:	79fb      	ldrb	r3, [r7, #7]
}
 8002714:	4618      	mov	r0, r3
 8002716:	3708      	adds	r7, #8
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	200001b8 	.word	0x200001b8
 8002720:	40021000 	.word	0x40021000

08002724 <leer_dht_interior>:

void leer_dht_interior(){
 8002724:	b590      	push	{r4, r7, lr}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0

	uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
	uint16_t sum;
	char aux[5] = "";
 800272a:	2300      	movs	r3, #0
 800272c:	607b      	str	r3, [r7, #4]
 800272e:	2300      	movs	r3, #0
 8002730:	723b      	strb	r3, [r7, #8]

	TIM_Cmd(TIM5, ENABLE); // Habilita el timer 5 para la lectura.
 8002732:	2101      	movs	r1, #1
 8002734:	484a      	ldr	r0, [pc, #296]	; (8002860 <leer_dht_interior+0x13c>)
 8002736:	f7ff fbf3 	bl	8001f20 <TIM_Cmd>
	DHT11_start_interior ();
 800273a:	f7ff ff4d 	bl	80025d8 <DHT11_start_interior>


	check_response_interior ();
 800273e:	f7ff ff5f 	bl	8002600 <check_response_interior>
	//	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002742:	4b48      	ldr	r3, [pc, #288]	; (8002864 <leer_dht_interior+0x140>)
 8002744:	7c1b      	ldrb	r3, [r3, #16]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d007      	beq.n	800275a <leer_dht_interior+0x36>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 800274a:	4b46      	ldr	r3, [pc, #280]	; (8002864 <leer_dht_interior+0x140>)
 800274c:	2204      	movs	r2, #4
 800274e:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002750:	2100      	movs	r1, #0
 8002752:	4843      	ldr	r0, [pc, #268]	; (8002860 <leer_dht_interior+0x13c>)
 8002754:	f7ff fbe4 	bl	8001f20 <TIM_Cmd>
		return;
 8002758:	e07f      	b.n	800285a <leer_dht_interior+0x136>
	}

	Rh_byte1 = read_data_interior ();
 800275a:	f7ff ff7f 	bl	800265c <read_data_interior>
 800275e:	4603      	mov	r3, r0
 8002760:	73fb      	strb	r3, [r7, #15]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002762:	4b40      	ldr	r3, [pc, #256]	; (8002864 <leer_dht_interior+0x140>)
 8002764:	7c1b      	ldrb	r3, [r3, #16]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d007      	beq.n	800277a <leer_dht_interior+0x56>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 800276a:	4b3e      	ldr	r3, [pc, #248]	; (8002864 <leer_dht_interior+0x140>)
 800276c:	2204      	movs	r2, #4
 800276e:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002770:	2100      	movs	r1, #0
 8002772:	483b      	ldr	r0, [pc, #236]	; (8002860 <leer_dht_interior+0x13c>)
 8002774:	f7ff fbd4 	bl	8001f20 <TIM_Cmd>
		return;
 8002778:	e06f      	b.n	800285a <leer_dht_interior+0x136>
	}

	Rh_byte2 = read_data_interior ();
 800277a:	f7ff ff6f 	bl	800265c <read_data_interior>
 800277e:	4603      	mov	r3, r0
 8002780:	73bb      	strb	r3, [r7, #14]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002782:	4b38      	ldr	r3, [pc, #224]	; (8002864 <leer_dht_interior+0x140>)
 8002784:	7c1b      	ldrb	r3, [r3, #16]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d007      	beq.n	800279a <leer_dht_interior+0x76>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 800278a:	4b36      	ldr	r3, [pc, #216]	; (8002864 <leer_dht_interior+0x140>)
 800278c:	2204      	movs	r2, #4
 800278e:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002790:	2100      	movs	r1, #0
 8002792:	4833      	ldr	r0, [pc, #204]	; (8002860 <leer_dht_interior+0x13c>)
 8002794:	f7ff fbc4 	bl	8001f20 <TIM_Cmd>
		return;
 8002798:	e05f      	b.n	800285a <leer_dht_interior+0x136>
	}

	Temp_byte1 = read_data_interior ();
 800279a:	f7ff ff5f 	bl	800265c <read_data_interior>
 800279e:	4603      	mov	r3, r0
 80027a0:	737b      	strb	r3, [r7, #13]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80027a2:	4b30      	ldr	r3, [pc, #192]	; (8002864 <leer_dht_interior+0x140>)
 80027a4:	7c1b      	ldrb	r3, [r3, #16]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d007      	beq.n	80027ba <leer_dht_interior+0x96>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 80027aa:	4b2e      	ldr	r3, [pc, #184]	; (8002864 <leer_dht_interior+0x140>)
 80027ac:	2204      	movs	r2, #4
 80027ae:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80027b0:	2100      	movs	r1, #0
 80027b2:	482b      	ldr	r0, [pc, #172]	; (8002860 <leer_dht_interior+0x13c>)
 80027b4:	f7ff fbb4 	bl	8001f20 <TIM_Cmd>
		return;
 80027b8:	e04f      	b.n	800285a <leer_dht_interior+0x136>
	}

	Temp_byte2 = read_data_interior ();
 80027ba:	f7ff ff4f 	bl	800265c <read_data_interior>
 80027be:	4603      	mov	r3, r0
 80027c0:	733b      	strb	r3, [r7, #12]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80027c2:	4b28      	ldr	r3, [pc, #160]	; (8002864 <leer_dht_interior+0x140>)
 80027c4:	7c1b      	ldrb	r3, [r3, #16]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d007      	beq.n	80027da <leer_dht_interior+0xb6>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 80027ca:	4b26      	ldr	r3, [pc, #152]	; (8002864 <leer_dht_interior+0x140>)
 80027cc:	2204      	movs	r2, #4
 80027ce:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80027d0:	2100      	movs	r1, #0
 80027d2:	4823      	ldr	r0, [pc, #140]	; (8002860 <leer_dht_interior+0x13c>)
 80027d4:	f7ff fba4 	bl	8001f20 <TIM_Cmd>
		return;
 80027d8:	e03f      	b.n	800285a <leer_dht_interior+0x136>
	}

	sum = read_data_interior();
 80027da:	f7ff ff3f 	bl	800265c <read_data_interior>
 80027de:	4603      	mov	r3, r0
 80027e0:	817b      	strh	r3, [r7, #10]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80027e2:	4b20      	ldr	r3, [pc, #128]	; (8002864 <leer_dht_interior+0x140>)
 80027e4:	7c1b      	ldrb	r3, [r3, #16]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d007      	beq.n	80027fa <leer_dht_interior+0xd6>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 80027ea:	4b1e      	ldr	r3, [pc, #120]	; (8002864 <leer_dht_interior+0x140>)
 80027ec:	2204      	movs	r2, #4
 80027ee:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80027f0:	2100      	movs	r1, #0
 80027f2:	481b      	ldr	r0, [pc, #108]	; (8002860 <leer_dht_interior+0x13c>)
 80027f4:	f7ff fb94 	bl	8001f20 <TIM_Cmd>
		return;
 80027f8:	e02f      	b.n	800285a <leer_dht_interior+0x136>
	}

	if (sum == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))    // if the data is correct
 80027fa:	897a      	ldrh	r2, [r7, #10]
 80027fc:	7bf9      	ldrb	r1, [r7, #15]
 80027fe:	7bbb      	ldrb	r3, [r7, #14]
 8002800:	4419      	add	r1, r3
 8002802:	7b7b      	ldrb	r3, [r7, #13]
 8002804:	4419      	add	r1, r3
 8002806:	7b3b      	ldrb	r3, [r7, #12]
 8002808:	440b      	add	r3, r1
 800280a:	429a      	cmp	r2, r3
 800280c:	d11e      	bne.n	800284c <leer_dht_interior+0x128>
	{
		sprintf(aux,"%d.%d",Temp_byte1,Temp_byte2); // Se crea una cadena con la temperatura.
 800280e:	7b7a      	ldrb	r2, [r7, #13]
 8002810:	7b3b      	ldrb	r3, [r7, #12]
 8002812:	1d38      	adds	r0, r7, #4
 8002814:	4914      	ldr	r1, [pc, #80]	; (8002868 <leer_dht_interior+0x144>)
 8002816:	f001 ffd1 	bl	80047bc <siprintf>
		strcpy(dht_interior.temperatura_string,aux); // Se guarda la temperatura en la estructura del dht.
 800281a:	1d3b      	adds	r3, r7, #4
 800281c:	4619      	mov	r1, r3
 800281e:	4813      	ldr	r0, [pc, #76]	; (800286c <leer_dht_interior+0x148>)
 8002820:	f002 f806 	bl	8004830 <strcpy>
		dht_interior.temperatura = Temp_byte1 + Temp_byte2/10;
 8002824:	7b7b      	ldrb	r3, [r7, #13]
 8002826:	7b3a      	ldrb	r2, [r7, #12]
 8002828:	4911      	ldr	r1, [pc, #68]	; (8002870 <leer_dht_interior+0x14c>)
 800282a:	fba1 1202 	umull	r1, r2, r1, r2
 800282e:	08d2      	lsrs	r2, r2, #3
 8002830:	b2d2      	uxtb	r2, r2
 8002832:	4413      	add	r3, r2
 8002834:	4618      	mov	r0, r3
 8002836:	f7fd fe19 	bl	800046c <__aeabi_i2d>
 800283a:	4603      	mov	r3, r0
 800283c:	460c      	mov	r4, r1
 800283e:	4a09      	ldr	r2, [pc, #36]	; (8002864 <leer_dht_interior+0x140>)
 8002840:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
		dht_interior.estado = STATE_DHT_CHECKSUM_GOOD; // Se cambia el estado del sensor.
 8002844:	4b07      	ldr	r3, [pc, #28]	; (8002864 <leer_dht_interior+0x140>)
 8002846:	2202      	movs	r2, #2
 8002848:	745a      	strb	r2, [r3, #17]
 800284a:	e002      	b.n	8002852 <leer_dht_interior+0x12e>
	}
	else
		dht_interior.estado = STATE_DHT_CHECKSUM_BAD; // Se cambia el estado del sensor.
 800284c:	4b05      	ldr	r3, [pc, #20]	; (8002864 <leer_dht_interior+0x140>)
 800284e:	2203      	movs	r2, #3
 8002850:	745a      	strb	r2, [r3, #17]

	TIM_Cmd(TIM5, DISABLE);
 8002852:	2100      	movs	r1, #0
 8002854:	4802      	ldr	r0, [pc, #8]	; (8002860 <leer_dht_interior+0x13c>)
 8002856:	f7ff fb63 	bl	8001f20 <TIM_Cmd>

}
 800285a:	3714      	adds	r7, #20
 800285c:	46bd      	mov	sp, r7
 800285e:	bd90      	pop	{r4, r7, pc}
 8002860:	40000c00 	.word	0x40000c00
 8002864:	200001b8 	.word	0x200001b8
 8002868:	08004858 	.word	0x08004858
 800286c:	200001ca 	.word	0x200001ca
 8002870:	cccccccd 	.word	0xcccccccd

08002874 <set_gpio_output_exterior>:

// DHT Exterior.

void set_gpio_output_exterior(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800287a:	2101      	movs	r1, #1
 800287c:	2010      	movs	r0, #16
 800287e:	f7fe fe33 	bl	80014e8 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_9;
 8002882:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002886:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 8002888:	2301      	movs	r3, #1
 800288a:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 800288c:	2303      	movs	r3, #3
 800288e:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8002890:	2300      	movs	r3, #0
 8002892:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8002894:	2300      	movs	r3, #0
 8002896:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8002898:	463b      	mov	r3, r7
 800289a:	4619      	mov	r1, r3
 800289c:	4803      	ldr	r0, [pc, #12]	; (80028ac <set_gpio_output_exterior+0x38>)
 800289e:	f7fe fbf1 	bl	8001084 <GPIO_Init>
}
 80028a2:	bf00      	nop
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40021000 	.word	0x40021000

080028b0 <set_gpio_input_exterior>:

void set_gpio_input_exterior (void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 80028b6:	2101      	movs	r1, #1
 80028b8:	2010      	movs	r0, #16
 80028ba:	f7fe fe15 	bl	80014e8 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_9;
 80028be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028c2:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_IN;
 80028c4:	2300      	movs	r3, #0
 80028c6:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 80028c8:	2303      	movs	r3, #3
 80028ca:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP;
 80028cc:	2300      	movs	r3, #0
 80028ce:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 80028d0:	2300      	movs	r3, #0
 80028d2:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 80028d4:	463b      	mov	r3, r7
 80028d6:	4619      	mov	r1, r3
 80028d8:	4803      	ldr	r0, [pc, #12]	; (80028e8 <set_gpio_input_exterior+0x38>)
 80028da:	f7fe fbd3 	bl	8001084 <GPIO_Init>
}
 80028de:	bf00      	nop
 80028e0:	3708      	adds	r7, #8
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40021000 	.word	0x40021000

080028ec <DHT11_start_exterior>:

void DHT11_start_exterior (void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
	set_gpio_output_exterior();  // set the pin as output
 80028f0:	f7ff ffc0 	bl	8002874 <set_gpio_output_exterior>
	GPIO_WriteBit(GPIOE,GPIO_Pin_9,0); // pull the pin low
 80028f4:	2200      	movs	r2, #0
 80028f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80028fa:	4805      	ldr	r0, [pc, #20]	; (8002910 <DHT11_start_exterior+0x24>)
 80028fc:	f7fe fca2 	bl	8001244 <GPIO_WriteBit>
	delay(18000);   // wait for 18ms
 8002900:	f244 6050 	movw	r0, #18000	; 0x4650
 8002904:	f7ff fe1c 	bl	8002540 <delay>
	set_gpio_input_exterior();   // set as input
 8002908:	f7ff ffd2 	bl	80028b0 <set_gpio_input_exterior>
}
 800290c:	bf00      	nop
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40021000 	.word	0x40021000

08002914 <check_response_exterior>:

void check_response_exterior (void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
	delay(40);
 8002918:	2028      	movs	r0, #40	; 0x28
 800291a:	f7ff fe11 	bl	8002540 <delay>
	if (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)))
 800291e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002922:	4813      	ldr	r0, [pc, #76]	; (8002970 <check_response_exterior+0x5c>)
 8002924:	f7fe fc56 	bl	80011d4 <GPIO_ReadInputDataBit>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d10d      	bne.n	800294a <check_response_exterior+0x36>
	{
		delay(80);
 800292e:	2050      	movs	r0, #80	; 0x50
 8002930:	f7ff fe06 	bl	8002540 <delay>
		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9))) dht_exterior.check = 1;
 8002934:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002938:	480d      	ldr	r0, [pc, #52]	; (8002970 <check_response_exterior+0x5c>)
 800293a:	f7fe fc4b 	bl	80011d4 <GPIO_ReadInputDataBit>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d002      	beq.n	800294a <check_response_exterior+0x36>
 8002944:	4b0b      	ldr	r3, [pc, #44]	; (8002974 <check_response_exterior+0x60>)
 8002946:	2201      	movs	r2, #1
 8002948:	725a      	strb	r2, [r3, #9]
	}

	dht_exterior.timeout = TIME_TIMEOUT;
 800294a:	4b0a      	ldr	r3, [pc, #40]	; (8002974 <check_response_exterior+0x60>)
 800294c:	220a      	movs	r2, #10
 800294e:	60da      	str	r2, [r3, #12]
	while (GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9) && !dht_exterior.flag_timeout);   // wait for the pin to go low
 8002950:	bf00      	nop
 8002952:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002956:	4806      	ldr	r0, [pc, #24]	; (8002970 <check_response_exterior+0x5c>)
 8002958:	f7fe fc3c 	bl	80011d4 <GPIO_ReadInputDataBit>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d003      	beq.n	800296a <check_response_exterior+0x56>
 8002962:	4b04      	ldr	r3, [pc, #16]	; (8002974 <check_response_exterior+0x60>)
 8002964:	7c1b      	ldrb	r3, [r3, #16]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d0f3      	beq.n	8002952 <check_response_exterior+0x3e>
}
 800296a:	bf00      	nop
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40021000 	.word	0x40021000
 8002974:	20000170 	.word	0x20000170

08002978 <read_data_exterior>:

uint8_t read_data_exterior (void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 800297e:	2300      	movs	r3, #0
 8002980:	71bb      	strb	r3, [r7, #6]
 8002982:	e054      	b.n	8002a2e <read_data_exterior+0xb6>
	{
		dht_exterior.timeout = TIME_TIMEOUT;
 8002984:	4b2e      	ldr	r3, [pc, #184]	; (8002a40 <read_data_exterior+0xc8>)
 8002986:	220a      	movs	r2, #10
 8002988:	60da      	str	r2, [r3, #12]
		while (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)) && !dht_exterior.flag_timeout);   // wait for the pin to go high
 800298a:	bf00      	nop
 800298c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002990:	482c      	ldr	r0, [pc, #176]	; (8002a44 <read_data_exterior+0xcc>)
 8002992:	f7fe fc1f 	bl	80011d4 <GPIO_ReadInputDataBit>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d103      	bne.n	80029a4 <read_data_exterior+0x2c>
 800299c:	4b28      	ldr	r3, [pc, #160]	; (8002a40 <read_data_exterior+0xc8>)
 800299e:	7c1b      	ldrb	r3, [r3, #16]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0f3      	beq.n	800298c <read_data_exterior+0x14>
		if(dht_exterior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 80029a4:	4b26      	ldr	r3, [pc, #152]	; (8002a40 <read_data_exterior+0xc8>)
 80029a6:	7c1b      	ldrb	r3, [r3, #16]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <read_data_exterior+0x38>
			return 0;
 80029ac:	2300      	movs	r3, #0
 80029ae:	e042      	b.n	8002a36 <read_data_exterior+0xbe>

		delay(40);   // wait for 40 us
 80029b0:	2028      	movs	r0, #40	; 0x28
 80029b2:	f7ff fdc5 	bl	8002540 <delay>

		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)) == 0)   // if the pin is low
 80029b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029ba:	4822      	ldr	r0, [pc, #136]	; (8002a44 <read_data_exterior+0xcc>)
 80029bc:	f7fe fc0a 	bl	80011d4 <GPIO_ReadInputDataBit>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10e      	bne.n	80029e4 <read_data_exterior+0x6c>
		{
			i&= ~(1<<(7-j));   // write 0
 80029c6:	79bb      	ldrb	r3, [r7, #6]
 80029c8:	f1c3 0307 	rsb	r3, r3, #7
 80029cc:	2201      	movs	r2, #1
 80029ce:	fa02 f303 	lsl.w	r3, r2, r3
 80029d2:	b25b      	sxtb	r3, r3
 80029d4:	43db      	mvns	r3, r3
 80029d6:	b25a      	sxtb	r2, r3
 80029d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029dc:	4013      	ands	r3, r2
 80029de:	b25b      	sxtb	r3, r3
 80029e0:	71fb      	strb	r3, [r7, #7]
 80029e2:	e00b      	b.n	80029fc <read_data_exterior+0x84>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 80029e4:	79bb      	ldrb	r3, [r7, #6]
 80029e6:	f1c3 0307 	rsb	r3, r3, #7
 80029ea:	2201      	movs	r2, #1
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	b25a      	sxtb	r2, r3
 80029f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	b25b      	sxtb	r3, r3
 80029fa:	71fb      	strb	r3, [r7, #7]

		dht_exterior.timeout = TIME_TIMEOUT; // set the timeout
 80029fc:	4b10      	ldr	r3, [pc, #64]	; (8002a40 <read_data_exterior+0xc8>)
 80029fe:	220a      	movs	r2, #10
 8002a00:	60da      	str	r2, [r3, #12]
		while ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)) && !dht_exterior.flag_timeout);  // wait for the pin to go low or the timeout dead.
 8002a02:	bf00      	nop
 8002a04:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a08:	480e      	ldr	r0, [pc, #56]	; (8002a44 <read_data_exterior+0xcc>)
 8002a0a:	f7fe fbe3 	bl	80011d4 <GPIO_ReadInputDataBit>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <read_data_exterior+0xa4>
 8002a14:	4b0a      	ldr	r3, [pc, #40]	; (8002a40 <read_data_exterior+0xc8>)
 8002a16:	7c1b      	ldrb	r3, [r3, #16]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0f3      	beq.n	8002a04 <read_data_exterior+0x8c>
		if(dht_exterior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 8002a1c:	4b08      	ldr	r3, [pc, #32]	; (8002a40 <read_data_exterior+0xc8>)
 8002a1e:	7c1b      	ldrb	r3, [r3, #16]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d001      	beq.n	8002a28 <read_data_exterior+0xb0>
			return 0;
 8002a24:	2300      	movs	r3, #0
 8002a26:	e006      	b.n	8002a36 <read_data_exterior+0xbe>
	for (j=0;j<8;j++)
 8002a28:	79bb      	ldrb	r3, [r7, #6]
 8002a2a:	3301      	adds	r3, #1
 8002a2c:	71bb      	strb	r3, [r7, #6]
 8002a2e:	79bb      	ldrb	r3, [r7, #6]
 8002a30:	2b07      	cmp	r3, #7
 8002a32:	d9a7      	bls.n	8002984 <read_data_exterior+0xc>
	}
	return i;
 8002a34:	79fb      	ldrb	r3, [r7, #7]
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	20000170 	.word	0x20000170
 8002a44:	40021000 	.word	0x40021000

08002a48 <leer_dht_exterior>:

void leer_dht_exterior(){
 8002a48:	b590      	push	{r4, r7, lr}
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	af00      	add	r7, sp, #0

	uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
	uint16_t sum;
	char aux[5] = "";
 8002a4e:	2300      	movs	r3, #0
 8002a50:	607b      	str	r3, [r7, #4]
 8002a52:	2300      	movs	r3, #0
 8002a54:	723b      	strb	r3, [r7, #8]

	TIM_Cmd(TIM5, ENABLE); // Habilita el timer 5 para la lectura.
 8002a56:	2101      	movs	r1, #1
 8002a58:	484a      	ldr	r0, [pc, #296]	; (8002b84 <leer_dht_exterior+0x13c>)
 8002a5a:	f7ff fa61 	bl	8001f20 <TIM_Cmd>
	DHT11_start_exterior ();
 8002a5e:	f7ff ff45 	bl	80028ec <DHT11_start_exterior>


	check_response_exterior ();
 8002a62:	f7ff ff57 	bl	8002914 <check_response_exterior>
	//	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002a66:	4b48      	ldr	r3, [pc, #288]	; (8002b88 <leer_dht_exterior+0x140>)
 8002a68:	7c1b      	ldrb	r3, [r3, #16]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d007      	beq.n	8002a7e <leer_dht_exterior+0x36>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 8002a6e:	4b46      	ldr	r3, [pc, #280]	; (8002b88 <leer_dht_exterior+0x140>)
 8002a70:	2204      	movs	r2, #4
 8002a72:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002a74:	2100      	movs	r1, #0
 8002a76:	4843      	ldr	r0, [pc, #268]	; (8002b84 <leer_dht_exterior+0x13c>)
 8002a78:	f7ff fa52 	bl	8001f20 <TIM_Cmd>
		return;
 8002a7c:	e07f      	b.n	8002b7e <leer_dht_exterior+0x136>
	}

	Rh_byte1 = read_data_exterior ();
 8002a7e:	f7ff ff7b 	bl	8002978 <read_data_exterior>
 8002a82:	4603      	mov	r3, r0
 8002a84:	73fb      	strb	r3, [r7, #15]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002a86:	4b40      	ldr	r3, [pc, #256]	; (8002b88 <leer_dht_exterior+0x140>)
 8002a88:	7c1b      	ldrb	r3, [r3, #16]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d007      	beq.n	8002a9e <leer_dht_exterior+0x56>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 8002a8e:	4b3e      	ldr	r3, [pc, #248]	; (8002b88 <leer_dht_exterior+0x140>)
 8002a90:	2204      	movs	r2, #4
 8002a92:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002a94:	2100      	movs	r1, #0
 8002a96:	483b      	ldr	r0, [pc, #236]	; (8002b84 <leer_dht_exterior+0x13c>)
 8002a98:	f7ff fa42 	bl	8001f20 <TIM_Cmd>
		return;
 8002a9c:	e06f      	b.n	8002b7e <leer_dht_exterior+0x136>
	}

	Rh_byte2 = read_data_exterior ();
 8002a9e:	f7ff ff6b 	bl	8002978 <read_data_exterior>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	73bb      	strb	r3, [r7, #14]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002aa6:	4b38      	ldr	r3, [pc, #224]	; (8002b88 <leer_dht_exterior+0x140>)
 8002aa8:	7c1b      	ldrb	r3, [r3, #16]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d007      	beq.n	8002abe <leer_dht_exterior+0x76>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 8002aae:	4b36      	ldr	r3, [pc, #216]	; (8002b88 <leer_dht_exterior+0x140>)
 8002ab0:	2204      	movs	r2, #4
 8002ab2:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002ab4:	2100      	movs	r1, #0
 8002ab6:	4833      	ldr	r0, [pc, #204]	; (8002b84 <leer_dht_exterior+0x13c>)
 8002ab8:	f7ff fa32 	bl	8001f20 <TIM_Cmd>
		return;
 8002abc:	e05f      	b.n	8002b7e <leer_dht_exterior+0x136>
	}

	Temp_byte1 = read_data_exterior ();
 8002abe:	f7ff ff5b 	bl	8002978 <read_data_exterior>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	737b      	strb	r3, [r7, #13]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002ac6:	4b30      	ldr	r3, [pc, #192]	; (8002b88 <leer_dht_exterior+0x140>)
 8002ac8:	7c1b      	ldrb	r3, [r3, #16]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d007      	beq.n	8002ade <leer_dht_exterior+0x96>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 8002ace:	4b2e      	ldr	r3, [pc, #184]	; (8002b88 <leer_dht_exterior+0x140>)
 8002ad0:	2204      	movs	r2, #4
 8002ad2:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002ad4:	2100      	movs	r1, #0
 8002ad6:	482b      	ldr	r0, [pc, #172]	; (8002b84 <leer_dht_exterior+0x13c>)
 8002ad8:	f7ff fa22 	bl	8001f20 <TIM_Cmd>
		return;
 8002adc:	e04f      	b.n	8002b7e <leer_dht_exterior+0x136>
	}

	Temp_byte2 = read_data_exterior ();
 8002ade:	f7ff ff4b 	bl	8002978 <read_data_exterior>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	733b      	strb	r3, [r7, #12]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002ae6:	4b28      	ldr	r3, [pc, #160]	; (8002b88 <leer_dht_exterior+0x140>)
 8002ae8:	7c1b      	ldrb	r3, [r3, #16]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d007      	beq.n	8002afe <leer_dht_exterior+0xb6>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 8002aee:	4b26      	ldr	r3, [pc, #152]	; (8002b88 <leer_dht_exterior+0x140>)
 8002af0:	2204      	movs	r2, #4
 8002af2:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002af4:	2100      	movs	r1, #0
 8002af6:	4823      	ldr	r0, [pc, #140]	; (8002b84 <leer_dht_exterior+0x13c>)
 8002af8:	f7ff fa12 	bl	8001f20 <TIM_Cmd>
		return;
 8002afc:	e03f      	b.n	8002b7e <leer_dht_exterior+0x136>
	}

	sum = read_data_exterior();
 8002afe:	f7ff ff3b 	bl	8002978 <read_data_exterior>
 8002b02:	4603      	mov	r3, r0
 8002b04:	817b      	strh	r3, [r7, #10]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002b06:	4b20      	ldr	r3, [pc, #128]	; (8002b88 <leer_dht_exterior+0x140>)
 8002b08:	7c1b      	ldrb	r3, [r3, #16]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d007      	beq.n	8002b1e <leer_dht_exterior+0xd6>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 8002b0e:	4b1e      	ldr	r3, [pc, #120]	; (8002b88 <leer_dht_exterior+0x140>)
 8002b10:	2204      	movs	r2, #4
 8002b12:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002b14:	2100      	movs	r1, #0
 8002b16:	481b      	ldr	r0, [pc, #108]	; (8002b84 <leer_dht_exterior+0x13c>)
 8002b18:	f7ff fa02 	bl	8001f20 <TIM_Cmd>
		return;
 8002b1c:	e02f      	b.n	8002b7e <leer_dht_exterior+0x136>
	}

	if (sum == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))    // if the data is correct
 8002b1e:	897a      	ldrh	r2, [r7, #10]
 8002b20:	7bf9      	ldrb	r1, [r7, #15]
 8002b22:	7bbb      	ldrb	r3, [r7, #14]
 8002b24:	4419      	add	r1, r3
 8002b26:	7b7b      	ldrb	r3, [r7, #13]
 8002b28:	4419      	add	r1, r3
 8002b2a:	7b3b      	ldrb	r3, [r7, #12]
 8002b2c:	440b      	add	r3, r1
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d11e      	bne.n	8002b70 <leer_dht_exterior+0x128>
	{
		sprintf(aux,"%d.%d",Temp_byte1,Temp_byte2); // Se crea una cadena con la temperatura.
 8002b32:	7b7a      	ldrb	r2, [r7, #13]
 8002b34:	7b3b      	ldrb	r3, [r7, #12]
 8002b36:	1d38      	adds	r0, r7, #4
 8002b38:	4914      	ldr	r1, [pc, #80]	; (8002b8c <leer_dht_exterior+0x144>)
 8002b3a:	f001 fe3f 	bl	80047bc <siprintf>
		strcpy(dht_exterior.temperatura_string,aux); // Se guarda la temperatura en la estructura del dht.
 8002b3e:	1d3b      	adds	r3, r7, #4
 8002b40:	4619      	mov	r1, r3
 8002b42:	4813      	ldr	r0, [pc, #76]	; (8002b90 <leer_dht_exterior+0x148>)
 8002b44:	f001 fe74 	bl	8004830 <strcpy>
		dht_exterior.temperatura = Temp_byte1 + Temp_byte2/10;;
 8002b48:	7b7b      	ldrb	r3, [r7, #13]
 8002b4a:	7b3a      	ldrb	r2, [r7, #12]
 8002b4c:	4911      	ldr	r1, [pc, #68]	; (8002b94 <leer_dht_exterior+0x14c>)
 8002b4e:	fba1 1202 	umull	r1, r2, r1, r2
 8002b52:	08d2      	lsrs	r2, r2, #3
 8002b54:	b2d2      	uxtb	r2, r2
 8002b56:	4413      	add	r3, r2
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7fd fc87 	bl	800046c <__aeabi_i2d>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	460c      	mov	r4, r1
 8002b62:	4a09      	ldr	r2, [pc, #36]	; (8002b88 <leer_dht_exterior+0x140>)
 8002b64:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
		dht_exterior.estado = STATE_DHT_CHECKSUM_GOOD; // Se cambia el estado del sensor.
 8002b68:	4b07      	ldr	r3, [pc, #28]	; (8002b88 <leer_dht_exterior+0x140>)
 8002b6a:	2202      	movs	r2, #2
 8002b6c:	745a      	strb	r2, [r3, #17]
 8002b6e:	e002      	b.n	8002b76 <leer_dht_exterior+0x12e>
	}
	else
		dht_exterior.estado = STATE_DHT_CHECKSUM_BAD; // Se cambia el estado del sensor.
 8002b70:	4b05      	ldr	r3, [pc, #20]	; (8002b88 <leer_dht_exterior+0x140>)
 8002b72:	2203      	movs	r2, #3
 8002b74:	745a      	strb	r2, [r3, #17]

	TIM_Cmd(TIM5, DISABLE);
 8002b76:	2100      	movs	r1, #0
 8002b78:	4802      	ldr	r0, [pc, #8]	; (8002b84 <leer_dht_exterior+0x13c>)
 8002b7a:	f7ff f9d1 	bl	8001f20 <TIM_Cmd>

}
 8002b7e:	3714      	adds	r7, #20
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd90      	pop	{r4, r7, pc}
 8002b84:	40000c00 	.word	0x40000c00
 8002b88:	20000170 	.word	0x20000170
 8002b8c:	08004858 	.word	0x08004858
 8002b90:	20000182 	.word	0x20000182
 8002b94:	cccccccd 	.word	0xcccccccd

08002b98 <TIM5_Init>:



/////////////////////////// TIMER 5/////////////////////////////
void TIM5_Init(void){
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b086      	sub	sp, #24
 8002b9c:	af00      	add	r7, sp, #0
	 *
	 *	ATENCION: TIM_Period y PrescalerValue no deben superar el valor de 0xFFFF (65536) ya que son de 16bits.
	 */

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	uint16_t PrescalerValue = 0; // Variable para el prescaler.
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	82fb      	strh	r3, [r7, #22]
	uint32_t frecuencia = 10e6; // Frecuencia del contador a 10kHz. Tener cuidado de no cometer overflow en la variable PrescalerValue.
 8002ba2:	4b12      	ldr	r3, [pc, #72]	; (8002bec <TIM5_Init+0x54>)
 8002ba4:	613b      	str	r3, [r7, #16]
	PrescalerValue = (uint16_t) ((SystemCoreClock /2) / frecuencia) - 1; //Conversion de frecuencia al valor de Prescaler.
 8002ba6:	4b12      	ldr	r3, [pc, #72]	; (8002bf0 <TIM5_Init+0x58>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	085a      	lsrs	r2, r3, #1
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseStructure.TIM_Period = 10; // 321.5uS (10e3 = 1 seg --> 3.215 = 321.5uS) de periodo.
 8002bb8:	230a      	movs	r3, #10
 8002bba:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 8002bbc:	8afb      	ldrh	r3, [r7, #22]
 8002bbe:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	80fb      	strh	r3, [r7, #6]

	TIM_TimeBaseInit(TIM5, &TIM_TimeBaseStructure);
 8002bc8:	1d3b      	adds	r3, r7, #4
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4809      	ldr	r0, [pc, #36]	; (8002bf4 <TIM5_Init+0x5c>)
 8002bce:	f7ff f93b 	bl	8001e48 <TIM_TimeBaseInit>
	TIM_ITConfig(TIM5, TIM_IT_CC1, ENABLE); // habilitacion de las interrupciones por el timer 5.
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	2102      	movs	r1, #2
 8002bd6:	4807      	ldr	r0, [pc, #28]	; (8002bf4 <TIM5_Init+0x5c>)
 8002bd8:	f7ff f9c2 	bl	8001f60 <TIM_ITConfig>
	TIM_Cmd(TIM5, ENABLE); // Habilita el contador para el timer 5.
 8002bdc:	2101      	movs	r1, #1
 8002bde:	4805      	ldr	r0, [pc, #20]	; (8002bf4 <TIM5_Init+0x5c>)
 8002be0:	f7ff f99e 	bl	8001f20 <TIM_Cmd>

}
 8002be4:	bf00      	nop
 8002be6:	3718      	adds	r7, #24
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	00989680 	.word	0x00989680
 8002bf0:	200000a0 	.word	0x200000a0
 8002bf4:	40000c00 	.word	0x40000c00

08002bf8 <TIM5_Config>:

void TIM5_Config(void){
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
	 *	TIMX_Config habilita el relog y las interrupciones globales para el timer X
	 */

	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE); // Se habilita el reloj.
 8002bfe:	2101      	movs	r1, #1
 8002c00:	2008      	movs	r0, #8
 8002c02:	f7fe fc91 	bl	8001528 <RCC_APB1PeriphClockCmd>

	/* Se habilitan las interrupciones globales para el timer X*/
	NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn;
 8002c06:	2332      	movs	r3, #50	; 0x32
 8002c08:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 10;
 8002c0a:	230a      	movs	r3, #10
 8002c0c:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002c12:	2301      	movs	r3, #1
 8002c14:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8002c16:	1d3b      	adds	r3, r7, #4
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7fd ff6f 	bl	8000afc <NVIC_Init>

}
 8002c1e:	bf00      	nop
 8002c20:	3708      	adds	r7, #8
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
	...

08002c28 <TIM5_Start>:

void TIM5_Start(void){
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
	/*
	 *	TIMX_Start deja el timer X ready to go.
	 */

	TIM5_Config(); // Configuracion del timer.
 8002c2c:	f7ff ffe4 	bl	8002bf8 <TIM5_Config>
	TIM5_Init(); // Inicializacion del timer.
 8002c30:	f7ff ffb2 	bl	8002b98 <TIM5_Init>
	TIM_Cmd(TIM5, DISABLE);
 8002c34:	2100      	movs	r1, #0
 8002c36:	4802      	ldr	r0, [pc, #8]	; (8002c40 <TIM5_Start+0x18>)
 8002c38:	f7ff f972 	bl	8001f20 <TIM_Cmd>
}
 8002c3c:	bf00      	nop
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	40000c00 	.word	0x40000c00

08002c44 <TIM5_IRQHandler>:

void TIM5_IRQHandler (void)  {
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
	/* TIM5_IRQHandler rutina de interrupcion del timer 5.
	 *  Realiza un toogle en el led azul de la placa discovery.
	 */

	if (TIM_GetITStatus(TIM5, TIM_IT_CC1) != RESET)
 8002c48:	2102      	movs	r1, #2
 8002c4a:	480a      	ldr	r0, [pc, #40]	; (8002c74 <TIM5_IRQHandler+0x30>)
 8002c4c:	f7ff f9ac 	bl	8001fa8 <TIM_GetITStatus>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00c      	beq.n	8002c70 <TIM5_IRQHandler+0x2c>
	{
		TIM_ClearITPendingBit(TIM5, TIM_IT_CC1); // Se limpia la bandera de interrupcion.
 8002c56:	2102      	movs	r1, #2
 8002c58:	4806      	ldr	r0, [pc, #24]	; (8002c74 <TIM5_IRQHandler+0x30>)
 8002c5a:	f7ff f9cf 	bl	8001ffc <TIM_ClearITPendingBit>

		if (TimingDelay != 0)
 8002c5e:	4b06      	ldr	r3, [pc, #24]	; (8002c78 <TIM5_IRQHandler+0x34>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d004      	beq.n	8002c70 <TIM5_IRQHandler+0x2c>
		{
			TimingDelay--;
 8002c66:	4b04      	ldr	r3, [pc, #16]	; (8002c78 <TIM5_IRQHandler+0x34>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	4a02      	ldr	r2, [pc, #8]	; (8002c78 <TIM5_IRQHandler+0x34>)
 8002c6e:	6013      	str	r3, [r2, #0]
		}

	}
}
 8002c70:	bf00      	nop
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	40000c00 	.word	0x40000c00
 8002c78:	200000c4 	.word	0x200000c4

08002c7c <main>:
#include "main.h"

int main(void){
 8002c7c:	b598      	push	{r3, r4, r7, lr}
 8002c7e:	af00      	add	r7, sp, #0

	/*	PP3 Ejercicio 1
	 *	Se debe mostrar un cartel, en un display LCD.
	 *
	 */
	UB_LCD_2x16_Init(); // Inicializacion del display.
 8002c80:	f001 f9b8 	bl	8003ff4 <UB_LCD_2x16_Init>
	inicializar_leds();
 8002c84:	f000 f90e 	bl	8002ea4 <inicializar_leds>
	adc_inicializar();
 8002c88:	f7ff fb64 	bl	8002354 <adc_inicializar>
	TIM5_Start(); 			// Inicializa el timer del DHT.
 8002c8c:	f7ff ffcc 	bl	8002c28 <TIM5_Start>

	RCC_Configuration(); 	// Habilitacin de los timers.
 8002c90:	f000 fd04 	bl	800369c <RCC_Configuration>
	USART3_Configuration();	// Configuracin del USART.
 8002c94:	f000 fd22 	bl	80036dc <USART3_Configuration>
	NVIC_Config();          // Configuracion del NVIC.
 8002c98:	f000 fd0d 	bl	80036b6 <NVIC_Config>
	USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	f240 5125 	movw	r1, #1317	; 0x525
 8002ca2:	4812      	ldr	r0, [pc, #72]	; (8002cec <main+0x70>)
 8002ca4:	f7ff fa96 	bl	80021d4 <USART_ITConfig>

	cargar_datos(); // Se cargan los datos por default.
 8002ca8:	f000 fc9c 	bl	80035e4 <cargar_datos>

	TM_RTC_Init(TM_RTC_ClockSource_External); // Se inicializa el RTC.
 8002cac:	2001      	movs	r0, #1
 8002cae:	f000 fd5d 	bl	800376c <TM_RTC_Init>
	TM_RTC_Interrupts(TM_RTC_Int_1s); //Se activan las interrupciones del RTC.
 8002cb2:	2007      	movs	r0, #7
 8002cb4:	f000 ffb8 	bl	8003c28 <TM_RTC_Interrupts>

	SystemInit(); // Activa el systick.
 8002cb8:	f001 fbf6 	bl	80044a8 <SystemInit>
	SysTick_Config(SystemCoreClock / 1e3); // Configuracion del tiempo de la interrupcion (cada 1us).
 8002cbc:	4b0c      	ldr	r3, [pc, #48]	; (8002cf0 <main+0x74>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7fd fbc3 	bl	800044c <__aeabi_ui2d>
 8002cc6:	f04f 0200 	mov.w	r2, #0
 8002cca:	4b0a      	ldr	r3, [pc, #40]	; (8002cf4 <main+0x78>)
 8002ccc:	f7fd fd5e 	bl	800078c <__aeabi_ddiv>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	460c      	mov	r4, r1
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	4621      	mov	r1, r4
 8002cd8:	f7fd fef0 	bl	8000abc <__aeabi_d2uiz>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f7ff fc0c 	bl	80024fc <SysTick_Config>

	while(1){
		task_manager();
 8002ce4:	f000 f8fc 	bl	8002ee0 <task_manager>
 8002ce8:	e7fc      	b.n	8002ce4 <main+0x68>
 8002cea:	bf00      	nop
 8002cec:	40004800 	.word	0x40004800
 8002cf0:	200000a0 	.word	0x200000a0
 8002cf4:	408f4000 	.word	0x408f4000

08002cf8 <task_scheduler>:
	}
}

void task_scheduler(void){
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0
	*	contador se resetea cada vez q una tarea finaliza, en las no ciclicas el contador
	*	se setea solo cuando es necesario.
	*/

	// Rutina DHT
	if(dht_interior.flag){
 8002cfc:	4b62      	ldr	r3, [pc, #392]	; (8002e88 <task_scheduler+0x190>)
 8002cfe:	7a1b      	ldrb	r3, [r3, #8]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d00f      	beq.n	8002d24 <task_scheduler+0x2c>
		if(dht_interior.timeout >= 1){
 8002d04:	4b60      	ldr	r3, [pc, #384]	; (8002e88 <task_scheduler+0x190>)
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d004      	beq.n	8002d16 <task_scheduler+0x1e>
			dht_interior.timeout--;
 8002d0c:	4b5e      	ldr	r3, [pc, #376]	; (8002e88 <task_scheduler+0x190>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	3b01      	subs	r3, #1
 8002d12:	4a5d      	ldr	r2, [pc, #372]	; (8002e88 <task_scheduler+0x190>)
 8002d14:	60d3      	str	r3, [r2, #12]
		}

		if(dht_interior.timeout <= 0){
 8002d16:	4b5c      	ldr	r3, [pc, #368]	; (8002e88 <task_scheduler+0x190>)
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d102      	bne.n	8002d24 <task_scheduler+0x2c>
			dht_interior.flag_timeout = 1;
 8002d1e:	4b5a      	ldr	r3, [pc, #360]	; (8002e88 <task_scheduler+0x190>)
 8002d20:	2201      	movs	r2, #1
 8002d22:	741a      	strb	r2, [r3, #16]
		}
	}

	if(dht_interior.contador >= 1){
 8002d24:	4b58      	ldr	r3, [pc, #352]	; (8002e88 <task_scheduler+0x190>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d005      	beq.n	8002d38 <task_scheduler+0x40>
		dht_interior.contador--;
 8002d2c:	4b56      	ldr	r3, [pc, #344]	; (8002e88 <task_scheduler+0x190>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	3b01      	subs	r3, #1
 8002d32:	4a55      	ldr	r2, [pc, #340]	; (8002e88 <task_scheduler+0x190>)
 8002d34:	6013      	str	r3, [r2, #0]
 8002d36:	e00d      	b.n	8002d54 <task_scheduler+0x5c>
	}
	else{
		dht_interior.flag = 1;
 8002d38:	4b53      	ldr	r3, [pc, #332]	; (8002e88 <task_scheduler+0x190>)
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	721a      	strb	r2, [r3, #8]
		dht_interior.contador = 2000;
 8002d3e:	4b52      	ldr	r3, [pc, #328]	; (8002e88 <task_scheduler+0x190>)
 8002d40:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002d44:	601a      	str	r2, [r3, #0]
		dht_interior.flag_timeout = 0;
 8002d46:	4b50      	ldr	r3, [pc, #320]	; (8002e88 <task_scheduler+0x190>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	741a      	strb	r2, [r3, #16]
		dht_interior.timeout = 1000; // Se le agrega un tiempo de timeout para esperar la funcion DHT11Start.
 8002d4c:	4b4e      	ldr	r3, [pc, #312]	; (8002e88 <task_scheduler+0x190>)
 8002d4e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002d52:	60da      	str	r2, [r3, #12]
	}

	if(dht_exterior.flag){
 8002d54:	4b4d      	ldr	r3, [pc, #308]	; (8002e8c <task_scheduler+0x194>)
 8002d56:	7a1b      	ldrb	r3, [r3, #8]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d00f      	beq.n	8002d7c <task_scheduler+0x84>
		if(dht_exterior.timeout >= 1){
 8002d5c:	4b4b      	ldr	r3, [pc, #300]	; (8002e8c <task_scheduler+0x194>)
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d004      	beq.n	8002d6e <task_scheduler+0x76>
			dht_exterior.timeout--;
 8002d64:	4b49      	ldr	r3, [pc, #292]	; (8002e8c <task_scheduler+0x194>)
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	4a48      	ldr	r2, [pc, #288]	; (8002e8c <task_scheduler+0x194>)
 8002d6c:	60d3      	str	r3, [r2, #12]
		}

		if(dht_exterior.timeout <= 0){
 8002d6e:	4b47      	ldr	r3, [pc, #284]	; (8002e8c <task_scheduler+0x194>)
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d102      	bne.n	8002d7c <task_scheduler+0x84>
			dht_exterior.flag_timeout = 1;
 8002d76:	4b45      	ldr	r3, [pc, #276]	; (8002e8c <task_scheduler+0x194>)
 8002d78:	2201      	movs	r2, #1
 8002d7a:	741a      	strb	r2, [r3, #16]
		}
	}

	if(dht_exterior.contador >= 1){
 8002d7c:	4b43      	ldr	r3, [pc, #268]	; (8002e8c <task_scheduler+0x194>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d005      	beq.n	8002d90 <task_scheduler+0x98>
		dht_exterior.contador--;
 8002d84:	4b41      	ldr	r3, [pc, #260]	; (8002e8c <task_scheduler+0x194>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	3b01      	subs	r3, #1
 8002d8a:	4a40      	ldr	r2, [pc, #256]	; (8002e8c <task_scheduler+0x194>)
 8002d8c:	6013      	str	r3, [r2, #0]
 8002d8e:	e00d      	b.n	8002dac <task_scheduler+0xb4>
	}
	else{
		dht_exterior.flag = 1;
 8002d90:	4b3e      	ldr	r3, [pc, #248]	; (8002e8c <task_scheduler+0x194>)
 8002d92:	2201      	movs	r2, #1
 8002d94:	721a      	strb	r2, [r3, #8]
		dht_exterior.contador = 2000;
 8002d96:	4b3d      	ldr	r3, [pc, #244]	; (8002e8c <task_scheduler+0x194>)
 8002d98:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002d9c:	601a      	str	r2, [r3, #0]
		dht_exterior.flag_timeout = 0;
 8002d9e:	4b3b      	ldr	r3, [pc, #236]	; (8002e8c <task_scheduler+0x194>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	741a      	strb	r2, [r3, #16]
		dht_exterior.timeout = 1000; // Se le agrega un tiempo de timeout para esperar la funcion DHT11Start.
 8002da4:	4b39      	ldr	r3, [pc, #228]	; (8002e8c <task_scheduler+0x194>)
 8002da6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002daa:	60da      	str	r2, [r3, #12]
	}

	// Rutina LDR
	if(ldr.contador >= 1){
 8002dac:	4b38      	ldr	r3, [pc, #224]	; (8002e90 <task_scheduler+0x198>)
 8002dae:	881b      	ldrh	r3, [r3, #0]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d006      	beq.n	8002dc2 <task_scheduler+0xca>
		ldr.contador--;
 8002db4:	4b36      	ldr	r3, [pc, #216]	; (8002e90 <task_scheduler+0x198>)
 8002db6:	881b      	ldrh	r3, [r3, #0]
 8002db8:	3b01      	subs	r3, #1
 8002dba:	b29a      	uxth	r2, r3
 8002dbc:	4b34      	ldr	r3, [pc, #208]	; (8002e90 <task_scheduler+0x198>)
 8002dbe:	801a      	strh	r2, [r3, #0]
 8002dc0:	e007      	b.n	8002dd2 <task_scheduler+0xda>
	}
	else{
		ldr.flag.fin_contador = 1;
 8002dc2:	4a33      	ldr	r2, [pc, #204]	; (8002e90 <task_scheduler+0x198>)
 8002dc4:	7a13      	ldrb	r3, [r2, #8]
 8002dc6:	f043 0301 	orr.w	r3, r3, #1
 8002dca:	7213      	strb	r3, [r2, #8]
		ldr.contador = 100;
 8002dcc:	4b30      	ldr	r3, [pc, #192]	; (8002e90 <task_scheduler+0x198>)
 8002dce:	2264      	movs	r2, #100	; 0x64
 8002dd0:	801a      	strh	r2, [r3, #0]
	}

	// Ruitna YL-69
	if(yl.contador >= 1){
 8002dd2:	4b30      	ldr	r3, [pc, #192]	; (8002e94 <task_scheduler+0x19c>)
 8002dd4:	881b      	ldrh	r3, [r3, #0]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d006      	beq.n	8002de8 <task_scheduler+0xf0>
		yl.contador--;
 8002dda:	4b2e      	ldr	r3, [pc, #184]	; (8002e94 <task_scheduler+0x19c>)
 8002ddc:	881b      	ldrh	r3, [r3, #0]
 8002dde:	3b01      	subs	r3, #1
 8002de0:	b29a      	uxth	r2, r3
 8002de2:	4b2c      	ldr	r3, [pc, #176]	; (8002e94 <task_scheduler+0x19c>)
 8002de4:	801a      	strh	r2, [r3, #0]
 8002de6:	e006      	b.n	8002df6 <task_scheduler+0xfe>
	}
	else{
		yl.flag = 1;
 8002de8:	4b2a      	ldr	r3, [pc, #168]	; (8002e94 <task_scheduler+0x19c>)
 8002dea:	2201      	movs	r2, #1
 8002dec:	719a      	strb	r2, [r3, #6]
		yl.contador = 500;
 8002dee:	4b29      	ldr	r3, [pc, #164]	; (8002e94 <task_scheduler+0x19c>)
 8002df0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002df4:	801a      	strh	r2, [r3, #0]
	}

	// Rutina del LED.
	if(led.contador >= 1){
 8002df6:	4b28      	ldr	r3, [pc, #160]	; (8002e98 <task_scheduler+0x1a0>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d005      	beq.n	8002e0a <task_scheduler+0x112>
		led.contador--;
 8002dfe:	4b26      	ldr	r3, [pc, #152]	; (8002e98 <task_scheduler+0x1a0>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	3b01      	subs	r3, #1
 8002e04:	4a24      	ldr	r2, [pc, #144]	; (8002e98 <task_scheduler+0x1a0>)
 8002e06:	6013      	str	r3, [r2, #0]
 8002e08:	e012      	b.n	8002e30 <task_scheduler+0x138>
	}
	else{
		led.flag.fin_contador = (led.flag.fin_contador) ? 0 : 1;
 8002e0a:	4b23      	ldr	r3, [pc, #140]	; (8002e98 <task_scheduler+0x1a0>)
 8002e0c:	791b      	ldrb	r3, [r3, #4]
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	bf0c      	ite	eq
 8002e18:	2301      	moveq	r3, #1
 8002e1a:	2300      	movne	r3, #0
 8002e1c:	b2d9      	uxtb	r1, r3
 8002e1e:	4a1e      	ldr	r2, [pc, #120]	; (8002e98 <task_scheduler+0x1a0>)
 8002e20:	7913      	ldrb	r3, [r2, #4]
 8002e22:	f361 0300 	bfi	r3, r1, #0, #1
 8002e26:	7113      	strb	r3, [r2, #4]
		led.contador = 1000;
 8002e28:	4b1b      	ldr	r3, [pc, #108]	; (8002e98 <task_scheduler+0x1a0>)
 8002e2a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002e2e:	601a      	str	r2, [r3, #0]
	}

	// Rutina display.
	if(display.contador >= 1){
 8002e30:	4b1a      	ldr	r3, [pc, #104]	; (8002e9c <task_scheduler+0x1a4>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d005      	beq.n	8002e44 <task_scheduler+0x14c>
		display.contador--;
 8002e38:	4b18      	ldr	r3, [pc, #96]	; (8002e9c <task_scheduler+0x1a4>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	3b01      	subs	r3, #1
 8002e3e:	4a17      	ldr	r2, [pc, #92]	; (8002e9c <task_scheduler+0x1a4>)
 8002e40:	6013      	str	r3, [r2, #0]
 8002e42:	e006      	b.n	8002e52 <task_scheduler+0x15a>
	}
	else{
		display.flag = 1;
 8002e44:	4b15      	ldr	r3, [pc, #84]	; (8002e9c <task_scheduler+0x1a4>)
 8002e46:	2201      	movs	r2, #1
 8002e48:	711a      	strb	r2, [r3, #4]
		display.contador = 2000;
 8002e4a:	4b14      	ldr	r3, [pc, #80]	; (8002e9c <task_scheduler+0x1a4>)
 8002e4c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002e50:	601a      	str	r2, [r3, #0]
	}

	// Rutina cultivo
	if(cultivo.contador >= 1){
 8002e52:	4b13      	ldr	r3, [pc, #76]	; (8002ea0 <task_scheduler+0x1a8>)
 8002e54:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d008      	beq.n	8002e6e <task_scheduler+0x176>
		cultivo.contador--;
 8002e5c:	4b10      	ldr	r3, [pc, #64]	; (8002ea0 <task_scheduler+0x1a8>)
 8002e5e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002e62:	3b01      	subs	r3, #1
 8002e64:	b29a      	uxth	r2, r3
 8002e66:	4b0e      	ldr	r3, [pc, #56]	; (8002ea0 <task_scheduler+0x1a8>)
 8002e68:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
	}
	else{
		cultivo.flag.control_activo = 1;
	}
}
 8002e6c:	e006      	b.n	8002e7c <task_scheduler+0x184>
		cultivo.flag.control_activo = 1;
 8002e6e:	4a0c      	ldr	r2, [pc, #48]	; (8002ea0 <task_scheduler+0x1a8>)
 8002e70:	f892 306c 	ldrb.w	r3, [r2, #108]	; 0x6c
 8002e74:	f043 0301 	orr.w	r3, r3, #1
 8002e78:	f882 306c 	strb.w	r3, [r2, #108]	; 0x6c
}
 8002e7c:	bf00      	nop
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	200001b8 	.word	0x200001b8
 8002e8c:	20000170 	.word	0x20000170
 8002e90:	200001a8 	.word	0x200001a8
 8002e94:	200001f8 	.word	0x200001f8
 8002e98:	200000e4 	.word	0x200000e4
 8002e9c:	200000dc 	.word	0x200000dc
 8002ea0:	200000ec 	.word	0x200000ec

08002ea4 <inicializar_leds>:

void inicializar_leds(){
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0

	//
	//Inicializacion de los leds.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8002eaa:	2101      	movs	r1, #1
 8002eac:	2008      	movs	r0, #8
 8002eae:	f7fe fb1b 	bl	80014e8 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_15 |GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14;
 8002eb2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002eb6:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOD,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8002ec8:	463b      	mov	r3, r7
 8002eca:	4619      	mov	r1, r3
 8002ecc:	4803      	ldr	r0, [pc, #12]	; (8002edc <inicializar_leds+0x38>)
 8002ece:	f7fe f8d9 	bl	8001084 <GPIO_Init>

}
 8002ed2:	bf00      	nop
 8002ed4:	3708      	adds	r7, #8
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	40020c00 	.word	0x40020c00

08002ee0 <task_manager>:

void task_manager(void){
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
	 * 	Se encarga de llamar a las distintas tareas del programa.
	 *	Estas tareas se realizan o no dependiendo de su flag de evento.
	 */

	// Lectura de datos
	dht_interior_task();
 8002ee4:	f000 f81a 	bl	8002f1c <dht_interior_task>
	dht_exterior_task();
 8002ee8:	f000 f828 	bl	8002f3c <dht_exterior_task>
	ldr_task();
 8002eec:	f000 f85a 	bl	8002fa4 <ldr_task>
	yl69_task();
 8002ef0:	f000 f890 	bl	8003014 <yl69_task>

	// Manejo de la interfaz de usuario.
	display_task();
 8002ef4:	f000 f8a2 	bl	800303c <display_task>

	// Otras tareas.
	led_task();
 8002ef8:	f000 f830 	bl	8002f5c <led_task>

	check_cultivo_task();
 8002efc:	f000 fb24 	bl	8003548 <check_cultivo_task>

	if(cultivo.flag.control_activo){
 8002f00:	4b05      	ldr	r3, [pc, #20]	; (8002f18 <task_manager+0x38>)
 8002f02:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002f06:	f003 0301 	and.w	r3, r3, #1
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <task_manager+0x34>
		control_temp_task();
 8002f10:	f000 fa94 	bl	800343c <control_temp_task>
	}
}
 8002f14:	bf00      	nop
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	200000ec 	.word	0x200000ec

08002f1c <dht_interior_task>:

void dht_interior_task(){
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
	/*	Funcion dht_interior_task()
	*	No recive ni devuelve un valor.
	*	Tarea que se encarga de leer los datos del sensor 
	*	DHT11 de temperatura interior.
	*/
	if(dht_interior.flag){
 8002f20:	4b05      	ldr	r3, [pc, #20]	; (8002f38 <dht_interior_task+0x1c>)
 8002f22:	7a1b      	ldrb	r3, [r3, #8]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d004      	beq.n	8002f32 <dht_interior_task+0x16>
		leer_dht_interior();
 8002f28:	f7ff fbfc 	bl	8002724 <leer_dht_interior>
		dht_interior.flag = 0;
 8002f2c:	4b02      	ldr	r3, [pc, #8]	; (8002f38 <dht_interior_task+0x1c>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	721a      	strb	r2, [r3, #8]
	}
}
 8002f32:	bf00      	nop
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	200001b8 	.word	0x200001b8

08002f3c <dht_exterior_task>:

void dht_exterior_task(){
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
	/*	Funcion dht_exterior_task()
	*	No recive ni devuelve un valor.
	*	Tarea que se encarga de leer los datos del sensor 
	*	DHT11 de temperatura eterior.
	*/
	if(dht_exterior.flag){
 8002f40:	4b05      	ldr	r3, [pc, #20]	; (8002f58 <dht_exterior_task+0x1c>)
 8002f42:	7a1b      	ldrb	r3, [r3, #8]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d004      	beq.n	8002f52 <dht_exterior_task+0x16>
		leer_dht_exterior();
 8002f48:	f7ff fd7e 	bl	8002a48 <leer_dht_exterior>
		dht_exterior.flag = 0;
 8002f4c:	4b02      	ldr	r3, [pc, #8]	; (8002f58 <dht_exterior_task+0x1c>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	721a      	strb	r2, [r3, #8]
	}
}
 8002f52:	bf00      	nop
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	20000170 	.word	0x20000170

08002f5c <led_task>:

void led_task(){
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
	/*	Funcion led_task()
	*	No recive ni devuelve un valor.
	*	Tarea que se concentra en el parpadeo 
	*	de un led de control de programa.
	*/
	switch(led.flag.fin_contador){
 8002f60:	4b0e      	ldr	r3, [pc, #56]	; (8002f9c <led_task+0x40>)
 8002f62:	791b      	ldrb	r3, [r3, #4]
 8002f64:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d002      	beq.n	8002f74 <led_task+0x18>
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d006      	beq.n	8002f80 <led_task+0x24>
 8002f72:	e00b      	b.n	8002f8c <led_task+0x30>
	case 0: GPIO_ResetBits(GPIOD,GPIO_Pin_13);break;
 8002f74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002f78:	4809      	ldr	r0, [pc, #36]	; (8002fa0 <led_task+0x44>)
 8002f7a:	f7fe f954 	bl	8001226 <GPIO_ResetBits>
 8002f7e:	e00b      	b.n	8002f98 <led_task+0x3c>
	case 1:	GPIO_SetBits(GPIOD,GPIO_Pin_13);break;
 8002f80:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002f84:	4806      	ldr	r0, [pc, #24]	; (8002fa0 <led_task+0x44>)
 8002f86:	f7fe f93f 	bl	8001208 <GPIO_SetBits>
 8002f8a:	e005      	b.n	8002f98 <led_task+0x3c>
	default:GPIO_ResetBits(GPIOD,GPIO_Pin_13);break;
 8002f8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002f90:	4803      	ldr	r0, [pc, #12]	; (8002fa0 <led_task+0x44>)
 8002f92:	f7fe f948 	bl	8001226 <GPIO_ResetBits>
 8002f96:	bf00      	nop
	}
}
 8002f98:	bf00      	nop
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	200000e4 	.word	0x200000e4
 8002fa0:	40020c00 	.word	0x40020c00

08002fa4 <ldr_task>:

void ldr_task(){
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
	/*	Funcion ldr_task()
	*	No recive ni devuelve un valor.
	*	Tarea que lee un valor de ADC establecido en adc.h.
	*/

	if(ldr.flag.fin_contador){
 8002fa8:	4b18      	ldr	r3, [pc, #96]	; (800300c <ldr_task+0x68>)
 8002faa:	7a1b      	ldrb	r3, [r3, #8]
 8002fac:	f003 0301 	and.w	r3, r3, #1
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d028      	beq.n	8003008 <ldr_task+0x64>
		ldr.contador_promedio++; 
 8002fb6:	4b15      	ldr	r3, [pc, #84]	; (800300c <ldr_task+0x68>)
 8002fb8:	885b      	ldrh	r3, [r3, #2]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	b29a      	uxth	r2, r3
 8002fbe:	4b13      	ldr	r3, [pc, #76]	; (800300c <ldr_task+0x68>)
 8002fc0:	805a      	strh	r2, [r3, #2]

		if(ldr.contador_promedio <= 10){
 8002fc2:	4b12      	ldr	r3, [pc, #72]	; (800300c <ldr_task+0x68>)
 8002fc4:	885b      	ldrh	r3, [r3, #2]
 8002fc6:	2b0a      	cmp	r3, #10
 8002fc8:	d80a      	bhi.n	8002fe0 <ldr_task+0x3c>
			ldr.adc_cuentas_temp += adc_leer_cuentas_ldr(); // Se agrega el valor leido a la suma del promedio.
 8002fca:	f7ff fa21 	bl	8002410 <adc_leer_cuentas_ldr>
 8002fce:	4601      	mov	r1, r0
 8002fd0:	4b0e      	ldr	r3, [pc, #56]	; (800300c <ldr_task+0x68>)
 8002fd2:	88da      	ldrh	r2, [r3, #6]
 8002fd4:	b28b      	uxth	r3, r1
 8002fd6:	4413      	add	r3, r2
 8002fd8:	b29a      	uxth	r2, r3
 8002fda:	4b0c      	ldr	r3, [pc, #48]	; (800300c <ldr_task+0x68>)
 8002fdc:	80da      	strh	r2, [r3, #6]
 8002fde:	e00e      	b.n	8002ffe <ldr_task+0x5a>
		}
		else{
			ldr.adc_cuentas = ldr.adc_cuentas_temp/10; // Se obtiene el promedio.
 8002fe0:	4b0a      	ldr	r3, [pc, #40]	; (800300c <ldr_task+0x68>)
 8002fe2:	88db      	ldrh	r3, [r3, #6]
 8002fe4:	4a0a      	ldr	r2, [pc, #40]	; (8003010 <ldr_task+0x6c>)
 8002fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fea:	08db      	lsrs	r3, r3, #3
 8002fec:	b29a      	uxth	r2, r3
 8002fee:	4b07      	ldr	r3, [pc, #28]	; (800300c <ldr_task+0x68>)
 8002ff0:	809a      	strh	r2, [r3, #4]
			ldr.contador_promedio = 0; // Reset del contador.
 8002ff2:	4b06      	ldr	r3, [pc, #24]	; (800300c <ldr_task+0x68>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	805a      	strh	r2, [r3, #2]
			ldr.adc_cuentas_temp = 0; // Reset de la suma del promedio.
 8002ff8:	4b04      	ldr	r3, [pc, #16]	; (800300c <ldr_task+0x68>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	80da      	strh	r2, [r3, #6]
		}
		ldr.flag.fin_contador = 0;
 8002ffe:	4a03      	ldr	r2, [pc, #12]	; (800300c <ldr_task+0x68>)
 8003000:	7a13      	ldrb	r3, [r2, #8]
 8003002:	f36f 0300 	bfc	r3, #0, #1
 8003006:	7213      	strb	r3, [r2, #8]
	}
}
 8003008:	bf00      	nop
 800300a:	bd80      	pop	{r7, pc}
 800300c:	200001a8 	.word	0x200001a8
 8003010:	cccccccd 	.word	0xcccccccd

08003014 <yl69_task>:

void yl69_task(){
 8003014:	b580      	push	{r7, lr}
 8003016:	af00      	add	r7, sp, #0
	/*	Funcion yl_69_task()
	*	No recive ni devuelve un valor.
	*	Tarea que lee un valor de ADC establecido en adc.h
	*/
	if(yl.flag){
 8003018:	4b07      	ldr	r3, [pc, #28]	; (8003038 <yl69_task+0x24>)
 800301a:	799b      	ldrb	r3, [r3, #6]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d008      	beq.n	8003032 <yl69_task+0x1e>
		yl.adc_cuentas = adc_leer_cuentas_yl69();
 8003020:	f7ff fa1c 	bl	800245c <adc_leer_cuentas_yl69>
 8003024:	4603      	mov	r3, r0
 8003026:	b29a      	uxth	r2, r3
 8003028:	4b03      	ldr	r3, [pc, #12]	; (8003038 <yl69_task+0x24>)
 800302a:	809a      	strh	r2, [r3, #4]
		yl.flag = 0;
 800302c:	4b02      	ldr	r3, [pc, #8]	; (8003038 <yl69_task+0x24>)
 800302e:	2200      	movs	r2, #0
 8003030:	719a      	strb	r2, [r3, #6]
	}
}
 8003032:	bf00      	nop
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	200001f8 	.word	0x200001f8

0800303c <display_task>:

void display_task(){
 800303c:	b590      	push	{r4, r7, lr}
 800303e:	b08d      	sub	sp, #52	; 0x34
 8003040:	af02      	add	r7, sp, #8
	/*	Funcion ldr_task()
	*	No recive ni devuelve un valor.
	*	Tarea que lee un valor de ADC establecido en adc.h
	*/
	
	if(display.flag){
 8003042:	4bbb      	ldr	r3, [pc, #748]	; (8003330 <display_task+0x2f4>)
 8003044:	791b      	ldrb	r3, [r3, #4]
 8003046:	2b00      	cmp	r3, #0
 8003048:	f000 81e3 	beq.w	8003412 <display_task+0x3d6>
		char buffer[16];

		if(display.estado <6){
 800304c:	4bb8      	ldr	r3, [pc, #736]	; (8003330 <display_task+0x2f4>)
 800304e:	795b      	ldrb	r3, [r3, #5]
 8003050:	2b05      	cmp	r3, #5
 8003052:	d806      	bhi.n	8003062 <display_task+0x26>
			display.estado++;
 8003054:	4bb6      	ldr	r3, [pc, #728]	; (8003330 <display_task+0x2f4>)
 8003056:	795b      	ldrb	r3, [r3, #5]
 8003058:	3301      	adds	r3, #1
 800305a:	b2da      	uxtb	r2, r3
 800305c:	4bb4      	ldr	r3, [pc, #720]	; (8003330 <display_task+0x2f4>)
 800305e:	715a      	strb	r2, [r3, #5]
 8003060:	e002      	b.n	8003068 <display_task+0x2c>
		}
		else{
			display.estado = 0;
 8003062:	4bb3      	ldr	r3, [pc, #716]	; (8003330 <display_task+0x2f4>)
 8003064:	2200      	movs	r2, #0
 8003066:	715a      	strb	r2, [r3, #5]
		}

		switch(display.estado){ // Se muestran distintos carteles cada vez que se vence el contador del display.
 8003068:	4bb1      	ldr	r3, [pc, #708]	; (8003330 <display_task+0x2f4>)
 800306a:	795b      	ldrb	r3, [r3, #5]
 800306c:	2b06      	cmp	r3, #6
 800306e:	f200 81bf 	bhi.w	80033f0 <display_task+0x3b4>
 8003072:	a201      	add	r2, pc, #4	; (adr r2, 8003078 <display_task+0x3c>)
 8003074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003078:	08003095 	.word	0x08003095
 800307c:	080030cb 	.word	0x080030cb
 8003080:	080030f7 	.word	0x080030f7
 8003084:	080031b1 	.word	0x080031b1
 8003088:	08003269 	.word	0x08003269
 800308c:	080032e5 	.word	0x080032e5
 8003090:	0800339d 	.word	0x0800339d
		case 0:{
			// Se muestra el valor del LDR.
			sprintf(buffer,"%d   ",ldr.adc_cuentas);
 8003094:	4ba7      	ldr	r3, [pc, #668]	; (8003334 <display_task+0x2f8>)
 8003096:	889b      	ldrh	r3, [r3, #4]
 8003098:	461a      	mov	r2, r3
 800309a:	f107 0314 	add.w	r3, r7, #20
 800309e:	49a6      	ldr	r1, [pc, #664]	; (8003338 <display_task+0x2fc>)
 80030a0:	4618      	mov	r0, r3
 80030a2:	f001 fb8b 	bl	80047bc <siprintf>
			UB_LCD_2x16_String(0,0,"LDR:       ");
 80030a6:	4aa5      	ldr	r2, [pc, #660]	; (800333c <display_task+0x300>)
 80030a8:	2100      	movs	r1, #0
 80030aa:	2000      	movs	r0, #0
 80030ac:	f000 ffc0 	bl	8004030 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(12,0,buffer);
 80030b0:	f107 0314 	add.w	r3, r7, #20
 80030b4:	461a      	mov	r2, r3
 80030b6:	2100      	movs	r1, #0
 80030b8:	200c      	movs	r0, #12
 80030ba:	f000 ffb9 	bl	8004030 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(0,1,"                ");
 80030be:	4aa0      	ldr	r2, [pc, #640]	; (8003340 <display_task+0x304>)
 80030c0:	2101      	movs	r1, #1
 80030c2:	2000      	movs	r0, #0
 80030c4:	f000 ffb4 	bl	8004030 <UB_LCD_2x16_String>
		};break;
 80030c8:	e1a0      	b.n	800340c <display_task+0x3d0>

		case 1:{
			// Se muestra el valor del YL-69.
			sprintf(buffer,"%d   ",yl.adc_cuentas);
 80030ca:	4b9e      	ldr	r3, [pc, #632]	; (8003344 <display_task+0x308>)
 80030cc:	889b      	ldrh	r3, [r3, #4]
 80030ce:	461a      	mov	r2, r3
 80030d0:	f107 0314 	add.w	r3, r7, #20
 80030d4:	4998      	ldr	r1, [pc, #608]	; (8003338 <display_task+0x2fc>)
 80030d6:	4618      	mov	r0, r3
 80030d8:	f001 fb70 	bl	80047bc <siprintf>
			UB_LCD_2x16_String(0,0,"YL-69:     ");
 80030dc:	4a9a      	ldr	r2, [pc, #616]	; (8003348 <display_task+0x30c>)
 80030de:	2100      	movs	r1, #0
 80030e0:	2000      	movs	r0, #0
 80030e2:	f000 ffa5 	bl	8004030 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(12,0,buffer);
 80030e6:	f107 0314 	add.w	r3, r7, #20
 80030ea:	461a      	mov	r2, r3
 80030ec:	2100      	movs	r1, #0
 80030ee:	200c      	movs	r0, #12
 80030f0:	f000 ff9e 	bl	8004030 <UB_LCD_2x16_String>
		};break;
 80030f4:	e18a      	b.n	800340c <display_task+0x3d0>

		case 2:{
			// Se muestra el valot del dht exterior.
			switch(dht_exterior.estado){
 80030f6:	4b95      	ldr	r3, [pc, #596]	; (800334c <display_task+0x310>)
 80030f8:	7c5b      	ldrb	r3, [r3, #17]
 80030fa:	3b01      	subs	r3, #1
 80030fc:	2b03      	cmp	r3, #3
 80030fe:	d848      	bhi.n	8003192 <display_task+0x156>
 8003100:	a201      	add	r2, pc, #4	; (adr r2, 8003108 <display_task+0xcc>)
 8003102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003106:	bf00      	nop
 8003108:	0800315b 	.word	0x0800315b
 800310c:	08003119 	.word	0x08003119
 8003110:	0800313f 	.word	0x0800313f
 8003114:	08003177 	.word	0x08003177
			case STATE_DHT_CHECKSUM_GOOD:{
				UB_LCD_2x16_String(0,0,"Temp:       "); // Texto en la linea 1
 8003118:	4a8d      	ldr	r2, [pc, #564]	; (8003350 <display_task+0x314>)
 800311a:	2100      	movs	r1, #0
 800311c:	2000      	movs	r0, #0
 800311e:	f000 ff87 	bl	8004030 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(12,0,dht_exterior.temperatura_string); // Texto en la linea 1
 8003122:	4a8c      	ldr	r2, [pc, #560]	; (8003354 <display_task+0x318>)
 8003124:	2100      	movs	r1, #0
 8003126:	200c      	movs	r0, #12
 8003128:	f000 ff82 	bl	8004030 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Exter  "); // Texto en la linea 1
 800312c:	4a8a      	ldr	r2, [pc, #552]	; (8003358 <display_task+0x31c>)
 800312e:	2101      	movs	r1, #1
 8003130:	2000      	movs	r0, #0
 8003132:	f000 ff7d 	bl	8004030 <UB_LCD_2x16_String>
				display.flag = 0;
 8003136:	4b7e      	ldr	r3, [pc, #504]	; (8003330 <display_task+0x2f4>)
 8003138:	2200      	movs	r2, #0
 800313a:	711a      	strb	r2, [r3, #4]
			};break;
 800313c:	e037      	b.n	80031ae <display_task+0x172>
			case STATE_DHT_CHECKSUM_BAD:{
				UB_LCD_2x16_String(0,0,"Error de CHEcK  "); // Texto en la linea 1
 800313e:	4a87      	ldr	r2, [pc, #540]	; (800335c <display_task+0x320>)
 8003140:	2100      	movs	r1, #0
 8003142:	2000      	movs	r0, #0
 8003144:	f000 ff74 	bl	8004030 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Exterior        "); // Texto en la linea 1
 8003148:	4a85      	ldr	r2, [pc, #532]	; (8003360 <display_task+0x324>)
 800314a:	2101      	movs	r1, #1
 800314c:	2000      	movs	r0, #0
 800314e:	f000 ff6f 	bl	8004030 <UB_LCD_2x16_String>
				display.flag = 0;
 8003152:	4b77      	ldr	r3, [pc, #476]	; (8003330 <display_task+0x2f4>)
 8003154:	2200      	movs	r2, #0
 8003156:	711a      	strb	r2, [r3, #4]
			};break;
 8003158:	e029      	b.n	80031ae <display_task+0x172>
			case STATE_DHT_DESCONECTADO:{
				UB_LCD_2x16_String(0,0,"DHT desconectado"); // Texto en la linea 1
 800315a:	4a82      	ldr	r2, [pc, #520]	; (8003364 <display_task+0x328>)
 800315c:	2100      	movs	r1, #0
 800315e:	2000      	movs	r0, #0
 8003160:	f000 ff66 	bl	8004030 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Exterior        "); // Texto en la linea 1
 8003164:	4a7e      	ldr	r2, [pc, #504]	; (8003360 <display_task+0x324>)
 8003166:	2101      	movs	r1, #1
 8003168:	2000      	movs	r0, #0
 800316a:	f000 ff61 	bl	8004030 <UB_LCD_2x16_String>
				display.flag = 0;
 800316e:	4b70      	ldr	r3, [pc, #448]	; (8003330 <display_task+0x2f4>)
 8003170:	2200      	movs	r2, #0
 8003172:	711a      	strb	r2, [r3, #4]
			};break;
 8003174:	e01b      	b.n	80031ae <display_task+0x172>
			case STATE_DHT_TIMEOUT:{
				UB_LCD_2x16_String(0,0,"DHT Timeout     "); // Texto en la linea 1
 8003176:	4a7c      	ldr	r2, [pc, #496]	; (8003368 <display_task+0x32c>)
 8003178:	2100      	movs	r1, #0
 800317a:	2000      	movs	r0, #0
 800317c:	f000 ff58 	bl	8004030 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Exterior        "); // Texto en la linea 1
 8003180:	4a77      	ldr	r2, [pc, #476]	; (8003360 <display_task+0x324>)
 8003182:	2101      	movs	r1, #1
 8003184:	2000      	movs	r0, #0
 8003186:	f000 ff53 	bl	8004030 <UB_LCD_2x16_String>
				display.flag = 0;
 800318a:	4b69      	ldr	r3, [pc, #420]	; (8003330 <display_task+0x2f4>)
 800318c:	2200      	movs	r2, #0
 800318e:	711a      	strb	r2, [r3, #4]
			};break;
 8003190:	e00d      	b.n	80031ae <display_task+0x172>
			default:{
				UB_LCD_2x16_String(0,0,"Err  desconocido"); // Texto en la linea 1
 8003192:	4a76      	ldr	r2, [pc, #472]	; (800336c <display_task+0x330>)
 8003194:	2100      	movs	r1, #0
 8003196:	2000      	movs	r0, #0
 8003198:	f000 ff4a 	bl	8004030 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Exterior        "); // Texto en la linea
 800319c:	4a70      	ldr	r2, [pc, #448]	; (8003360 <display_task+0x324>)
 800319e:	2101      	movs	r1, #1
 80031a0:	2000      	movs	r0, #0
 80031a2:	f000 ff45 	bl	8004030 <UB_LCD_2x16_String>
				display.flag = 0;
 80031a6:	4b62      	ldr	r3, [pc, #392]	; (8003330 <display_task+0x2f4>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	711a      	strb	r2, [r3, #4]
			};break;}
 80031ac:	bf00      	nop

		};break;
 80031ae:	e12d      	b.n	800340c <display_task+0x3d0>

		case 3:{
			// Se muestra el valor del dht interior.
			switch(dht_interior.estado){
 80031b0:	4b6f      	ldr	r3, [pc, #444]	; (8003370 <display_task+0x334>)
 80031b2:	7c5b      	ldrb	r3, [r3, #17]
 80031b4:	3b01      	subs	r3, #1
 80031b6:	2b03      	cmp	r3, #3
 80031b8:	d847      	bhi.n	800324a <display_task+0x20e>
 80031ba:	a201      	add	r2, pc, #4	; (adr r2, 80031c0 <display_task+0x184>)
 80031bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031c0:	08003213 	.word	0x08003213
 80031c4:	080031d1 	.word	0x080031d1
 80031c8:	080031f7 	.word	0x080031f7
 80031cc:	0800322f 	.word	0x0800322f
			case STATE_DHT_CHECKSUM_GOOD:{
				UB_LCD_2x16_String(0,0,"Temp:       "); // Texto en la linea 1
 80031d0:	4a5f      	ldr	r2, [pc, #380]	; (8003350 <display_task+0x314>)
 80031d2:	2100      	movs	r1, #0
 80031d4:	2000      	movs	r0, #0
 80031d6:	f000 ff2b 	bl	8004030 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(12,0,dht_interior.temperatura_string); // Texto en la linea 1
 80031da:	4a66      	ldr	r2, [pc, #408]	; (8003374 <display_task+0x338>)
 80031dc:	2100      	movs	r1, #0
 80031de:	200c      	movs	r0, #12
 80031e0:	f000 ff26 	bl	8004030 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Inter       "); // Texto en la linea 1
 80031e4:	4a64      	ldr	r2, [pc, #400]	; (8003378 <display_task+0x33c>)
 80031e6:	2101      	movs	r1, #1
 80031e8:	2000      	movs	r0, #0
 80031ea:	f000 ff21 	bl	8004030 <UB_LCD_2x16_String>
				display.flag = 0;
 80031ee:	4b50      	ldr	r3, [pc, #320]	; (8003330 <display_task+0x2f4>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	711a      	strb	r2, [r3, #4]
			};break;
 80031f4:	e037      	b.n	8003266 <display_task+0x22a>
			case STATE_DHT_CHECKSUM_BAD:{
				UB_LCD_2x16_String(0,0,"Error de CHEcK  "); // Texto en la linea 1
 80031f6:	4a59      	ldr	r2, [pc, #356]	; (800335c <display_task+0x320>)
 80031f8:	2100      	movs	r1, #0
 80031fa:	2000      	movs	r0, #0
 80031fc:	f000 ff18 	bl	8004030 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Interior        "); // Texto en la linea 1
 8003200:	4a5e      	ldr	r2, [pc, #376]	; (800337c <display_task+0x340>)
 8003202:	2101      	movs	r1, #1
 8003204:	2000      	movs	r0, #0
 8003206:	f000 ff13 	bl	8004030 <UB_LCD_2x16_String>
				display.flag = 0;
 800320a:	4b49      	ldr	r3, [pc, #292]	; (8003330 <display_task+0x2f4>)
 800320c:	2200      	movs	r2, #0
 800320e:	711a      	strb	r2, [r3, #4]
			};break;
 8003210:	e029      	b.n	8003266 <display_task+0x22a>
			case STATE_DHT_DESCONECTADO:{
				UB_LCD_2x16_String(0,0,"DHT desconectado"); // Texto en la linea 1
 8003212:	4a54      	ldr	r2, [pc, #336]	; (8003364 <display_task+0x328>)
 8003214:	2100      	movs	r1, #0
 8003216:	2000      	movs	r0, #0
 8003218:	f000 ff0a 	bl	8004030 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Interior        "); // Texto en la linea 1
 800321c:	4a57      	ldr	r2, [pc, #348]	; (800337c <display_task+0x340>)
 800321e:	2101      	movs	r1, #1
 8003220:	2000      	movs	r0, #0
 8003222:	f000 ff05 	bl	8004030 <UB_LCD_2x16_String>
				display.flag = 0;
 8003226:	4b42      	ldr	r3, [pc, #264]	; (8003330 <display_task+0x2f4>)
 8003228:	2200      	movs	r2, #0
 800322a:	711a      	strb	r2, [r3, #4]
			};break;
 800322c:	e01b      	b.n	8003266 <display_task+0x22a>
			case STATE_DHT_TIMEOUT:{
				UB_LCD_2x16_String(0,0,"DHT Timeout     "); // Texto en la linea 1
 800322e:	4a4e      	ldr	r2, [pc, #312]	; (8003368 <display_task+0x32c>)
 8003230:	2100      	movs	r1, #0
 8003232:	2000      	movs	r0, #0
 8003234:	f000 fefc 	bl	8004030 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Interior        "); // Texto en la linea 1
 8003238:	4a50      	ldr	r2, [pc, #320]	; (800337c <display_task+0x340>)
 800323a:	2101      	movs	r1, #1
 800323c:	2000      	movs	r0, #0
 800323e:	f000 fef7 	bl	8004030 <UB_LCD_2x16_String>
				display.flag = 0;
 8003242:	4b3b      	ldr	r3, [pc, #236]	; (8003330 <display_task+0x2f4>)
 8003244:	2200      	movs	r2, #0
 8003246:	711a      	strb	r2, [r3, #4]
			};break;
 8003248:	e00d      	b.n	8003266 <display_task+0x22a>
			default:{
				UB_LCD_2x16_String(0,0,"Err  desconocido"); // Texto en la linea 1
 800324a:	4a48      	ldr	r2, [pc, #288]	; (800336c <display_task+0x330>)
 800324c:	2100      	movs	r1, #0
 800324e:	2000      	movs	r0, #0
 8003250:	f000 feee 	bl	8004030 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Interior        "); // Texto en la linea
 8003254:	4a49      	ldr	r2, [pc, #292]	; (800337c <display_task+0x340>)
 8003256:	2101      	movs	r1, #1
 8003258:	2000      	movs	r0, #0
 800325a:	f000 fee9 	bl	8004030 <UB_LCD_2x16_String>
				display.flag = 0;
 800325e:	4b34      	ldr	r3, [pc, #208]	; (8003330 <display_task+0x2f4>)
 8003260:	2200      	movs	r2, #0
 8003262:	711a      	strb	r2, [r3, #4]
			};break;}
 8003264:	bf00      	nop
		};break;
 8003266:	e0d1      	b.n	800340c <display_task+0x3d0>

		case 4:{
			// Se muestra la diferencia de temperatura entre el dht interior y el exterior.
			if(dht_interior.estado == STATE_DHT_CHECKSUM_GOOD && dht_exterior.estado == STATE_DHT_CHECKSUM_GOOD){
 8003268:	4b41      	ldr	r3, [pc, #260]	; (8003370 <display_task+0x334>)
 800326a:	7c5b      	ldrb	r3, [r3, #17]
 800326c:	2b02      	cmp	r3, #2
 800326e:	d12b      	bne.n	80032c8 <display_task+0x28c>
 8003270:	4b36      	ldr	r3, [pc, #216]	; (800334c <display_task+0x310>)
 8003272:	7c5b      	ldrb	r3, [r3, #17]
 8003274:	2b02      	cmp	r3, #2
 8003276:	d127      	bne.n	80032c8 <display_task+0x28c>
				char aux[16];
				uint16_t diferencia = dht_exterior.temperatura - dht_interior.temperatura;
 8003278:	4b34      	ldr	r3, [pc, #208]	; (800334c <display_task+0x310>)
 800327a:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800327e:	4b3c      	ldr	r3, [pc, #240]	; (8003370 <display_task+0x334>)
 8003280:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8003284:	461a      	mov	r2, r3
 8003286:	4623      	mov	r3, r4
 8003288:	f7fc ffa2 	bl	80001d0 <__aeabi_dsub>
 800328c:	4603      	mov	r3, r0
 800328e:	460c      	mov	r4, r1
 8003290:	4618      	mov	r0, r3
 8003292:	4621      	mov	r1, r4
 8003294:	f7fd fc12 	bl	8000abc <__aeabi_d2uiz>
 8003298:	4603      	mov	r3, r0
 800329a:	84fb      	strh	r3, [r7, #38]	; 0x26
				//				uint16_t numerador = diferencia/10;
				//				uint16_t decimal = diferencia/100;
				sprintf(aux,"Temp:%d         ",diferencia);
 800329c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800329e:	1d3b      	adds	r3, r7, #4
 80032a0:	4937      	ldr	r1, [pc, #220]	; (8003380 <display_task+0x344>)
 80032a2:	4618      	mov	r0, r3
 80032a4:	f001 fa8a 	bl	80047bc <siprintf>
				UB_LCD_2x16_String(0,0,"Diferencia      "); // Texto en la linea 1
 80032a8:	4a36      	ldr	r2, [pc, #216]	; (8003384 <display_task+0x348>)
 80032aa:	2100      	movs	r1, #0
 80032ac:	2000      	movs	r0, #0
 80032ae:	f000 febf 	bl	8004030 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,aux); // Texto en la linea 1
 80032b2:	1d3b      	adds	r3, r7, #4
 80032b4:	461a      	mov	r2, r3
 80032b6:	2101      	movs	r1, #1
 80032b8:	2000      	movs	r0, #0
 80032ba:	f000 feb9 	bl	8004030 <UB_LCD_2x16_String>
				display.flag = 0;
 80032be:	4b1c      	ldr	r3, [pc, #112]	; (8003330 <display_task+0x2f4>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	711a      	strb	r2, [r3, #4]
			if(dht_interior.estado == STATE_DHT_CHECKSUM_GOOD && dht_exterior.estado == STATE_DHT_CHECKSUM_GOOD){
 80032c4:	bf00      	nop
			else{
				UB_LCD_2x16_String(0,0,"Diferencia      "); // Texto en la linea 1
				UB_LCD_2x16_String(0,1,"DHT fail        "); // Texto en la linea 1
				display.flag = 0;
			}
		};break;
 80032c6:	e0a1      	b.n	800340c <display_task+0x3d0>
				UB_LCD_2x16_String(0,0,"Diferencia      "); // Texto en la linea 1
 80032c8:	4a2e      	ldr	r2, [pc, #184]	; (8003384 <display_task+0x348>)
 80032ca:	2100      	movs	r1, #0
 80032cc:	2000      	movs	r0, #0
 80032ce:	f000 feaf 	bl	8004030 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"DHT fail        "); // Texto en la linea 1
 80032d2:	4a2d      	ldr	r2, [pc, #180]	; (8003388 <display_task+0x34c>)
 80032d4:	2101      	movs	r1, #1
 80032d6:	2000      	movs	r0, #0
 80032d8:	f000 feaa 	bl	8004030 <UB_LCD_2x16_String>
				display.flag = 0;
 80032dc:	4b14      	ldr	r3, [pc, #80]	; (8003330 <display_task+0x2f4>)
 80032de:	2200      	movs	r2, #0
 80032e0:	711a      	strb	r2, [r3, #4]
		};break;
 80032e2:	e093      	b.n	800340c <display_task+0x3d0>

		case 5:{
			// Se muestra la hora actual.
			UB_LCD_2x16_String(0,0,"Hora           "); // Texto en la linea 1
 80032e4:	4a29      	ldr	r2, [pc, #164]	; (800338c <display_task+0x350>)
 80032e6:	2100      	movs	r1, #0
 80032e8:	2000      	movs	r0, #0
 80032ea:	f000 fea1 	bl	8004030 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(0,1,"     ");
 80032ee:	4a28      	ldr	r2, [pc, #160]	; (8003390 <display_task+0x354>)
 80032f0:	2101      	movs	r1, #1
 80032f2:	2000      	movs	r0, #0
 80032f4:	f000 fe9c 	bl	8004030 <UB_LCD_2x16_String>
			TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN); // Se obtiene la hora actual.
 80032f8:	2100      	movs	r1, #0
 80032fa:	4826      	ldr	r0, [pc, #152]	; (8003394 <display_task+0x358>)
 80032fc:	f000 fc08 	bl	8003b10 <TM_RTC_GetDateTime>
			sprintf(buffer,"%d:%d:%d",datatime.hours,datatime.minutes,datatime.seconds);
 8003300:	4b24      	ldr	r3, [pc, #144]	; (8003394 <display_task+0x358>)
 8003302:	795b      	ldrb	r3, [r3, #5]
 8003304:	461a      	mov	r2, r3
 8003306:	4b23      	ldr	r3, [pc, #140]	; (8003394 <display_task+0x358>)
 8003308:	791b      	ldrb	r3, [r3, #4]
 800330a:	4619      	mov	r1, r3
 800330c:	4b21      	ldr	r3, [pc, #132]	; (8003394 <display_task+0x358>)
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	f107 0014 	add.w	r0, r7, #20
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	460b      	mov	r3, r1
 8003318:	491f      	ldr	r1, [pc, #124]	; (8003398 <display_task+0x35c>)
 800331a:	f001 fa4f 	bl	80047bc <siprintf>
			UB_LCD_2x16_String(5,1,buffer); // Texto en la linea 1
 800331e:	f107 0314 	add.w	r3, r7, #20
 8003322:	461a      	mov	r2, r3
 8003324:	2101      	movs	r1, #1
 8003326:	2005      	movs	r0, #5
 8003328:	f000 fe82 	bl	8004030 <UB_LCD_2x16_String>
		};break;
 800332c:	e06e      	b.n	800340c <display_task+0x3d0>
 800332e:	bf00      	nop
 8003330:	200000dc 	.word	0x200000dc
 8003334:	200001a8 	.word	0x200001a8
 8003338:	08004860 	.word	0x08004860
 800333c:	08004868 	.word	0x08004868
 8003340:	08004874 	.word	0x08004874
 8003344:	200001f8 	.word	0x200001f8
 8003348:	08004888 	.word	0x08004888
 800334c:	20000170 	.word	0x20000170
 8003350:	08004894 	.word	0x08004894
 8003354:	20000182 	.word	0x20000182
 8003358:	080048a4 	.word	0x080048a4
 800335c:	080048ac 	.word	0x080048ac
 8003360:	080048c0 	.word	0x080048c0
 8003364:	080048d4 	.word	0x080048d4
 8003368:	080048e8 	.word	0x080048e8
 800336c:	080048fc 	.word	0x080048fc
 8003370:	200001b8 	.word	0x200001b8
 8003374:	200001ca 	.word	0x200001ca
 8003378:	08004910 	.word	0x08004910
 800337c:	08004920 	.word	0x08004920
 8003380:	08004934 	.word	0x08004934
 8003384:	08004948 	.word	0x08004948
 8003388:	0800495c 	.word	0x0800495c
 800338c:	08004970 	.word	0x08004970
 8003390:	08004980 	.word	0x08004980
 8003394:	2000015c 	.word	0x2000015c
 8003398:	08004988 	.word	0x08004988

		case 6:{
			// Se muestra el estado del cultivo.
			if(cultivo.flag.control_activo){
 800339c:	4b1f      	ldr	r3, [pc, #124]	; (800341c <display_task+0x3e0>)
 800339e:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d016      	beq.n	80033da <display_task+0x39e>
				UB_LCD_2x16_String(0,0,cultivo.nombre); // Texto en la linea 1
 80033ac:	4a1c      	ldr	r2, [pc, #112]	; (8003420 <display_task+0x3e4>)
 80033ae:	2100      	movs	r1, #0
 80033b0:	2000      	movs	r0, #0
 80033b2:	f000 fe3d 	bl	8004030 <UB_LCD_2x16_String>
				sprintf(buffer,"Etapa %d         ",cultivo.etapa_actual);
 80033b6:	4b19      	ldr	r3, [pc, #100]	; (800341c <display_task+0x3e0>)
 80033b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80033bc:	461a      	mov	r2, r3
 80033be:	f107 0314 	add.w	r3, r7, #20
 80033c2:	4918      	ldr	r1, [pc, #96]	; (8003424 <display_task+0x3e8>)
 80033c4:	4618      	mov	r0, r3
 80033c6:	f001 f9f9 	bl	80047bc <siprintf>
				UB_LCD_2x16_String(0,1,buffer);
 80033ca:	f107 0314 	add.w	r3, r7, #20
 80033ce:	461a      	mov	r2, r3
 80033d0:	2101      	movs	r1, #1
 80033d2:	2000      	movs	r0, #0
 80033d4:	f000 fe2c 	bl	8004030 <UB_LCD_2x16_String>
			else{
				UB_LCD_2x16_String(0,0,"Ningun cultivo  "); // Texto en la linea 1
				UB_LCD_2x16_String(0,1,"Activo          ");
			}

		};break;
 80033d8:	e018      	b.n	800340c <display_task+0x3d0>
				UB_LCD_2x16_String(0,0,"Ningun cultivo  "); // Texto en la linea 1
 80033da:	4a13      	ldr	r2, [pc, #76]	; (8003428 <display_task+0x3ec>)
 80033dc:	2100      	movs	r1, #0
 80033de:	2000      	movs	r0, #0
 80033e0:	f000 fe26 	bl	8004030 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Activo          ");
 80033e4:	4a11      	ldr	r2, [pc, #68]	; (800342c <display_task+0x3f0>)
 80033e6:	2101      	movs	r1, #1
 80033e8:	2000      	movs	r0, #0
 80033ea:	f000 fe21 	bl	8004030 <UB_LCD_2x16_String>
		};break;
 80033ee:	e00d      	b.n	800340c <display_task+0x3d0>

		default:{
			UB_LCD_2x16_String(0,0,"Display-fail");
 80033f0:	4a0f      	ldr	r2, [pc, #60]	; (8003430 <display_task+0x3f4>)
 80033f2:	2100      	movs	r1, #0
 80033f4:	2000      	movs	r0, #0
 80033f6:	f000 fe1b 	bl	8004030 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(0,1,"            ");
 80033fa:	4a0e      	ldr	r2, [pc, #56]	; (8003434 <display_task+0x3f8>)
 80033fc:	2101      	movs	r1, #1
 80033fe:	2000      	movs	r0, #0
 8003400:	f000 fe16 	bl	8004030 <UB_LCD_2x16_String>
			display.flag = 0;
 8003404:	4b0c      	ldr	r3, [pc, #48]	; (8003438 <display_task+0x3fc>)
 8003406:	2200      	movs	r2, #0
 8003408:	711a      	strb	r2, [r3, #4]
		};break;
 800340a:	bf00      	nop
		}
		display.flag = 0;
 800340c:	4b0a      	ldr	r3, [pc, #40]	; (8003438 <display_task+0x3fc>)
 800340e:	2200      	movs	r2, #0
 8003410:	711a      	strb	r2, [r3, #4]

	}
}
 8003412:	bf00      	nop
 8003414:	372c      	adds	r7, #44	; 0x2c
 8003416:	46bd      	mov	sp, r7
 8003418:	bd90      	pop	{r4, r7, pc}
 800341a:	bf00      	nop
 800341c:	200000ec 	.word	0x200000ec
 8003420:	20000140 	.word	0x20000140
 8003424:	08004994 	.word	0x08004994
 8003428:	080049a8 	.word	0x080049a8
 800342c:	080049bc 	.word	0x080049bc
 8003430:	080049d0 	.word	0x080049d0
 8003434:	080049e0 	.word	0x080049e0
 8003438:	200000dc 	.word	0x200000dc

0800343c <control_temp_task>:

void control_temp_task(){
 800343c:	b5b0      	push	{r4, r5, r7, lr}
 800343e:	af00      	add	r7, sp, #0
	/*	Control de temperatura
	 * 	Esta funcion controla la temperatura interna del invernadero.
	 */

	if(abs(dht_exterior.temperatura - dht_interior.temperatura) < control.limite_delta_temp){
 8003440:	4b3d      	ldr	r3, [pc, #244]	; (8003538 <control_temp_task+0xfc>)
 8003442:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8003446:	4b3d      	ldr	r3, [pc, #244]	; (800353c <control_temp_task+0x100>)
 8003448:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 800344c:	461a      	mov	r2, r3
 800344e:	4623      	mov	r3, r4
 8003450:	f7fc febe 	bl	80001d0 <__aeabi_dsub>
 8003454:	4603      	mov	r3, r0
 8003456:	460c      	mov	r4, r1
 8003458:	4618      	mov	r0, r3
 800345a:	4621      	mov	r1, r4
 800345c:	f7fd fb06 	bl	8000a6c <__aeabi_d2iz>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	bfb8      	it	lt
 8003466:	425b      	neglt	r3, r3
 8003468:	4a35      	ldr	r2, [pc, #212]	; (8003540 <control_temp_task+0x104>)
 800346a:	7812      	ldrb	r2, [r2, #0]
 800346c:	4293      	cmp	r3, r2
 800346e:	da5b      	bge.n	8003528 <control_temp_task+0xec>
		// Si se tiene una diferencia de temperatura razonable entre el interior y el exterior se puede abrir la ventana.

		if(dht_interior.temperatura >= control.max_temp_fan){
 8003470:	4b32      	ldr	r3, [pc, #200]	; (800353c <control_temp_task+0x100>)
 8003472:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8003476:	4b32      	ldr	r3, [pc, #200]	; (8003540 <control_temp_task+0x104>)
 8003478:	785b      	ldrb	r3, [r3, #1]
 800347a:	4618      	mov	r0, r3
 800347c:	f7fc fff6 	bl	800046c <__aeabi_i2d>
 8003480:	4602      	mov	r2, r0
 8003482:	460b      	mov	r3, r1
 8003484:	4620      	mov	r0, r4
 8003486:	4629      	mov	r1, r5
 8003488:	f7fd fadc 	bl	8000a44 <__aeabi_dcmpge>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d005      	beq.n	800349e <control_temp_task+0x62>
			GPIO_SetBits(GPIOD,GPIO_Pin_14); // Se enciende el fan y la ventana.
 8003492:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003496:	482b      	ldr	r0, [pc, #172]	; (8003544 <control_temp_task+0x108>)
 8003498:	f7fd feb6 	bl	8001208 <GPIO_SetBits>
 800349c:	e015      	b.n	80034ca <control_temp_task+0x8e>
		}
		else if(dht_exterior.temperatura <= control.min_temp_fan){
 800349e:	4b26      	ldr	r3, [pc, #152]	; (8003538 <control_temp_task+0xfc>)
 80034a0:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80034a4:	4b26      	ldr	r3, [pc, #152]	; (8003540 <control_temp_task+0x104>)
 80034a6:	789b      	ldrb	r3, [r3, #2]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7fc ffdf 	bl	800046c <__aeabi_i2d>
 80034ae:	4602      	mov	r2, r0
 80034b0:	460b      	mov	r3, r1
 80034b2:	4620      	mov	r0, r4
 80034b4:	4629      	mov	r1, r5
 80034b6:	f7fd fabb 	bl	8000a30 <__aeabi_dcmple>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d004      	beq.n	80034ca <control_temp_task+0x8e>
			GPIO_ResetBits(GPIOD,GPIO_Pin_14);
 80034c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80034c4:	481f      	ldr	r0, [pc, #124]	; (8003544 <control_temp_task+0x108>)
 80034c6:	f7fd feae 	bl	8001226 <GPIO_ResetBits>
		}

		if(dht_interior.temperatura <= control.max_temp_calentador){
 80034ca:	4b1c      	ldr	r3, [pc, #112]	; (800353c <control_temp_task+0x100>)
 80034cc:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80034d0:	4b1b      	ldr	r3, [pc, #108]	; (8003540 <control_temp_task+0x104>)
 80034d2:	791b      	ldrb	r3, [r3, #4]
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7fc ffc9 	bl	800046c <__aeabi_i2d>
 80034da:	4602      	mov	r2, r0
 80034dc:	460b      	mov	r3, r1
 80034de:	4620      	mov	r0, r4
 80034e0:	4629      	mov	r1, r5
 80034e2:	f7fd faa5 	bl	8000a30 <__aeabi_dcmple>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d005      	beq.n	80034f8 <control_temp_task+0xbc>
			GPIO_SetBits(GPIOD,GPIO_Pin_12); // Se enciende el calentador.
 80034ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80034f0:	4814      	ldr	r0, [pc, #80]	; (8003544 <control_temp_task+0x108>)
 80034f2:	f7fd fe89 	bl	8001208 <GPIO_SetBits>
	}
	else{
		// Si no se tiene una diferencia de temperatura razonable, es mejor no abrir la ventana.
		GPIO_ResetBits(GPIOD,GPIO_Pin_14 | GPIO_Pin_12);
	}
}
 80034f6:	e01c      	b.n	8003532 <control_temp_task+0xf6>
		else if(dht_exterior.temperatura >= control.min_temp_calentador){
 80034f8:	4b0f      	ldr	r3, [pc, #60]	; (8003538 <control_temp_task+0xfc>)
 80034fa:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80034fe:	4b10      	ldr	r3, [pc, #64]	; (8003540 <control_temp_task+0x104>)
 8003500:	78db      	ldrb	r3, [r3, #3]
 8003502:	4618      	mov	r0, r3
 8003504:	f7fc ffb2 	bl	800046c <__aeabi_i2d>
 8003508:	4602      	mov	r2, r0
 800350a:	460b      	mov	r3, r1
 800350c:	4620      	mov	r0, r4
 800350e:	4629      	mov	r1, r5
 8003510:	f7fd fa98 	bl	8000a44 <__aeabi_dcmpge>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d100      	bne.n	800351c <control_temp_task+0xe0>
}
 800351a:	e00a      	b.n	8003532 <control_temp_task+0xf6>
			GPIO_ResetBits(GPIOD,GPIO_Pin_12);
 800351c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003520:	4808      	ldr	r0, [pc, #32]	; (8003544 <control_temp_task+0x108>)
 8003522:	f7fd fe80 	bl	8001226 <GPIO_ResetBits>
}
 8003526:	e004      	b.n	8003532 <control_temp_task+0xf6>
		GPIO_ResetBits(GPIOD,GPIO_Pin_14 | GPIO_Pin_12);
 8003528:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 800352c:	4805      	ldr	r0, [pc, #20]	; (8003544 <control_temp_task+0x108>)
 800352e:	f7fd fe7a 	bl	8001226 <GPIO_ResetBits>
}
 8003532:	bf00      	nop
 8003534:	bdb0      	pop	{r4, r5, r7, pc}
 8003536:	bf00      	nop
 8003538:	20000170 	.word	0x20000170
 800353c:	200001b8 	.word	0x200001b8
 8003540:	200000d0 	.word	0x200000d0
 8003544:	40020c00 	.word	0x40020c00

08003548 <check_cultivo_task>:

void check_cultivo_task(){
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
	/*	cecck_cultivo_task()
	 * 	Esta funcion se encarga de cambiar los parametros del control del cultivo
	 * 	segun la etapa en la que se encuentre.
	 * 	Por Ej, en germinacion se situan ciertos parametros distintos que en cosecha.
	 */
	uint8_t i = 0;
 800354e:	2300      	movs	r3, #0
 8003550:	71fb      	strb	r3, [r7, #7]

	if(cultivo.flag.control_activo){
 8003552:	4b22      	ldr	r3, [pc, #136]	; (80035dc <check_cultivo_task+0x94>)
 8003554:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8003558:	f003 0301 	and.w	r3, r3, #1
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b00      	cmp	r3, #0
 8003560:	d038      	beq.n	80035d4 <check_cultivo_task+0x8c>
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN); // Se obtiene la hora actual.
 8003562:	2100      	movs	r1, #0
 8003564:	481e      	ldr	r0, [pc, #120]	; (80035e0 <check_cultivo_task+0x98>)
 8003566:	f000 fad3 	bl	8003b10 <TM_RTC_GetDateTime>

		for(i=0;i<2;i++){
 800356a:	2300      	movs	r3, #0
 800356c:	71fb      	strb	r3, [r7, #7]
 800356e:	e02e      	b.n	80035ce <check_cultivo_task+0x86>

			if(cultivo.etapa[i].year == datatime.year && cultivo.etapa[i].month == datatime.month && cultivo.etapa[i].date == datatime.date
 8003570:	79fb      	ldrb	r3, [r7, #7]
 8003572:	4a1a      	ldr	r2, [pc, #104]	; (80035dc <check_cultivo_task+0x94>)
 8003574:	011b      	lsls	r3, r3, #4
 8003576:	4413      	add	r3, r2
 8003578:	3309      	adds	r3, #9
 800357a:	781a      	ldrb	r2, [r3, #0]
 800357c:	4b18      	ldr	r3, [pc, #96]	; (80035e0 <check_cultivo_task+0x98>)
 800357e:	7a5b      	ldrb	r3, [r3, #9]
 8003580:	429a      	cmp	r2, r3
 8003582:	d121      	bne.n	80035c8 <check_cultivo_task+0x80>
 8003584:	79fb      	ldrb	r3, [r7, #7]
 8003586:	4a15      	ldr	r2, [pc, #84]	; (80035dc <check_cultivo_task+0x94>)
 8003588:	011b      	lsls	r3, r3, #4
 800358a:	4413      	add	r3, r2
 800358c:	3308      	adds	r3, #8
 800358e:	781a      	ldrb	r2, [r3, #0]
 8003590:	4b13      	ldr	r3, [pc, #76]	; (80035e0 <check_cultivo_task+0x98>)
 8003592:	7a1b      	ldrb	r3, [r3, #8]
 8003594:	429a      	cmp	r2, r3
 8003596:	d117      	bne.n	80035c8 <check_cultivo_task+0x80>
 8003598:	79fb      	ldrb	r3, [r7, #7]
 800359a:	4a10      	ldr	r2, [pc, #64]	; (80035dc <check_cultivo_task+0x94>)
 800359c:	011b      	lsls	r3, r3, #4
 800359e:	4413      	add	r3, r2
 80035a0:	3307      	adds	r3, #7
 80035a2:	781a      	ldrb	r2, [r3, #0]
 80035a4:	4b0e      	ldr	r3, [pc, #56]	; (80035e0 <check_cultivo_task+0x98>)
 80035a6:	79db      	ldrb	r3, [r3, #7]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d10d      	bne.n	80035c8 <check_cultivo_task+0x80>
					&& cultivo.etapa[i].hours == datatime.hours){
 80035ac:	79fb      	ldrb	r3, [r7, #7]
 80035ae:	4a0b      	ldr	r2, [pc, #44]	; (80035dc <check_cultivo_task+0x94>)
 80035b0:	011b      	lsls	r3, r3, #4
 80035b2:	4413      	add	r3, r2
 80035b4:	3305      	adds	r3, #5
 80035b6:	781a      	ldrb	r2, [r3, #0]
 80035b8:	4b09      	ldr	r3, [pc, #36]	; (80035e0 <check_cultivo_task+0x98>)
 80035ba:	795b      	ldrb	r3, [r3, #5]
 80035bc:	429a      	cmp	r2, r3
 80035be:	d103      	bne.n	80035c8 <check_cultivo_task+0x80>
				// Se establecen los valores de control de la etapa cuando se llega al dia.
				cultivo.etapa_actual = i;
 80035c0:	4a06      	ldr	r2, [pc, #24]	; (80035dc <check_cultivo_task+0x94>)
 80035c2:	79fb      	ldrb	r3, [r7, #7]
 80035c4:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
		for(i=0;i<2;i++){
 80035c8:	79fb      	ldrb	r3, [r7, #7]
 80035ca:	3301      	adds	r3, #1
 80035cc:	71fb      	strb	r3, [r7, #7]
 80035ce:	79fb      	ldrb	r3, [r7, #7]
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d9cd      	bls.n	8003570 <check_cultivo_task+0x28>
//				GPIO_ToggleBits(GPIOD,GPIO_Pin_15);
			}
		}
	}
}
 80035d4:	bf00      	nop
 80035d6:	3708      	adds	r7, #8
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	200000ec 	.word	0x200000ec
 80035e0:	2000015c 	.word	0x2000015c

080035e4 <cargar_datos>:

void cargar_datos(){
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0

	//Temperatura
	control.limite_delta_temp = 5;
 80035e8:	4b28      	ldr	r3, [pc, #160]	; (800368c <cargar_datos+0xa8>)
 80035ea:	2205      	movs	r2, #5
 80035ec:	701a      	strb	r2, [r3, #0]
	control.max_temp_fan = 26;
 80035ee:	4b27      	ldr	r3, [pc, #156]	; (800368c <cargar_datos+0xa8>)
 80035f0:	221a      	movs	r2, #26
 80035f2:	705a      	strb	r2, [r3, #1]
	control.min_temp_fan = 25;
 80035f4:	4b25      	ldr	r3, [pc, #148]	; (800368c <cargar_datos+0xa8>)
 80035f6:	2219      	movs	r2, #25
 80035f8:	709a      	strb	r2, [r3, #2]
	control.max_temp_calentador = 18;
 80035fa:	4b24      	ldr	r3, [pc, #144]	; (800368c <cargar_datos+0xa8>)
 80035fc:	2212      	movs	r2, #18
 80035fe:	711a      	strb	r2, [r3, #4]
	control.min_temp_calentador = 17;
 8003600:	4b22      	ldr	r3, [pc, #136]	; (800368c <cargar_datos+0xa8>)
 8003602:	2211      	movs	r2, #17
 8003604:	70da      	strb	r2, [r3, #3]
	control.flag.bomba_encendida = 0;
 8003606:	4a21      	ldr	r2, [pc, #132]	; (800368c <cargar_datos+0xa8>)
 8003608:	7a13      	ldrb	r3, [r2, #8]
 800360a:	f36f 0300 	bfc	r3, #0, #1
 800360e:	7213      	strb	r3, [r2, #8]
	control.flag.fan_encendido = 0;
 8003610:	4a1e      	ldr	r2, [pc, #120]	; (800368c <cargar_datos+0xa8>)
 8003612:	7a13      	ldrb	r3, [r2, #8]
 8003614:	f36f 0382 	bfc	r3, #2, #1
 8003618:	7213      	strb	r3, [r2, #8]
	control.flag.calentador_encendido = 0;
 800361a:	4a1c      	ldr	r2, [pc, #112]	; (800368c <cargar_datos+0xa8>)
 800361c:	7a13      	ldrb	r3, [r2, #8]
 800361e:	f36f 0341 	bfc	r3, #1, #1
 8003622:	7213      	strb	r3, [r2, #8]

	//Cultivo
	cultivo.etapa[0].year = 18;
 8003624:	4b1a      	ldr	r3, [pc, #104]	; (8003690 <cargar_datos+0xac>)
 8003626:	2212      	movs	r2, #18
 8003628:	725a      	strb	r2, [r3, #9]
	cultivo.etapa[0].month = 9;
 800362a:	4b19      	ldr	r3, [pc, #100]	; (8003690 <cargar_datos+0xac>)
 800362c:	2209      	movs	r2, #9
 800362e:	721a      	strb	r2, [r3, #8]
	cultivo.etapa[0].date = 25;
 8003630:	4b17      	ldr	r3, [pc, #92]	; (8003690 <cargar_datos+0xac>)
 8003632:	2219      	movs	r2, #25
 8003634:	71da      	strb	r2, [r3, #7]
	cultivo.etapa[0].hours = 11;
 8003636:	4b16      	ldr	r3, [pc, #88]	; (8003690 <cargar_datos+0xac>)
 8003638:	220b      	movs	r2, #11
 800363a:	715a      	strb	r2, [r3, #5]

	cultivo.etapa[1].year = 18;
 800363c:	4b14      	ldr	r3, [pc, #80]	; (8003690 <cargar_datos+0xac>)
 800363e:	2212      	movs	r2, #18
 8003640:	765a      	strb	r2, [r3, #25]
	cultivo.etapa[1].month = 9;
 8003642:	4b13      	ldr	r3, [pc, #76]	; (8003690 <cargar_datos+0xac>)
 8003644:	2209      	movs	r2, #9
 8003646:	761a      	strb	r2, [r3, #24]
	cultivo.etapa[1].date = 25;
 8003648:	4b11      	ldr	r3, [pc, #68]	; (8003690 <cargar_datos+0xac>)
 800364a:	2219      	movs	r2, #25
 800364c:	75da      	strb	r2, [r3, #23]
	cultivo.etapa[1].hours = 12;
 800364e:	4b10      	ldr	r3, [pc, #64]	; (8003690 <cargar_datos+0xac>)
 8003650:	220c      	movs	r2, #12
 8003652:	755a      	strb	r2, [r3, #21]
	cultivo.contador = 14000;
 8003654:	4b0e      	ldr	r3, [pc, #56]	; (8003690 <cargar_datos+0xac>)
 8003656:	f243 62b0 	movw	r2, #14000	; 0x36b0
 800365a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
	cultivo.flag.control_activo = 0;
 800365e:	4a0c      	ldr	r2, [pc, #48]	; (8003690 <cargar_datos+0xac>)
 8003660:	f892 306c 	ldrb.w	r3, [r2, #108]	; 0x6c
 8003664:	f36f 0300 	bfc	r3, #0, #1
 8003668:	f882 306c 	strb.w	r3, [r2, #108]	; 0x6c
	strcpy(cultivo.nombre,"Tomate");
 800366c:	4b09      	ldr	r3, [pc, #36]	; (8003694 <cargar_datos+0xb0>)
 800366e:	4a0a      	ldr	r2, [pc, #40]	; (8003698 <cargar_datos+0xb4>)
 8003670:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003674:	6018      	str	r0, [r3, #0]
 8003676:	3304      	adds	r3, #4
 8003678:	8019      	strh	r1, [r3, #0]
 800367a:	3302      	adds	r3, #2
 800367c:	0c0a      	lsrs	r2, r1, #16
 800367e:	701a      	strb	r2, [r3, #0]
}
 8003680:	bf00      	nop
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	200000d0 	.word	0x200000d0
 8003690:	200000ec 	.word	0x200000ec
 8003694:	20000140 	.word	0x20000140
 8003698:	080049f0 	.word	0x080049f0

0800369c <RCC_Configuration>:


void RCC_Configuration(void)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	af00      	add	r7, sp, #0
	/* --------------------------- System Clocks Configuration -----------------*/
	/* USART3 habilitacin del timer */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 80036a0:	2101      	movs	r1, #1
 80036a2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80036a6:	f7fd ff3f 	bl	8001528 <RCC_APB1PeriphClockCmd>

	/* GPIOB habilitacin del timer */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80036aa:	2101      	movs	r1, #1
 80036ac:	2008      	movs	r0, #8
 80036ae:	f7fd ff1b 	bl	80014e8 <RCC_AHB1PeriphClockCmd>
}
 80036b2:	bf00      	nop
 80036b4:	bd80      	pop	{r7, pc}

080036b6 <NVIC_Config>:
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource8, GPIO_AF_USART3);
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource9, GPIO_AF_USART3);
}

static void NVIC_Config(void)
{
 80036b6:	b580      	push	{r7, lr}
 80036b8:	b082      	sub	sp, #8
 80036ba:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;

	/* Enable the USARTx Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;
 80036bc:	2327      	movs	r3, #39	; 0x27
 80036be:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 10;
 80036c0:	230a      	movs	r3, #10
 80036c2:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80036c4:	2300      	movs	r3, #0
 80036c6:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80036c8:	2301      	movs	r3, #1
 80036ca:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 80036cc:	1d3b      	adds	r3, r7, #4
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7fd fa14 	bl	8000afc <NVIC_Init>
}
 80036d4:	bf00      	nop
 80036d6:	3708      	adds	r7, #8
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <USART3_Configuration>:

void USART3_Configuration(void)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
        - Un Bit de stop
        - Sin paridad
        - COntrol de flujo por hardware deshabilitado (RTS and CTS signals)
        - Recepcion y transmision habilitadas
	 */
	USART_InitStructure.USART_BaudRate = 9600;
 80036e2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80036e6:	603b      	str	r3, [r7, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80036e8:	2300      	movs	r3, #0
 80036ea:	80bb      	strh	r3, [r7, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80036ec:	2300      	movs	r3, #0
 80036ee:	80fb      	strh	r3, [r7, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 80036f0:	2300      	movs	r3, #0
 80036f2:	813b      	strh	r3, [r7, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80036f4:	2300      	movs	r3, #0
 80036f6:	81bb      	strh	r3, [r7, #12]

	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80036f8:	230c      	movs	r3, #12
 80036fa:	817b      	strh	r3, [r7, #10]

	USART_Init(USART3, &USART_InitStructure);
 80036fc:	463b      	mov	r3, r7
 80036fe:	4619      	mov	r1, r3
 8003700:	4805      	ldr	r0, [pc, #20]	; (8003718 <USART3_Configuration+0x3c>)
 8003702:	f7fe fc8d 	bl	8002020 <USART_Init>

	USART_Cmd(USART3, ENABLE);
 8003706:	2101      	movs	r1, #1
 8003708:	4803      	ldr	r0, [pc, #12]	; (8003718 <USART3_Configuration+0x3c>)
 800370a:	f7fe fd43 	bl	8002194 <USART_Cmd>
}
 800370e:	bf00      	nop
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	40004800 	.word	0x40004800

0800371c <USART3_IRQHandler>:

void USART3_IRQHandler(void) {
 800371c:	b580      	push	{r7, lr}
 800371e:	af00      	add	r7, sp, #0
	//Check if interrupt was because data is received
	if (USART_GetITStatus(USART3, USART_IT_RXNE)) {
 8003720:	f240 5125 	movw	r1, #1317	; 0x525
 8003724:	480f      	ldr	r0, [pc, #60]	; (8003764 <USART3_IRQHandler+0x48>)
 8003726:	f7fe fd9d 	bl	8002264 <USART_GetITStatus>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d016      	beq.n	800375e <USART3_IRQHandler+0x42>
		//Do your stuff here

		cultivo.flag.control_activo = (cultivo.flag.control_activo)?0:1;
 8003730:	4b0d      	ldr	r3, [pc, #52]	; (8003768 <USART3_IRQHandler+0x4c>)
 8003732:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b00      	cmp	r3, #0
 800373e:	bf0c      	ite	eq
 8003740:	2301      	moveq	r3, #1
 8003742:	2300      	movne	r3, #0
 8003744:	b2d9      	uxtb	r1, r3
 8003746:	4a08      	ldr	r2, [pc, #32]	; (8003768 <USART3_IRQHandler+0x4c>)
 8003748:	f892 306c 	ldrb.w	r3, [r2, #108]	; 0x6c
 800374c:	f361 0300 	bfi	r3, r1, #0, #1
 8003750:	f882 306c 	strb.w	r3, [r2, #108]	; 0x6c

		//Clear interrupt flag
		USART_ClearITPendingBit(USART3, USART_IT_RXNE);
 8003754:	f240 5125 	movw	r1, #1317	; 0x525
 8003758:	4802      	ldr	r0, [pc, #8]	; (8003764 <USART3_IRQHandler+0x48>)
 800375a:	f7fe fdde 	bl	800231a <USART_ClearITPendingBit>
	}
}
 800375e:	bf00      	nop
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	40004800 	.word	0x40004800
 8003768:	200000ec 	.word	0x200000ec

0800376c <TM_RTC_Init>:
uint8_t TM_RTC_Months[2][12] = {
		{31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31},	/* Not leap year */
		{31, 29, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31}	/* Leap year */
};

uint32_t TM_RTC_Init(TM_RTC_ClockSource_t source) {
 800376c:	b580      	push	{r7, lr}
 800376e:	b088      	sub	sp, #32
 8003770:	af00      	add	r7, sp, #0
 8003772:	4603      	mov	r3, r0
 8003774:	71fb      	strb	r3, [r7, #7]
	uint32_t status;
	uint8_t stat = 1;
 8003776:	2301      	movs	r3, #1
 8003778:	77fb      	strb	r3, [r7, #31]
	TM_RTC_t datatime;

	/* Enable PWR peripheral clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);
 800377a:	2101      	movs	r1, #1
 800377c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003780:	f7fd fed2 	bl	8001528 <RCC_APB1PeriphClockCmd>

	/* Allow access to BKP Domain */
	PWR_BackupAccessCmd(ENABLE);
 8003784:	2001      	movs	r0, #1
 8003786:	f7fd fd87 	bl	8001298 <PWR_BackupAccessCmd>

	/* Get RTC status */
	status = RTC_ReadBackupRegister(RTC_STATUS_REG);
 800378a:	2013      	movs	r0, #19
 800378c:	f7fe fa7a 	bl	8001c84 <RTC_ReadBackupRegister>
 8003790:	61b8      	str	r0, [r7, #24]

	if (status == RTC_STATUS_TIME_OK) {
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	f244 3221 	movw	r2, #17185	; 0x4321
 8003798:	4293      	cmp	r3, r2
 800379a:	d120      	bne.n	80037de <TM_RTC_Init+0x72>
		TM_RTC_Status = RTC_STATUS_TIME_OK;
 800379c:	4b39      	ldr	r3, [pc, #228]	; (8003884 <TM_RTC_Init+0x118>)
 800379e:	f244 3221 	movw	r2, #17185	; 0x4321
 80037a2:	601a      	str	r2, [r3, #0]

		/* Start internal clock if we choose internal clock */
		if (source == TM_RTC_ClockSource_Internal) {
 80037a4:	79fb      	ldrb	r3, [r7, #7]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d102      	bne.n	80037b0 <TM_RTC_Init+0x44>
			TM_RTC_Config(TM_RTC_ClockSource_Internal);
 80037aa:	2000      	movs	r0, #0
 80037ac:	f000 fa00 	bl	8003bb0 <TM_RTC_Config>
		}

		/* Disable write protection */
		RTC_WriteProtectionCmd(DISABLE);
 80037b0:	2000      	movs	r0, #0
 80037b2:	f7fd ff6f 	bl	8001694 <RTC_WriteProtectionCmd>

		/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
		RTC_WaitForSynchro();
 80037b6:	f7fd ffd1 	bl	800175c <RTC_WaitForSynchro>

		/* Enable write protection */
		RTC_WriteProtectionCmd(ENABLE);
 80037ba:	2001      	movs	r0, #1
 80037bc:	f7fd ff6a 	bl	8001694 <RTC_WriteProtectionCmd>

		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 80037c0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80037c4:	f7fe fae8 	bl	8001d98 <RTC_ClearITPendingBit>
		EXTI->PR = 0x00400000;
 80037c8:	4b2f      	ldr	r3, [pc, #188]	; (8003888 <TM_RTC_Init+0x11c>)
 80037ca:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80037ce:	615a      	str	r2, [r3, #20]

		/* Get date and time */
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN);
 80037d0:	f107 0308 	add.w	r3, r7, #8
 80037d4:	2100      	movs	r1, #0
 80037d6:	4618      	mov	r0, r3
 80037d8:	f000 f99a 	bl	8003b10 <TM_RTC_GetDateTime>
 80037dc:	e046      	b.n	800386c <TM_RTC_Init+0x100>
	} else if (status == RTC_STATUS_INIT_OK) {
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	f241 2234 	movw	r2, #4660	; 0x1234
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d120      	bne.n	800382a <TM_RTC_Init+0xbe>
		TM_RTC_Status = RTC_STATUS_INIT_OK;
 80037e8:	4b26      	ldr	r3, [pc, #152]	; (8003884 <TM_RTC_Init+0x118>)
 80037ea:	f241 2234 	movw	r2, #4660	; 0x1234
 80037ee:	601a      	str	r2, [r3, #0]

		/* Start internal clock if we choose internal clock */
		if (source == TM_RTC_ClockSource_Internal) {
 80037f0:	79fb      	ldrb	r3, [r7, #7]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d102      	bne.n	80037fc <TM_RTC_Init+0x90>
			TM_RTC_Config(TM_RTC_ClockSource_Internal);
 80037f6:	2000      	movs	r0, #0
 80037f8:	f000 f9da 	bl	8003bb0 <TM_RTC_Config>
		}

		/* Disable write protection */
		RTC_WriteProtectionCmd(DISABLE);
 80037fc:	2000      	movs	r0, #0
 80037fe:	f7fd ff49 	bl	8001694 <RTC_WriteProtectionCmd>

		/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
		RTC_WaitForSynchro();
 8003802:	f7fd ffab 	bl	800175c <RTC_WaitForSynchro>

		/* Enable write protection */
		RTC_WriteProtectionCmd(ENABLE);
 8003806:	2001      	movs	r0, #1
 8003808:	f7fd ff44 	bl	8001694 <RTC_WriteProtectionCmd>

		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 800380c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003810:	f7fe fac2 	bl	8001d98 <RTC_ClearITPendingBit>
		EXTI->PR = 0x00400000;
 8003814:	4b1c      	ldr	r3, [pc, #112]	; (8003888 <TM_RTC_Init+0x11c>)
 8003816:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800381a:	615a      	str	r2, [r3, #20]

		/* Get date and time */
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN);
 800381c:	f107 0308 	add.w	r3, r7, #8
 8003820:	2100      	movs	r1, #0
 8003822:	4618      	mov	r0, r3
 8003824:	f000 f974 	bl	8003b10 <TM_RTC_GetDateTime>
 8003828:	e020      	b.n	800386c <TM_RTC_Init+0x100>
	} else {
		TM_RTC_Status = RTC_STATUS_ZERO;
 800382a:	4b16      	ldr	r3, [pc, #88]	; (8003884 <TM_RTC_Init+0x118>)
 800382c:	2200      	movs	r2, #0
 800382e:	601a      	str	r2, [r3, #0]
		/* Return status = 0 -> RTC Never initialized before */
		stat = RTC_STATUS_ZERO;
 8003830:	2300      	movs	r3, #0
 8003832:	77fb      	strb	r3, [r7, #31]
		/* Config RTC */
		TM_RTC_Config(source);
 8003834:	79fb      	ldrb	r3, [r7, #7]
 8003836:	4618      	mov	r0, r3
 8003838:	f000 f9ba 	bl	8003bb0 <TM_RTC_Config>

		/* Set date and time */
		datatime.date = 24;    //Dia de la semana
 800383c:	2318      	movs	r3, #24
 800383e:	73fb      	strb	r3, [r7, #15]
		datatime.month = 9;
 8003840:	2309      	movs	r3, #9
 8003842:	743b      	strb	r3, [r7, #16]
		datatime.year = 18;
 8003844:	2312      	movs	r3, #18
 8003846:	747b      	strb	r3, [r7, #17]
		datatime.hours = 10;
 8003848:	230a      	movs	r3, #10
 800384a:	737b      	strb	r3, [r7, #13]
		datatime.minutes = 47;
 800384c:	232f      	movs	r3, #47	; 0x2f
 800384e:	733b      	strb	r3, [r7, #12]
		datatime.seconds = 0;
 8003850:	2300      	movs	r3, #0
 8003852:	723b      	strb	r3, [r7, #8]
		datatime.day = 1;      //1: Lunes
 8003854:	2301      	movs	r3, #1
 8003856:	73bb      	strb	r3, [r7, #14]

		/* Set date and time */
		TM_RTC_SetDateTime(&datatime, TM_RTC_Format_BIN);
 8003858:	f107 0308 	add.w	r3, r7, #8
 800385c:	2100      	movs	r1, #0
 800385e:	4618      	mov	r0, r3
 8003860:	f000 f814 	bl	800388c <TM_RTC_SetDateTime>

		/* Initialized OK */
		TM_RTC_Status = RTC_STATUS_INIT_OK;
 8003864:	4b07      	ldr	r3, [pc, #28]	; (8003884 <TM_RTC_Init+0x118>)
 8003866:	f241 2234 	movw	r2, #4660	; 0x1234
 800386a:	601a      	str	r2, [r3, #0]
	}
	/* If first time initialized */
	if (stat == RTC_STATUS_ZERO) {
 800386c:	7ffb      	ldrb	r3, [r7, #31]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d101      	bne.n	8003876 <TM_RTC_Init+0x10a>
		return 0;
 8003872:	2300      	movs	r3, #0
 8003874:	e001      	b.n	800387a <TM_RTC_Init+0x10e>
	}
	return TM_RTC_Status;
 8003876:	4b03      	ldr	r3, [pc, #12]	; (8003884 <TM_RTC_Init+0x118>)
 8003878:	681b      	ldr	r3, [r3, #0]
}
 800387a:	4618      	mov	r0, r3
 800387c:	3720      	adds	r7, #32
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	200000c8 	.word	0x200000c8
 8003888:	40013c00 	.word	0x40013c00

0800388c <TM_RTC_SetDateTime>:

TM_RTC_Result_t TM_RTC_SetDateTime(TM_RTC_t* data, TM_RTC_Format_t format) {
 800388c:	b590      	push	{r4, r7, lr}
 800388e:	b087      	sub	sp, #28
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	460b      	mov	r3, r1
 8003896:	70fb      	strb	r3, [r7, #3]
	TM_RTC_t tmp;

	/* Check date and time validation */
	if (format == TM_RTC_Format_BCD) {
 8003898:	78fb      	ldrb	r3, [r7, #3]
 800389a:	2b01      	cmp	r3, #1
 800389c:	d177      	bne.n	800398e <TM_RTC_SetDateTime+0x102>
		tmp.date = RTC_BCD2BIN(data->date);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	79db      	ldrb	r3, [r3, #7]
 80038a2:	091b      	lsrs	r3, r3, #4
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	461a      	mov	r2, r3
 80038a8:	0092      	lsls	r2, r2, #2
 80038aa:	4413      	add	r3, r2
 80038ac:	005b      	lsls	r3, r3, #1
 80038ae:	b2da      	uxtb	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	79db      	ldrb	r3, [r3, #7]
 80038b4:	f003 030f 	and.w	r3, r3, #15
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	4413      	add	r3, r2
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	73fb      	strb	r3, [r7, #15]
		tmp.month = RTC_BCD2BIN(data->month);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	7a1b      	ldrb	r3, [r3, #8]
 80038c4:	091b      	lsrs	r3, r3, #4
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	461a      	mov	r2, r3
 80038ca:	0092      	lsls	r2, r2, #2
 80038cc:	4413      	add	r3, r2
 80038ce:	005b      	lsls	r3, r3, #1
 80038d0:	b2da      	uxtb	r2, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	7a1b      	ldrb	r3, [r3, #8]
 80038d6:	f003 030f 	and.w	r3, r3, #15
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	4413      	add	r3, r2
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	743b      	strb	r3, [r7, #16]
		tmp.year = RTC_BCD2BIN(data->year);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	7a5b      	ldrb	r3, [r3, #9]
 80038e6:	091b      	lsrs	r3, r3, #4
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	461a      	mov	r2, r3
 80038ec:	0092      	lsls	r2, r2, #2
 80038ee:	4413      	add	r3, r2
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	b2da      	uxtb	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	7a5b      	ldrb	r3, [r3, #9]
 80038f8:	f003 030f 	and.w	r3, r3, #15
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	4413      	add	r3, r2
 8003900:	b2db      	uxtb	r3, r3
 8003902:	747b      	strb	r3, [r7, #17]
		tmp.hours = RTC_BCD2BIN(data->hours);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	795b      	ldrb	r3, [r3, #5]
 8003908:	091b      	lsrs	r3, r3, #4
 800390a:	b2db      	uxtb	r3, r3
 800390c:	461a      	mov	r2, r3
 800390e:	0092      	lsls	r2, r2, #2
 8003910:	4413      	add	r3, r2
 8003912:	005b      	lsls	r3, r3, #1
 8003914:	b2da      	uxtb	r2, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	795b      	ldrb	r3, [r3, #5]
 800391a:	f003 030f 	and.w	r3, r3, #15
 800391e:	b2db      	uxtb	r3, r3
 8003920:	4413      	add	r3, r2
 8003922:	b2db      	uxtb	r3, r3
 8003924:	737b      	strb	r3, [r7, #13]
		tmp.minutes = RTC_BCD2BIN(data->minutes);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	791b      	ldrb	r3, [r3, #4]
 800392a:	091b      	lsrs	r3, r3, #4
 800392c:	b2db      	uxtb	r3, r3
 800392e:	461a      	mov	r2, r3
 8003930:	0092      	lsls	r2, r2, #2
 8003932:	4413      	add	r3, r2
 8003934:	005b      	lsls	r3, r3, #1
 8003936:	b2da      	uxtb	r2, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	791b      	ldrb	r3, [r3, #4]
 800393c:	f003 030f 	and.w	r3, r3, #15
 8003940:	b2db      	uxtb	r3, r3
 8003942:	4413      	add	r3, r2
 8003944:	b2db      	uxtb	r3, r3
 8003946:	733b      	strb	r3, [r7, #12]
		tmp.seconds = RTC_BCD2BIN(data->seconds);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	091b      	lsrs	r3, r3, #4
 800394e:	b2db      	uxtb	r3, r3
 8003950:	461a      	mov	r2, r3
 8003952:	0092      	lsls	r2, r2, #2
 8003954:	4413      	add	r3, r2
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	b2da      	uxtb	r2, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	f003 030f 	and.w	r3, r3, #15
 8003962:	b2db      	uxtb	r3, r3
 8003964:	4413      	add	r3, r2
 8003966:	b2db      	uxtb	r3, r3
 8003968:	723b      	strb	r3, [r7, #8]
		tmp.day = RTC_BCD2BIN(data->day);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	799b      	ldrb	r3, [r3, #6]
 800396e:	091b      	lsrs	r3, r3, #4
 8003970:	b2db      	uxtb	r3, r3
 8003972:	461a      	mov	r2, r3
 8003974:	0092      	lsls	r2, r2, #2
 8003976:	4413      	add	r3, r2
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	b2da      	uxtb	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	799b      	ldrb	r3, [r3, #6]
 8003980:	f003 030f 	and.w	r3, r3, #15
 8003984:	b2db      	uxtb	r3, r3
 8003986:	4413      	add	r3, r2
 8003988:	b2db      	uxtb	r3, r3
 800398a:	73bb      	strb	r3, [r7, #14]
 800398c:	e014      	b.n	80039b8 <TM_RTC_SetDateTime+0x12c>
	} else {
		tmp.date = data->date;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	79db      	ldrb	r3, [r3, #7]
 8003992:	73fb      	strb	r3, [r7, #15]
		tmp.month = data->month;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	7a1b      	ldrb	r3, [r3, #8]
 8003998:	743b      	strb	r3, [r7, #16]
		tmp.year = data->year;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	7a5b      	ldrb	r3, [r3, #9]
 800399e:	747b      	strb	r3, [r7, #17]
		tmp.hours = data->hours;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	795b      	ldrb	r3, [r3, #5]
 80039a4:	737b      	strb	r3, [r7, #13]
		tmp.minutes = data->minutes;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	791b      	ldrb	r3, [r3, #4]
 80039aa:	733b      	strb	r3, [r7, #12]
		tmp.seconds = data->seconds;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	723b      	strb	r3, [r7, #8]
		tmp.day = data->day;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	799b      	ldrb	r3, [r3, #6]
 80039b6:	73bb      	strb	r3, [r7, #14]
	}

	/* Check year and month */
	if (
			tmp.year > 99 ||
 80039b8:	7c7b      	ldrb	r3, [r7, #17]
	if (
 80039ba:	2b63      	cmp	r3, #99	; 0x63
 80039bc:	d84b      	bhi.n	8003a56 <TM_RTC_SetDateTime+0x1ca>
			tmp.month == 0 ||
 80039be:	7c3b      	ldrb	r3, [r7, #16]
			tmp.year > 99 ||
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d048      	beq.n	8003a56 <TM_RTC_SetDateTime+0x1ca>
			tmp.month > 12 ||
 80039c4:	7c3b      	ldrb	r3, [r7, #16]
			tmp.month == 0 ||
 80039c6:	2b0c      	cmp	r3, #12
 80039c8:	d845      	bhi.n	8003a56 <TM_RTC_SetDateTime+0x1ca>
			tmp.date == 0 ||
 80039ca:	7bfb      	ldrb	r3, [r7, #15]
			tmp.month > 12 ||
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d042      	beq.n	8003a56 <TM_RTC_SetDateTime+0x1ca>
			tmp.date > TM_RTC_Months[RTC_LEAP_YEAR(2000 + tmp.year) ? 1 : 0][tmp.month - 1] ||
 80039d0:	7bf9      	ldrb	r1, [r7, #15]
 80039d2:	7c7b      	ldrb	r3, [r7, #17]
 80039d4:	f003 0303 	and.w	r3, r3, #3
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d10e      	bne.n	80039fa <TM_RTC_SetDateTime+0x16e>
 80039dc:	7c7b      	ldrb	r3, [r7, #17]
 80039de:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 80039e2:	4b45      	ldr	r3, [pc, #276]	; (8003af8 <TM_RTC_SetDateTime+0x26c>)
 80039e4:	fb83 0302 	smull	r0, r3, r3, r2
 80039e8:	1158      	asrs	r0, r3, #5
 80039ea:	17d3      	asrs	r3, r2, #31
 80039ec:	1ac3      	subs	r3, r0, r3
 80039ee:	2064      	movs	r0, #100	; 0x64
 80039f0:	fb00 f303 	mul.w	r3, r0, r3
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10f      	bne.n	8003a1a <TM_RTC_SetDateTime+0x18e>
 80039fa:	7c7b      	ldrb	r3, [r7, #17]
 80039fc:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 8003a00:	4b3d      	ldr	r3, [pc, #244]	; (8003af8 <TM_RTC_SetDateTime+0x26c>)
 8003a02:	fb83 0302 	smull	r0, r3, r3, r2
 8003a06:	11d8      	asrs	r0, r3, #7
 8003a08:	17d3      	asrs	r3, r2, #31
 8003a0a:	1ac3      	subs	r3, r0, r3
 8003a0c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8003a10:	fb00 f303 	mul.w	r3, r0, r3
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d101      	bne.n	8003a1e <TM_RTC_SetDateTime+0x192>
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	e000      	b.n	8003a20 <TM_RTC_SetDateTime+0x194>
 8003a1e:	2200      	movs	r2, #0
 8003a20:	7c3b      	ldrb	r3, [r7, #16]
 8003a22:	1e58      	subs	r0, r3, #1
 8003a24:	4c35      	ldr	r4, [pc, #212]	; (8003afc <TM_RTC_SetDateTime+0x270>)
 8003a26:	4613      	mov	r3, r2
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	4413      	add	r3, r2
 8003a2c:	009b      	lsls	r3, r3, #2
 8003a2e:	4423      	add	r3, r4
 8003a30:	4403      	add	r3, r0
 8003a32:	781b      	ldrb	r3, [r3, #0]
			tmp.date == 0 ||
 8003a34:	4299      	cmp	r1, r3
 8003a36:	d80e      	bhi.n	8003a56 <TM_RTC_SetDateTime+0x1ca>
			tmp.hours > 23 ||
 8003a38:	7b7b      	ldrb	r3, [r7, #13]
			tmp.date > TM_RTC_Months[RTC_LEAP_YEAR(2000 + tmp.year) ? 1 : 0][tmp.month - 1] ||
 8003a3a:	2b17      	cmp	r3, #23
 8003a3c:	d80b      	bhi.n	8003a56 <TM_RTC_SetDateTime+0x1ca>
			tmp.minutes > 59 ||
 8003a3e:	7b3b      	ldrb	r3, [r7, #12]
			tmp.hours > 23 ||
 8003a40:	2b3b      	cmp	r3, #59	; 0x3b
 8003a42:	d808      	bhi.n	8003a56 <TM_RTC_SetDateTime+0x1ca>
			tmp.seconds > 59 ||
 8003a44:	7a3b      	ldrb	r3, [r7, #8]
			tmp.minutes > 59 ||
 8003a46:	2b3b      	cmp	r3, #59	; 0x3b
 8003a48:	d805      	bhi.n	8003a56 <TM_RTC_SetDateTime+0x1ca>
			tmp.day == 0 ||
 8003a4a:	7bbb      	ldrb	r3, [r7, #14]
			tmp.seconds > 59 ||
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d002      	beq.n	8003a56 <TM_RTC_SetDateTime+0x1ca>
			tmp.day > 7
 8003a50:	7bbb      	ldrb	r3, [r7, #14]
			tmp.day == 0 ||
 8003a52:	2b07      	cmp	r3, #7
 8003a54:	d901      	bls.n	8003a5a <TM_RTC_SetDateTime+0x1ce>
	) {
		/* Invalid date */
		return TM_RTC_Result_Error; 
 8003a56:	2301      	movs	r3, #1
 8003a58:	e04a      	b.n	8003af0 <TM_RTC_SetDateTime+0x264>
	}

	/* Fill time */
	RTC_TimeStruct.RTC_Hours = data->hours;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	795a      	ldrb	r2, [r3, #5]
 8003a5e:	4b28      	ldr	r3, [pc, #160]	; (8003b00 <TM_RTC_SetDateTime+0x274>)
 8003a60:	701a      	strb	r2, [r3, #0]
	RTC_TimeStruct.RTC_Minutes = data->minutes;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	791a      	ldrb	r2, [r3, #4]
 8003a66:	4b26      	ldr	r3, [pc, #152]	; (8003b00 <TM_RTC_SetDateTime+0x274>)
 8003a68:	705a      	strb	r2, [r3, #1]
	RTC_TimeStruct.RTC_Seconds = data->seconds;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	781a      	ldrb	r2, [r3, #0]
 8003a6e:	4b24      	ldr	r3, [pc, #144]	; (8003b00 <TM_RTC_SetDateTime+0x274>)
 8003a70:	709a      	strb	r2, [r3, #2]
	/* Fill date */
	RTC_DateStruct.RTC_Date = data->date;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	79da      	ldrb	r2, [r3, #7]
 8003a76:	4b23      	ldr	r3, [pc, #140]	; (8003b04 <TM_RTC_SetDateTime+0x278>)
 8003a78:	709a      	strb	r2, [r3, #2]
	RTC_DateStruct.RTC_Month = data->month;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	7a1a      	ldrb	r2, [r3, #8]
 8003a7e:	4b21      	ldr	r3, [pc, #132]	; (8003b04 <TM_RTC_SetDateTime+0x278>)
 8003a80:	705a      	strb	r2, [r3, #1]
	RTC_DateStruct.RTC_Year = data->year;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	7a5a      	ldrb	r2, [r3, #9]
 8003a86:	4b1f      	ldr	r3, [pc, #124]	; (8003b04 <TM_RTC_SetDateTime+0x278>)
 8003a88:	70da      	strb	r2, [r3, #3]
	RTC_DateStruct.RTC_WeekDay = data->day;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	799a      	ldrb	r2, [r3, #6]
 8003a8e:	4b1d      	ldr	r3, [pc, #116]	; (8003b04 <TM_RTC_SetDateTime+0x278>)
 8003a90:	701a      	strb	r2, [r3, #0]

	/* Set the RTC time base to 1s and hours format to 24h */
	RTC_InitStruct.RTC_HourFormat = RTC_HourFormat_24;
 8003a92:	4b1d      	ldr	r3, [pc, #116]	; (8003b08 <TM_RTC_SetDateTime+0x27c>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	601a      	str	r2, [r3, #0]
	RTC_InitStruct.RTC_AsynchPrediv = RTC_ASYNC_PREDIV;
 8003a98:	4b1b      	ldr	r3, [pc, #108]	; (8003b08 <TM_RTC_SetDateTime+0x27c>)
 8003a9a:	221f      	movs	r2, #31
 8003a9c:	605a      	str	r2, [r3, #4]
	RTC_InitStruct.RTC_SynchPrediv = RTC_SYNC_PREDIV;
 8003a9e:	4b1a      	ldr	r3, [pc, #104]	; (8003b08 <TM_RTC_SetDateTime+0x27c>)
 8003aa0:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8003aa4:	609a      	str	r2, [r3, #8]
	RTC_Init(&RTC_InitStruct);
 8003aa6:	4818      	ldr	r0, [pc, #96]	; (8003b08 <TM_RTC_SetDateTime+0x27c>)
 8003aa8:	f7fd fdb8 	bl	800161c <RTC_Init>

	/* Set time */
	if (format == TM_RTC_Format_BCD) {
 8003aac:	78fb      	ldrb	r3, [r7, #3]
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d104      	bne.n	8003abc <TM_RTC_SetDateTime+0x230>
		RTC_SetTime(RTC_Format_BCD, &RTC_TimeStruct);
 8003ab2:	4913      	ldr	r1, [pc, #76]	; (8003b00 <TM_RTC_SetDateTime+0x274>)
 8003ab4:	2001      	movs	r0, #1
 8003ab6:	f7fd fe8d 	bl	80017d4 <RTC_SetTime>
 8003aba:	e003      	b.n	8003ac4 <TM_RTC_SetDateTime+0x238>
	} else {
		RTC_SetTime(RTC_Format_BIN, &RTC_TimeStruct);
 8003abc:	4910      	ldr	r1, [pc, #64]	; (8003b00 <TM_RTC_SetDateTime+0x274>)
 8003abe:	2000      	movs	r0, #0
 8003ac0:	f7fd fe88 	bl	80017d4 <RTC_SetTime>
	}

	/* Set date */
	if (format == TM_RTC_Format_BCD) {
 8003ac4:	78fb      	ldrb	r3, [r7, #3]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d104      	bne.n	8003ad4 <TM_RTC_SetDateTime+0x248>
		RTC_SetDate(RTC_Format_BCD, &RTC_DateStruct);
 8003aca:	490e      	ldr	r1, [pc, #56]	; (8003b04 <TM_RTC_SetDateTime+0x278>)
 8003acc:	2001      	movs	r0, #1
 8003ace:	f7fd ff5d 	bl	800198c <RTC_SetDate>
 8003ad2:	e003      	b.n	8003adc <TM_RTC_SetDateTime+0x250>
	} else {
		RTC_SetDate(RTC_Format_BIN, &RTC_DateStruct);
 8003ad4:	490b      	ldr	r1, [pc, #44]	; (8003b04 <TM_RTC_SetDateTime+0x278>)
 8003ad6:	2000      	movs	r0, #0
 8003ad8:	f7fd ff58 	bl	800198c <RTC_SetDate>
	}	

	if (TM_RTC_Status != RTC_STATUS_ZERO) {
 8003adc:	4b0b      	ldr	r3, [pc, #44]	; (8003b0c <TM_RTC_SetDateTime+0x280>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d004      	beq.n	8003aee <TM_RTC_SetDateTime+0x262>
		/* Write backup registers */
		RTC_WriteBackupRegister(RTC_STATUS_REG, RTC_STATUS_TIME_OK);
 8003ae4:	f244 3121 	movw	r1, #17185	; 0x4321
 8003ae8:	2013      	movs	r0, #19
 8003aea:	f7fe f8b1 	bl	8001c50 <RTC_WriteBackupRegister>
	}

	/* Return OK */
	return TM_RTC_Result_Ok;
 8003aee:	2300      	movs	r3, #0
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	371c      	adds	r7, #28
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd90      	pop	{r4, r7, pc}
 8003af8:	51eb851f 	.word	0x51eb851f
 8003afc:	20000010 	.word	0x20000010
 8003b00:	20000200 	.word	0x20000200
 8003b04:	20000210 	.word	0x20000210
 8003b08:	20000204 	.word	0x20000204
 8003b0c:	200000c8 	.word	0x200000c8

08003b10 <TM_RTC_GetDateTime>:

	/* Return status from set date time function */
	return TM_RTC_SetDateTime(&tmp, TM_RTC_Format_BIN);
}

void TM_RTC_GetDateTime(TM_RTC_t* data, TM_RTC_Format_t format) {
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	460b      	mov	r3, r1
 8003b1a:	70fb      	strb	r3, [r7, #3]
	uint32_t unix;

	/* Get time */
	if (format == TM_RTC_Format_BIN) {
 8003b1c:	78fb      	ldrb	r3, [r7, #3]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d104      	bne.n	8003b2c <TM_RTC_GetDateTime+0x1c>
		RTC_GetTime(RTC_Format_BIN, &RTC_TimeStruct);
 8003b22:	4920      	ldr	r1, [pc, #128]	; (8003ba4 <TM_RTC_GetDateTime+0x94>)
 8003b24:	2000      	movs	r0, #0
 8003b26:	f7fd fedf 	bl	80018e8 <RTC_GetTime>
 8003b2a:	e003      	b.n	8003b34 <TM_RTC_GetDateTime+0x24>
	} else {
		RTC_GetTime(RTC_Format_BCD, &RTC_TimeStruct);
 8003b2c:	491d      	ldr	r1, [pc, #116]	; (8003ba4 <TM_RTC_GetDateTime+0x94>)
 8003b2e:	2001      	movs	r0, #1
 8003b30:	f7fd feda 	bl	80018e8 <RTC_GetTime>
	}

	/* Format hours */
	data->hours = RTC_TimeStruct.RTC_Hours;
 8003b34:	4b1b      	ldr	r3, [pc, #108]	; (8003ba4 <TM_RTC_GetDateTime+0x94>)
 8003b36:	781a      	ldrb	r2, [r3, #0]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	715a      	strb	r2, [r3, #5]
	data->minutes = RTC_TimeStruct.RTC_Minutes;
 8003b3c:	4b19      	ldr	r3, [pc, #100]	; (8003ba4 <TM_RTC_GetDateTime+0x94>)
 8003b3e:	785a      	ldrb	r2, [r3, #1]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	711a      	strb	r2, [r3, #4]
	data->seconds = RTC_TimeStruct.RTC_Seconds;
 8003b44:	4b17      	ldr	r3, [pc, #92]	; (8003ba4 <TM_RTC_GetDateTime+0x94>)
 8003b46:	789a      	ldrb	r2, [r3, #2]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	701a      	strb	r2, [r3, #0]

	/* Get subseconds */
	data->subseconds = RTC->SSR;
 8003b4c:	4b16      	ldr	r3, [pc, #88]	; (8003ba8 <TM_RTC_GetDateTime+0x98>)
 8003b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b50:	b29a      	uxth	r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	805a      	strh	r2, [r3, #2]

	/* Get date */
	if (format == TM_RTC_Format_BIN) {
 8003b56:	78fb      	ldrb	r3, [r7, #3]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d104      	bne.n	8003b66 <TM_RTC_GetDateTime+0x56>
		RTC_GetDate(RTC_Format_BIN, &RTC_DateStruct);
 8003b5c:	4913      	ldr	r1, [pc, #76]	; (8003bac <TM_RTC_GetDateTime+0x9c>)
 8003b5e:	2000      	movs	r0, #0
 8003b60:	f7fd ffa4 	bl	8001aac <RTC_GetDate>
 8003b64:	e003      	b.n	8003b6e <TM_RTC_GetDateTime+0x5e>
	} else {
		RTC_GetDate(RTC_Format_BCD, &RTC_DateStruct);
 8003b66:	4911      	ldr	r1, [pc, #68]	; (8003bac <TM_RTC_GetDateTime+0x9c>)
 8003b68:	2001      	movs	r0, #1
 8003b6a:	f7fd ff9f 	bl	8001aac <RTC_GetDate>
	}

	/* Format date */
	data->year = RTC_DateStruct.RTC_Year;
 8003b6e:	4b0f      	ldr	r3, [pc, #60]	; (8003bac <TM_RTC_GetDateTime+0x9c>)
 8003b70:	78da      	ldrb	r2, [r3, #3]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	725a      	strb	r2, [r3, #9]
	data->month = RTC_DateStruct.RTC_Month;
 8003b76:	4b0d      	ldr	r3, [pc, #52]	; (8003bac <TM_RTC_GetDateTime+0x9c>)
 8003b78:	785a      	ldrb	r2, [r3, #1]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	721a      	strb	r2, [r3, #8]
	data->date = RTC_DateStruct.RTC_Date;
 8003b7e:	4b0b      	ldr	r3, [pc, #44]	; (8003bac <TM_RTC_GetDateTime+0x9c>)
 8003b80:	789a      	ldrb	r2, [r3, #2]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	71da      	strb	r2, [r3, #7]
	data->day = RTC_DateStruct.RTC_WeekDay;
 8003b86:	4b09      	ldr	r3, [pc, #36]	; (8003bac <TM_RTC_GetDateTime+0x9c>)
 8003b88:	781a      	ldrb	r2, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	719a      	strb	r2, [r3, #6]

	/* Calculate unix offset */
	unix = TM_RTC_GetUnixTimeStamp(data);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 f8ec 	bl	8003d6c <TM_RTC_GetUnixTimeStamp>
 8003b94:	60f8      	str	r0, [r7, #12]
	data->unix = unix;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	68fa      	ldr	r2, [r7, #12]
 8003b9a:	60da      	str	r2, [r3, #12]
}
 8003b9c:	bf00      	nop
 8003b9e:	3710      	adds	r7, #16
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	20000200 	.word	0x20000200
 8003ba8:	40002800 	.word	0x40002800
 8003bac:	20000210 	.word	0x20000210

08003bb0 <TM_RTC_Config>:
uint16_t TM_RTC_GetDaysInYear(uint8_t year) {
	/* Return days in year */
	return RTC_DAYS_IN_YEAR(2000 + year);
}

void TM_RTC_Config(TM_RTC_ClockSource_t source) {
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	71fb      	strb	r3, [r7, #7]
	if (source == TM_RTC_ClockSource_Internal) {
 8003bba:	79fb      	ldrb	r3, [r7, #7]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d10e      	bne.n	8003bde <TM_RTC_Config+0x2e>
		/* Enable the LSI OSC */
		RCC_LSICmd(ENABLE);
 8003bc0:	2001      	movs	r0, #1
 8003bc2:	f7fd fb9b 	bl	80012fc <RCC_LSICmd>

		/* Wait till LSI is ready */
		while (RCC_GetFlagStatus(RCC_FLAG_LSIRDY) == RESET);
 8003bc6:	bf00      	nop
 8003bc8:	2061      	movs	r0, #97	; 0x61
 8003bca:	f7fd fced 	bl	80015a8 <RCC_GetFlagStatus>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d0f9      	beq.n	8003bc8 <TM_RTC_Config+0x18>

		/* Select the RTC Clock Source */
		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSI);
 8003bd4:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003bd8:	f7fd fc48 	bl	800146c <RCC_RTCCLKConfig>
 8003bdc:	e010      	b.n	8003c00 <TM_RTC_Config+0x50>
	} else if (source == TM_RTC_ClockSource_External) {
 8003bde:	79fb      	ldrb	r3, [r7, #7]
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d10d      	bne.n	8003c00 <TM_RTC_Config+0x50>
		/* Enable the LSE OSC */
		RCC_LSEConfig(RCC_LSE_ON);
 8003be4:	2001      	movs	r0, #1
 8003be6:	f7fd fb67 	bl	80012b8 <RCC_LSEConfig>

		/* Wait till LSE is ready */ 
		while (RCC_GetFlagStatus(RCC_FLAG_LSERDY) == RESET);
 8003bea:	bf00      	nop
 8003bec:	2041      	movs	r0, #65	; 0x41
 8003bee:	f7fd fcdb 	bl	80015a8 <RCC_GetFlagStatus>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d0f9      	beq.n	8003bec <TM_RTC_Config+0x3c>

		/* Select the RTC Clock Source */
		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSE);
 8003bf8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003bfc:	f7fd fc36 	bl	800146c <RCC_RTCCLKConfig>
	}

	/* Enable the RTC Clock */
	RCC_RTCCLKCmd(ENABLE);
 8003c00:	2001      	movs	r0, #1
 8003c02:	f7fd fc61 	bl	80014c8 <RCC_RTCCLKCmd>

	/* Disable write protection */
	RTC_WriteProtectionCmd(DISABLE);
 8003c06:	2000      	movs	r0, #0
 8003c08:	f7fd fd44 	bl	8001694 <RTC_WriteProtectionCmd>

	/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
	RTC_WaitForSynchro();
 8003c0c:	f7fd fda6 	bl	800175c <RTC_WaitForSynchro>

	/* Enable write protection */
	RTC_WriteProtectionCmd(ENABLE);
 8003c10:	2001      	movs	r0, #1
 8003c12:	f7fd fd3f 	bl	8001694 <RTC_WriteProtectionCmd>

	/* Write status */
	RTC_WriteBackupRegister(RTC_STATUS_REG, RTC_STATUS_INIT_OK);
 8003c16:	f241 2134 	movw	r1, #4660	; 0x1234
 8003c1a:	2013      	movs	r0, #19
 8003c1c:	f7fe f818 	bl	8001c50 <RTC_WriteBackupRegister>
}
 8003c20:	bf00      	nop
 8003c22:	3708      	adds	r7, #8
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}

08003c28 <TM_RTC_Interrupts>:

void TM_RTC_Interrupts(TM_RTC_Int_t int_value) {
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b084      	sub	sp, #16
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	4603      	mov	r3, r0
 8003c30:	71fb      	strb	r3, [r7, #7]
	uint32_t int_val;

	/* Clear pending bit */
	EXTI->PR = 0x00400000;
 8003c32:	4b49      	ldr	r3, [pc, #292]	; (8003d58 <TM_RTC_Interrupts+0x130>)
 8003c34:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003c38:	615a      	str	r2, [r3, #20]

	/* Disable wakeup interrupt */
	RTC_WakeUpCmd(DISABLE);
 8003c3a:	2000      	movs	r0, #0
 8003c3c:	f7fd ffbe 	bl	8001bbc <RTC_WakeUpCmd>

	/* Disable RTC interrupt flag */
	RTC_ITConfig(RTC_IT_WUT, DISABLE);
 8003c40:	2100      	movs	r1, #0
 8003c42:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003c46:	f7fe f835 	bl	8001cb4 <RTC_ITConfig>

	/* NVIC init for RTC */
	NVIC_InitStruct.NVIC_IRQChannel = RTC_WKUP_IRQn;
 8003c4a:	4b44      	ldr	r3, [pc, #272]	; (8003d5c <TM_RTC_Interrupts+0x134>)
 8003c4c:	2203      	movs	r2, #3
 8003c4e:	701a      	strb	r2, [r3, #0]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = RTC_PRIORITY;
 8003c50:	4b42      	ldr	r3, [pc, #264]	; (8003d5c <TM_RTC_Interrupts+0x134>)
 8003c52:	2204      	movs	r2, #4
 8003c54:	705a      	strb	r2, [r3, #1]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = RTC_WAKEUP_SUBPRIORITY;
 8003c56:	4b41      	ldr	r3, [pc, #260]	; (8003d5c <TM_RTC_Interrupts+0x134>)
 8003c58:	2200      	movs	r2, #0
 8003c5a:	709a      	strb	r2, [r3, #2]
	NVIC_InitStruct.NVIC_IRQChannelCmd = DISABLE;
 8003c5c:	4b3f      	ldr	r3, [pc, #252]	; (8003d5c <TM_RTC_Interrupts+0x134>)
 8003c5e:	2200      	movs	r2, #0
 8003c60:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&NVIC_InitStruct); 
 8003c62:	483e      	ldr	r0, [pc, #248]	; (8003d5c <TM_RTC_Interrupts+0x134>)
 8003c64:	f7fc ff4a 	bl	8000afc <NVIC_Init>

	/* RTC connected to EXTI_Line22 */
	EXTI_InitStruct.EXTI_Line = EXTI_Line22;
 8003c68:	4b3d      	ldr	r3, [pc, #244]	; (8003d60 <TM_RTC_Interrupts+0x138>)
 8003c6a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003c6e:	601a      	str	r2, [r3, #0]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 8003c70:	4b3b      	ldr	r3, [pc, #236]	; (8003d60 <TM_RTC_Interrupts+0x138>)
 8003c72:	2200      	movs	r2, #0
 8003c74:	711a      	strb	r2, [r3, #4]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising;
 8003c76:	4b3a      	ldr	r3, [pc, #232]	; (8003d60 <TM_RTC_Interrupts+0x138>)
 8003c78:	2208      	movs	r2, #8
 8003c7a:	715a      	strb	r2, [r3, #5]
	EXTI_InitStruct.EXTI_LineCmd = DISABLE;
 8003c7c:	4b38      	ldr	r3, [pc, #224]	; (8003d60 <TM_RTC_Interrupts+0x138>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	719a      	strb	r2, [r3, #6]
	EXTI_Init(&EXTI_InitStruct);
 8003c82:	4837      	ldr	r0, [pc, #220]	; (8003d60 <TM_RTC_Interrupts+0x138>)
 8003c84:	f7fd f98c 	bl	8000fa0 <EXTI_Init>

	if (int_value != TM_RTC_Int_Disable) {
 8003c88:	79fb      	ldrb	r3, [r7, #7]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d05f      	beq.n	8003d4e <TM_RTC_Interrupts+0x126>
		/* Enable NVIC */
		NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8003c8e:	4b33      	ldr	r3, [pc, #204]	; (8003d5c <TM_RTC_Interrupts+0x134>)
 8003c90:	2201      	movs	r2, #1
 8003c92:	70da      	strb	r2, [r3, #3]
		NVIC_Init(&NVIC_InitStruct); 
 8003c94:	4831      	ldr	r0, [pc, #196]	; (8003d5c <TM_RTC_Interrupts+0x134>)
 8003c96:	f7fc ff31 	bl	8000afc <NVIC_Init>
		/* Enable EXT1 interrupt */
		EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 8003c9a:	4b31      	ldr	r3, [pc, #196]	; (8003d60 <TM_RTC_Interrupts+0x138>)
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	719a      	strb	r2, [r3, #6]
		EXTI_Init(&EXTI_InitStruct);
 8003ca0:	482f      	ldr	r0, [pc, #188]	; (8003d60 <TM_RTC_Interrupts+0x138>)
 8003ca2:	f7fd f97d 	bl	8000fa0 <EXTI_Init>

		/* First disable wake up command */
		RTC_WakeUpCmd(DISABLE);
 8003ca6:	2000      	movs	r0, #0
 8003ca8:	f7fd ff88 	bl	8001bbc <RTC_WakeUpCmd>

		if (int_value == TM_RTC_Int_60s) {
 8003cac:	79fb      	ldrb	r3, [r7, #7]
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d102      	bne.n	8003cb8 <TM_RTC_Interrupts+0x90>
			int_val = 0x3BFFF; 		/* 60 seconds = 60 * 4096 / 1 = 245760 */
 8003cb2:	4b2c      	ldr	r3, [pc, #176]	; (8003d64 <TM_RTC_Interrupts+0x13c>)
 8003cb4:	60fb      	str	r3, [r7, #12]
 8003cb6:	e03c      	b.n	8003d32 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_30s) {
 8003cb8:	79fb      	ldrb	r3, [r7, #7]
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d102      	bne.n	8003cc4 <TM_RTC_Interrupts+0x9c>
			int_val = 0x1DFFF;		/* 30 seconds */
 8003cbe:	4b2a      	ldr	r3, [pc, #168]	; (8003d68 <TM_RTC_Interrupts+0x140>)
 8003cc0:	60fb      	str	r3, [r7, #12]
 8003cc2:	e036      	b.n	8003d32 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_15s) {
 8003cc4:	79fb      	ldrb	r3, [r7, #7]
 8003cc6:	2b03      	cmp	r3, #3
 8003cc8:	d103      	bne.n	8003cd2 <TM_RTC_Interrupts+0xaa>
			int_val = 0xEFFF;		/* 15 seconds */
 8003cca:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	e02f      	b.n	8003d32 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_10s) {
 8003cd2:	79fb      	ldrb	r3, [r7, #7]
 8003cd4:	2b04      	cmp	r3, #4
 8003cd6:	d103      	bne.n	8003ce0 <TM_RTC_Interrupts+0xb8>
			int_val = 0x9FFF;		/* 10 seconds */
 8003cd8:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8003cdc:	60fb      	str	r3, [r7, #12]
 8003cde:	e028      	b.n	8003d32 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_5s) {
 8003ce0:	79fb      	ldrb	r3, [r7, #7]
 8003ce2:	2b05      	cmp	r3, #5
 8003ce4:	d103      	bne.n	8003cee <TM_RTC_Interrupts+0xc6>
			int_val = 0x4FFF;		/* 5 seconds */
 8003ce6:	f644 73ff 	movw	r3, #20479	; 0x4fff
 8003cea:	60fb      	str	r3, [r7, #12]
 8003cec:	e021      	b.n	8003d32 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_2s) {
 8003cee:	79fb      	ldrb	r3, [r7, #7]
 8003cf0:	2b06      	cmp	r3, #6
 8003cf2:	d103      	bne.n	8003cfc <TM_RTC_Interrupts+0xd4>
			int_val = 0x1FFF;		/* 2 seconds */
 8003cf4:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8003cf8:	60fb      	str	r3, [r7, #12]
 8003cfa:	e01a      	b.n	8003d32 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_1s) {
 8003cfc:	79fb      	ldrb	r3, [r7, #7]
 8003cfe:	2b07      	cmp	r3, #7
 8003d00:	d103      	bne.n	8003d0a <TM_RTC_Interrupts+0xe2>
			int_val = 0x0FFF;		/* 1 second */
 8003d02:	f640 73ff 	movw	r3, #4095	; 0xfff
 8003d06:	60fb      	str	r3, [r7, #12]
 8003d08:	e013      	b.n	8003d32 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_500ms) {
 8003d0a:	79fb      	ldrb	r3, [r7, #7]
 8003d0c:	2b08      	cmp	r3, #8
 8003d0e:	d103      	bne.n	8003d18 <TM_RTC_Interrupts+0xf0>
			int_val = 0x7FF;		/* 500 ms */
 8003d10:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8003d14:	60fb      	str	r3, [r7, #12]
 8003d16:	e00c      	b.n	8003d32 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_250ms) {
 8003d18:	79fb      	ldrb	r3, [r7, #7]
 8003d1a:	2b09      	cmp	r3, #9
 8003d1c:	d103      	bne.n	8003d26 <TM_RTC_Interrupts+0xfe>
			int_val = 0x3FF;		/* 250 ms */
 8003d1e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003d22:	60fb      	str	r3, [r7, #12]
 8003d24:	e005      	b.n	8003d32 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_125ms) {
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	2b0a      	cmp	r3, #10
 8003d2a:	d102      	bne.n	8003d32 <TM_RTC_Interrupts+0x10a>
			int_val = 0x1FF;		/* 125 ms */
 8003d2c:	f240 13ff 	movw	r3, #511	; 0x1ff
 8003d30:	60fb      	str	r3, [r7, #12]
		}		

		/* Clock divided by 8, 32768 / 8 = 4096 */
		/* 4096 ticks for 1second interrupt */
		RTC_WakeUpClockConfig(RTC_WakeUpClock_RTCCLK_Div8);
 8003d32:	2001      	movs	r0, #1
 8003d34:	f7fd ff08 	bl	8001b48 <RTC_WakeUpClockConfig>

		/* Set RTC wakeup counter */
		RTC_SetWakeUpCounter(int_val);
 8003d38:	68f8      	ldr	r0, [r7, #12]
 8003d3a:	f7fd ff27 	bl	8001b8c <RTC_SetWakeUpCounter>
		/* Enable wakeup interrupt */
		RTC_ITConfig(RTC_IT_WUT, ENABLE);
 8003d3e:	2101      	movs	r1, #1
 8003d40:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003d44:	f7fd ffb6 	bl	8001cb4 <RTC_ITConfig>
		/* Enable wakeup command */
		RTC_WakeUpCmd(ENABLE);
 8003d48:	2001      	movs	r0, #1
 8003d4a:	f7fd ff37 	bl	8001bbc <RTC_WakeUpCmd>
	}
}
 8003d4e:	bf00      	nop
 8003d50:	3710      	adds	r7, #16
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	40013c00 	.word	0x40013c00
 8003d5c:	20000214 	.word	0x20000214
 8003d60:	20000218 	.word	0x20000218
 8003d64:	0003bfff 	.word	0x0003bfff
 8003d68:	0001dfff 	.word	0x0001dfff

08003d6c <TM_RTC_GetUnixTimeStamp>:

uint32_t TM_RTC_GetUnixTimeStamp(TM_RTC_t* data) {
 8003d6c:	b480      	push	{r7}
 8003d6e:	b087      	sub	sp, #28
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
	uint32_t days = 0, seconds = 0;
 8003d74:	2300      	movs	r3, #0
 8003d76:	617b      	str	r3, [r7, #20]
 8003d78:	2300      	movs	r3, #0
 8003d7a:	60fb      	str	r3, [r7, #12]
	uint16_t i;
	uint16_t year = (uint16_t) (data->year + 2000);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	7a5b      	ldrb	r3, [r3, #9]
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8003d86:	817b      	strh	r3, [r7, #10]
	/* Year is below offset year */
	if (year < RTC_OFFSET_YEAR) {
 8003d88:	897b      	ldrh	r3, [r7, #10]
 8003d8a:	f240 72b1 	movw	r2, #1969	; 0x7b1
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d801      	bhi.n	8003d96 <TM_RTC_GetUnixTimeStamp+0x2a>
		return 0;
 8003d92:	2300      	movs	r3, #0
 8003d94:	e096      	b.n	8003ec4 <TM_RTC_GetUnixTimeStamp+0x158>
	}
	/* Days in back years */
	for (i = RTC_OFFSET_YEAR; i < year; i++) {
 8003d96:	f240 73b2 	movw	r3, #1970	; 0x7b2
 8003d9a:	827b      	strh	r3, [r7, #18]
 8003d9c:	e029      	b.n	8003df2 <TM_RTC_GetUnixTimeStamp+0x86>
		days += RTC_DAYS_IN_YEAR(i);
 8003d9e:	8a7b      	ldrh	r3, [r7, #18]
 8003da0:	f003 0303 	and.w	r3, r3, #3
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d10b      	bne.n	8003dc2 <TM_RTC_GetUnixTimeStamp+0x56>
 8003daa:	8a7b      	ldrh	r3, [r7, #18]
 8003dac:	4a48      	ldr	r2, [pc, #288]	; (8003ed0 <TM_RTC_GetUnixTimeStamp+0x164>)
 8003dae:	fba2 1203 	umull	r1, r2, r2, r3
 8003db2:	0952      	lsrs	r2, r2, #5
 8003db4:	2164      	movs	r1, #100	; 0x64
 8003db6:	fb01 f202 	mul.w	r2, r1, r2
 8003dba:	1a9b      	subs	r3, r3, r2
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10c      	bne.n	8003ddc <TM_RTC_GetUnixTimeStamp+0x70>
 8003dc2:	8a7b      	ldrh	r3, [r7, #18]
 8003dc4:	4a42      	ldr	r2, [pc, #264]	; (8003ed0 <TM_RTC_GetUnixTimeStamp+0x164>)
 8003dc6:	fba2 1203 	umull	r1, r2, r2, r3
 8003dca:	09d2      	lsrs	r2, r2, #7
 8003dcc:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8003dd0:	fb01 f202 	mul.w	r2, r1, r2
 8003dd4:	1a9b      	subs	r3, r3, r2
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d102      	bne.n	8003de2 <TM_RTC_GetUnixTimeStamp+0x76>
 8003ddc:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8003de0:	e001      	b.n	8003de6 <TM_RTC_GetUnixTimeStamp+0x7a>
 8003de2:	f240 136d 	movw	r3, #365	; 0x16d
 8003de6:	697a      	ldr	r2, [r7, #20]
 8003de8:	4413      	add	r3, r2
 8003dea:	617b      	str	r3, [r7, #20]
	for (i = RTC_OFFSET_YEAR; i < year; i++) {
 8003dec:	8a7b      	ldrh	r3, [r7, #18]
 8003dee:	3301      	adds	r3, #1
 8003df0:	827b      	strh	r3, [r7, #18]
 8003df2:	8a7a      	ldrh	r2, [r7, #18]
 8003df4:	897b      	ldrh	r3, [r7, #10]
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d3d1      	bcc.n	8003d9e <TM_RTC_GetUnixTimeStamp+0x32>
	}
	/* Days in current year */
	for (i = 1; i < data->month; i++) {
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	827b      	strh	r3, [r7, #18]
 8003dfe:	e032      	b.n	8003e66 <TM_RTC_GetUnixTimeStamp+0xfa>
		days += TM_RTC_Months[RTC_LEAP_YEAR(year)][i - 1];
 8003e00:	897b      	ldrh	r3, [r7, #10]
 8003e02:	f003 0303 	and.w	r3, r3, #3
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d10b      	bne.n	8003e24 <TM_RTC_GetUnixTimeStamp+0xb8>
 8003e0c:	897b      	ldrh	r3, [r7, #10]
 8003e0e:	4a30      	ldr	r2, [pc, #192]	; (8003ed0 <TM_RTC_GetUnixTimeStamp+0x164>)
 8003e10:	fba2 1203 	umull	r1, r2, r2, r3
 8003e14:	0952      	lsrs	r2, r2, #5
 8003e16:	2164      	movs	r1, #100	; 0x64
 8003e18:	fb01 f202 	mul.w	r2, r1, r2
 8003e1c:	1a9b      	subs	r3, r3, r2
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d10c      	bne.n	8003e3e <TM_RTC_GetUnixTimeStamp+0xd2>
 8003e24:	897b      	ldrh	r3, [r7, #10]
 8003e26:	4a2a      	ldr	r2, [pc, #168]	; (8003ed0 <TM_RTC_GetUnixTimeStamp+0x164>)
 8003e28:	fba2 1203 	umull	r1, r2, r2, r3
 8003e2c:	09d2      	lsrs	r2, r2, #7
 8003e2e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8003e32:	fb01 f202 	mul.w	r2, r1, r2
 8003e36:	1a9b      	subs	r3, r3, r2
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <TM_RTC_GetUnixTimeStamp+0xd6>
 8003e3e:	2201      	movs	r2, #1
 8003e40:	e000      	b.n	8003e44 <TM_RTC_GetUnixTimeStamp+0xd8>
 8003e42:	2200      	movs	r2, #0
 8003e44:	8a7b      	ldrh	r3, [r7, #18]
 8003e46:	1e59      	subs	r1, r3, #1
 8003e48:	4822      	ldr	r0, [pc, #136]	; (8003ed4 <TM_RTC_GetUnixTimeStamp+0x168>)
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	005b      	lsls	r3, r3, #1
 8003e4e:	4413      	add	r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	4403      	add	r3, r0
 8003e54:	440b      	add	r3, r1
 8003e56:	781b      	ldrb	r3, [r3, #0]
 8003e58:	461a      	mov	r2, r3
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	617b      	str	r3, [r7, #20]
	for (i = 1; i < data->month; i++) {
 8003e60:	8a7b      	ldrh	r3, [r7, #18]
 8003e62:	3301      	adds	r3, #1
 8003e64:	827b      	strh	r3, [r7, #18]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	7a1b      	ldrb	r3, [r3, #8]
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	8a7a      	ldrh	r2, [r7, #18]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d3c6      	bcc.n	8003e00 <TM_RTC_GetUnixTimeStamp+0x94>
	}
	/* Day starts with 1 */
	days += data->date - 1;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	79db      	ldrb	r3, [r3, #7]
 8003e76:	461a      	mov	r2, r3
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	3b01      	subs	r3, #1
 8003e7e:	617b      	str	r3, [r7, #20]
	seconds = days * RTC_SECONDS_PER_DAY;
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	4a15      	ldr	r2, [pc, #84]	; (8003ed8 <TM_RTC_GetUnixTimeStamp+0x16c>)
 8003e84:	fb02 f303 	mul.w	r3, r2, r3
 8003e88:	60fb      	str	r3, [r7, #12]
	seconds += data->hours * RTC_SECONDS_PER_HOUR;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	795b      	ldrb	r3, [r3, #5]
 8003e8e:	461a      	mov	r2, r3
 8003e90:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003e94:	fb03 f302 	mul.w	r3, r3, r2
 8003e98:	461a      	mov	r2, r3
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	60fb      	str	r3, [r7, #12]
	seconds += data->minutes * RTC_SECONDS_PER_MINUTE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	791b      	ldrb	r3, [r3, #4]
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	011b      	lsls	r3, r3, #4
 8003eaa:	1a9b      	subs	r3, r3, r2
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	461a      	mov	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	60fb      	str	r3, [r7, #12]
	seconds += data->seconds;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	461a      	mov	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	4413      	add	r3, r2
 8003ec0:	60fb      	str	r3, [r7, #12]

	/* seconds = days * 86400; */
	return seconds;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	371c      	adds	r7, #28
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr
 8003ed0:	51eb851f 	.word	0x51eb851f
 8003ed4:	20000010 	.word	0x20000010
 8003ed8:	00015180 	.word	0x00015180

08003edc <TM_RTC_RequestHandler>:
	return *(uint32_t *)((&RTC->BKP0R) + 4 * location);
}

/* Callbacks */
void TM_RTC_RequestHandler(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
	sprintf(texto2, "   %d:%d:%d          ",datatime.hours,datatime.minutes,datatime.seconds);

	//UB_LCD_2x16_String(0,0,texto1); // Texto en la linea 1
	UB_LCD_2x16_String(0,1,texto2); // Texto en la linea 2
*/
}
 8003ee0:	bf00      	nop
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr
	...

08003eec <TM_RTC_AlarmAHandler>:

void TM_RTC_AlarmAHandler(void)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	af00      	add	r7, sp, #0
	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
 8003ef0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ef4:	4807      	ldr	r0, [pc, #28]	; (8003f14 <TM_RTC_AlarmAHandler+0x28>)
 8003ef6:	f7fd f9bd 	bl	8001274 <GPIO_ToggleBits>
	GPIO_ToggleBits(GPIOD,GPIO_Pin_13);
 8003efa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003efe:	4805      	ldr	r0, [pc, #20]	; (8003f14 <TM_RTC_AlarmAHandler+0x28>)
 8003f00:	f7fd f9b8 	bl	8001274 <GPIO_ToggleBits>
	GPIO_ToggleBits(GPIOD,GPIO_Pin_14);
 8003f04:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003f08:	4802      	ldr	r0, [pc, #8]	; (8003f14 <TM_RTC_AlarmAHandler+0x28>)
 8003f0a:	f7fd f9b3 	bl	8001274 <GPIO_ToggleBits>
}
 8003f0e:	bf00      	nop
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	40020c00 	.word	0x40020c00

08003f18 <TM_RTC_AlarmBHandler>:

void TM_RTC_AlarmBHandler(void) {
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
	/* If user needs this function, then they should be defined separatelly in your project */
}
 8003f1c:	bf00      	nop
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
	...

08003f28 <RTC_WKUP_IRQHandler>:

/* Private RTC IRQ handlers */
void RTC_WKUP_IRQHandler(void) {
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	af00      	add	r7, sp, #0
	/* Check for RTC interrupt */
	if (RTC_GetITStatus(RTC_IT_WUT) != RESET) {
 8003f2c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003f30:	f7fd fefe 	bl	8001d30 <RTC_GetITStatus>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d005      	beq.n	8003f46 <RTC_WKUP_IRQHandler+0x1e>
		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 8003f3a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003f3e:	f7fd ff2b 	bl	8001d98 <RTC_ClearITPendingBit>

		/* Call user function */
		TM_RTC_RequestHandler();
 8003f42:	f7ff ffcb 	bl	8003edc <TM_RTC_RequestHandler>
	}

	/* Clear EXTI line 22 bit */
	EXTI->PR = 0x00400000;
 8003f46:	4b03      	ldr	r3, [pc, #12]	; (8003f54 <RTC_WKUP_IRQHandler+0x2c>)
 8003f48:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003f4c:	615a      	str	r2, [r3, #20]
}
 8003f4e:	bf00      	nop
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	40013c00 	.word	0x40013c00

08003f58 <RTC_Alarm_IRQHandler>:

void RTC_Alarm_IRQHandler(void) {
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	af00      	add	r7, sp, #0
	/* RTC Alarm A check */
	if (RTC_GetITStatus(RTC_IT_ALRA) != RESET) {
 8003f5c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003f60:	f7fd fee6 	bl	8001d30 <RTC_GetITStatus>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d005      	beq.n	8003f76 <RTC_Alarm_IRQHandler+0x1e>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRA);
 8003f6a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003f6e:	f7fd ff13 	bl	8001d98 <RTC_ClearITPendingBit>

		/* Call user function for Alarm A */
		TM_RTC_AlarmAHandler();
 8003f72:	f7ff ffbb 	bl	8003eec <TM_RTC_AlarmAHandler>
	}

	/* RTC Alarm B check */
	if (RTC_GetITStatus(RTC_IT_ALRB) != RESET) {
 8003f76:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003f7a:	f7fd fed9 	bl	8001d30 <RTC_GetITStatus>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d005      	beq.n	8003f90 <RTC_Alarm_IRQHandler+0x38>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRB);
 8003f84:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003f88:	f7fd ff06 	bl	8001d98 <RTC_ClearITPendingBit>

		/* Call user function for Alarm B */
		TM_RTC_AlarmBHandler();
 8003f8c:	f7ff ffc4 	bl	8003f18 <TM_RTC_AlarmBHandler>
	}

	/* Clear EXTI line 17 bit */
	EXTI->PR = 0x00020000;
 8003f90:	4b02      	ldr	r3, [pc, #8]	; (8003f9c <RTC_Alarm_IRQHandler+0x44>)
 8003f92:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003f96:	615a      	str	r2, [r3, #20]
}
 8003f98:	bf00      	nop
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	40013c00 	.word	0x40013c00

08003fa0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003fa0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003fd8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003fa4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003fa6:	e003      	b.n	8003fb0 <LoopCopyDataInit>

08003fa8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003fa8:	4b0c      	ldr	r3, [pc, #48]	; (8003fdc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003faa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003fac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003fae:	3104      	adds	r1, #4

08003fb0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003fb0:	480b      	ldr	r0, [pc, #44]	; (8003fe0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003fb2:	4b0c      	ldr	r3, [pc, #48]	; (8003fe4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003fb4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003fb6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003fb8:	d3f6      	bcc.n	8003fa8 <CopyDataInit>
  ldr  r2, =_sbss
 8003fba:	4a0b      	ldr	r2, [pc, #44]	; (8003fe8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003fbc:	e002      	b.n	8003fc4 <LoopFillZerobss>

08003fbe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003fbe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003fc0:	f842 3b04 	str.w	r3, [r2], #4

08003fc4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003fc4:	4b09      	ldr	r3, [pc, #36]	; (8003fec <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003fc6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003fc8:	d3f9      	bcc.n	8003fbe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003fca:	f000 fa6d 	bl	80044a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003fce:	f000 fc0b 	bl	80047e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003fd2:	f7fe fe53 	bl	8002c7c <main>
  bx  lr    
 8003fd6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003fd8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003fdc:	08004a00 	.word	0x08004a00
  ldr  r0, =_sdata
 8003fe0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003fe4:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 8003fe8:	200000a8 	.word	0x200000a8
  ldr  r3, = _ebss
 8003fec:	20000220 	.word	0x20000220

08003ff0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ff0:	e7fe      	b.n	8003ff0 <ADC_IRQHandler>
	...

08003ff4 <UB_LCD_2x16_Init>:

//--------------------------------------------------------------
// Init vom Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_2x16_Init(void)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
  // init aller IO-Pins
  P_LCD_2x16_InitIO();
 8003ff8:	f000 f83a 	bl	8004070 <P_LCD_2x16_InitIO>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_INIT_PAUSE);
 8003ffc:	480b      	ldr	r0, [pc, #44]	; (800402c <UB_LCD_2x16_Init+0x38>)
 8003ffe:	f000 fa14 	bl	800442a <P_LCD_2x16_Delay>
  // Init Sequenz starten
  P_LCD_2x16_InitSequenz();
 8004002:	f000 f8db 	bl	80041bc <P_LCD_2x16_InitSequenz>
  // LCD-Settings einstellen
  P_LCD_2x16_Cmd(TLCD_CMD_INIT_DISPLAY);
 8004006:	2028      	movs	r0, #40	; 0x28
 8004008:	f000 f90c 	bl	8004224 <P_LCD_2x16_Cmd>
  P_LCD_2x16_Cmd(TLCD_CMD_ENTRY_MODE);
 800400c:	2006      	movs	r0, #6
 800400e:	f000 f909 	bl	8004224 <P_LCD_2x16_Cmd>
  // Display einschalten
  P_LCD_2x16_Cmd(TLCD_CMD_DISP_M1);
 8004012:	200c      	movs	r0, #12
 8004014:	f000 f906 	bl	8004224 <P_LCD_2x16_Cmd>
  // Display lschen
  P_LCD_2x16_Cmd(TLCD_CMD_CLEAR);
 8004018:	2001      	movs	r0, #1
 800401a:	f000 f903 	bl	8004224 <P_LCD_2x16_Cmd>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_PAUSE);
 800401e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004022:	f000 fa02 	bl	800442a <P_LCD_2x16_Delay>
}
 8004026:	bf00      	nop
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	000186a0 	.word	0x000186a0

08004030 <UB_LCD_2x16_String>:
// Ausgabe von einem String auf dem Display an x,y Position
// x : 0 bis 15
// y : 0 bis 1
//--------------------------------------------------------------
void UB_LCD_2x16_String(uint8_t x, uint8_t y, char *ptr)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
 8004036:	4603      	mov	r3, r0
 8004038:	603a      	str	r2, [r7, #0]
 800403a:	71fb      	strb	r3, [r7, #7]
 800403c:	460b      	mov	r3, r1
 800403e:	71bb      	strb	r3, [r7, #6]
  // Cursor setzen
  P_LCD_2x16_Cursor(x,y);
 8004040:	79ba      	ldrb	r2, [r7, #6]
 8004042:	79fb      	ldrb	r3, [r7, #7]
 8004044:	4611      	mov	r1, r2
 8004046:	4618      	mov	r0, r3
 8004048:	f000 f9ca 	bl	80043e0 <P_LCD_2x16_Cursor>
  // kompletten String ausgeben
  while (*ptr != 0) {
 800404c:	e007      	b.n	800405e <UB_LCD_2x16_String+0x2e>
    P_LCD_2x16_Data(*ptr);
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	4618      	mov	r0, r3
 8004054:	f000 f955 	bl	8004302 <P_LCD_2x16_Data>
    ptr++;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	3301      	adds	r3, #1
 800405c:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d1f3      	bne.n	800404e <UB_LCD_2x16_String+0x1e>
  }
}
 8004066:	bf00      	nop
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
	...

08004070 <P_LCD_2x16_InitIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller IO-Pins
//--------------------------------------------------------------
void P_LCD_2x16_InitIO(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b084      	sub	sp, #16
 8004074:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  TLCD_NAME_t lcd_pin;
  
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8004076:	2300      	movs	r3, #0
 8004078:	73fb      	strb	r3, [r7, #15]
 800407a:	e043      	b.n	8004104 <P_LCD_2x16_InitIO+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LCD_2X16[lcd_pin].TLCD_CLK, ENABLE);
 800407c:	7bfa      	ldrb	r2, [r7, #15]
 800407e:	4925      	ldr	r1, [pc, #148]	; (8004114 <P_LCD_2x16_InitIO+0xa4>)
 8004080:	4613      	mov	r3, r2
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	4413      	add	r3, r2
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	440b      	add	r3, r1
 800408a:	330c      	adds	r3, #12
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	2101      	movs	r1, #1
 8004090:	4618      	mov	r0, r3
 8004092:	f7fd fa29 	bl	80014e8 <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LCD_2X16[lcd_pin].TLCD_PIN;
 8004096:	7bfa      	ldrb	r2, [r7, #15]
 8004098:	491e      	ldr	r1, [pc, #120]	; (8004114 <P_LCD_2x16_InitIO+0xa4>)
 800409a:	4613      	mov	r3, r2
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	4413      	add	r3, r2
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	440b      	add	r3, r1
 80040a4:	3308      	adds	r3, #8
 80040a6:	881b      	ldrh	r3, [r3, #0]
 80040a8:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80040aa:	2301      	movs	r3, #1
 80040ac:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80040ae:	2300      	movs	r3, #0
 80040b0:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80040b2:	2301      	movs	r3, #1
 80040b4:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80040b6:	2302      	movs	r3, #2
 80040b8:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LCD_2X16[lcd_pin].TLCD_PORT, &GPIO_InitStructure);
 80040ba:	7bfa      	ldrb	r2, [r7, #15]
 80040bc:	4915      	ldr	r1, [pc, #84]	; (8004114 <P_LCD_2x16_InitIO+0xa4>)
 80040be:	4613      	mov	r3, r2
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	4413      	add	r3, r2
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	440b      	add	r3, r1
 80040c8:	3304      	adds	r3, #4
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	1d3a      	adds	r2, r7, #4
 80040ce:	4611      	mov	r1, r2
 80040d0:	4618      	mov	r0, r3
 80040d2:	f7fc ffd7 	bl	8001084 <GPIO_Init>

    // Default Wert einstellen
    if(LCD_2X16[lcd_pin].TLCD_INIT==Bit_RESET) {
 80040d6:	7bfa      	ldrb	r2, [r7, #15]
 80040d8:	490e      	ldr	r1, [pc, #56]	; (8004114 <P_LCD_2x16_InitIO+0xa4>)
 80040da:	4613      	mov	r3, r2
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	4413      	add	r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	440b      	add	r3, r1
 80040e4:	3310      	adds	r3, #16
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d104      	bne.n	80040f6 <P_LCD_2x16_InitIO+0x86>
      P_LCD_2x16_PinLo(lcd_pin);
 80040ec:	7bfb      	ldrb	r3, [r7, #15]
 80040ee:	4618      	mov	r0, r3
 80040f0:	f000 f812 	bl	8004118 <P_LCD_2x16_PinLo>
 80040f4:	e003      	b.n	80040fe <P_LCD_2x16_InitIO+0x8e>
    }
    else {
      P_LCD_2x16_PinHi(lcd_pin);
 80040f6:	7bfb      	ldrb	r3, [r7, #15]
 80040f8:	4618      	mov	r0, r3
 80040fa:	f000 f82d 	bl	8004158 <P_LCD_2x16_PinHi>
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 80040fe:	7bfb      	ldrb	r3, [r7, #15]
 8004100:	3301      	adds	r3, #1
 8004102:	73fb      	strb	r3, [r7, #15]
 8004104:	7bfb      	ldrb	r3, [r7, #15]
 8004106:	2b05      	cmp	r3, #5
 8004108:	d9b8      	bls.n	800407c <P_LCD_2x16_InitIO+0xc>
    }
  }  
}
 800410a:	bf00      	nop
 800410c:	3710      	adds	r7, #16
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	20000028 	.word	0x20000028

08004118 <P_LCD_2x16_PinLo>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Lo setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinLo(TLCD_NAME_t lcd_pin)
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	4603      	mov	r3, r0
 8004120:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRH = LCD_2X16[lcd_pin].TLCD_PIN;
 8004122:	79fa      	ldrb	r2, [r7, #7]
 8004124:	490b      	ldr	r1, [pc, #44]	; (8004154 <P_LCD_2x16_PinLo+0x3c>)
 8004126:	4613      	mov	r3, r2
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	4413      	add	r3, r2
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	440b      	add	r3, r1
 8004130:	3304      	adds	r3, #4
 8004132:	6819      	ldr	r1, [r3, #0]
 8004134:	79fa      	ldrb	r2, [r7, #7]
 8004136:	4807      	ldr	r0, [pc, #28]	; (8004154 <P_LCD_2x16_PinLo+0x3c>)
 8004138:	4613      	mov	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4413      	add	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	4403      	add	r3, r0
 8004142:	3308      	adds	r3, #8
 8004144:	881b      	ldrh	r3, [r3, #0]
 8004146:	834b      	strh	r3, [r1, #26]
}
 8004148:	bf00      	nop
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr
 8004154:	20000028 	.word	0x20000028

08004158 <P_LCD_2x16_PinHi>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Hi setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinHi(TLCD_NAME_t lcd_pin)
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	4603      	mov	r3, r0
 8004160:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRL = LCD_2X16[lcd_pin].TLCD_PIN;
 8004162:	79fa      	ldrb	r2, [r7, #7]
 8004164:	490b      	ldr	r1, [pc, #44]	; (8004194 <P_LCD_2x16_PinHi+0x3c>)
 8004166:	4613      	mov	r3, r2
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	4413      	add	r3, r2
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	440b      	add	r3, r1
 8004170:	3304      	adds	r3, #4
 8004172:	6819      	ldr	r1, [r3, #0]
 8004174:	79fa      	ldrb	r2, [r7, #7]
 8004176:	4807      	ldr	r0, [pc, #28]	; (8004194 <P_LCD_2x16_PinHi+0x3c>)
 8004178:	4613      	mov	r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	4413      	add	r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4403      	add	r3, r0
 8004182:	3308      	adds	r3, #8
 8004184:	881b      	ldrh	r3, [r3, #0]
 8004186:	830b      	strh	r3, [r1, #24]
}
 8004188:	bf00      	nop
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr
 8004194:	20000028 	.word	0x20000028

08004198 <P_LCD_2x16_Clk>:
//--------------------------------------------------------------
// interne Funktion
// einen Clock Impuls ausgeben
//--------------------------------------------------------------
void P_LCD_2x16_Clk(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	af00      	add	r7, sp, #0
  // Pin-E auf Hi
  P_LCD_2x16_PinHi(TLCD_E);
 800419c:	2001      	movs	r0, #1
 800419e:	f7ff ffdb 	bl	8004158 <P_LCD_2x16_PinHi>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);
 80041a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80041a6:	f000 f940 	bl	800442a <P_LCD_2x16_Delay>
  // Pin-E auf Lo
  P_LCD_2x16_PinLo(TLCD_E);
 80041aa:	2001      	movs	r0, #1
 80041ac:	f7ff ffb4 	bl	8004118 <P_LCD_2x16_PinLo>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);  
 80041b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80041b4:	f000 f939 	bl	800442a <P_LCD_2x16_Delay>
}
 80041b8:	bf00      	nop
 80041ba:	bd80      	pop	{r7, pc}

080041bc <P_LCD_2x16_InitSequenz>:
//--------------------------------------------------------------
// interne Funktion
// init Sequenz fr das Display
//--------------------------------------------------------------
void P_LCD_2x16_InitSequenz(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
  // Init Sequenz
  P_LCD_2x16_PinHi(TLCD_D4);
 80041c0:	2002      	movs	r0, #2
 80041c2:	f7ff ffc9 	bl	8004158 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinHi(TLCD_D5);
 80041c6:	2003      	movs	r0, #3
 80041c8:	f7ff ffc6 	bl	8004158 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 80041cc:	2004      	movs	r0, #4
 80041ce:	f7ff ffa3 	bl	8004118 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 80041d2:	2005      	movs	r0, #5
 80041d4:	f7ff ffa0 	bl	8004118 <P_LCD_2x16_PinLo>
  // Erster Init Impuls
  P_LCD_2x16_Clk();
 80041d8:	f7ff ffde 	bl	8004198 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 80041dc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80041e0:	f000 f923 	bl	800442a <P_LCD_2x16_Delay>
  // Zweiter Init Impuls
  P_LCD_2x16_Clk();
 80041e4:	f7ff ffd8 	bl	8004198 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 80041e8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80041ec:	f000 f91d 	bl	800442a <P_LCD_2x16_Delay>
  // Dritter Init Impuls
  P_LCD_2x16_Clk();
 80041f0:	f7ff ffd2 	bl	8004198 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 80041f4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80041f8:	f000 f917 	bl	800442a <P_LCD_2x16_Delay>
  // LCD-Modus einstellen (4Bit-Mode)
  P_LCD_2x16_PinLo(TLCD_D4);
 80041fc:	2002      	movs	r0, #2
 80041fe:	f7ff ff8b 	bl	8004118 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinHi(TLCD_D5);
 8004202:	2003      	movs	r0, #3
 8004204:	f7ff ffa8 	bl	8004158 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8004208:	2004      	movs	r0, #4
 800420a:	f7ff ff85 	bl	8004118 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 800420e:	2005      	movs	r0, #5
 8004210:	f7ff ff82 	bl	8004118 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8004214:	f7ff ffc0 	bl	8004198 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8004218:	f24c 3050 	movw	r0, #50000	; 0xc350
 800421c:	f000 f905 	bl	800442a <P_LCD_2x16_Delay>
}
 8004220:	bf00      	nop
 8004222:	bd80      	pop	{r7, pc}

08004224 <P_LCD_2x16_Cmd>:
//--------------------------------------------------------------
// interne Funktion
// Kommando an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Cmd(uint8_t wert)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
 800422a:	4603      	mov	r3, r0
 800422c:	71fb      	strb	r3, [r7, #7]
  // RS=Lo (Command)
  P_LCD_2x16_PinLo(TLCD_RS);
 800422e:	2000      	movs	r0, #0
 8004230:	f7ff ff72 	bl	8004118 <P_LCD_2x16_PinLo>
  // Hi-Nibble ausgeben         
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8004234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004238:	2b00      	cmp	r3, #0
 800423a:	da03      	bge.n	8004244 <P_LCD_2x16_Cmd+0x20>
 800423c:	2005      	movs	r0, #5
 800423e:	f7ff ff8b 	bl	8004158 <P_LCD_2x16_PinHi>
 8004242:	e002      	b.n	800424a <P_LCD_2x16_Cmd+0x26>
 8004244:	2005      	movs	r0, #5
 8004246:	f7ff ff67 	bl	8004118 <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 800424a:	79fb      	ldrb	r3, [r7, #7]
 800424c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004250:	2b00      	cmp	r3, #0
 8004252:	d003      	beq.n	800425c <P_LCD_2x16_Cmd+0x38>
 8004254:	2004      	movs	r0, #4
 8004256:	f7ff ff7f 	bl	8004158 <P_LCD_2x16_PinHi>
 800425a:	e002      	b.n	8004262 <P_LCD_2x16_Cmd+0x3e>
 800425c:	2004      	movs	r0, #4
 800425e:	f7ff ff5b 	bl	8004118 <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8004262:	79fb      	ldrb	r3, [r7, #7]
 8004264:	f003 0320 	and.w	r3, r3, #32
 8004268:	2b00      	cmp	r3, #0
 800426a:	d003      	beq.n	8004274 <P_LCD_2x16_Cmd+0x50>
 800426c:	2003      	movs	r0, #3
 800426e:	f7ff ff73 	bl	8004158 <P_LCD_2x16_PinHi>
 8004272:	e002      	b.n	800427a <P_LCD_2x16_Cmd+0x56>
 8004274:	2003      	movs	r0, #3
 8004276:	f7ff ff4f 	bl	8004118 <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 800427a:	79fb      	ldrb	r3, [r7, #7]
 800427c:	f003 0310 	and.w	r3, r3, #16
 8004280:	2b00      	cmp	r3, #0
 8004282:	d003      	beq.n	800428c <P_LCD_2x16_Cmd+0x68>
 8004284:	2002      	movs	r0, #2
 8004286:	f7ff ff67 	bl	8004158 <P_LCD_2x16_PinHi>
 800428a:	e002      	b.n	8004292 <P_LCD_2x16_Cmd+0x6e>
 800428c:	2002      	movs	r0, #2
 800428e:	f7ff ff43 	bl	8004118 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8004292:	f7ff ff81 	bl	8004198 <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben         
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8004296:	79fb      	ldrb	r3, [r7, #7]
 8004298:	f003 0308 	and.w	r3, r3, #8
 800429c:	2b00      	cmp	r3, #0
 800429e:	d003      	beq.n	80042a8 <P_LCD_2x16_Cmd+0x84>
 80042a0:	2005      	movs	r0, #5
 80042a2:	f7ff ff59 	bl	8004158 <P_LCD_2x16_PinHi>
 80042a6:	e002      	b.n	80042ae <P_LCD_2x16_Cmd+0x8a>
 80042a8:	2005      	movs	r0, #5
 80042aa:	f7ff ff35 	bl	8004118 <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 80042ae:	79fb      	ldrb	r3, [r7, #7]
 80042b0:	f003 0304 	and.w	r3, r3, #4
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d003      	beq.n	80042c0 <P_LCD_2x16_Cmd+0x9c>
 80042b8:	2004      	movs	r0, #4
 80042ba:	f7ff ff4d 	bl	8004158 <P_LCD_2x16_PinHi>
 80042be:	e002      	b.n	80042c6 <P_LCD_2x16_Cmd+0xa2>
 80042c0:	2004      	movs	r0, #4
 80042c2:	f7ff ff29 	bl	8004118 <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 80042c6:	79fb      	ldrb	r3, [r7, #7]
 80042c8:	f003 0302 	and.w	r3, r3, #2
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d003      	beq.n	80042d8 <P_LCD_2x16_Cmd+0xb4>
 80042d0:	2003      	movs	r0, #3
 80042d2:	f7ff ff41 	bl	8004158 <P_LCD_2x16_PinHi>
 80042d6:	e002      	b.n	80042de <P_LCD_2x16_Cmd+0xba>
 80042d8:	2003      	movs	r0, #3
 80042da:	f7ff ff1d 	bl	8004118 <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 80042de:	79fb      	ldrb	r3, [r7, #7]
 80042e0:	f003 0301 	and.w	r3, r3, #1
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d003      	beq.n	80042f0 <P_LCD_2x16_Cmd+0xcc>
 80042e8:	2002      	movs	r0, #2
 80042ea:	f7ff ff35 	bl	8004158 <P_LCD_2x16_PinHi>
 80042ee:	e002      	b.n	80042f6 <P_LCD_2x16_Cmd+0xd2>
 80042f0:	2002      	movs	r0, #2
 80042f2:	f7ff ff11 	bl	8004118 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 80042f6:	f7ff ff4f 	bl	8004198 <P_LCD_2x16_Clk>
}
 80042fa:	bf00      	nop
 80042fc:	3708      	adds	r7, #8
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}

08004302 <P_LCD_2x16_Data>:
//--------------------------------------------------------------
// interne Funktion
// Daten an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Data(uint8_t wert)
{
 8004302:	b580      	push	{r7, lr}
 8004304:	b082      	sub	sp, #8
 8004306:	af00      	add	r7, sp, #0
 8004308:	4603      	mov	r3, r0
 800430a:	71fb      	strb	r3, [r7, #7]
  // RS=Hi (Data)
  P_LCD_2x16_PinHi(TLCD_RS);
 800430c:	2000      	movs	r0, #0
 800430e:	f7ff ff23 	bl	8004158 <P_LCD_2x16_PinHi>
  // Hi-Nibble ausgeben          
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8004312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004316:	2b00      	cmp	r3, #0
 8004318:	da03      	bge.n	8004322 <P_LCD_2x16_Data+0x20>
 800431a:	2005      	movs	r0, #5
 800431c:	f7ff ff1c 	bl	8004158 <P_LCD_2x16_PinHi>
 8004320:	e002      	b.n	8004328 <P_LCD_2x16_Data+0x26>
 8004322:	2005      	movs	r0, #5
 8004324:	f7ff fef8 	bl	8004118 <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8004328:	79fb      	ldrb	r3, [r7, #7]
 800432a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800432e:	2b00      	cmp	r3, #0
 8004330:	d003      	beq.n	800433a <P_LCD_2x16_Data+0x38>
 8004332:	2004      	movs	r0, #4
 8004334:	f7ff ff10 	bl	8004158 <P_LCD_2x16_PinHi>
 8004338:	e002      	b.n	8004340 <P_LCD_2x16_Data+0x3e>
 800433a:	2004      	movs	r0, #4
 800433c:	f7ff feec 	bl	8004118 <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8004340:	79fb      	ldrb	r3, [r7, #7]
 8004342:	f003 0320 	and.w	r3, r3, #32
 8004346:	2b00      	cmp	r3, #0
 8004348:	d003      	beq.n	8004352 <P_LCD_2x16_Data+0x50>
 800434a:	2003      	movs	r0, #3
 800434c:	f7ff ff04 	bl	8004158 <P_LCD_2x16_PinHi>
 8004350:	e002      	b.n	8004358 <P_LCD_2x16_Data+0x56>
 8004352:	2003      	movs	r0, #3
 8004354:	f7ff fee0 	bl	8004118 <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8004358:	79fb      	ldrb	r3, [r7, #7]
 800435a:	f003 0310 	and.w	r3, r3, #16
 800435e:	2b00      	cmp	r3, #0
 8004360:	d003      	beq.n	800436a <P_LCD_2x16_Data+0x68>
 8004362:	2002      	movs	r0, #2
 8004364:	f7ff fef8 	bl	8004158 <P_LCD_2x16_PinHi>
 8004368:	e002      	b.n	8004370 <P_LCD_2x16_Data+0x6e>
 800436a:	2002      	movs	r0, #2
 800436c:	f7ff fed4 	bl	8004118 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8004370:	f7ff ff12 	bl	8004198 <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben        
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8004374:	79fb      	ldrb	r3, [r7, #7]
 8004376:	f003 0308 	and.w	r3, r3, #8
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <P_LCD_2x16_Data+0x84>
 800437e:	2005      	movs	r0, #5
 8004380:	f7ff feea 	bl	8004158 <P_LCD_2x16_PinHi>
 8004384:	e002      	b.n	800438c <P_LCD_2x16_Data+0x8a>
 8004386:	2005      	movs	r0, #5
 8004388:	f7ff fec6 	bl	8004118 <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 800438c:	79fb      	ldrb	r3, [r7, #7]
 800438e:	f003 0304 	and.w	r3, r3, #4
 8004392:	2b00      	cmp	r3, #0
 8004394:	d003      	beq.n	800439e <P_LCD_2x16_Data+0x9c>
 8004396:	2004      	movs	r0, #4
 8004398:	f7ff fede 	bl	8004158 <P_LCD_2x16_PinHi>
 800439c:	e002      	b.n	80043a4 <P_LCD_2x16_Data+0xa2>
 800439e:	2004      	movs	r0, #4
 80043a0:	f7ff feba 	bl	8004118 <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 80043a4:	79fb      	ldrb	r3, [r7, #7]
 80043a6:	f003 0302 	and.w	r3, r3, #2
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d003      	beq.n	80043b6 <P_LCD_2x16_Data+0xb4>
 80043ae:	2003      	movs	r0, #3
 80043b0:	f7ff fed2 	bl	8004158 <P_LCD_2x16_PinHi>
 80043b4:	e002      	b.n	80043bc <P_LCD_2x16_Data+0xba>
 80043b6:	2003      	movs	r0, #3
 80043b8:	f7ff feae 	bl	8004118 <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 80043bc:	79fb      	ldrb	r3, [r7, #7]
 80043be:	f003 0301 	and.w	r3, r3, #1
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d003      	beq.n	80043ce <P_LCD_2x16_Data+0xcc>
 80043c6:	2002      	movs	r0, #2
 80043c8:	f7ff fec6 	bl	8004158 <P_LCD_2x16_PinHi>
 80043cc:	e002      	b.n	80043d4 <P_LCD_2x16_Data+0xd2>
 80043ce:	2002      	movs	r0, #2
 80043d0:	f7ff fea2 	bl	8004118 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 80043d4:	f7ff fee0 	bl	8004198 <P_LCD_2x16_Clk>
}
 80043d8:	bf00      	nop
 80043da:	3708      	adds	r7, #8
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <P_LCD_2x16_Cursor>:
//--------------------------------------------------------------
// interne Funktion
// Cursor auf x,y stellen
//--------------------------------------------------------------
void P_LCD_2x16_Cursor(uint8_t x, uint8_t y)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	4603      	mov	r3, r0
 80043e8:	460a      	mov	r2, r1
 80043ea:	71fb      	strb	r3, [r7, #7]
 80043ec:	4613      	mov	r3, r2
 80043ee:	71bb      	strb	r3, [r7, #6]
  uint8_t wert;

  if(x>=TLCD_MAXX) x=0;
 80043f0:	79fb      	ldrb	r3, [r7, #7]
 80043f2:	2b0f      	cmp	r3, #15
 80043f4:	d901      	bls.n	80043fa <P_LCD_2x16_Cursor+0x1a>
 80043f6:	2300      	movs	r3, #0
 80043f8:	71fb      	strb	r3, [r7, #7]
  if(y>=TLCD_MAXY) y=0;
 80043fa:	79bb      	ldrb	r3, [r7, #6]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d901      	bls.n	8004404 <P_LCD_2x16_Cursor+0x24>
 8004400:	2300      	movs	r3, #0
 8004402:	71bb      	strb	r3, [r7, #6]

  wert=(y<<6);
 8004404:	79bb      	ldrb	r3, [r7, #6]
 8004406:	019b      	lsls	r3, r3, #6
 8004408:	73fb      	strb	r3, [r7, #15]
  wert|=x;
 800440a:	7bfa      	ldrb	r2, [r7, #15]
 800440c:	79fb      	ldrb	r3, [r7, #7]
 800440e:	4313      	orrs	r3, r2
 8004410:	73fb      	strb	r3, [r7, #15]
  wert|=0x80;
 8004412:	7bfb      	ldrb	r3, [r7, #15]
 8004414:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004418:	73fb      	strb	r3, [r7, #15]
  P_LCD_2x16_Cmd(wert);
 800441a:	7bfb      	ldrb	r3, [r7, #15]
 800441c:	4618      	mov	r0, r3
 800441e:	f7ff ff01 	bl	8004224 <P_LCD_2x16_Cmd>
}
 8004422:	bf00      	nop
 8004424:	3710      	adds	r7, #16
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}

0800442a <P_LCD_2x16_Delay>:

//--------------------------------------------------------------
// kleine Pause (ohne Timer)
//--------------------------------------------------------------
void P_LCD_2x16_Delay(volatile uint32_t nCount)
{
 800442a:	b480      	push	{r7}
 800442c:	b083      	sub	sp, #12
 800442e:	af00      	add	r7, sp, #0
 8004430:	6078      	str	r0, [r7, #4]
  while(nCount--)
 8004432:	bf00      	nop
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	1e5a      	subs	r2, r3, #1
 8004438:	607a      	str	r2, [r7, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1fa      	bne.n	8004434 <P_LCD_2x16_Delay+0xa>
  {
  }
}
 800443e:	bf00      	nop
 8004440:	370c      	adds	r7, #12
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr

0800444a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800444a:	b480      	push	{r7}
 800444c:	af00      	add	r7, sp, #0
}
 800444e:	bf00      	nop
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8004458:	b480      	push	{r7}
 800445a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800445c:	e7fe      	b.n	800445c <HardFault_Handler+0x4>

0800445e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800445e:	b480      	push	{r7}
 8004460:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8004462:	e7fe      	b.n	8004462 <MemManage_Handler+0x4>

08004464 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8004464:	b480      	push	{r7}
 8004466:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8004468:	e7fe      	b.n	8004468 <BusFault_Handler+0x4>

0800446a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800446a:	b480      	push	{r7}
 800446c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800446e:	e7fe      	b.n	800446e <UsageFault_Handler+0x4>

08004470 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8004470:	b480      	push	{r7}
 8004472:	af00      	add	r7, sp, #0
}
 8004474:	bf00      	nop
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr

0800447e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800447e:	b480      	push	{r7}
 8004480:	af00      	add	r7, sp, #0
}
 8004482:	bf00      	nop
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800448c:	b480      	push	{r7}
 800448e:	af00      	add	r7, sp, #0
}
 8004490:	bf00      	nop
 8004492:	46bd      	mov	sp, r7
 8004494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004498:	4770      	bx	lr

0800449a <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800449a:	b580      	push	{r7, lr}
 800449c:	af00      	add	r7, sp, #0
	task_scheduler();
 800449e:	f7fe fc2b 	bl	8002cf8 <task_scheduler>
}
 80044a2:	bf00      	nop
 80044a4:	bd80      	pop	{r7, pc}
	...

080044a8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80044ac:	4a12      	ldr	r2, [pc, #72]	; (80044f8 <SystemInit+0x50>)
 80044ae:	4b12      	ldr	r3, [pc, #72]	; (80044f8 <SystemInit+0x50>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f043 0301 	orr.w	r3, r3, #1
 80044b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80044b8:	4b0f      	ldr	r3, [pc, #60]	; (80044f8 <SystemInit+0x50>)
 80044ba:	2200      	movs	r2, #0
 80044bc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80044be:	4a0e      	ldr	r2, [pc, #56]	; (80044f8 <SystemInit+0x50>)
 80044c0:	4b0d      	ldr	r3, [pc, #52]	; (80044f8 <SystemInit+0x50>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80044c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044cc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80044ce:	4b0a      	ldr	r3, [pc, #40]	; (80044f8 <SystemInit+0x50>)
 80044d0:	4a0a      	ldr	r2, [pc, #40]	; (80044fc <SystemInit+0x54>)
 80044d2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80044d4:	4a08      	ldr	r2, [pc, #32]	; (80044f8 <SystemInit+0x50>)
 80044d6:	4b08      	ldr	r3, [pc, #32]	; (80044f8 <SystemInit+0x50>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044de:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80044e0:	4b05      	ldr	r3, [pc, #20]	; (80044f8 <SystemInit+0x50>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80044e6:	f000 f80d 	bl	8004504 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80044ea:	4b05      	ldr	r3, [pc, #20]	; (8004500 <SystemInit+0x58>)
 80044ec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80044f0:	609a      	str	r2, [r3, #8]
#endif
}
 80044f2:	bf00      	nop
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	40023800 	.word	0x40023800
 80044fc:	24003010 	.word	0x24003010
 8004500:	e000ed00 	.word	0xe000ed00

08004504 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800450a:	2300      	movs	r3, #0
 800450c:	607b      	str	r3, [r7, #4]
 800450e:	2300      	movs	r3, #0
 8004510:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8004512:	4a36      	ldr	r2, [pc, #216]	; (80045ec <SetSysClock+0xe8>)
 8004514:	4b35      	ldr	r3, [pc, #212]	; (80045ec <SetSysClock+0xe8>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800451c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800451e:	4b33      	ldr	r3, [pc, #204]	; (80045ec <SetSysClock+0xe8>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004526:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	3301      	adds	r3, #1
 800452c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d103      	bne.n	800453c <SetSysClock+0x38>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800453a:	d1f0      	bne.n	800451e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800453c:	4b2b      	ldr	r3, [pc, #172]	; (80045ec <SetSysClock+0xe8>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004544:	2b00      	cmp	r3, #0
 8004546:	d002      	beq.n	800454e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8004548:	2301      	movs	r3, #1
 800454a:	603b      	str	r3, [r7, #0]
 800454c:	e001      	b.n	8004552 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800454e:	2300      	movs	r3, #0
 8004550:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	2b01      	cmp	r3, #1
 8004556:	d142      	bne.n	80045de <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8004558:	4a24      	ldr	r2, [pc, #144]	; (80045ec <SetSysClock+0xe8>)
 800455a:	4b24      	ldr	r3, [pc, #144]	; (80045ec <SetSysClock+0xe8>)
 800455c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004562:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8004564:	4a22      	ldr	r2, [pc, #136]	; (80045f0 <SetSysClock+0xec>)
 8004566:	4b22      	ldr	r3, [pc, #136]	; (80045f0 <SetSysClock+0xec>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800456e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8004570:	4a1e      	ldr	r2, [pc, #120]	; (80045ec <SetSysClock+0xe8>)
 8004572:	4b1e      	ldr	r3, [pc, #120]	; (80045ec <SetSysClock+0xe8>)
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8004578:	4a1c      	ldr	r2, [pc, #112]	; (80045ec <SetSysClock+0xe8>)
 800457a:	4b1c      	ldr	r3, [pc, #112]	; (80045ec <SetSysClock+0xe8>)
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004582:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8004584:	4a19      	ldr	r2, [pc, #100]	; (80045ec <SetSysClock+0xe8>)
 8004586:	4b19      	ldr	r3, [pc, #100]	; (80045ec <SetSysClock+0xe8>)
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800458e:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8004590:	4b16      	ldr	r3, [pc, #88]	; (80045ec <SetSysClock+0xe8>)
 8004592:	4a18      	ldr	r2, [pc, #96]	; (80045f4 <SetSysClock+0xf0>)
 8004594:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8004596:	4a15      	ldr	r2, [pc, #84]	; (80045ec <SetSysClock+0xe8>)
 8004598:	4b14      	ldr	r3, [pc, #80]	; (80045ec <SetSysClock+0xe8>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80045a0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80045a2:	bf00      	nop
 80045a4:	4b11      	ldr	r3, [pc, #68]	; (80045ec <SetSysClock+0xe8>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d0f9      	beq.n	80045a4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80045b0:	4b11      	ldr	r3, [pc, #68]	; (80045f8 <SetSysClock+0xf4>)
 80045b2:	f240 6205 	movw	r2, #1541	; 0x605
 80045b6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80045b8:	4a0c      	ldr	r2, [pc, #48]	; (80045ec <SetSysClock+0xe8>)
 80045ba:	4b0c      	ldr	r3, [pc, #48]	; (80045ec <SetSysClock+0xe8>)
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	f023 0303 	bic.w	r3, r3, #3
 80045c2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80045c4:	4a09      	ldr	r2, [pc, #36]	; (80045ec <SetSysClock+0xe8>)
 80045c6:	4b09      	ldr	r3, [pc, #36]	; (80045ec <SetSysClock+0xe8>)
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f043 0302 	orr.w	r3, r3, #2
 80045ce:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80045d0:	bf00      	nop
 80045d2:	4b06      	ldr	r3, [pc, #24]	; (80045ec <SetSysClock+0xe8>)
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	f003 030c 	and.w	r3, r3, #12
 80045da:	2b08      	cmp	r3, #8
 80045dc:	d1f9      	bne.n	80045d2 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80045de:	bf00      	nop
 80045e0:	370c      	adds	r7, #12
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	40023800 	.word	0x40023800
 80045f0:	40007000 	.word	0x40007000
 80045f4:	07405408 	.word	0x07405408
 80045f8:	40023c00 	.word	0x40023c00

080045fc <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b087      	sub	sp, #28
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	607a      	str	r2, [r7, #4]
	int div = 1;
 8004608:	2301      	movs	r3, #1
 800460a:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 800460c:	e004      	b.n	8004618 <ts_itoa+0x1c>
		div *= base;
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	fb02 f303 	mul.w	r3, r2, r3
 8004616:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	68ba      	ldr	r2, [r7, #8]
 800461c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	429a      	cmp	r2, r3
 8004624:	d2f3      	bcs.n	800460e <ts_itoa+0x12>

	while (div != 0)
 8004626:	e029      	b.n	800467c <ts_itoa+0x80>
	{
		int num = d/div;
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	68ba      	ldr	r2, [r7, #8]
 800462c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004630:	613b      	str	r3, [r7, #16]
		d = d%div;
 8004632:	697a      	ldr	r2, [r7, #20]
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	fbb3 f1f2 	udiv	r1, r3, r2
 800463a:	fb02 f201 	mul.w	r2, r2, r1
 800463e:	1a9b      	subs	r3, r3, r2
 8004640:	60bb      	str	r3, [r7, #8]
		div /= base;
 8004642:	697a      	ldr	r2, [r7, #20]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	fb92 f3f3 	sdiv	r3, r2, r3
 800464a:	617b      	str	r3, [r7, #20]
		if (num > 9)
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	2b09      	cmp	r3, #9
 8004650:	dd0a      	ble.n	8004668 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	1c59      	adds	r1, r3, #1
 8004658:	68fa      	ldr	r2, [r7, #12]
 800465a:	6011      	str	r1, [r2, #0]
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	b2d2      	uxtb	r2, r2
 8004660:	3237      	adds	r2, #55	; 0x37
 8004662:	b2d2      	uxtb	r2, r2
 8004664:	701a      	strb	r2, [r3, #0]
 8004666:	e009      	b.n	800467c <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	1c59      	adds	r1, r3, #1
 800466e:	68fa      	ldr	r2, [r7, #12]
 8004670:	6011      	str	r1, [r2, #0]
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	b2d2      	uxtb	r2, r2
 8004676:	3230      	adds	r2, #48	; 0x30
 8004678:	b2d2      	uxtb	r2, r2
 800467a:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1d2      	bne.n	8004628 <ts_itoa+0x2c>
	}
}
 8004682:	bf00      	nop
 8004684:	371c      	adds	r7, #28
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr

0800468e <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 800468e:	b580      	push	{r7, lr}
 8004690:	b088      	sub	sp, #32
 8004692:	af00      	add	r7, sp, #0
 8004694:	60f8      	str	r0, [r7, #12]
 8004696:	60b9      	str	r1, [r7, #8]
 8004698:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	617b      	str	r3, [r7, #20]
	while(*fmt)
 800469e:	e07d      	b.n	800479c <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	2b25      	cmp	r3, #37	; 0x25
 80046a6:	d171      	bne.n	800478c <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	3301      	adds	r3, #1
 80046ac:	60bb      	str	r3, [r7, #8]
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	2b64      	cmp	r3, #100	; 0x64
 80046b4:	d01e      	beq.n	80046f4 <ts_formatstring+0x66>
 80046b6:	2b64      	cmp	r3, #100	; 0x64
 80046b8:	dc06      	bgt.n	80046c8 <ts_formatstring+0x3a>
 80046ba:	2b58      	cmp	r3, #88	; 0x58
 80046bc:	d050      	beq.n	8004760 <ts_formatstring+0xd2>
 80046be:	2b63      	cmp	r3, #99	; 0x63
 80046c0:	d00e      	beq.n	80046e0 <ts_formatstring+0x52>
 80046c2:	2b25      	cmp	r3, #37	; 0x25
 80046c4:	d058      	beq.n	8004778 <ts_formatstring+0xea>
 80046c6:	e05d      	b.n	8004784 <ts_formatstring+0xf6>
 80046c8:	2b73      	cmp	r3, #115	; 0x73
 80046ca:	d02b      	beq.n	8004724 <ts_formatstring+0x96>
 80046cc:	2b73      	cmp	r3, #115	; 0x73
 80046ce:	dc02      	bgt.n	80046d6 <ts_formatstring+0x48>
 80046d0:	2b69      	cmp	r3, #105	; 0x69
 80046d2:	d00f      	beq.n	80046f4 <ts_formatstring+0x66>
 80046d4:	e056      	b.n	8004784 <ts_formatstring+0xf6>
 80046d6:	2b75      	cmp	r3, #117	; 0x75
 80046d8:	d037      	beq.n	800474a <ts_formatstring+0xbc>
 80046da:	2b78      	cmp	r3, #120	; 0x78
 80046dc:	d040      	beq.n	8004760 <ts_formatstring+0xd2>
 80046de:	e051      	b.n	8004784 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	1c5a      	adds	r2, r3, #1
 80046e4:	60fa      	str	r2, [r7, #12]
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	1d11      	adds	r1, r2, #4
 80046ea:	6079      	str	r1, [r7, #4]
 80046ec:	6812      	ldr	r2, [r2, #0]
 80046ee:	b2d2      	uxtb	r2, r2
 80046f0:	701a      	strb	r2, [r3, #0]
				break;
 80046f2:	e047      	b.n	8004784 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	1d1a      	adds	r2, r3, #4
 80046f8:	607a      	str	r2, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	2b00      	cmp	r3, #0
 8004702:	da07      	bge.n	8004714 <ts_formatstring+0x86>
					{
						val *= -1;
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	425b      	negs	r3, r3
 8004708:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	1c5a      	adds	r2, r3, #1
 800470e:	60fa      	str	r2, [r7, #12]
 8004710:	222d      	movs	r2, #45	; 0x2d
 8004712:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8004714:	69f9      	ldr	r1, [r7, #28]
 8004716:	f107 030c 	add.w	r3, r7, #12
 800471a:	220a      	movs	r2, #10
 800471c:	4618      	mov	r0, r3
 800471e:	f7ff ff6d 	bl	80045fc <ts_itoa>
				}
				break;
 8004722:	e02f      	b.n	8004784 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	1d1a      	adds	r2, r3, #4
 8004728:	607a      	str	r2, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	61bb      	str	r3, [r7, #24]
					while (*arg)
 800472e:	e007      	b.n	8004740 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	1c5a      	adds	r2, r3, #1
 8004734:	60fa      	str	r2, [r7, #12]
 8004736:	69ba      	ldr	r2, [r7, #24]
 8004738:	1c51      	adds	r1, r2, #1
 800473a:	61b9      	str	r1, [r7, #24]
 800473c:	7812      	ldrb	r2, [r2, #0]
 800473e:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d1f3      	bne.n	8004730 <ts_formatstring+0xa2>
					}
				}
				break;
 8004748:	e01c      	b.n	8004784 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	1d1a      	adds	r2, r3, #4
 800474e:	607a      	str	r2, [r7, #4]
 8004750:	6819      	ldr	r1, [r3, #0]
 8004752:	f107 030c 	add.w	r3, r7, #12
 8004756:	220a      	movs	r2, #10
 8004758:	4618      	mov	r0, r3
 800475a:	f7ff ff4f 	bl	80045fc <ts_itoa>
				break;
 800475e:	e011      	b.n	8004784 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	1d1a      	adds	r2, r3, #4
 8004764:	607a      	str	r2, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4619      	mov	r1, r3
 800476a:	f107 030c 	add.w	r3, r7, #12
 800476e:	2210      	movs	r2, #16
 8004770:	4618      	mov	r0, r3
 8004772:	f7ff ff43 	bl	80045fc <ts_itoa>
				break;
 8004776:	e005      	b.n	8004784 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	1c5a      	adds	r2, r3, #1
 800477c:	60fa      	str	r2, [r7, #12]
 800477e:	2225      	movs	r2, #37	; 0x25
 8004780:	701a      	strb	r2, [r3, #0]
				  break;
 8004782:	bf00      	nop
			}
			fmt++;
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	3301      	adds	r3, #1
 8004788:	60bb      	str	r3, [r7, #8]
 800478a:	e007      	b.n	800479c <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	1c5a      	adds	r2, r3, #1
 8004790:	60fa      	str	r2, [r7, #12]
 8004792:	68ba      	ldr	r2, [r7, #8]
 8004794:	1c51      	adds	r1, r2, #1
 8004796:	60b9      	str	r1, [r7, #8]
 8004798:	7812      	ldrb	r2, [r2, #0]
 800479a:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	781b      	ldrb	r3, [r3, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f47f af7d 	bne.w	80046a0 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	461a      	mov	r2, r3
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	1ad3      	subs	r3, r2, r3
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3720      	adds	r7, #32
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 80047bc:	b40e      	push	{r1, r2, r3}
 80047be:	b580      	push	{r7, lr}
 80047c0:	b085      	sub	sp, #20
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 80047c6:	f107 0320 	add.w	r3, r7, #32
 80047ca:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 80047cc:	68ba      	ldr	r2, [r7, #8]
 80047ce:	69f9      	ldr	r1, [r7, #28]
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	f7ff ff5c 	bl	800468e <ts_formatstring>
 80047d6:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 80047d8:	68fb      	ldr	r3, [r7, #12]
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3714      	adds	r7, #20
 80047de:	46bd      	mov	sp, r7
 80047e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80047e4:	b003      	add	sp, #12
 80047e6:	4770      	bx	lr

080047e8 <__libc_init_array>:
 80047e8:	b570      	push	{r4, r5, r6, lr}
 80047ea:	4e0d      	ldr	r6, [pc, #52]	; (8004820 <__libc_init_array+0x38>)
 80047ec:	4c0d      	ldr	r4, [pc, #52]	; (8004824 <__libc_init_array+0x3c>)
 80047ee:	1ba4      	subs	r4, r4, r6
 80047f0:	10a4      	asrs	r4, r4, #2
 80047f2:	2500      	movs	r5, #0
 80047f4:	42a5      	cmp	r5, r4
 80047f6:	d109      	bne.n	800480c <__libc_init_array+0x24>
 80047f8:	4e0b      	ldr	r6, [pc, #44]	; (8004828 <__libc_init_array+0x40>)
 80047fa:	4c0c      	ldr	r4, [pc, #48]	; (800482c <__libc_init_array+0x44>)
 80047fc:	f000 f820 	bl	8004840 <_init>
 8004800:	1ba4      	subs	r4, r4, r6
 8004802:	10a4      	asrs	r4, r4, #2
 8004804:	2500      	movs	r5, #0
 8004806:	42a5      	cmp	r5, r4
 8004808:	d105      	bne.n	8004816 <__libc_init_array+0x2e>
 800480a:	bd70      	pop	{r4, r5, r6, pc}
 800480c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004810:	4798      	blx	r3
 8004812:	3501      	adds	r5, #1
 8004814:	e7ee      	b.n	80047f4 <__libc_init_array+0xc>
 8004816:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800481a:	4798      	blx	r3
 800481c:	3501      	adds	r5, #1
 800481e:	e7f2      	b.n	8004806 <__libc_init_array+0x1e>
 8004820:	080049f8 	.word	0x080049f8
 8004824:	080049f8 	.word	0x080049f8
 8004828:	080049f8 	.word	0x080049f8
 800482c:	080049fc 	.word	0x080049fc

08004830 <strcpy>:
 8004830:	4603      	mov	r3, r0
 8004832:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004836:	f803 2b01 	strb.w	r2, [r3], #1
 800483a:	2a00      	cmp	r2, #0
 800483c:	d1f9      	bne.n	8004832 <strcpy+0x2>
 800483e:	4770      	bx	lr

08004840 <_init>:
 8004840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004842:	bf00      	nop
 8004844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004846:	bc08      	pop	{r3}
 8004848:	469e      	mov	lr, r3
 800484a:	4770      	bx	lr

0800484c <_fini>:
 800484c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800484e:	bf00      	nop
 8004850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004852:	bc08      	pop	{r3}
 8004854:	469e      	mov	lr, r3
 8004856:	4770      	bx	lr
