// Seed: 1476187876
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14;
  ;
  assign id_2 = id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd37,
    parameter id_3 = 32'd35
) (
    input supply1 _id_0,
    output tri0 id_1
);
  wire _id_3 = id_0;
  logic [1 : id_0] id_4;
  ;
  wire [-1 : id_0  ==  id_3] id_5 = id_4++;
  wand id_6 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_4,
      id_5,
      id_5,
      id_4,
      id_4,
      id_4
  );
endmodule
