#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Sep 20 12:52:12 2023
# Process ID: 19908
# Current directory: C:/Xilinx/workspace/bilateral7/bilateral7.runs/impl_1
# Command line: vivado.exe -log bilateral_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bilateral_design_wrapper.tcl -notrace
# Log file: C:/Xilinx/workspace/bilateral7/bilateral7.runs/impl_1/bilateral_design_wrapper.vdi
# Journal file: C:/Xilinx/workspace/bilateral7/bilateral7.runs/impl_1\vivado.jou
# Running On: Kamal-PC, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 34226 MB
#-----------------------------------------------------------
source bilateral_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1462.691 ; gain = 161.801
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/workspaceHLS/bilateral7'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top bilateral_design_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_axi_dma_0_0/bilateral_design_axi_dma_0_0.dcp' for cell 'bilateral_design_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_axis_dwidth_converter_0_0/bilateral_design_axis_dwidth_converter_0_0.dcp' for cell 'bilateral_design_i/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_axis_dwidth_converter_1_0/bilateral_design_axis_dwidth_converter_1_0.dcp' for cell 'bilateral_design_i/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_bilateral_filter_acc_0_0/bilateral_design_bilateral_filter_acc_0_0.dcp' for cell 'bilateral_design_i/bilateral_filter_acc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_processing_system7_0_0/bilateral_design_processing_system7_0_0.dcp' for cell 'bilateral_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_rst_ps7_0_100M_0/bilateral_design_rst_ps7_0_100M_0.dcp' for cell 'bilateral_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_xbar_0/bilateral_design_xbar_0.dcp' for cell 'bilateral_design_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_auto_pc_0/bilateral_design_auto_pc_0.dcp' for cell 'bilateral_design_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_xbar_1/bilateral_design_xbar_1.dcp' for cell 'bilateral_design_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_auto_pc_1/bilateral_design_auto_pc_1.dcp' for cell 'bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_auto_us_0/bilateral_design_auto_us_0.dcp' for cell 'bilateral_design_i/axi_interconnect_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_auto_us_1/bilateral_design_auto_us_1.dcp' for cell 'bilateral_design_i/axi_interconnect_1/s01_couplers/auto_us'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2037.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2426 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_processing_system7_0_0/bilateral_design_processing_system7_0_0.xdc] for cell 'bilateral_design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_processing_system7_0_0/bilateral_design_processing_system7_0_0.xdc] for cell 'bilateral_design_i/processing_system7_0/inst'
Parsing XDC File [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_axi_dma_0_0/bilateral_design_axi_dma_0_0.xdc] for cell 'bilateral_design_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_axi_dma_0_0/bilateral_design_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_axi_dma_0_0/bilateral_design_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_axi_dma_0_0/bilateral_design_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_axi_dma_0_0/bilateral_design_axi_dma_0_0.xdc] for cell 'bilateral_design_i/axi_dma_0/U0'
Parsing XDC File [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_rst_ps7_0_100M_0/bilateral_design_rst_ps7_0_100M_0_board.xdc] for cell 'bilateral_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_rst_ps7_0_100M_0/bilateral_design_rst_ps7_0_100M_0_board.xdc] for cell 'bilateral_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_rst_ps7_0_100M_0/bilateral_design_rst_ps7_0_100M_0.xdc] for cell 'bilateral_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_rst_ps7_0_100M_0/bilateral_design_rst_ps7_0_100M_0.xdc] for cell 'bilateral_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_auto_us_0/bilateral_design_auto_us_0_clocks.xdc] for cell 'bilateral_design_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_auto_us_0/bilateral_design_auto_us_0_clocks.xdc] for cell 'bilateral_design_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_auto_us_1/bilateral_design_auto_us_1_clocks.xdc] for cell 'bilateral_design_i/axi_interconnect_1/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_auto_us_1/bilateral_design_auto_us_1_clocks.xdc] for cell 'bilateral_design_i/axi_interconnect_1/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_axi_dma_0_0/bilateral_design_axi_dma_0_0_clocks.xdc] for cell 'bilateral_design_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/ip/bilateral_design_axi_dma_0_0/bilateral_design_axi_dma_0_0_clocks.xdc] for cell 'bilateral_design_i/axi_dma_0/U0'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2224.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2224.031 ; gain = 704.637
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2249.020 ; gain = 24.988

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 120ca6eb7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2833.141 ; gain = 584.121

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 11 inverters resulting in an inversion of 79 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fd2a2e6d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3190.035 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 77 cells and removed 258 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 9a8c91a6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3190.035 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 563 cells and removed 2265 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 101786312

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3190.035 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 463 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 101786312

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.035 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ce2304fb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3190.035 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 3 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c48e24f3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3190.035 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              77  |             258  |                                             27  |
|  Constant propagation         |             563  |            2265  |                                             27  |
|  Sweep                        |               0  |             463  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               3  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 3190.035 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d1923de8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3190.035 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 55 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 27 newly gated: 0 Total Ports: 110
Ending PowerOpt Patch Enables Task | Checksum: e1c4f695

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.388 . Memory (MB): peak = 3454.277 ; gain = 0.000
Ending Power Optimization Task | Checksum: e1c4f695

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3454.277 ; gain = 264.242

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 200f2869d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3454.277 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 200f2869d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3454.277 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3454.277 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 200f2869d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3454.277 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:45 . Memory (MB): peak = 3454.277 ; gain = 1230.246
INFO: [runtcl-4] Executing : report_drc -file bilateral_design_wrapper_drc_opted.rpt -pb bilateral_design_wrapper_drc_opted.pb -rpx bilateral_design_wrapper_drc_opted.rpx
Command: report_drc -file bilateral_design_wrapper_drc_opted.rpt -pb bilateral_design_wrapper_drc_opted.pb -rpx bilateral_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/workspace/bilateral7/bilateral7.runs/impl_1/bilateral_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.208 . Memory (MB): peak = 3454.277 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/bilateral7/bilateral7.runs/impl_1/bilateral_design_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3454.277 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3454.277 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11bce4d05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 3454.277 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 490f550d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 40296b74

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 40296b74

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3454.277 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 40296b74

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e943657e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 50e2bd2f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 50e2bd2f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: ec03e05a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1585 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 678 nets or LUTs. Breaked 0 LUT, combined 678 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3454.277 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            678  |                   678  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            678  |                   678  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1912f82cd

Time (s): cpu = 00:01:06 ; elapsed = 00:00:41 . Memory (MB): peak = 3454.277 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 159249d1a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 3454.277 ; gain = 0.000
Phase 2 Global Placement | Checksum: 159249d1a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f9875072

Time (s): cpu = 00:01:11 ; elapsed = 00:00:45 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1695c4ab0

Time (s): cpu = 00:01:18 ; elapsed = 00:00:49 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11f016f0b

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c7ebef8c

Time (s): cpu = 00:01:19 ; elapsed = 00:00:50 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1eae177ae

Time (s): cpu = 00:01:29 ; elapsed = 00:01:00 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ce1e9bf9

Time (s): cpu = 00:01:31 ; elapsed = 00:01:01 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: eba1f90f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:01 . Memory (MB): peak = 3454.277 ; gain = 0.000
Phase 3 Detail Placement | Checksum: eba1f90f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:02 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fdb1c8fb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.317 | TNS=-3.621 |
Phase 1 Physical Synthesis Initialization | Checksum: 1dde5b288

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3454.277 ; gain = 0.000
INFO: [Place 46-33] Processed net bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/ap_enable_reg_pp0_iter1_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1dde5b288

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3454.277 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: fdb1c8fb

Time (s): cpu = 00:01:49 ; elapsed = 00:01:15 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.917. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e8431c70

Time (s): cpu = 00:01:51 ; elapsed = 00:01:17 . Memory (MB): peak = 3454.277 ; gain = 0.000

Time (s): cpu = 00:01:51 ; elapsed = 00:01:17 . Memory (MB): peak = 3454.277 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e8431c70

Time (s): cpu = 00:01:51 ; elapsed = 00:01:17 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e8431c70

Time (s): cpu = 00:01:52 ; elapsed = 00:01:17 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e8431c70

Time (s): cpu = 00:01:52 ; elapsed = 00:01:17 . Memory (MB): peak = 3454.277 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1e8431c70

Time (s): cpu = 00:01:52 ; elapsed = 00:01:17 . Memory (MB): peak = 3454.277 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3454.277 ; gain = 0.000

Time (s): cpu = 00:01:52 ; elapsed = 00:01:17 . Memory (MB): peak = 3454.277 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a7d0d92d

Time (s): cpu = 00:01:52 ; elapsed = 00:01:18 . Memory (MB): peak = 3454.277 ; gain = 0.000
Ending Placer Task | Checksum: 1a5a67bed

Time (s): cpu = 00:01:52 ; elapsed = 00:01:18 . Memory (MB): peak = 3454.277 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:57 ; elapsed = 00:01:20 . Memory (MB): peak = 3454.277 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file bilateral_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3454.277 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bilateral_design_wrapper_utilization_placed.rpt -pb bilateral_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bilateral_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 3454.277 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3454.277 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/bilateral7/bilateral7.runs/impl_1/bilateral_design_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3454.277 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3454.277 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3454.277 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3479.047 ; gain = 24.770
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/bilateral7/bilateral7.runs/impl_1/bilateral_design_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3479.047 ; gain = 24.770
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f178347d ConstDB: 0 ShapeSum: b42e4770 RouteDB: 0
Post Restoration Checksum: NetGraph: 999a02bd | NumContArr: c8421ca1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 17ae6750b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 3594.094 ; gain = 101.270

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17ae6750b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 3594.094 ; gain = 101.270

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17ae6750b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 3594.094 ; gain = 101.270
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 135874009

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3616.105 ; gain = 123.281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.032  | TNS=0.000  | WHS=-0.200 | THS=-225.877|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 29591
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 29591
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1cea44671

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 3696.469 ; gain = 203.645

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1cea44671

Time (s): cpu = 00:01:13 ; elapsed = 00:00:57 . Memory (MB): peak = 3696.469 ; gain = 203.645
Phase 3 Initial Routing | Checksum: 1ab42d388

Time (s): cpu = 00:01:23 ; elapsed = 00:01:03 . Memory (MB): peak = 3708.641 ; gain = 215.816

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1997
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.090  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a6b066ad

Time (s): cpu = 00:01:45 ; elapsed = 00:01:19 . Memory (MB): peak = 3708.641 ; gain = 215.816

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.090  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 29a157398

Time (s): cpu = 00:01:46 ; elapsed = 00:01:20 . Memory (MB): peak = 3708.641 ; gain = 215.816

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.090  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: ff16b5c8

Time (s): cpu = 00:01:47 ; elapsed = 00:01:20 . Memory (MB): peak = 3708.641 ; gain = 215.816
Phase 4 Rip-up And Reroute | Checksum: ff16b5c8

Time (s): cpu = 00:01:47 ; elapsed = 00:01:21 . Memory (MB): peak = 3708.641 ; gain = 215.816

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ff16b5c8

Time (s): cpu = 00:01:47 ; elapsed = 00:01:21 . Memory (MB): peak = 3708.641 ; gain = 215.816

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ff16b5c8

Time (s): cpu = 00:01:47 ; elapsed = 00:01:21 . Memory (MB): peak = 3708.641 ; gain = 215.816
Phase 5 Delay and Skew Optimization | Checksum: ff16b5c8

Time (s): cpu = 00:01:47 ; elapsed = 00:01:21 . Memory (MB): peak = 3708.641 ; gain = 215.816

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 182650cf5

Time (s): cpu = 00:01:51 ; elapsed = 00:01:23 . Memory (MB): peak = 3708.641 ; gain = 215.816
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.090  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 172ff0fd1

Time (s): cpu = 00:01:51 ; elapsed = 00:01:23 . Memory (MB): peak = 3708.641 ; gain = 215.816
Phase 6 Post Hold Fix | Checksum: 172ff0fd1

Time (s): cpu = 00:01:51 ; elapsed = 00:01:23 . Memory (MB): peak = 3708.641 ; gain = 215.816

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.46842 %
  Global Horizontal Routing Utilization  = 9.26589 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 9e2f6c1a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:23 . Memory (MB): peak = 3708.641 ; gain = 215.816

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9e2f6c1a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:24 . Memory (MB): peak = 3708.641 ; gain = 215.816

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: eef8d4d1

Time (s): cpu = 00:01:55 ; elapsed = 00:01:26 . Memory (MB): peak = 3708.641 ; gain = 215.816

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.090  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: eef8d4d1

Time (s): cpu = 00:01:58 ; elapsed = 00:01:28 . Memory (MB): peak = 3708.641 ; gain = 215.816
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 157251350

Time (s): cpu = 00:01:59 ; elapsed = 00:01:29 . Memory (MB): peak = 3708.641 ; gain = 215.816

Time (s): cpu = 00:01:59 ; elapsed = 00:01:29 . Memory (MB): peak = 3708.641 ; gain = 215.816

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:05 ; elapsed = 00:01:32 . Memory (MB): peak = 3708.641 ; gain = 229.594
INFO: [runtcl-4] Executing : report_drc -file bilateral_design_wrapper_drc_routed.rpt -pb bilateral_design_wrapper_drc_routed.pb -rpx bilateral_design_wrapper_drc_routed.rpx
Command: report_drc -file bilateral_design_wrapper_drc_routed.rpt -pb bilateral_design_wrapper_drc_routed.pb -rpx bilateral_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/workspace/bilateral7/bilateral7.runs/impl_1/bilateral_design_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3708.641 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file bilateral_design_wrapper_methodology_drc_routed.rpt -pb bilateral_design_wrapper_methodology_drc_routed.pb -rpx bilateral_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bilateral_design_wrapper_methodology_drc_routed.rpt -pb bilateral_design_wrapper_methodology_drc_routed.pb -rpx bilateral_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Xilinx/workspace/bilateral7/bilateral7.runs/impl_1/bilateral_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3785.988 ; gain = 77.348
INFO: [runtcl-4] Executing : report_power -file bilateral_design_wrapper_power_routed.rpt -pb bilateral_design_wrapper_power_summary_routed.pb -rpx bilateral_design_wrapper_power_routed.rpx
Command: report_power -file bilateral_design_wrapper_power_routed.rpt -pb bilateral_design_wrapper_power_summary_routed.pb -rpx bilateral_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
122 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3800.801 ; gain = 14.812
INFO: [runtcl-4] Executing : report_route_status -file bilateral_design_wrapper_route_status.rpt -pb bilateral_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bilateral_design_wrapper_timing_summary_routed.rpt -pb bilateral_design_wrapper_timing_summary_routed.pb -rpx bilateral_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bilateral_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bilateral_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bilateral_design_wrapper_bus_skew_routed.rpt -pb bilateral_design_wrapper_bus_skew_routed.pb -rpx bilateral_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3838.234 ; gain = 32.082
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/bilateral7/bilateral7.runs/impl_1/bilateral_design_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3838.234 ; gain = 32.082
INFO: [Memdata 28-167] Found XPM memory block bilateral_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bilateral_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bilateral_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bilateral_design_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bilateral_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bilateral_design_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force bilateral_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U156/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U156/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U157/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U157/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U158/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U158/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U159/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U159/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U160/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U160/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U161/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U161/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U162/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U162/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U163/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U163/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U164/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U164/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U165/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U165/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U166/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U166/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U167/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U167/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U168/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U168/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U169/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U169/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U170/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U170/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U171/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U171/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U172/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U172/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U173/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U173/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U174/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U174/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U175/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U175/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U176/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U176/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U177/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U177/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U178/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U178/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U179/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U179/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U180/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U180/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U181/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U181/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U182/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U182/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U183/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U183/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U184/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U184/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U185/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U185/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U202/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U202/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U204/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U204/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U206/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_24ns_25_4_1_U206/bilateral_filter_accel_mac_muladd_16ns_8ns_24ns_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U187/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U187/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U188/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U188/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U189/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U189/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U190/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U190/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U192/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U192/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U193/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U193/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U194/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U194/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U195/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U195/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U197/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U197/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U198/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U198/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U199/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U199/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U200/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_25ns_26_4_1_U200/bilateral_filter_accel_mac_muladd_16ns_8ns_25ns_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_26ns_27_4_1_U186/bilateral_filter_accel_mac_muladd_16ns_8ns_26ns_27_4_1_DSP48_1_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_26ns_27_4_1_U186/bilateral_filter_accel_mac_muladd_16ns_8ns_26ns_27_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_26ns_27_4_1_U191/bilateral_filter_accel_mac_muladd_16ns_8ns_26ns_27_4_1_DSP48_1_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_26ns_27_4_1_U191/bilateral_filter_accel_mac_muladd_16ns_8ns_26ns_27_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_26ns_27_4_1_U196/bilateral_filter_accel_mac_muladd_16ns_8ns_26ns_27_4_1_DSP48_1_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_26ns_27_4_1_U196/bilateral_filter_accel_mac_muladd_16ns_8ns_26ns_27_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_27ns_28_4_1_U201/bilateral_filter_accel_mac_muladd_16ns_8ns_27ns_28_4_1_DSP48_3_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_27ns_28_4_1_U201/bilateral_filter_accel_mac_muladd_16ns_8ns_27ns_28_4_1_DSP48_3_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_27ns_28_4_1_U203/bilateral_filter_accel_mac_muladd_16ns_8ns_27ns_28_4_1_DSP48_3_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_27ns_28_4_1_U203/bilateral_filter_accel_mac_muladd_16ns_8ns_27ns_28_4_1_DSP48_3_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_27ns_28_4_1_U205/bilateral_filter_accel_mac_muladd_16ns_8ns_27ns_28_4_1_DSP48_3_U/p_reg_reg input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mac_muladd_16ns_8ns_27ns_28_4_1_U205/bilateral_filter_accel_mac_muladd_16ns_8ns_27ns_28_4_1_DSP48_3_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_10_reg_10450_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_10_reg_10450_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_13_reg_10467_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_13_reg_10467_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_15_reg_10895_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_15_reg_10895_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_18_reg_10484_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_18_reg_10484_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_1_reg_10411_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_1_reg_10411_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_21_reg_10501_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_21_reg_10501_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_23_reg_10506_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_23_reg_10506_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_25_reg_10511_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_25_reg_10511_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_28_reg_10541_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_28_reg_10541_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_29_reg_10546_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_29_reg_10546_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_33_reg_10561_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_33_reg_10561_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_36_reg_10566_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_36_reg_10566_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_38_reg_10571_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_38_reg_10571_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_41_reg_10581_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_41_reg_10581_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_43_reg_10950_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_43_reg_10950_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_46_reg_10591_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_46_reg_10591_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_49_reg_10601_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_49_reg_10601_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_51_reg_10606_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_51_reg_10606_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_53_reg_10611_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_53_reg_10611_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_56_reg_10616_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_56_reg_10616_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_57_reg_10621_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_57_reg_10621_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_5_reg_10440_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_5_reg_10440_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_61_reg_10636_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_61_reg_10636_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_64_reg_10641_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_64_reg_10641_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_66_reg_10646_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_66_reg_10646_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_69_reg_10656_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_69_reg_10656_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_71_reg_10995_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_71_reg_10995_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_74_reg_10666_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_74_reg_10666_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_77_reg_10676_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_77_reg_10676_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_79_reg_10681_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_79_reg_10681_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_81_reg_10686_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_81_reg_10686_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_8_reg_10445_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_8_reg_10445_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_reg_10406_reg multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/mul_ln107_reg_10406_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, bilateral_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U107/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U108/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413/fmul_32ns_32ns_32_4_max_dsp_1_U109/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1001/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1006/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralExpf_fu_1011/fexp_32ns_32ns_32_10_full_dsp_1_U35/bilateral_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_953/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_960/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_967/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_974/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_981/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_988/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: bilateral_design_i/bilateral_filter_acc_0/inst/bilateralFilter_7_0_16_3840_2160_1_2_2_U0/grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_fu_44/grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314/grp_xFBilateralFloatMul_fu_995/fmul_32ns_32ns_32_4_max_dsp_1_U31/bilateral_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 233 Warnings, 76 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bilateral_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 199 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 4383.324 ; gain = 545.090
INFO: [Common 17-206] Exiting Vivado at Wed Sep 20 12:58:55 2023...
