{"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Wallace_Tree_Cell.v":{"language":"Verilog","code":334,"comment":0,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Rename_Table.v":{"language":"Verilog","code":1676,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Rename.v":{"language":"Verilog","code":1017,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Reservation_Station_Slot.v":{"language":"Verilog","code":564,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Queue.v":{"language":"Verilog","code":251,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Wallace_Tree.v":{"language":"Verilog","code":6091,"comment":0,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/PC_Gen.v":{"language":"Verilog","code":85,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/RegFile.v":{"language":"Verilog","code":3149,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Multiplier.v":{"language":"Verilog","code":238,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/MUL.v":{"language":"Verilog","code":268,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/LSU.v":{"language":"Verilog","code":300,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Partial_Products_Gen.v":{"language":"Verilog","code":958,"comment":0,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Ladder.v":{"language":"Verilog","code":167,"comment":0,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/IF2_IF3.v":{"language":"Verilog","code":121,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Interrupt_Mask.v":{"language":"Verilog","code":79,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/IF1_IF2.v":{"language":"Verilog","code":120,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Full_Adder.v":{"language":"Verilog","code":10,"comment":0,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/front_end_control.v":{"language":"Verilog","code":25,"comment":0,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Front_End.anno.json":{"language":"JSON","code":32,"comment":0,"blank":0},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Front_End.v":{"language":"Verilog","code":352,"comment":0,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Fetch_Res.v":{"language":"Verilog","code":30,"comment":0,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Fetch_Queue.v":{"language":"Verilog","code":78,"comment":0,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Divider.v":{"language":"Verilog","code":173,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/DIV.v":{"language":"Verilog","code":255,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Execute.v":{"language":"Verilog","code":1255,"comment":0,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Dispatch.v":{"language":"Verilog","code":635,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/CSR_BF.v":{"language":"Verilog","code":197,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Busy_Table.v":{"language":"Verilog","code":565,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/CSR.v":{"language":"Verilog","code":239,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Decoder.v":{"language":"Verilog","code":1740,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/BRU.v":{"language":"Verilog","code":310,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Branch_Presolve.v":{"language":"Verilog","code":61,"comment":0,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Back_End_With_Decode.v":{"language":"Verilog","code":2572,"comment":0,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/ALU.v":{"language":"Verilog","code":349,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Arch_RegFile.v":{"language":"Verilog","code":4259,"comment":0,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Ladder.anno.json":{"language":"JSON","code":17570,"comment":0,"blank":0},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Back_End_With_Decode.anno.json":{"language":"JSON","code":17589,"comment":0,"blank":0},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Reorder_Buffer.v":{"language":"Verilog","code":25665,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/Reservation_Station.v":{"language":"Verilog","code":21036,"comment":1,"blank":1},"file:///d%3A/StudyDocuments/OOOCoreDesign/sbttest/chisel-template%20-%20ladder_be/genrtl/BPU.v":{"language":"Verilog","code":56061,"comment":1,"blank":1}}