{
  "module_name": "memory.json",
  "hash_id": "5143c471759d800ee524ac089783cc92791aa9cf3be7fcb12864727ee2370c4d",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/skylakex/memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Cycles while L3 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"2\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"CYCLE_ACTIVITY.CYCLES_L3_MISS\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Execution stalls while L3 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"6\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"CYCLE_ACTIVITY.STALLS_L3_MISS\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x6\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution aborted due to any reasons (multiple categories may count as one).\",\n        \"EventCode\": \"0xC8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Number of times HLE abort was triggered.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution aborted due to unfriendly events (such as interrupts).\",\n        \"EventCode\": \"0xC8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED_EVENTS\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).\",\n        \"EventCode\": \"0xC8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED_MEM\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution aborted due to incompatible memory type\",\n        \"EventCode\": \"0xC8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED_MEMTYPE\",\n        \"PublicDescription\": \"Number of times an HLE execution aborted due to incompatible memory type.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution aborted due to hardware timer expiration.\",\n        \"EventCode\": \"0xC8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED_TIMER\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.).\",\n        \"EventCode\": \"0xC8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED_UNFRIENDLY\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution successfully committed\",\n        \"EventCode\": \"0xC8\",\n        \"EventName\": \"HLE_RETIRED.COMMIT\",\n        \"PublicDescription\": \"Number of times HLE commit succeeded.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution started.\",\n        \"EventCode\": \"0xC8\",\n        \"EventName\": \"HLE_RETIRED.START\",\n        \"PublicDescription\": \"Number of times we entered an HLE region. Does not count nested transactions.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears due to memory order conflicts.\",\n        \"Errata\": \"SKL089\",\n        \"EventCode\": \"0xC3\",\n        \"EventName\": \"MACHINE_CLEARS.MEMORY_ORDERING\",\n        \"PublicDescription\": \"Counts the number of memory ordering Machine Clears detected. Memory Ordering Machine Clears can result from one of the following:a. memory disambiguation,b. external snoop, orc. cross SMT-HW-thread snoop (stores) hitting load buffer.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x80\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"1009\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x10\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x100\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"503\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x20\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x4\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x200\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"101\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x40\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"2003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x8\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read requests who miss L3 cache\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Demand Data Read requests who miss L3 cache.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with at least 1 Demand Data Read requests who miss L3 cache in the superQ.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Counts number of Offcore outstanding Demand Data Read requests that miss L3 cache in the superQ every cycle.\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with at least 6 Demand Data Read requests that miss L3 cache in the superQ.\",\n        \"CounterMask\": \"6\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD_GE_6\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch data reads that miss in the L3.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.ANY_SNOOP\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FBC000491\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch data reads that miss the L3 and the modified data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.REMOTE_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x103FC00491\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch data reads that miss the L3 and clean or shared data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x83FC00491\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch data reads that miss the L3 and the data is returned from local or remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63FC00491\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch data reads that miss the L3 and the data is returned from local dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x604000491\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch data reads that miss the L3 and the data is returned from remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63B800491\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch data reads that miss in the L3.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.ANY_SNOOP\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FBC000490\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch data reads that miss the L3 and the modified data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.REMOTE_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x103FC00490\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch data reads that miss the L3 and clean or shared data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x83FC00490\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch data reads that miss the L3 and the data is returned from local or remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63FC00490\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch data reads that miss the L3 and the data is returned from local dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x604000490\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch data reads that miss the L3 and the data is returned from remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63B800490\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch RFOs that miss in the L3.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.ANY_SNOOP\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FBC000120\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch RFOs that miss the L3 and the modified data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.REMOTE_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x103FC00120\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch RFOs that miss the L3 and clean or shared data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.REMOTE_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x83FC00120\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch RFOs that miss the L3 and the data is returned from local or remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63FC00120\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch RFOs that miss the L3 and the data is returned from local dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x604000120\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch RFOs that miss the L3 and the data is returned from remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63B800120\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch RFOs that miss in the L3.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_RFO.L3_MISS.ANY_SNOOP\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FBC000122\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch RFOs that miss the L3 and the modified data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_RFO.L3_MISS.REMOTE_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x103FC00122\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch RFOs that miss the L3 and clean or shared data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_RFO.L3_MISS.REMOTE_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x83FC00122\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch RFOs that miss the L3 and the data is returned from local or remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63FC00122\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch RFOs that miss the L3 and the data is returned from local dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x604000122\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch RFOs that miss the L3 and the data is returned from remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63B800122\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand code reads that miss in the L3.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.ANY_SNOOP\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FBC000004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand code reads that miss the L3 and the modified data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.REMOTE_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x103FC00004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand code reads that miss the L3 and clean or shared data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.REMOTE_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x83FC00004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand code reads that miss the L3 and the data is returned from local or remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63FC00004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand code reads that miss the L3 and the data is returned from local dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x604000004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand code reads that miss the L3 and the data is returned from remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63B800004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that miss in the L3.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.ANY_SNOOP\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FBC000001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that miss the L3 and the modified data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.REMOTE_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x103FC00001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that miss the L3 and clean or shared data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x83FC00001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that miss the L3 and the data is returned from local or remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63FC00001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that miss the L3 and the data is returned from local dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x604000001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that miss the L3 and the data is returned from remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63B800001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand data writes (RFOs) that miss in the L3.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.ANY_SNOOP\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FBC000002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand data writes (RFOs) that miss the L3 and the modified data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.REMOTE_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x103FC00002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand data writes (RFOs) that miss the L3 and clean or shared data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.REMOTE_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x83FC00002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand data writes (RFOs) that miss the L3 and the data is returned from local or remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63FC00002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand data writes (RFOs) that miss the L3 and the data is returned from local dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x604000002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand data writes (RFOs) that miss the L3 and the data is returned from remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63B800002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L1 data cache hardware prefetch requests and software prefetch requests that miss in the L3.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.ANY_SNOOP\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FBC000400\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the modified data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.REMOTE_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x103FC00400\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and clean or shared data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.REMOTE_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x83FC00400\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the data is returned from local or remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63FC00400\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the data is returned from local dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x604000400\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the data is returned from remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63B800400\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to L2) data reads that miss in the L3.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.ANY_SNOOP\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FBC000010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to L2) data reads that miss the L3 and the modified data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.REMOTE_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x103FC00010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to L2) data reads that miss the L3 and clean or shared data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x83FC00010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to L2) data reads that miss the L3 and the data is returned from local or remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63FC00010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to L2) data reads that miss the L3 and the data is returned from local dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x604000010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to L2) data reads that miss the L3 and the data is returned from remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63B800010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to L2) RFOs that miss in the L3.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.ANY_SNOOP\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FBC000020\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the modified data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.REMOTE_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x103FC00020\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to L2) RFOs that miss the L3 and clean or shared data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.REMOTE_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x83FC00020\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the data is returned from local or remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63FC00020\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the data is returned from local dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x604000020\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the data is returned from remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63B800020\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) data reads that miss in the L3.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.ANY_SNOOP\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FBC000080\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the modified data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.REMOTE_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x103FC00080\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and clean or shared data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x83FC00080\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the data is returned from local or remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63FC00080\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the data is returned from local dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x604000080\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the data is returned from remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63B800080\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) RFOs that miss in the L3.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.ANY_SNOOP\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3FBC000100\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the modified data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.REMOTE_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x103FC00100\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and clean or shared data is transferred from remote cache.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.REMOTE_HIT_FORWARD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x83FC00100\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the data is returned from local or remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63FC00100\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the data is returned from local dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x604000100\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the data is returned from remote dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x63B800100\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to any reasons (multiple categories may count as one).\",\n        \"EventCode\": \"0xC9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Number of times RTM abort was triggered.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)\",\n        \"EventCode\": \"0xC9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_EVENTS\",\n        \"PublicDescription\": \"Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt).\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)\",\n        \"EventCode\": \"0xC9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_MEM\",\n        \"PublicDescription\": \"Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts).\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to incompatible memory type\",\n        \"EventCode\": \"0xC9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_MEMTYPE\",\n        \"PublicDescription\": \"Number of times an RTM execution aborted due to incompatible memory type.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to uncommon conditions.\",\n        \"EventCode\": \"0xC9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_TIMER\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to HLE-unfriendly instructions\",\n        \"EventCode\": \"0xC9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_UNFRIENDLY\",\n        \"PublicDescription\": \"Number of times an RTM execution aborted due to HLE-unfriendly instructions.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution successfully committed\",\n        \"EventCode\": \"0xC9\",\n        \"EventName\": \"RTM_RETIRED.COMMIT\",\n        \"PublicDescription\": \"Number of times RTM commit succeeded.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution started.\",\n        \"EventCode\": \"0xC9\",\n        \"EventName\": \"RTM_RETIRED.START\",\n        \"PublicDescription\": \"Number of times we entered an RTM region. Does not count nested transactions.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort.\",\n        \"EventCode\": \"0x5d\",\n        \"EventName\": \"TX_EXEC.MISC1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region\",\n        \"EventCode\": \"0x5d\",\n        \"EventName\": \"TX_EXEC.MISC2\",\n        \"PublicDescription\": \"Unfriendly TSX abort triggered by a vzeroupper instruction.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded\",\n        \"EventCode\": \"0x5d\",\n        \"EventName\": \"TX_EXEC.MISC3\",\n        \"PublicDescription\": \"Unfriendly TSX abort triggered by a nest count that is too deep.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region.\",\n        \"EventCode\": \"0x5d\",\n        \"EventName\": \"TX_EXEC.MISC4\",\n        \"PublicDescription\": \"RTM region detected inside HLE.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region\",\n        \"EventCode\": \"0x5d\",\n        \"EventName\": \"TX_EXEC.MISC5\",\n        \"PublicDescription\": \"Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Number of times a transactional abort was signaled due to a data capacity limitation for transactional reads or writes.\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_CAPACITY\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_CONFLICT\",\n        \"PublicDescription\": \"Number of times a TSX line had a cache conflict.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH\",\n        \"PublicDescription\": \"Number of times a TSX Abort was triggered due to release/commit but data and address mismatch.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY\",\n        \"PublicDescription\": \"Number of times a TSX Abort was triggered due to commit but Lock Buffer not empty.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT\",\n        \"PublicDescription\": \"Number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK\",\n        \"PublicDescription\": \"Number of times a TSX Abort was triggered due to a non-release/commit store to lock.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.HLE_ELISION_BUFFER_FULL\",\n        \"PublicDescription\": \"Number of times we could not allocate Lock Buffer.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x40\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}