
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002247                       # Number of seconds simulated (Second)
simTicks                                   2246972000                       # Number of ticks simulated (Tick)
finalTick                                  2246972000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     17.84                       # Real time elapsed on the host (Second)
hostTickRate                                125937685                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     781280                       # Number of bytes of host memory used (Byte)
simInsts                                      2145157                       # Number of instructions simulated (Count)
simOps                                        3757408                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   120230                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     210593                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu1.numCycles                         2221956                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                        4756949                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    1953                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                       4372321                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  3019                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             1038178                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          1630534                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                249                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples            2111412                       # Number of insts issued each cycle
system.cpu1.numIssuedDist::mean              2.070804                       # Number of insts issued each cycle
system.cpu1.numIssuedDist::stdev             2.343975                       # Number of insts issued each cycle
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.numIssuedDist::0                   922612     43.70%     43.70% # Number of insts issued each cycle
system.cpu1.numIssuedDist::1                   170303      8.07%     51.76% # Number of insts issued each cycle
system.cpu1.numIssuedDist::2                   221562     10.49%     62.26% # Number of insts issued each cycle
system.cpu1.numIssuedDist::3                   216894     10.27%     72.53% # Number of insts issued each cycle
system.cpu1.numIssuedDist::4                   201679      9.55%     82.08% # Number of insts issued each cycle
system.cpu1.numIssuedDist::5                   142919      6.77%     88.85% # Number of insts issued each cycle
system.cpu1.numIssuedDist::6                   113818      5.39%     94.24% # Number of insts issued each cycle
system.cpu1.numIssuedDist::7                    69007      3.27%     97.51% # Number of insts issued each cycle
system.cpu1.numIssuedDist::8                    52618      2.49%    100.00% # Number of insts issued each cycle
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle
system.cpu1.numIssuedDist::total              2111412                       # Number of insts issued each cycle
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  50636     69.90%     69.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     69.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                   53      0.07%     69.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     69.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     69.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     69.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     69.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     69.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     1      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     69.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   117      0.16%     70.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     70.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                   247      0.34%     70.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                   14      0.02%     70.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     70.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     70.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                  43      0.06%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     70.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 12649     17.46%     88.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                 7790     10.75%     98.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead              729      1.01%     99.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             160      0.22%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass        15066      0.34%      0.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu      3426669     78.37%     78.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           59      0.00%     78.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        38026      0.87%     79.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd         4489      0.10%     79.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     79.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         2032      0.05%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         9422      0.22%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu        18457      0.42%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp           18      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        19605      0.45%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc         9840      0.23%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         3296      0.08%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       589721     13.49%     94.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       186555      4.27%     98.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead        34071      0.78%     99.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite        14995      0.34%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total       4372321                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.967780                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              72439                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.016568                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                10695221                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                5611175                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses        4203688                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                   236291                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                  186079                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses          112573                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                    4311005                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                      118689                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.idleCycles                              0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.squashCycles                        17003                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.blockCycles                        551319                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.unblockCycles                       20816                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.dispatchedInsts                   4758902                       # Number of instructions dispatched to IQ (Count)
system.cpu1.dispSquashedInsts                    1130                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.dispLoadInsts                      650774                       # Number of dispatched load instructions (Count)
system.cpu1.dispStoreInsts                     212030                       # Number of dispatched store instructions (Count)
system.cpu1.dispNonSpecInsts                     1274                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iqFullEvents                         7468                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.lsqFullEvents                       10128                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.memOrderViolationEvents               195                       # Number of memory order violations (Count)
system.cpu1.predictedTakenIncorrect              7545                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.predictedNotTakenIncorrect          11149                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.branchMispredicts                   18694                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.numInsts                          4341159                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                       615727                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                    31162                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                            815581                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                        391790                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                      199854                       # Number of stores executed (Count)
system.cpu1.numRate                          1.953756                       # Inst execution rate ((Count/Cycle))
system.cpu1.instsToCommit                     4325998                       # Cumulative count of insts sent to commit (Count)
system.cpu1.writebackCount                    4316261                       # Cumulative count of insts written-back (Count)
system.cpu1.producerInst                      3477587                       # Number of instructions producing a value (Count)
system.cpu1.consumerInst                      6449114                       # Number of instructions consuming a value (Count)
system.cpu1.wbRate                           1.942550                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.wbFanout                         0.539235                       # Average fanout of values written-back ((Count/Count))
system.cpu1.timesIdled                           1963                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         110544                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                       25017                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                    2126576                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                      3720718                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.044851                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.044851                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.957074                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.957074                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                   6812808                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  3704774                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                     158889                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                     87535                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                    2470697                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   1978954                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  1644621                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                     927                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads        650774                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores       212030                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        16294                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        10682                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                 509222                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted           448121                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            17351                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups              266030                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                 261574                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.983250                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  14128                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                23                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups          10392                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits              5411                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            4981                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         1393                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        1033773                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls           1704                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            16380                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples      1966271                       # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::mean     1.892271                       # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::stdev     2.640457                       # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::0        1004090     51.07%     51.07% # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::1         232339     11.82%     62.88% # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::2          94889      4.83%     67.71% # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::3         253959     12.92%     80.62% # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::4          43170      2.20%     82.82% # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::5          98286      5.00%     87.82% # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::6          14495      0.74%     88.55% # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::7          14700      0.75%     89.30% # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::8         210343     10.70%    100.00% # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.numCommittedDist::total      1966271                       # Number of insts commited each cycle
system.cpu1.commit.instsCommitted             2126576                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted               3720718                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                     693552                       # Number of memory references committed (Count)
system.cpu1.commit.loads                       514781                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        518                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                    358969                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                     87701                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                    3656711                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                10529                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        10422      0.28%      0.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu      2930880     78.77%     79.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           50      0.00%     79.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        35820      0.96%     80.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd         3222      0.09%     80.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         1648      0.04%     80.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     80.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     80.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     80.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     80.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         7494      0.20%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu        13009      0.35%     80.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp           12      0.00%     80.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        14812      0.40%     81.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc         8047      0.22%     81.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     81.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift         1750      0.05%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       491777     13.22%     94.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       164976      4.43%     99.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead        23004      0.62%     99.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite        13795      0.37%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total      3720718                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       210343                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data       671584                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total           671584                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data       671584                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total          671584                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data        52672                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total          52672                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data        52672                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total         52672                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data   4273005998                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   4273005998                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data   4273005998                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   4273005998                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data       724256                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total       724256                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data       724256                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total       724256                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.072726                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.072726                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.072726                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.072726                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 81124.810108                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total 81124.810108                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 81124.810108                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total 81124.810108                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs        17450                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets          371                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs          616                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     28.327922                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    74.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks         2910                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total             2910                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data        36099                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total        36099                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data        36099                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total        36099                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data        16573                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total        16573                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data        16573                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total        16573                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   1298307998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   1298307998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   1298307998                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   1298307998                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.022883                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.022883                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.022883                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.022883                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 78338.743619                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 78338.743619                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 78338.743619                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 78338.743619                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.replacements                 15506                       # number of replacements (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data       495072                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         495072                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data        50399                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total        50399                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data   4083611000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   4083611000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data       545471                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total       545471                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.092395                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.092395                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 81025.635429                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 81025.635429                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data        36092                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total        36092                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data        14307                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        14307                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data   1114017000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   1114017000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.026229                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.026229                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 77865.170895                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 77865.170895                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data       176512                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        176512                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data         2273                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total         2273                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data    189394998                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total    189394998                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data       178785                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total       178785                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.012714                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.012714                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 83323.800264                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 83323.800264                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            7                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            7                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data         2266                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total         2266                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data    184290998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    184290998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.012674                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.012674                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 81328.772286                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 81328.772286                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          978.542791                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs              688157                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs             16555                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             41.567925                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             227000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   978.542791                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.955608                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.955608                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1018                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           56                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          249                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          709                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           1465067                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          1465067                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                  330931                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              1063833                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                   508281                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               191364                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 17003                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              248279                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 1503                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts               4950582                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 7406                       # Number of squashed instructions handled by decode (Count)
system.cpu1.fetch.icacheStallCycles            334652                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                       2947168                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                     509222                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches            281113                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      1753763                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                  36964                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 558                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         3924                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.pendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                   246023                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 4821                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples           2111412                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::mean             2.476623                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::stdev            3.341296                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::0                 1253045     59.35%     59.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::1                   31510      1.49%     60.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::2                   62369      2.95%     63.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::3                   61419      2.91%     66.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::4                  112622      5.33%     72.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::5                   46410      2.20%     74.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::6                   50604      2.40%     76.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::7                   44959      2.13%     78.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::8                  448474     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.nisnDist::total             2111412                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.229177                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.326385                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst       241749                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           241749                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst       241749                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          241749                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst         4274                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           4274                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst         4274                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          4274                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst    329638999                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total    329638999                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst    329638999                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total    329638999                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst       246023                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       246023                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst       246023                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       246023                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.017372                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.017372                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.017372                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.017372                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 77126.579083                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total 77126.579083                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 77126.579083                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total 77126.579083                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs          376                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     53.714286                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.demandMshrHits::cpu1.inst          778                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          778                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst          778                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          778                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst         3496                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total         3496                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst         3496                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total         3496                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst    267112000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total    267112000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst    267112000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total    267112000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.014210                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.014210                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.014210                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.014210                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 76405.034325                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 76405.034325                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 76405.034325                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 76405.034325                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements                  3237                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst       241749                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         241749                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst         4274                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         4274                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst    329638999                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total    329638999                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst       246023                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       246023                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.017372                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.017372                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 77126.579083                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 77126.579083                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst          778                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          778                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst         3496                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total         3496                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst    267112000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total    267112000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.014210                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.014210                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 76405.034325                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 76405.034325                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          253.589645                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              245244                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              3495                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs             70.169957                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick             107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   253.589645                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.990585                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.990585                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0           81                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1          156                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2           18                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses            495541                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses           495541                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                      67633                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 135993                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 150                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                195                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 33259                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   7                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                   512                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples            514781                       # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::mean             9.563086                       # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::stdev           25.201062                       # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::0-9                474552     92.19%     92.19% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::10-19                 845      0.16%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::20-29                6482      1.26%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::30-39                 658      0.13%     93.74% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::40-49                 357      0.07%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::50-59                 790      0.15%     93.96% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::60-69                 985      0.19%     94.15% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::70-79                2463      0.48%     94.63% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::80-89                3948      0.77%     95.40% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::90-99               13171      2.56%     97.95% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::100-109              2443      0.47%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::110-119              4166      0.81%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::120-129              2814      0.55%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::130-139               136      0.03%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::140-149                44      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::150-159                76      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::160-169                67      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::170-179                51      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::180-189                51      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::190-199                22      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::200-209                29      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::210-219                25      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::220-229                15      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::230-239                32      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::240-249                14      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::250-259                22      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::260-269                17      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::270-279                27      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::280-289                49      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::290-299                48      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::overflows             382      0.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::max_value             419                       # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.lsq0.loadToUse::total              514781                       # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu1.mmu.dtb.rdAccesses                 614557                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 199871                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     2593                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      339                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 246622                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     1002                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::mean     25018000                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::min_value     25018000                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::max_value     25018000                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.pwrStateResidencyTicks::ON   2221954000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED     25018000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 17003                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  401013                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                 705577                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         14585                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                   619446                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles               353788                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts               4871678                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                10116                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                220956                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                 16194                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                 54133                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents            265                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands            6599860                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   12961591                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                 7890404                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                   212618                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps              5059501                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 1540353                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                    952                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                940                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                   827439                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                         6504257                       # The number of ROB reads (Count)
system.cpu1.rob.writes                        9654624                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                 2126576                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                   3720718                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   89                       # Number of system calls (Count)
system.cpu2.numCycles                           67845                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                          63006                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     205                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                         55196                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                    90                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               26521                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            34743                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 63                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples              47609                       # Number of insts issued each cycle
system.cpu2.numIssuedDist::mean              1.159361                       # Number of insts issued each cycle
system.cpu2.numIssuedDist::stdev             2.035467                       # Number of insts issued each cycle
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.numIssuedDist::0                    32027     67.27%     67.27% # Number of insts issued each cycle
system.cpu2.numIssuedDist::1                     3296      6.92%     74.19% # Number of insts issued each cycle
system.cpu2.numIssuedDist::2                     2737      5.75%     79.94% # Number of insts issued each cycle
system.cpu2.numIssuedDist::3                     2109      4.43%     84.37% # Number of insts issued each cycle
system.cpu2.numIssuedDist::4                     2380      5.00%     89.37% # Number of insts issued each cycle
system.cpu2.numIssuedDist::5                     1857      3.90%     93.27% # Number of insts issued each cycle
system.cpu2.numIssuedDist::6                     1733      3.64%     96.91% # Number of insts issued each cycle
system.cpu2.numIssuedDist::7                      864      1.81%     98.73% # Number of insts issued each cycle
system.cpu2.numIssuedDist::8                      606      1.27%    100.00% # Number of insts issued each cycle
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle
system.cpu2.numIssuedDist::total                47609                       # Number of insts issued each cycle
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                    495     62.19%     62.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     62.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     62.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     62.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     62.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    1      0.13%     62.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     62.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     62.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     62.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     62.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     62.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     1      0.13%     62.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     62.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     2      0.25%     62.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     62.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     7      0.88%     63.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     63.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     63.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     63.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   1      0.13%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     63.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   157     19.72%     83.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   85     10.68%     94.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead               39      4.90%     98.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               8      1.01%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          429      0.78%      0.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu        40294     73.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           35      0.06%     73.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          125      0.23%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd          133      0.24%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           96      0.17%     74.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     74.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     74.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     74.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     74.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd          586      1.06%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu          437      0.79%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt          557      1.01%     77.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc          324      0.59%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift          364      0.66%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead         6776     12.28%     90.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite         3594      6.51%     97.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead          909      1.65%     99.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite          537      0.97%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total         55196                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.813560                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                                796                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.014421                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                  149878                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                  82602                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses          48588                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                     9009                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                    7163                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses            4257                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                      51033                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                        4530                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.idleCycles                              0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.squashCycles                          818                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.blockCycles                          4900                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.unblockCycles                         448                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.dispatchedInsts                     63211                       # Number of instructions dispatched to IQ (Count)
system.cpu2.dispSquashedInsts                     108                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.dispLoadInsts                        8398                       # Number of dispatched load instructions (Count)
system.cpu2.dispStoreInsts                       4545                       # Number of dispatched store instructions (Count)
system.cpu2.dispNonSpecInsts                      107                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iqFullEvents                           61                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.lsqFullEvents                         362                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.memOrderViolationEvents                33                       # Number of memory order violations (Count)
system.cpu2.predictedTakenIncorrect                79                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.predictedNotTakenIncorrect            790                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.branchMispredicts                     869                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.numInsts                            53795                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                         7442                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                     1401                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                             11439                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                          4989                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                        3997                       # Number of stores executed (Count)
system.cpu2.numRate                          0.792910                       # Inst execution rate ((Count/Cycle))
system.cpu2.instsToCommit                       53289                       # Cumulative count of insts sent to commit (Count)
system.cpu2.writebackCount                      52845                       # Cumulative count of insts written-back (Count)
system.cpu2.producerInst                        37455                       # Number of instructions producing a value (Count)
system.cpu2.consumerInst                        64144                       # Number of instructions consuming a value (Count)
system.cpu2.wbRate                           0.778908                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.wbFanout                         0.583921                       # Average fanout of values written-back ((Count/Count))
system.cpu2.timesIdled                            404                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          20236                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     2154031                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                      18581                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                        36690                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              3.651310                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         3.651310                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.273874                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.273874                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                     73111                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                    40169                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                       7064                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                      3514                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                      25850                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                     14617                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                    22545                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      56                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads          8398                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores         4545                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads          595                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores          197                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                   8431                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted             5837                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect             1115                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups                3396                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                   2236                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.658422                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    694                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            537                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                29                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             508                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted          118                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts          26178                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            142                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              762                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples        43755                       # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::mean     0.838533                       # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::stdev     1.875168                       # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::0          32733     74.81%     74.81% # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::1           3009      6.88%     81.69% # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::2           2263      5.17%     86.86% # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::3           2038      4.66%     91.52% # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::4           1105      2.53%     94.04% # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::5            407      0.93%     94.97% # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::6            384      0.88%     95.85% # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::7            246      0.56%     96.41% # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::8           1570      3.59%    100.00% # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.numCommittedDist::total        43755                       # Number of insts commited each cycle
system.cpu2.commit.instsCommitted               18581                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted                 36690                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                       8073                       # Number of memory references committed (Count)
system.cpu2.commit.loads                         5109                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         58                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                      3781                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                      3245                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                      34152                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  345                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          147      0.40%      0.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu        26583     72.45%     72.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           13      0.04%     72.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          115      0.31%     73.20% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd           63      0.17%     73.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     73.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           96      0.26%     73.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     73.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     73.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     73.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     73.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd          512      1.40%     75.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu          209      0.57%     75.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     75.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt          344      0.94%     76.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc          266      0.72%     77.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     77.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift          269      0.73%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead         4600     12.54%     90.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite         2500      6.81%     97.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead          509      1.39%     98.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite          464      1.26%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total        36690                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples         1570                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data         8755                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total             8755                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data         8755                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total            8755                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data          709                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total            709                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data          709                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total           709                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data     44716999                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total     44716999                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data     44716999                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total     44716999                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data         9464                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total         9464                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data         9464                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total         9464                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.074915                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.074915                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.074915                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.074915                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 63070.520451                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMissLatency::total 63070.520451                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 63070.520451                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::total 63070.520451                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.blockedCycles::no_mshrs          287                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs           26                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     11.038462                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks           18                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total               18                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data          211                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total          211                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data          211                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total          211                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data          498                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total          498                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data          498                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total          498                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data     31271999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total     31271999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data     31271999                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total     31271999                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.052620                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.052620                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.052620                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.052620                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 62795.178715                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 62795.178715                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 62795.178715                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 62795.178715                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.replacements                    45                       # number of replacements (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data         5964                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total           5964                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data          536                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total          536                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data     29773000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total     29773000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data         6500                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total         6500                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.082462                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.082462                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 55546.641791                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 55546.641791                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data          210                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total          210                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data          326                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total          326                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data     16681000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total     16681000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.050154                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.050154                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 51168.711656                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 51168.711656                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data         2791                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total          2791                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data          173                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total          173                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data     14943999                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total     14943999                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data         2964                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total         2964                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.058367                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.058367                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 86381.497110                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 86381.497110                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu2.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data          172                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total          172                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data     14590999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total     14590999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.058030                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.058030                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 84831.389535                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 84831.389535                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          142.699816                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs                9254                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs               480                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             19.279167                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick             234000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   142.699816                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.139355                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.139355                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          415                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1          307                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3          108                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.405273                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses             19408                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses            19408                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                   20318                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles                16058                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                     9286                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles                 1129                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   818                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved                2422                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  397                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts                 69820                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 1979                       # Number of squashed instructions handled by decode (Count)
system.cpu2.fetch.icacheStallCycles             22278                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                         39853                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                       8431                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches              2959                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                        23528                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                   2416                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                  62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          458                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.pendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                     5023                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                  539                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples             47609                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::mean             1.633830                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::stdev            3.042229                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::0                   35791     75.18%     75.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::1                     456      0.96%     76.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::2                     537      1.13%     77.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::3                     612      1.29%     78.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::4                     839      1.76%     80.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::5                     615      1.29%     81.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::6                     740      1.55%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::7                     604      1.27%     84.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::8                    7415     15.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.nisnDist::total               47609                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.124269                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.587412                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst         4105                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total             4105                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst         4105                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total            4105                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          918                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            918                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          918                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           918                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     65521999                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     65521999                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     65521999                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     65521999                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst         5023                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total         5023                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst         5023                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total         5023                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.182759                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.182759                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.182759                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.182759                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 71374.726580                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMissLatency::total 71374.726580                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 71374.726580                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::total 71374.726580                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.blockedCycles::no_mshrs           92                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs            23                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrHits::cpu2.inst          165                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total          165                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst          165                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total          165                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          753                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          753                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          753                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          753                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     54223000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     54223000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     54223000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     54223000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.149910                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.149910                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.149910                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.149910                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 72009.296149                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 72009.296149                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 72009.296149                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 72009.296149                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.replacements                   502                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst         4105                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total           4105                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          918                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          918                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     65521999                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     65521999                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst         5023                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total         5023                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.182759                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.182759                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 71374.726580                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 71374.726580                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst          165                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total          165                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          753                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          753                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     54223000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     54223000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.149910                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.149910                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 72009.296149                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 72009.296149                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          192.288030                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs                4858                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               753                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs              6.451527                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick             114000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   192.288030                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.751125                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.751125                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          251                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1          229                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3           22                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.980469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses             10799                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses            10799                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                        880                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                   3289                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                  10                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                 33                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                  1581                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                    17                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples              5109                       # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::mean             6.467410                       # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::stdev           17.311971                       # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::0-9                  4841     94.75%     94.75% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::10-19                  12      0.23%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::20-29                  91      1.78%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::30-39                  45      0.88%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::40-49                   1      0.02%     97.67% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::50-59                   6      0.12%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::60-69                   3      0.06%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::80-89                   4      0.08%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::90-99                  26      0.51%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::100-109                 6      0.12%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::110-119                16      0.31%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::120-129                46      0.90%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::130-139                 6      0.12%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::140-149                 2      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::160-169                 1      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::170-179                 1      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::190-199                 2      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::max_value             199                       # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.lsq0.loadToUse::total                5109                       # Distribution of cycle latency between the first time a load is issued and its completion
system.cpu2.mmu.dtb.rdAccesses                   7429                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                   3997                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                      151                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       23                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                   5098                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      185                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   818                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                   21216                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                   6115                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles          1025                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                     9420                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles                 9015                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts                 67621                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                   89                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                   777                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                   257                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                  7730                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands              76242                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                     172919                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                   96586                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                     9316                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps                41142                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   35100                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     62                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 60                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                     5062                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                          104702                       # The number of ROB reads (Count)
system.cpu2.rob.writes                         129617                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                   18581                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                     36690                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   11                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                18880                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           4473                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              24862                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                 36                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                36                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                2403                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               2403                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           18881                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2cache.cpu_side_port        10224                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2cache.cpu_side_port        48622                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2cache.cpu_side_port         2008                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2cache.cpu_side_port          923                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    61777                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2cache.cpu_side_port       223424                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2cache.cpu_side_port      1244480                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2cache.cpu_side_port        48192                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2cache.cpu_side_port        25408                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   1541504                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             10197                       # Total snoops (Count)
system.l2bus.snoopTraffic                      106880                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               31365                       # Request fanout histogram
system.l2bus.snoopFanout::mean               0.043934                       # Request fanout histogram
system.l2bus.snoopFanout::stdev              0.207119                       # Request fanout histogram
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoopFanout::0                     30000     95.65%     95.65% # Request fanout histogram
system.l2bus.snoopFanout::1                      1353      4.31%     99.96% # Request fanout histogram
system.l2bus.snoopFanout::2                        11      0.04%    100.00% # Request fanout histogram
system.l2bus.snoopFanout::3                         1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoopFanout::4                         0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram
system.l2bus.snoopFanout::max_value                 3                       # Request fanout histogram
system.l2bus.snoopFanout::total                 31365                       # Request fanout histogram
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             46466000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy            10491993                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            49684998                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer2.occupancy             2263995                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer3.occupancy             1458999                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           40610                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        19550                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests          255                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               850                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          844                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu1.inst             1176                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu1.data             5470                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu2.inst              315                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu2.data              124                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 7085                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu1.inst            1176                       # number of overall hits (Count)
system.l2cache.overallHits::cpu1.data            5470                       # number of overall hits (Count)
system.l2cache.overallHits::cpu2.inst             315                       # number of overall hits (Count)
system.l2cache.overallHits::cpu2.data             124                       # number of overall hits (Count)
system.l2cache.overallHits::total                7085                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu1.inst           2316                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu1.data          11065                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu2.inst            438                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu2.data            255                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              14074                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu1.inst          2316                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu1.data         11065                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu2.inst           438                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu2.data           255                       # number of overall misses (Count)
system.l2cache.overallMisses::total             14074                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu1.inst    231737000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu1.data   1132249000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu2.inst     44970000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu2.data     26537000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    1435493000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu1.inst    231737000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu1.data   1132249000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu2.inst     44970000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu2.data     26537000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   1435493000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu1.inst         3492                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu1.data        16535                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu2.inst          753                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu2.data          379                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            21159                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu1.inst         3492                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu1.data        16535                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu2.inst          753                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu2.data          379                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           21159                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu1.inst     0.663230                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu1.data     0.669187                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu2.inst     0.581673                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu2.data     0.672823                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.665154                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu1.inst     0.663230                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu1.data     0.669187                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu2.inst     0.581673                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu2.data     0.672823                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.665154                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu1.inst 100059.153713                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu1.data 102327.067329                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu2.inst 102671.232877                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu2.data 104066.666667                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 101996.092085                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu1.inst 100059.153713                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu1.data 102327.067329                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu2.inst 102671.232877                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu2.data 104066.666667                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 101996.092085                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            1545                       # number of writebacks (Count)
system.l2cache.writebacks::total                 1545                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu1.inst         2316                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu1.data        11065                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu2.inst          438                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu2.data          255                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          14074                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu1.inst         2316                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu1.data        11065                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu2.inst          438                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu2.data          255                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         14074                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu1.inst    185437000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu1.data    910949000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu2.inst     36210000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu2.data     21437000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   1154033000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu1.inst    185437000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu1.data    910949000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu2.inst     36210000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu2.data     21437000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   1154033000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu1.inst     0.663230                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu1.data     0.669187                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu2.inst     0.581673                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu2.data     0.672823                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.665154                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu1.inst     0.663230                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu1.data     0.669187                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu2.inst     0.581673                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu2.data     0.672823                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.665154                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu1.inst 80067.789292                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu1.data 82327.067329                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu2.inst 82671.232877                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu2.data 84066.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 81997.513145                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu1.inst 80067.789292                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu1.data 82327.067329                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu2.inst 82671.232877                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu2.data 84066.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 81997.513145                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                     10045                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          543                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          543                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu1.data          598                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              598                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu1.data         1647                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::cpu2.data          142                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1789                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu1.data    164342000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::cpu2.data     13961000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    178303000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu1.data         2245                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::cpu2.data          142                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         2387                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu1.data     0.733630                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::cpu2.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.749476                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu1.data 99782.635094                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::cpu2.data 98316.901408                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 99666.294019                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu1.data         1647                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::cpu2.data          142                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         1789                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu1.data    131402000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::cpu2.data     11121000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    142523000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.733630                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.749476                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 79782.635094                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::cpu2.data 78316.901408                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 79666.294019                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu1.inst         1176                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu1.data         4872                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu2.inst          315                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu2.data          124                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         6487                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu1.inst         2316                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu1.data         9418                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu2.inst          438                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu2.data          113                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        12285                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu1.inst    231737000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu1.data    967907000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu2.inst     44970000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu2.data     12576000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   1257190000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu1.inst         3492                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu1.data        14290                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu2.inst          753                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu2.data          237                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        18772                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu1.inst     0.663230                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu1.data     0.659062                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu2.inst     0.581673                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu2.data     0.476793                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.654432                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu1.inst 100059.153713                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 102772.032279                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu2.inst 102671.232877                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu2.data 111292.035398                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 102335.368335                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu1.inst         2316                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu1.data         9418                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu2.inst          438                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu2.data          113                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        12285                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu1.inst    185437000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data    779547000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu2.inst     36210000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu2.data     10316000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   1011510000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu1.inst     0.663230                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.659062                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu2.inst     0.581673                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu2.data     0.476793                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.654432                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.inst 80067.789292                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 82772.032279                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.inst 82671.232877                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.data 91292.035398                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 82336.996337                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu1.data            6                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::cpu2.data            1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               7                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu1.data            2                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total             2                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.accesses::cpu1.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::cpu2.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            9                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu1.data     0.250000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.222222                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMisses::cpu1.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total            2                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu1.data        62000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total        62000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu1.data     0.250000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.222222                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data        31000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total        31000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks         2928                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         2928                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         2928                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         2928                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3787.849759                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   39706                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 14141                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.807864                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    10.452808                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu1.inst   317.689054                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu1.data  3381.671556                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu2.inst    52.177286                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu2.data    25.859054                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.002552                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu1.inst       0.077561                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu1.data       0.825603                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu2.inst       0.012739                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu2.data       0.006313                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.924768                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              94                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             796                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            2897                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             309                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                336157                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               336157                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      1545.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.inst::samples      2315.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.data::samples     11039.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu2.inst::samples       438.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu2.data::samples       254.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000337639250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            89                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            89                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                29889                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1429                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        14073                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1545                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      14073                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1545                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      27                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       21.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  14073                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1545                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    11017                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2396                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      525                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       87                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      44                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      45                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      87                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      90                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      90                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      90                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      90                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      90                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      90                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      90                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      90                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      89                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      89                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           89                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      153.359551                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      97.764496                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     434.915124                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255             86     96.63%     96.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511            2      2.25%     98.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            1      1.12%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             89                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           89                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.011236                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.979365                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.049831                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                45     50.56%     50.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      1.12%     51.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                40     44.94%     96.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 3      3.37%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             89                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1728                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   900672                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 98880                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               400838105.68177974                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               44005888.81392381                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     2246934000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      143868.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu1.inst       148160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.data       706496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu2.inst        28032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu2.data        16256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        96896                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu1.inst 65937626.281057357788                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.data 314421363.506087303162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu2.inst 12475455.857927914709                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu2.data 7234625.086560936645                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 43122922.760052196681                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu1.inst         2315                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.data        11065                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu2.inst          438                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu2.data          255                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         1545                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu1.inst     66562500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.data    342628750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu2.inst     13691250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu2.data      8308000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  45372376250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu1.inst     28752.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.data     30965.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu2.inst     31258.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu2.data     32580.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  29367233.82                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu1.inst       148160                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.data       708160                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu2.inst        28032                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu2.data        16320                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          900672                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu1.inst       148160                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu2.inst        28032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       176192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        98880                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        98880                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu1.inst         2315                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.data        11065                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu2.inst          438                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu2.data          255                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            14073                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         1545                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1545                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu1.inst       65937626                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.data      315161916                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu2.inst       12475456                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu2.data        7263108                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          400838106                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu1.inst     65937626                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu2.inst     12475456                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       78413082                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     44005889                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          44005889                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     44005889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.inst      65937626                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.data     315161916                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu2.inst      12475456                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu2.data       7263108                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         444843994                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 14046                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1514                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           816                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           839                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           882                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           964                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           772                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1029                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           973                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           854                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           682                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           833                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          926                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1092                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          754                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          944                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          959                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          727                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            63                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           154                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            89                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           100                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            66                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            44                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           154                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            53                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            40                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          159                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          122                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           57                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          151                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          197                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           65                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                167828000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               70230000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           431190500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11948.46                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30698.46                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 9196                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1109                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             65.47                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            73.25                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         5246                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   189.474647                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   122.490955                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   230.402766                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2730     52.04%     52.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1381     26.32%     78.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          422      8.04%     86.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          203      3.87%     90.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          138      2.63%     92.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           70      1.33%     94.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           61      1.16%     95.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           43      0.82%     96.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          198      3.77%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         5246                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 898944                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               96896                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               400.069071                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                43.122923                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.46                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 3.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.34                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                66.23                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         20791680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         11032065                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        50901060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        3774060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 177016320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    948140280                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     64403520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1276058985                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    567.901596                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    159059000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     74880000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2013033000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         16729020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          8876505                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        49387380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        4129020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 177016320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    944986470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     67059360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1268184075                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    564.396919                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    166222000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     74880000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   2005870000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               12284                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1545                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              8193                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                29                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1789                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1789                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          12284                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        37913                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        37913                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   37913                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               27                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              14102                       # Request fanout histogram
system.membus.snoopFanout::mean                     0                       # Request fanout histogram
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.membus.snoopFanout::0                    14102    100.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::min_value                0                       # Request fanout histogram
system.membus.snoopFanout::max_value                0                       # Request fanout histogram
system.membus.snoopFanout::total                14102                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2246972000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy            29993000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           75334250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          23840                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         9787                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
