Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  7 18:00:51 2018
| Host         : DESKTOP-871TSOM running 64-bit major release  (build 9200)
| Command      : report_methodology -file hdmi_passthrough_methodology_drc_routed.rpt -pb hdmi_passthrough_methodology_drc_routed.pb -rpx hdmi_passthrough_methodology_drc_routed.rpx
| Design       : hdmi_passthrough
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 11
+-----------+----------+-----------------------------------+------------+
| Rule      | Severity | Description                       | Violations |
+-----------+----------+-----------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay     | 5          |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF | 6          |
+-----------+----------+-----------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on switches[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on switches[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on switches[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on switches[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on switches[4] relative to clock(s) sys_clk_pin
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
deser_ch0/ISERDESE2_master: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
deser_ch0/ISERDESE2_slave: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
deser_ch1/ISERDESE2_master: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
deser_ch1/ISERDESE2_slave: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
deser_ch2/ISERDESE2_master: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
deser_ch2/ISERDESE2_slave: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


