
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 4.87

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: mem_rdata[25]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.12    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    75    0.92    0.36    0.27    0.47 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.36    0.00    0.47 ^ mem_rdata[25]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.47   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem_rdata[25]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.26    0.26   library removal time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)


Startpoint: mem_valid (input port clocked by core_clock)
Endpoint: mem_ready$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     9    0.44    0.00    0.00    0.20 v mem_valid (in)
                                         mem_valid (net)
                  0.00    0.00    0.20 v mem_ready$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem_ready$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ext_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.12    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    75    0.92    0.36    0.27    0.47 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.36    0.00    0.47 ^ ext_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.47   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ext_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05   10.05   library recovery time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  9.57   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[10]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.09    0.42    0.42 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.09    0.00    0.42 ^ _1538_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     8    0.12    0.45    0.34    0.77 ^ _1538_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0601_ (net)
                  0.45    0.00    0.77 ^ _1539_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     6    0.05    0.25    0.21    0.97 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0602_ (net)
                  0.25    0.00    0.97 v _1540_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.22    0.49    0.47    1.44 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0603_ (net)
                  0.49    0.00    1.44 v _1541_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.25    0.56    0.57    2.01 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _1498_ (net)
                  0.56    0.00    2.01 v _3018_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.07    0.53    0.74    2.75 ^ _3018_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1500_ (net)
                  0.53    0.00    2.75 ^ _1523_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.03    0.13    0.34    3.09 v _1523_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0590_ (net)
                  0.13    0.00    3.09 v _1524_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.23    3.33 v _1524_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0591_ (net)
                  0.08    0.00    3.33 v _1531_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     5    0.08    0.22    0.33    3.66 v _1531_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0597_ (net)
                  0.22    0.00    3.66 v _1566_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     5    0.07    0.58    0.38    4.04 ^ _1566_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0624_ (net)
                  0.58    0.00    4.04 ^ _1567_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.07    0.31    0.20    4.24 v _1567_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0625_ (net)
                  0.31    0.00    4.24 v _1619_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.17    0.37    0.41    4.65 v _1619_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0676_ (net)
                  0.37    0.00    4.65 v _1662_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.01    0.42    0.31    4.96 ^ _1662_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _0001_ (net)
                  0.42    0.00    4.96 ^ ext_data_reg[10]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.96   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ext_data_reg[10]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -4.96   data arrival time
-----------------------------------------------------------------------------
                                  4.87   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ext_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.12    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    75    0.92    0.36    0.27    0.47 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.36    0.00    0.47 ^ ext_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.47   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ext_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05   10.05   library recovery time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  9.57   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[10]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.09    0.42    0.42 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.09    0.00    0.42 ^ _1538_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     8    0.12    0.45    0.34    0.77 ^ _1538_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0601_ (net)
                  0.45    0.00    0.77 ^ _1539_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     6    0.05    0.25    0.21    0.97 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0602_ (net)
                  0.25    0.00    0.97 v _1540_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.22    0.49    0.47    1.44 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0603_ (net)
                  0.49    0.00    1.44 v _1541_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.25    0.56    0.57    2.01 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _1498_ (net)
                  0.56    0.00    2.01 v _3018_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.07    0.53    0.74    2.75 ^ _3018_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1500_ (net)
                  0.53    0.00    2.75 ^ _1523_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.03    0.13    0.34    3.09 v _1523_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0590_ (net)
                  0.13    0.00    3.09 v _1524_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.23    3.33 v _1524_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0591_ (net)
                  0.08    0.00    3.33 v _1531_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     5    0.08    0.22    0.33    3.66 v _1531_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0597_ (net)
                  0.22    0.00    3.66 v _1566_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     5    0.07    0.58    0.38    4.04 ^ _1566_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0624_ (net)
                  0.58    0.00    4.04 ^ _1567_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.07    0.31    0.20    4.24 v _1567_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0625_ (net)
                  0.31    0.00    4.24 v _1619_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.17    0.37    0.41    4.65 v _1619_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0676_ (net)
                  0.37    0.00    4.65 v _1662_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.01    0.42    0.31    4.96 ^ _1662_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _0001_ (net)
                  0.42    0.00    4.96 ^ ext_data_reg[10]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.96   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ext_data_reg[10]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -4.96   data arrival time
-----------------------------------------------------------------------------
                                  4.87   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.00e-01   1.84e-02   3.45e-07   1.18e-01  38.0%
Combinational          1.16e-01   7.76e-02   3.71e-07   1.93e-01  62.0%
Clock                  0.00e+00   0.00e+00   1.33e-06   1.33e-06   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.16e-01   9.60e-02   2.04e-06   3.12e-01 100.0%
                          69.2%      30.8%       0.0%
