-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                lb3314@EEWS104A-019                                 
-- Generated date:              Tue Mar 24 16:06:17 +0000 2015                      

Solution Settings: edge.v1
  Current state: extract
  Project: edge_detect
  
  Design Input Files Specified
    $PROJECT_HOME/edge.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/edge.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/edge.h
      $PROJECT_HOME/shift_class.h
    $PROJECT_HOME/bmp_io.cpp
      $PROJECT_HOME/bmp_io.h
    $PROJECT_HOME/shift_class.h
    $PROJECT_HOME/bmp_io.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /edge/core                         13       1          1            0  1          
    Design Total:                      13       1          1            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(10,0,10,0,11)                       11.241     11.241 1.301          2           3 
    mgc_add(11,0,11,0,11)                       12.233     12.233 1.368          0           1 
    mgc_add(11,0,11,0,12)                       12.233     12.233 1.368          2           2 
    mgc_add(12,0,12,0,13)                       13.224     13.224 1.434          1           0 
    mgc_add(13,0,13,0,13)                       14.215     14.215 1.499          1           0 
    mgc_not(10)                                  0.000      0.000 0.000          0           3 
    mgc_or(1,2)                                  0.730      0.730 0.268          0           2 
    mgc_or(10,2)                                 7.298      7.298 0.268          1           0 
    mgc_or(4,2)                                  2.919      2.919 0.268          0           1 
    mgc_or(6,2)                                  4.379      4.379 0.268          1           0 
    mgc_or(8,2)                                  5.839      5.839 0.268          0           1 
    mgc_reg_pos(1,1,0,0,0,1,1)                   0.000      0.000 0.000          0           4 
    mgc_reg_pos(10,1,0,0,0,1,1)                  0.000      0.000 0.000          0           6 
    mgc_reg_pos(4,1,0,0,0,1,1)                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(8,1,0,0,0,1,1)                   0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(1,90)                            0.000      0.000 0.000          1           1 
    mgc_out_stdreg(2,30)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              80.639     81.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     86.1          80.6            80.6        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             86.1 (100%)   80.6 (100%)     80.6 (100%) 
      MUX:                 0.0           0.0             0.0        
      FUNC:               74.4  (86%)   70.4  (87%)     70.4  (87%) 
      LOGIC:              11.7  (14%)   10.2  (13%)     10.2  (13%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                             Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    ACC1:asn#2.itm                               10         Y                  ACC1:asn#2.itm                                        
    ACC1:asn#3.itm                               10         Y                  ACC1:asn#3.itm                                        
    ACC1:asn.itm                                 10         Y                  ACC1:asn.itm                                          
    regs.regs(1).sg1.sva                         10         Y                  regs.regs(1).sg1.sva                                  
    regs.regs(1).sg3.sva                         10         Y                  regs.regs(1).sg3.sva                                  
    regs.regs(1).sg5.sva                         10         Y                  regs.regs(1).sg5.sva                                  
    reg(vout:rsc:mgc_out_stdreg.d).tmp            8         Y                  reg(vout:rsc:mgc_out_stdreg.d).tmp                    
    reg(vout:rsc:mgc_out_stdreg.d).tmp#7          8         Y                  reg(vout:rsc:mgc_out_stdreg.d).tmp#7                  
    reg(vout:rsc:mgc_out_stdreg.d).tmp#4          4         Y                  reg(vout:rsc:mgc_out_stdreg.d).tmp#4                  
    reg(vout:rsc:mgc_out_stdreg.d).tmp#1          1         Y                  reg(vout:rsc:mgc_out_stdreg.d).tmp#1                  
    reg(vout:rsc:mgc_out_stdreg.d).tmp#2          1         Y                  reg(vout:rsc:mgc_out_stdreg.d).tmp#2                  
    reg(vout:rsc:mgc_out_stdreg.d).tmp#8          1         Y                  reg(vout:rsc:mgc_out_stdreg.d).tmp#8                  
    reg(vout:rsc:mgc_out_stdreg.d).tmp#9          1         Y                  reg(vout:rsc:mgc_out_stdreg.d).tmp#9                  
                                                                                                                                     
    Total:                                       84             84           0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  5.674554
      Slack:      31.362483036999997
      
      Path                                         Startpoint                      Endpoint                                   Delay  Slack   
      -------------------------------------------- ------------------------------- ------------------------------------------ ------ -------
      1                                            edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d)   5.6746 31.3625 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                       0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2                                                                                 0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2.itm                                                                             0.0000 0.0000  
        edge:core/ACC1:not                         mgc_not_10                                                                 0.0000 0.0000  
        edge:core/ACC1:not.itm                                                                                                0.0000 0.0000  
        edge:core/ACC1:acc#6                       mgc_add_10_0_10_0_11                                                       1.3014 1.3014  
        edge:core/ACC1:acc#6.itm                                                                                              0.0000 1.3014  
        edge:core/ACC1:acc#8                       mgc_add_11_0_11_0_12                                                       1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                              0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                       0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                   0.0000 2.6698  
        edge:core/ACC1:acc#12                      mgc_add_11_0_11_0_12                                                       1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                             0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                      0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                                  0.0000 4.0383  
        edge:core/ACC1:acc                         mgc_add_11_0_11_0_11                                                       1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                                0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#4                                                                                         0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#4.itm                                                                                     0.0000 5.4067  
        edge:core/FRAME:or                         mgc_or_8_2                                                                 0.2679 5.6746  
        edge:core/FRAME:or.itm                                                                                                0.0000 5.6746  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)   mgc_reg_pos_8_1_0_0_0_1_1                                                  0.0000 5.6746  
                                                                                                                                             
      2                                            edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d)#2 5.6746 31.3625 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                       0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2                                                                                 0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2.itm                                                                             0.0000 0.0000  
        edge:core/ACC1:not                         mgc_not_10                                                                 0.0000 0.0000  
        edge:core/ACC1:not.itm                                                                                                0.0000 0.0000  
        edge:core/ACC1:acc#6                       mgc_add_10_0_10_0_11                                                       1.3014 1.3014  
        edge:core/ACC1:acc#6.itm                                                                                              0.0000 1.3014  
        edge:core/ACC1:acc#8                       mgc_add_11_0_11_0_12                                                       1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                              0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                       0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                   0.0000 2.6698  
        edge:core/ACC1:acc#12                      mgc_add_11_0_11_0_12                                                       1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                             0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                      0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                                  0.0000 4.0383  
        edge:core/ACC1:acc                         mgc_add_11_0_11_0_11                                                       1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                                0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#7                                                                                         0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#7.itm                                                                                     0.0000 5.4067  
        edge:core/FRAME:or#5                       mgc_or_1_2                                                                 0.2679 5.6746  
        edge:core/FRAME:or#5.itm                                                                                              0.0000 5.6746  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)#2 mgc_reg_pos_1_1_0_0_0_1_1                                                  0.0000 5.6746  
                                                                                                                                             
      3                                            edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d)#1 5.6746 31.3625 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                       0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2                                                                                 0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2.itm                                                                             0.0000 0.0000  
        edge:core/ACC1:not                         mgc_not_10                                                                 0.0000 0.0000  
        edge:core/ACC1:not.itm                                                                                                0.0000 0.0000  
        edge:core/ACC1:acc#6                       mgc_add_10_0_10_0_11                                                       1.3014 1.3014  
        edge:core/ACC1:acc#6.itm                                                                                              0.0000 1.3014  
        edge:core/ACC1:acc#8                       mgc_add_11_0_11_0_12                                                       1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                              0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                       0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                   0.0000 2.6698  
        edge:core/ACC1:acc#12                      mgc_add_11_0_11_0_12                                                       1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                             0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                      0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                                  0.0000 4.0383  
        edge:core/ACC1:acc                         mgc_add_11_0_11_0_11                                                       1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                                0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#6                                                                                         0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#6.itm                                                                                     0.0000 5.4067  
        edge:core/FRAME:or#4                       mgc_or_1_2                                                                 0.2679 5.6746  
        edge:core/FRAME:or#4.itm                                                                                              0.0000 5.6746  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)#1 mgc_reg_pos_1_1_0_0_0_1_1                                                  0.0000 5.6746  
                                                                                                                                             
      4                                            edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d)   5.6746 31.3625 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                       0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2                                                                                 0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2.itm                                                                             0.0000 0.0000  
        edge:core/ACC1:not                         mgc_not_10                                                                 0.0000 0.0000  
        edge:core/ACC1:not.itm                                                                                                0.0000 0.0000  
        edge:core/ACC1:acc#6                       mgc_add_10_0_10_0_11                                                       1.3014 1.3014  
        edge:core/ACC1:acc#6.itm                                                                                              0.0000 1.3014  
        edge:core/ACC1:acc#8                       mgc_add_11_0_11_0_12                                                       1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                              0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                       0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                   0.0000 2.6698  
        edge:core/ACC1:acc#12                      mgc_add_11_0_11_0_12                                                       1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                             0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                      0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                                  0.0000 4.0383  
        edge:core/ACC1:acc                         mgc_add_11_0_11_0_11                                                       1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                                0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)                                                                                           0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp).itm                                                                                       0.0000 5.4067  
        edge:core/FRAME:exs#4                                                                                                 0.0000 5.4067  
        edge:core/FRAME:exs#4.itm                                                                                             0.0000 5.4067  
        edge:core/conc#20                                                                                                     0.0000 5.4067  
        edge:core/conc#20.itm                                                                                                 0.0000 5.4067  
        edge:core/FRAME:or                         mgc_or_8_2                                                                 0.2679 5.6746  
        edge:core/FRAME:or.itm                                                                                                0.0000 5.6746  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)   mgc_reg_pos_8_1_0_0_0_1_1                                                  0.0000 5.6746  
                                                                                                                                             
      5                                            edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d)   5.6746 31.3625 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                       0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc                                                                                   0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc.itm                                                                               0.0000 0.0000  
        edge:core/ACC1:not#3                       mgc_not_10                                                                 0.0000 0.0000  
        edge:core/ACC1:not#3.itm                                                                                              0.0000 0.0000  
        edge:core/ACC1:acc#6                       mgc_add_10_0_10_0_11                                                       1.3014 1.3014  
        edge:core/ACC1:acc#6.itm                                                                                              0.0000 1.3014  
        edge:core/ACC1:acc#8                       mgc_add_11_0_11_0_12                                                       1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                              0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                       0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                   0.0000 2.6698  
        edge:core/ACC1:acc#12                      mgc_add_11_0_11_0_12                                                       1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                             0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                      0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                                  0.0000 4.0383  
        edge:core/ACC1:acc                         mgc_add_11_0_11_0_11                                                       1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                                0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)                                                                                           0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp).itm                                                                                       0.0000 5.4067  
        edge:core/FRAME:exs#4                                                                                                 0.0000 5.4067  
        edge:core/FRAME:exs#4.itm                                                                                             0.0000 5.4067  
        edge:core/conc#20                                                                                                     0.0000 5.4067  
        edge:core/conc#20.itm                                                                                                 0.0000 5.4067  
        edge:core/FRAME:or                         mgc_or_8_2                                                                 0.2679 5.6746  
        edge:core/FRAME:or.itm                                                                                                0.0000 5.6746  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)   mgc_reg_pos_8_1_0_0_0_1_1                                                  0.0000 5.6746  
                                                                                                                                             
      6                                            edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d)#4 5.6746 31.3625 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                       0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2                                                                                 0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2.itm                                                                             0.0000 0.0000  
        edge:core/ACC1:not                         mgc_not_10                                                                 0.0000 0.0000  
        edge:core/ACC1:not.itm                                                                                                0.0000 0.0000  
        edge:core/ACC1:acc#6                       mgc_add_10_0_10_0_11                                                       1.3014 1.3014  
        edge:core/ACC1:acc#6.itm                                                                                              0.0000 1.3014  
        edge:core/ACC1:acc#8                       mgc_add_11_0_11_0_12                                                       1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                              0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                       0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                   0.0000 2.6698  
        edge:core/ACC1:acc#12                      mgc_add_11_0_11_0_12                                                       1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                             0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                      0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                                  0.0000 4.0383  
        edge:core/ACC1:acc                         mgc_add_11_0_11_0_11                                                       1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                                0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#3                                                                                         0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#3.itm                                                                                     0.0000 5.4067  
        edge:core/FRAME:or#3                       mgc_or_4_2                                                                 0.2679 5.6746  
        edge:core/FRAME:or#3.itm                                                                                              0.0000 5.6746  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)#4 mgc_reg_pos_4_1_0_0_0_1_1                                                  0.0000 5.6746  
                                                                                                                                             
      7                                            edge:core/reg(ACC1:asn.itm)     edge:core/reg(vout:rsc:mgc_out_stdreg.d)#4 5.6746 31.3625 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/reg(ACC1:asn.itm)                mgc_reg_pos_10_1_0_0_0_1_1                                                 0.0000 0.0000  
        edge:core/ACC1:asn.itm                                                                                                0.0000 0.0000  
        edge:core/ACC1:acc#5                       mgc_add_10_0_10_0_11                                                       1.3014 1.3014  
        edge:core/ACC1:acc#5.itm                                                                                              0.0000 1.3014  
        edge:core/ACC1:acc#8                       mgc_add_11_0_11_0_12                                                       1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                              0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                       0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                   0.0000 2.6698  
        edge:core/ACC1:acc#12                      mgc_add_11_0_11_0_12                                                       1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                             0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                      0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                                  0.0000 4.0383  
        edge:core/ACC1:acc                         mgc_add_11_0_11_0_11                                                       1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                                0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#3                                                                                         0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#3.itm                                                                                     0.0000 5.4067  
        edge:core/FRAME:or#3                       mgc_or_4_2                                                                 0.2679 5.6746  
        edge:core/FRAME:or#3.itm                                                                                              0.0000 5.6746  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)#4 mgc_reg_pos_4_1_0_0_0_1_1                                                  0.0000 5.6746  
                                                                                                                                             
      8                                            edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d)#4 5.6746 31.3625 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                       0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2                                                                                 0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2.itm                                                                             0.0000 0.0000  
        edge:core/ACC1:not                         mgc_not_10                                                                 0.0000 0.0000  
        edge:core/ACC1:not.itm                                                                                                0.0000 0.0000  
        edge:core/ACC1:acc#6                       mgc_add_10_0_10_0_11                                                       1.3014 1.3014  
        edge:core/ACC1:acc#6.itm                                                                                              0.0000 1.3014  
        edge:core/ACC1:acc#8                       mgc_add_11_0_11_0_12                                                       1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                              0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                       0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                   0.0000 2.6698  
        edge:core/ACC1:acc#12                      mgc_add_11_0_11_0_12                                                       1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                             0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                      0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                                  0.0000 4.0383  
        edge:core/ACC1:acc                         mgc_add_11_0_11_0_11                                                       1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                                0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#8                                                                                         0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#8.itm                                                                                     0.0000 5.4067  
        edge:core/FRAME:exs#2                                                                                                 0.0000 5.4067  
        edge:core/FRAME:exs#2.itm                                                                                             0.0000 5.4067  
        edge:core/FRAME:or#3                       mgc_or_4_2                                                                 0.2679 5.6746  
        edge:core/FRAME:or#3.itm                                                                                              0.0000 5.6746  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)#4 mgc_reg_pos_4_1_0_0_0_1_1                                                  0.0000 5.6746  
                                                                                                                                             
      9                                            edge:core/reg(ACC1:asn.itm)     edge:core/reg(vout:rsc:mgc_out_stdreg.d)#4 5.6746 31.3625 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/reg(ACC1:asn.itm)                mgc_reg_pos_10_1_0_0_0_1_1                                                 0.0000 0.0000  
        edge:core/ACC1:asn.itm                                                                                                0.0000 0.0000  
        edge:core/ACC1:acc#5                       mgc_add_10_0_10_0_11                                                       1.3014 1.3014  
        edge:core/ACC1:acc#5.itm                                                                                              0.0000 1.3014  
        edge:core/ACC1:acc#8                       mgc_add_11_0_11_0_12                                                       1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                              0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                       0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                   0.0000 2.6698  
        edge:core/ACC1:acc#12                      mgc_add_11_0_11_0_12                                                       1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                             0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                      0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                                  0.0000 4.0383  
        edge:core/ACC1:acc                         mgc_add_11_0_11_0_11                                                       1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                                0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#8                                                                                         0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#8.itm                                                                                     0.0000 5.4067  
        edge:core/FRAME:exs#2                                                                                                 0.0000 5.4067  
        edge:core/FRAME:exs#2.itm                                                                                             0.0000 5.4067  
        edge:core/FRAME:or#3                       mgc_or_4_2                                                                 0.2679 5.6746  
        edge:core/FRAME:or#3.itm                                                                                              0.0000 5.6746  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)#4 mgc_reg_pos_4_1_0_0_0_1_1                                                  0.0000 5.6746  
                                                                                                                                             
      10                                           edge:core/reg(ACC1:asn#2.itm)   edge:core/reg(vout:rsc:mgc_out_stdreg.d)#4 5.6746 31.3625 
                                                                                                                                             
        Instance                                   Component                                                                  Delta  Delay   
        --------                                   ---------                                                                  -----  -----   
        edge:core/reg(ACC1:asn#2.itm)              mgc_reg_pos_10_1_0_0_0_1_1                                                 0.0000 0.0000  
        edge:core/ACC1:asn#2.itm                                                                                              0.0000 0.0000  
        edge:core/ACC1:acc#5                       mgc_add_10_0_10_0_11                                                       1.3014 1.3014  
        edge:core/ACC1:acc#5.itm                                                                                              0.0000 1.3014  
        edge:core/ACC1:acc#8                       mgc_add_11_0_11_0_12                                                       1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                              0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                       0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                   0.0000 2.6698  
        edge:core/ACC1:acc#12                      mgc_add_11_0_11_0_12                                                       1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                             0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                      0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                                  0.0000 4.0383  
        edge:core/ACC1:acc                         mgc_add_11_0_11_0_11                                                       1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                                0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#8                                                                                         0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#8.itm                                                                                     0.0000 5.4067  
        edge:core/FRAME:exs#2                                                                                                 0.0000 5.4067  
        edge:core/FRAME:exs#2.itm                                                                                             0.0000 5.4067  
        edge:core/FRAME:or#3                       mgc_or_4_2                                                                 0.2679 5.6746  
        edge:core/FRAME:or#3.itm                                                                                              0.0000 5.6746  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)#4 mgc_reg_pos_4_1_0_0_0_1_1                                                  0.0000 5.6746  
                                                                                                                                             
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 37.037037037
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                   Port                              Slack (Delay) Messages 
      ------------------------------------------ ------------------------------- ------- ------- --------
      edge:core/reg(ACC1:asn#3.itm)              regs.regs(1).sg3.sva            37.0370  0.0000          
      edge:core/reg(ACC1:asn.itm)                regs.regs(1).sg1.sva            37.0370  0.0000          
      edge:core/reg(ACC1:asn#2.itm)              regs.regs(1).sg5.sva            37.0370  0.0000          
      edge:core/reg(regs.regs(1).sg3.sva)        SHIFT:if:else:else:if:slc#3.itm 37.0370  0.0000          
      edge:core/reg(regs.regs(1).sg5.sva)        SHIFT:if:else:else:if:slc#4.itm 37.0370  0.0000          
      edge:core/reg(regs.regs(1).sg1.sva)        SHIFT:if:else:else:if:slc#5.itm 37.0370  0.0000          
      edge:core/reg(vout:rsc:mgc_out_stdreg.d)   FRAME:or.itm                    31.3625  5.6746          
      edge:core/reg(vout:rsc:mgc_out_stdreg.d)#1 FRAME:or#4.itm                  31.3625  5.6746          
      edge:core/reg(vout:rsc:mgc_out_stdreg.d)#2 FRAME:or#5.itm                  31.3625  5.6746          
      edge:core/reg(vout:rsc:mgc_out_stdreg.d)#4 FRAME:or#3.itm                  31.3625  5.6746          
      edge:core/reg(vout:rsc:mgc_out_stdreg.d)#7 slc(ACC1:acc.psp)#11.itm        31.6304  5.4067          
      edge:core/reg(vout:rsc:mgc_out_stdreg.d)#8 slc(ACC1:acc#12.sdt).itm        32.9988  4.0383          
      edge:core/reg(vout:rsc:mgc_out_stdreg.d)#9 slc(ACC1:acc#8.sdt).itm         34.3672  2.6698          
      edge                                       vout:rsc.z                      37.0370  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   12     2 
    -                   11     4 
    not                          
    -                   10     3 
    or                           
    -                    2     4 
    read_port                    
    -                   90     1 
    reg                          
    -                   10     6 
    -                    8     2 
    -                    4     1 
    -                    1     4 
    write_port                   
    -                   30     1 
    
  End of Report
