Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 13:40:13 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file bd_0_wrapper_timing_summary_postroute_physopted.rpt -pb bd_0_wrapper_timing_summary_postroute_physopted.pb -rpx bd_0_wrapper_timing_summary_postroute_physopted.rpx
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 166 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 140 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.202        0.000                      0                 4051        0.091        0.000                      0                 4051        0.708        0.000                       0                  1630  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.202        0.000                      0                 4051        0.091        0.000                      0                 4051        0.708        0.000                       0                  1630  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.322ns (9.733%)  route 2.986ns (90.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          1.989     3.980    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/a_load_12_reg_21420
    DSP48_X1Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X1Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X1Y32          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.421     4.182    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          4.182    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.322ns (9.820%)  route 2.957ns (90.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          1.959     3.951    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/a_load_12_reg_21420
    DSP48_X1Y33          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X1Y33          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.421     4.182    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.182    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.322ns (9.416%)  route 3.098ns (90.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          2.100     4.092    bd_0_i/hls_inst/inst/a_load_12_reg_21420
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[21]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X20Y86         FDRE (Setup_fdre_C_CE)      -0.219     4.384    bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[21]
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.322ns (9.416%)  route 3.098ns (90.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          2.100     4.092    bd_0_i/hls_inst/inst/a_load_12_reg_21420
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[22]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X20Y86         FDRE (Setup_fdre_C_CE)      -0.219     4.384    bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[22]
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.322ns (9.416%)  route 3.098ns (90.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          2.100     4.092    bd_0_i/hls_inst/inst/a_load_12_reg_21420
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[23]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X20Y86         FDRE (Setup_fdre_C_CE)      -0.219     4.384    bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[23]
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.322ns (9.416%)  route 3.098ns (90.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          2.100     4.092    bd_0_i/hls_inst/inst/a_load_12_reg_21420
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[24]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X20Y86         FDRE (Setup_fdre_C_CE)      -0.219     4.384    bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[24]
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.337ns (11.102%)  route 2.699ns (88.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.716     1.657    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X49Y117        LUT3 (Prop_lut3_I0_O)        0.068     1.725 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/col_load_3_reg_1853[8]_i_1/O
                         net (fo=53, routed)          1.983     3.708    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/reg_9711
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.537     4.066    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          4.066    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.322ns (10.262%)  route 2.816ns (89.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.716     1.657    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X49Y117        LUT3 (Prop_lut3_I0_O)        0.053     1.710 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/col_load_15_reg_2220[8]_i_1/O
                         net (fo=53, routed)          2.100     3.810    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/reg_971212_out
    DSP48_X1Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X1Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.421     4.182    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          4.182    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.322ns (9.806%)  route 2.962ns (90.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          1.964     3.956    bd_0_i/hls_inst/inst/a_load_12_reg_21420
    SLICE_X20Y85         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y85         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[17]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X20Y85         FDRE (Setup_fdre_C_CE)      -0.219     4.384    bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[17]
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.322ns (9.806%)  route 2.962ns (90.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          1.964     3.956    bd_0_i/hls_inst/inst/a_load_12_reg_21420
    SLICE_X20Y85         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y85         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[18]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X20Y85         FDRE (Setup_fdre_C_CE)      -0.219     4.384    bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[18]
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  0.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X21Y87         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y87         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[9]/Q
                         net (fo=1, routed)           0.055     0.438    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_0_[9]
    SLICE_X21Y87         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X21Y87         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y87         FDRE (Hold_fdre_C_D)         0.049     0.347    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X21Y87         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y87         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[11]/Q
                         net (fo=1, routed)           0.055     0.438    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_0_[11]
    SLICE_X21Y87         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X21Y87         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[11]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y87         FDRE (Hold_fdre_C_D)         0.047     0.345    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X21Y87         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y87         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[8]/Q
                         net (fo=1, routed)           0.055     0.438    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_0_[8]
    SLICE_X21Y87         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X21Y87         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[8]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y87         FDRE (Hold_fdre_C_D)         0.047     0.345    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X21Y87         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y87         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[6]/Q
                         net (fo=1, routed)           0.055     0.438    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_0_[6]
    SLICE_X21Y87         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X21Y87         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y87         FDRE (Hold_fdre_C_D)         0.044     0.342    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.539%)  route 0.057ns (36.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X49Y100        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[8]/Q
                         net (fo=1, routed)           0.057     0.441    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_0_[8]
    SLICE_X48Y100        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X48Y100        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[8]/C
                         clock pessimism              0.000     0.298    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.032     0.330    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U14/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/k_reg_2440_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_945_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.374%)  route 0.055ns (37.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y122        FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_2440_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y122        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  bd_0_i/hls_inst/inst/k_reg_2440_reg[2]/Q
                         net (fo=2, routed)           0.055     0.429    bd_0_i/hls_inst/inst/k_reg_2440[2]
    SLICE_X46Y122        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_945_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y122        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_945_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X46Y122        FDRE (Hold_fdre_C_D)         0.002     0.300    bd_0_i/hls_inst/inst/k_0_reg_945_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/k_reg_2440_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_945_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.592%)  route 0.110ns (52.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y122        FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_2440_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/k_reg_2440_reg[0]/Q
                         net (fo=2, routed)           0.110     0.493    bd_0_i/hls_inst/inst/k_reg_2440[0]
    SLICE_X46Y122        FDSE                                         r  bd_0_i/hls_inst/inst/k_0_reg_945_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y122        FDSE                                         r  bd_0_i/hls_inst/inst/k_0_reg_945_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X46Y122        FDSE (Hold_fdse_C_D)         0.059     0.357    bd_0_i/hls_inst/inst/k_0_reg_945_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X43Y110        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[5]/Q
                         net (fo=1, routed)           0.101     0.484    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_0_[5]
    SLICE_X43Y110        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X43Y110        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X43Y110        FDRE (Hold_fdre_C_D)         0.047     0.345    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U8/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[6]/Q
                         net (fo=1, routed)           0.100     0.483    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_0_[6]
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X43Y109        FDRE (Hold_fdre_C_D)         0.043     0.341    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U10/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X41Y98         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[2]/Q
                         net (fo=1, routed)           0.100     0.483    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_0_[2]
    SLICE_X41Y98         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X41Y98         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.043     0.341    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X1Y32    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X2Y32    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U17/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X3Y43    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U20/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X0Y32    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X2Y41    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U16/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X3Y40    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X1Y47    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U9/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X0Y39    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X1Y44    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X1Y35    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X41Y102  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X41Y102  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X40Y102  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X40Y102  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X40Y101  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[9]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X40Y101  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U12/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[9]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X21Y85   bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X21Y85   bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X21Y86   bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[7]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X21Y86   bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X21Y111  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X21Y111  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y116  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y116  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y114  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y114  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y115  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y115  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X21Y114  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X21Y114  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U11/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[13]/C



