Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Nov 29 00:45:29 2024
| Host         : eecs-digital-14 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 draw_characters/character_pallete/BRAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_red/tmds_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 2.452ns (25.868%)  route 7.027ns (74.132%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 11.913 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=238, estimated)      1.599    -0.990    draw_characters/character_pallete/clk_pixel
    RAMB18_X0Y8          RAMB18E1                                     r  draw_characters/character_pallete/BRAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882    -0.108 f  draw_characters/character_pallete/BRAM_reg/DOBDO[1]
                         net (fo=9, estimated)        1.429     1.321    draw_characters/character_pallete/ram_data_0[19]
    SLICE_X6Y24          LUT4 (Prop_lut4_I2_O)        0.146     1.467 f  draw_characters/character_pallete/tmds_out[1]_i_4/O
                         net (fo=2, estimated)        1.000     2.467    draw_characters/character_pallete/tmds_out[1]_i_4_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I1_O)        0.328     2.795 r  draw_characters/character_pallete/tmds_out[1]_i_2/O
                         net (fo=26, estimated)       0.532     3.327    draw_characters/character_pallete/tmds_out[1]_i_2_n_0
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.116     3.443 r  draw_characters/character_pallete/tally[1]_i_5__0/O
                         net (fo=11, estimated)       0.820     4.263    draw_characters/character_pallete/tally[1]_i_5__0_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.328     4.591 f  draw_characters/character_pallete/tally[4]_i_11/O
                         net (fo=6, estimated)        0.643     5.234    tmds_red/tally_reg[1]_1
    SLICE_X4Y24          LUT6 (Prop_lut6_I4_O)        0.124     5.358 r  tmds_red/tally[4]_i_5/O
                         net (fo=8, estimated)        0.991     6.349    draw_characters/character_pallete/tally_reg[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I2_O)        0.152     6.501 f  draw_characters/character_pallete/tmds_out[9]_i_2/O
                         net (fo=6, estimated)        1.221     7.722    draw_characters/character_pallete/tmds_out[9]_i_2_n_0
    SLICE_X1Y21          LUT2 (Prop_lut2_I0_O)        0.376     8.098 r  draw_characters/character_pallete/tmds_out[9]_i_1__1/O
                         net (fo=1, estimated)        0.391     8.489    tmds_red/tmds_out_reg[9]_0
    SLICE_X0Y22          FDRE                                         r  tmds_red/tmds_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=238, estimated)      1.508    11.913    tmds_red/clk_pixel
    SLICE_X0Y22          FDRE                                         r  tmds_red/tmds_out_reg[9]/C
                         clock pessimism              0.553    12.465    
                         clock uncertainty           -0.168    12.297    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.275    12.022    tmds_red/tmds_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  3.533    




