# ğŸš€ RTL Simulation Command Flow â€“ GPIO IP

This README presents a clear and beginner-friendly walkthrough of the
terminal commands used to **compile, simulate, and visualize** the GPIO IP
RTL design using **Icarus Verilog** and **GTKWave**.

---

## ğŸ“‚ Step 1: Navigate to RTL Directory

ğŸ”¹ **Command:**  
**`cd ~/Desktop/vsd_ip/Task2/RISCV/rtl`**

Explanation:  
Moves into the RTL working directory that contains the Verilog source files
and testbench. All simulation commands are executed from this location.

<img width="1920" height="165" alt="task2_1" src="https://github.com/user-attachments/assets/1bcbf40a-13a6-49db-b17d-161d87c3ee3a" />

---

## ğŸ“ Step 2: Create Testbench File

ğŸ”¹ **Command:**  
**`touch tb_gpio.v`**

Explanation:  
Creates an empty Verilog testbench file named `tb_gpio.v`, which is used to
verify the functionality of the GPIO IP.

---

## ğŸ“‹ Step 3: Verify Files

ğŸ”¹ **Command:**  
**`ls`**

Explanation:  
Lists all files in the current directory to confirm the presence of RTL and
testbench files before editing or compilation.

---

## âœï¸ Step 4: Edit Testbench

ğŸ”¹ **Command:**  
**`nano tb_gpio.v`**

Explanation:  
Opens the testbench file in the Nano text editor to write or modify Verilog
testbench code such as clock generation, reset logic, and stimulus.

---

## ğŸ” Step 5: Recheck Directory

ğŸ”¹ **Command:**  
**`ls`**

Explanation:  
Lists files again to confirm that the testbench file exists after editing.

---

## ğŸ§¹ Step 6: Clean Old Waveforms

ğŸ”¹ **Command:**  
**`rm -f sim_gpio_ip.vcd`**

Explanation:  
Deletes any previously generated waveform file to ensure a clean and fresh
simulation output.

---

## âš™ï¸ Step 7: Compile RTL and Testbench

ğŸ”¹ **Command:**  
**`iverilog -g2012 -Wall -o sim gpio_ip.v tb_gpio.v`**

Explanation:  
Compiles the GPIO IP RTL and its testbench into a simulation executable.

Options Breakdown:  
`-g2012` â†’ Enables Verilog-2012 features  
`-Wall`  â†’ Enables all compiler warnings  
`-o sim` â†’ Names the output executable as `sim`

---

## â–¶ï¸ Step 8: Run Simulation

ğŸ”¹ **Command:**  
**`vvp sim`**

Explanation:  
Executes the compiled simulation, applies testbench stimulus, prints
verification messages, and generates a VCD waveform file.

---

## ğŸ“ˆ Step 9: View Waveforms

ğŸ”¹ **Command:**  
**`gtkwave gpio_ip.vcd`**

Explanation:  
Opens the generated waveform file in GTKWave to visually inspect signal
behavior such as clock, reset, bus transactions, and GPIO outputs.

---

## ğŸ” Workflow Summary

**cd â†’ touch â†’ nano â†’ iverilog â†’ vvp â†’ gtkwave**

This command flow represents a **standard RTL verification workflow**
used in FPGA and VLSI development.

---

âœ¨ Clean â€¢ Highlighted â€¢ GitHub-Ready â€¢ Reviewer-Friendly âœ¨
