0.6
2017.4
Dec 15 2017
21:07:18
E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.sim/sim_1/synth/timing/xsim/PipelineCPUTest_time_synth.v,1576999740,verilog,,,,ALU;DCM_PLL;DCM_PLL_DCM_PLL_clk_wiz;DataRAM;DataRAM__dist_mem_gen_v8_0_12;DataRAM__dist_mem_gen_v8_0_12_synth;DataRAM__spram;Decode;DisplayROM;DisplayROM_dist_mem_gen_v8_0_12;DisplayROM_dist_mem_gen_v8_0_12_synth;DisplayROM_rom;EX;ID;IF;NumberCnt;NumberCnt_2;NumberCnt_3;NumberCnt_4;NumberCnt_5;NumberCnt_6;PipelineCPUTest;RAM32M_HD32;RAM32M_HD33;RAM32M_HD34;RAM32M_HD35;RAM32M_HD36;RAM32M_HD37;RAM32M_HD38;RAM32M_HD39;RAM32M_HD40;RAM32M_HD41;RAM32M_HD42;RAM32M_UNIQ_BASE_;RAM64X1S_HD1;RAM64X1S_HD10;RAM64X1S_HD11;RAM64X1S_HD12;RAM64X1S_HD13;RAM64X1S_HD14;RAM64X1S_HD15;RAM64X1S_HD16;RAM64X1S_HD17;RAM64X1S_HD18;RAM64X1S_HD19;RAM64X1S_HD2;RAM64X1S_HD20;RAM64X1S_HD21;RAM64X1S_HD22;RAM64X1S_HD23;RAM64X1S_HD24;RAM64X1S_HD25;RAM64X1S_HD26;RAM64X1S_HD27;RAM64X1S_HD28;RAM64X1S_HD29;RAM64X1S_HD3;RAM64X1S_HD30;RAM64X1S_HD31;RAM64X1S_HD4;RAM64X1S_HD5;RAM64X1S_HD6;RAM64X1S_HD7;RAM64X1S_HD8;RAM64X1S_HD9;RAM64X1S_UNIQ_BASE_;Risc5CPU;TMDSencode;brute_force_synchronizer;button_process_unit;counter_n;debouncer;dff;dff_0;dff_1;dffre_0;dffre_13;dffre_14;dffre_18;dffre_19;dffre_21;dffre_4;dffre_5;dffre_8;dffre_9;dffre__parameterized0_1;dffre__parameterized0_10;dffre__parameterized0_11;dffre__parameterized0_12;dffre__parameterized0_16;dffre__parameterized0_17;dffre__parameterized0_2;dffre__parameterized0_3;dffre__parameterized0_lib_work;dffre__parameterized0_lib_work_file_NOFILE;dffre__parameterized1;dffre__parameterized2;dffre__parameterized3;dffre__parameterized3_15;dffre__parameterized3_20;dffre__parameterized3_6;dffre__parameterized3_7;dffre_lib_work;dffre_lib_work_file_NOFILE;encode;encode_0;encode_1;glbl;one_pulse;syncGenarator;vga_data,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
