
##################################Primary Inputs for Unroll-1
INPUT(EOC_1)
INPUT(DATA_IN_7__1)
INPUT(DATA_IN_6__1)
INPUT(DATA_IN_5__1)
INPUT(DATA_IN_4__1)
INPUT(DATA_IN_3__1)
INPUT(DATA_IN_2__1)
INPUT(DATA_IN_1__1)
INPUT(DATA_IN_0__1)
INPUT(DSR_1)


##################################Primary Outputs for Unroll-1
OUTPUT(SOC_REG_1)
OUTPUT(LOAD_DATO_REG_1)
OUTPUT(ADD_MPX2_REG_1)
OUTPUT(CANALE_REG_3__1)
OUTPUT(CANALE_REG_2__1)
OUTPUT(CANALE_REG_1__1)
OUTPUT(CANALE_REG_0__1)
OUTPUT(MUX_EN_REG_1)
OUTPUT(ERROR_REG_1)
OUTPUT(DATA_OUT_REG_1)

##################################Other Inputs
INPUT(CANALE_REG_3__1)
INPUT(CANALE_REG_2__1)
INPUT(CANALE_REG_1__1)
INPUT(CANALE_REG_0__1)
INPUT(CONTA_TMP_REG_3__1)
INPUT(CONTA_TMP_REG_2__1)
INPUT(CONTA_TMP_REG_1__1)
INPUT(CONTA_TMP_REG_0__1)
INPUT(ITFC_STATE_REG_1__1)
INPUT(ITFC_STATE_REG_0__1)
INPUT(OUT_REG_REG_7__1)
INPUT(OUT_REG_REG_6__1)
INPUT(OUT_REG_REG_5__1)
INPUT(OUT_REG_REG_4__1)
INPUT(OUT_REG_REG_3__1)
INPUT(OUT_REG_REG_2__1)
INPUT(OUT_REG_REG_1__1)
INPUT(OUT_REG_REG_0__1)
INPUT(NEXT_BIT_REG_3__1)
INPUT(NEXT_BIT_REG_2__1)
INPUT(NEXT_BIT_REG_1__1)
INPUT(NEXT_BIT_REG_0__1)
INPUT(TX_CONTA_REG_9__1)
INPUT(TX_CONTA_REG_8__1)
INPUT(TX_CONTA_REG_7__1)
INPUT(TX_CONTA_REG_6__1)
INPUT(TX_CONTA_REG_5__1)
INPUT(TX_CONTA_REG_4__1)
INPUT(TX_CONTA_REG_3__1)
INPUT(TX_CONTA_REG_2__1)
INPUT(TX_CONTA_REG_1__1)
INPUT(TX_CONTA_REG_0__1)
INPUT(LOAD_REG_1)
INPUT(SEND_DATA_REG_1)
INPUT(SEND_EN_REG_1)
INPUT(MUX_EN_REG_1)
INPUT(TRE_REG_1)
INPUT(LOAD_DATO_REG_1)
INPUT(SOC_REG_1)
INPUT(SEND_REG_1)
INPUT(MPX_REG_1)
INPUT(CONFIRM_REG_1)
INPUT(SHOT_REG_1)
INPUT(ADD_MPX2_REG_1)
INPUT(RDY_REG_1)
INPUT(ERROR_REG_1)
INPUT(S1_REG_2__1)
INPUT(S1_REG_1__1)
INPUT(S1_REG_0__1)
INPUT(S2_REG_1__1)
INPUT(S2_REG_0__1)
INPUT(TX_END_REG_1)
INPUT(DATA_OUT_REG_1)

##################################Other Outputs
OUTPUT(U416_1)
OUTPUT(U415_1)
OUTPUT(U414_1)
OUTPUT(U413_1)
OUTPUT(U417_1)
OUTPUT(U412_1)
OUTPUT(U411_1)
OUTPUT(U410_1)
OUTPUT(U452_1)
OUTPUT(U409_1)
OUTPUT(U453_1)
OUTPUT(U454_1)
OUTPUT(U455_1)
OUTPUT(U456_1)
OUTPUT(U457_1)
OUTPUT(U458_1)
OUTPUT(U459_1)
OUTPUT(U460_1)
OUTPUT(U461_1)
OUTPUT(U408_1)
OUTPUT(U407_1)
OUTPUT(U462_1)
OUTPUT(U406_1)
OUTPUT(U405_1)
OUTPUT(U404_1)
OUTPUT(U403_1)
OUTPUT(U402_1)
OUTPUT(U401_1)
OUTPUT(U400_1)
OUTPUT(U399_1)
OUTPUT(U398_1)
OUTPUT(U397_1)
OUTPUT(U396_1)
OUTPUT(U395_1)
OUTPUT(U394_1)
OUTPUT(U393_1)
OUTPUT(U392_1)
OUTPUT(U391_1)
OUTPUT(U450_1)
OUTPUT(U390_1)
OUTPUT(U389_1)
OUTPUT(U388_1)
OUTPUT(U387_1)
OUTPUT(U386_1)
OUTPUT(U385_1)
OUTPUT(U451_1)
OUTPUT(U383_1)
OUTPUT(U464_1)
OUTPUT(U384_1)
OUTPUT(U463_1)
OUTPUT(U382_1)
OUTPUT(U381_1)
OUTPUT(U380_1)

##################################Unroll 1
CANALE_REG_3__2 = BUF(U416_1)
CANALE_REG_2__2 = BUF(U415_1)
CANALE_REG_1__2 = BUF(U414_1)
CANALE_REG_0__2 = BUF(U413_1)
CONTA_TMP_REG_3__2 = BUF(U417_1)
CONTA_TMP_REG_2__2 = BUF(U412_1)
CONTA_TMP_REG_1__2 = BUF(U411_1)
CONTA_TMP_REG_0__2 = BUF(U410_1)
ITFC_STATE_REG_1__2 = BUF(U452_1)
ITFC_STATE_REG_0__2 = BUF(U409_1)
OUT_REG_REG_7__2 = BUF(U453_1)
OUT_REG_REG_6__2 = BUF(U454_1)
OUT_REG_REG_5__2 = BUF(U455_1)
OUT_REG_REG_4__2 = BUF(U456_1)
OUT_REG_REG_3__2 = BUF(U457_1)
OUT_REG_REG_2__2 = BUF(U458_1)
OUT_REG_REG_1__2 = BUF(U459_1)
OUT_REG_REG_0__2 = BUF(U460_1)
NEXT_BIT_REG_3__2 = BUF(U461_1)
NEXT_BIT_REG_2__2 = BUF(U408_1)
NEXT_BIT_REG_1__2 = BUF(U407_1)
NEXT_BIT_REG_0__2 = BUF(U462_1)
TX_CONTA_REG_9__2 = BUF(U406_1)
TX_CONTA_REG_8__2 = BUF(U405_1)
TX_CONTA_REG_7__2 = BUF(U404_1)
TX_CONTA_REG_6__2 = BUF(U403_1)
TX_CONTA_REG_5__2 = BUF(U402_1)
TX_CONTA_REG_4__2 = BUF(U401_1)
TX_CONTA_REG_3__2 = BUF(U400_1)
TX_CONTA_REG_2__2 = BUF(U399_1)
TX_CONTA_REG_1__2 = BUF(U398_1)
TX_CONTA_REG_0__2 = BUF(U397_1)
LOAD_REG_2 = BUF(U396_1)
SEND_DATA_REG_2 = BUF(U395_1)
SEND_EN_REG_2 = BUF(U394_1)
MUX_EN_REG_2 = BUF(U393_1)
TRE_REG_2 = BUF(U392_1)
LOAD_DATO_REG_2 = BUF(U391_1)
SOC_REG_2 = BUF(U450_1)
SEND_REG_2 = BUF(U390_1)
MPX_REG_2 = BUF(U389_1)
CONFIRM_REG_2 = BUF(U388_1)
SHOT_REG_2 = BUF(U387_1)
ADD_MPX2_REG_2 = BUF(U386_1)
RDY_REG_2 = BUF(U385_1)
ERROR_REG_2 = BUF(U451_1)
S1_REG_2__2 = BUF(U383_1)
S1_REG_1__2 = BUF(U464_1)
S1_REG_0__2 = BUF(U384_1)
S2_REG_1__2 = BUF(U463_1)
S2_REG_0__2 = BUF(U382_1)
TX_END_REG_2 = BUF(U381_1)
DATA_OUT_REG_2 = BUF(U380_1)





GT_255_U10_1= OR(TX_CONTA_REG_4__1, GT_255_U7_1)
GT_255_U9_1= OR(TX_CONTA_REG_2__1, TX_CONTA_REG_0__1, TX_CONTA_REG_1__1)
GT_255_U8_1= AND(TX_CONTA_REG_5__1, TX_CONTA_REG_6__1, GT_255_U10_1)
U375_1= AND(SEND_EN_REG_1, U420_1)
U376_1= AND(U493_1, U509_1)
U377_1= AND(NEXT_BIT_REG_2__1, NEXT_BIT_REG_1__1)
U378_1= AND(NEXT_BIT_REG_1__1, U446_1)
U379_1= AND(CONTA_TMP_REG_1__1, CONTA_TMP_REG_0__1)
U380_1= NAND(U599_1, U598_1, U474_1)
U381_1= AND(U473_1, U445_1, U475_1)
U382_1= NAND(U439_1, U472_1)
U383_1= NAND(U434_1, U561_1)
U384_1= NAND(U605_1, U604_1, S1_REG_0__1)
U385_1= NAND(U472_1, U507_1)
U386_1= OR(U467_1, ADD_MPX2_REG_1)
U387_1= NAND(U505_1, U504_1)
U388_1= NAND(U502_1, U501_1)
U389_1= NAND(U466_1, U499_1)
U390_1= NAND(U497_1, U496_1)
U391_1= NAND(U489_1, U494_1)
U392_1= OR(TRE_REG_1, TX_END_REG_1, LOAD_REG_1)
U393_1= NAND(U491_1, U490_1)
U394_1= NAND(U488_1, U487_1)
U395_1= NAND(U486_1, U485_1)
U396_1= NAND(U482_1, U481_1)
U397_1= NAND(U479_1, U478_1)
U398_1= NAND(U477_1, U476_1)
U399_1= NAND(U548_1, U547_1)
U400_1= NAND(U546_1, U545_1)
U401_1= NAND(U544_1, U543_1)
U402_1= NAND(U542_1, U541_1)
U403_1= NAND(U540_1, U539_1)
U404_1= NAND(U538_1, U537_1)
U405_1= NAND(U536_1, U535_1)
U406_1= NAND(U534_1, U533_1)
U407_1= NAND(U529_1, U528_1)
U408_1= NAND(U593_1, U592_1, U448_1)
U409_1= NAND(U526_1, U525_1)
U410_1= NAND(U444_1, U522_1)
U411_1= NAND(U468_1, U521_1)
U412_1= NAND(U469_1, U519_1)
U413_1= NAND(U444_1, U516_1)
U414_1= NAND(U515_1, U468_1, U514_1)
U415_1= NAND(U512_1, U469_1, U513_1)
U416_1= NAND(U511_1, U510_1)
U417_1= AND(CONTA_TMP_REG_3__1, U517_1)
U418_1= NOT(CONTA_TMP_REG_0__1)
U419_1= NOT(SEND_EN_REG_1)
U420_1= NOT(GT_255_U6_1)
U421_1= NAND(GT_255_U6_1, SEND_EN_REG_1)
U422_1= NOT(NEXT_BIT_REG_0__1)
U423_1= NAND(NEXT_BIT_REG_0__1, U474_1)
U424_1= OR(NEXT_BIT_REG_3__1, NEXT_BIT_REG_2__1)
U425_1= NOT(ITFC_STATE_REG_0__1)
U426_1= NOT(LOAD_REG_1)
U427_1= NOT(S1_REG_0__1)
U428_1= NOT(S1_REG_1__1)
U429_1= NOT(S1_REG_2__1)
U430_1= NOT(RDY_REG_1)
U431_1= NAND(RDY_REG_1, S1_REG_1__1)
U432_1= NOT(SEND_REG_1)
U433_1= NOT(TRE_REG_1)
U434_1= NAND(S1_REG_1__1, U427_1)
U435_1= NOT(ITFC_STATE_REG_1__1)
U436_1= NOT(S2_REG_1__1)
U437_1= NOT(CONFIRM_REG_1)
U438_1= NOT(MPX_REG_1)
U439_1= NAND(S2_REG_1__1, U441_1, CONFIRM_REG_1)
U440_1= NOT(TX_END_REG_1)
U441_1= NOT(S2_REG_0__1)
U442_1= NOT(CONTA_TMP_REG_1__1)
U443_1= NAND(U492_1, S1_REG_2__1)
U444_1= NAND(U376_1, U418_1)
U445_1= NOT(NEXT_BIT_REG_1__1)
U446_1= NOT(NEXT_BIT_REG_2__1)
U447_1= NOT(NEXT_BIT_REG_3__1)
U448_1= NAND(NEXT_BIT_REG_2__1, U445_1)
U449_1= NOT(EOC_1)
U450_1= NAND(U566_1, U565_1)
U451_1= NAND(U571_1, U570_1)
U452_1= NAND(U573_1, U572_1)
U453_1= NAND(U575_1, U574_1)
U454_1= NAND(U577_1, U576_1)
U455_1= NAND(U579_1, U578_1)
U456_1= NAND(U581_1, U580_1)
U457_1= NAND(U583_1, U582_1)
U458_1= NAND(U585_1, U584_1)
U459_1= NAND(U587_1, U586_1)
U460_1= NAND(U589_1, U588_1)
U461_1= NAND(U591_1, U590_1)
U462_1= NAND(U597_1, U596_1)
U463_1= NAND(U601_1, U600_1)
U464_1= NAND(U603_1, U602_1)
U465_1= NAND(LOAD_REG_1, U433_1)
U466_1= NAND(U498_1, U438_1)
U467_1= NOT(U466_1)
U468_1= NAND(CONTA_TMP_REG_0__1, U442_1, U376_1)
U469_1= NAND(U376_1, U379_1)
U470_1= NOT(U444_1)
U471_1= NOT(U448_1)
U472_1= NAND(U441_1, U436_1, SEND_DATA_REG_1)
U473_1= NOT(U424_1)
U474_1= NOT(U421_1)
U475_1= NOT(U423_1)
U476_1= NAND(ADD_291_U29_1, U375_1)
U477_1= NAND(TX_CONTA_REG_1__1, U419_1)
U478_1= NAND(ADD_291_U5_1, U375_1)
U479_1= NAND(TX_CONTA_REG_0__1, U419_1)
U480_1= NAND(ITFC_STATE_REG_0__1, U435_1)
U481_1= NAND(U425_1, U435_1, SHOT_REG_1)
U482_1= NAND(LOAD_REG_1, U480_1)
U483_1= NOT(U431_1)
U484_1= NAND(U483_1, S1_REG_0__1)
U485_1= NAND(S1_REG_1__1, S1_REG_0__1, S1_REG_2__1)
U486_1= NAND(SEND_DATA_REG_1, U484_1)
U487_1= NAND(TRE_REG_1, SEND_REG_1, DSR_1)
U488_1= NAND(SEND_EN_REG_1, U440_1)
U489_1= NAND(S1_REG_2__1, S1_REG_0__1, U428_1, U449_1)
U490_1= OR(S1_REG_2__1, S1_REG_1__1, S1_REG_0__1)
U491_1= NAND(MUX_EN_REG_1, U489_1)
U492_1= NOT(U434_1)
U493_1= NOT(U443_1)
U494_1= NAND(LOAD_DATO_REG_1, U443_1)
U495_1= NAND(ITFC_STATE_REG_1__1, U425_1)
U496_1= NAND(SEND_REG_1, U495_1)
U497_1= NAND(ITFC_STATE_REG_0__1, U435_1)
U498_1= NOT(U439_1)
U499_1= NAND(MPX_REG_1, U439_1)
U500_1= OR(ITFC_STATE_REG_0__1, ITFC_STATE_REG_1__1)
U501_1= NAND(ITFC_STATE_REG_1__1, ITFC_STATE_REG_0__1, TX_END_REG_1)
U502_1= NAND(CONFIRM_REG_1, U500_1)
U503_1= NAND(U441_1, U437_1, S2_REG_1__1)
U504_1= NAND(SHOT_REG_1, U503_1)
U505_1= NAND(S2_REG_0__1, U436_1)
U506_1= NAND(U498_1, MPX_REG_1)
U507_1= NAND(RDY_REG_1, U506_1)
U508_1= NAND(DSR_1, TRE_REG_1)
U509_1= NAND(U379_1, CONTA_TMP_REG_2__1)
U510_1= NAND(CONTA_TMP_REG_3__1, U376_1)
U511_1= NAND(CANALE_REG_3__1, U443_1)
U512_1= NAND(U376_1, CONTA_TMP_REG_2__1)
U513_1= NAND(CANALE_REG_2__1, U443_1)
U514_1= NAND(U470_1, CONTA_TMP_REG_1__1)
U515_1= NAND(CANALE_REG_1__1, U443_1)
U516_1= NAND(CANALE_REG_0__1, U443_1)
U517_1= NAND(U379_1, CONTA_TMP_REG_2__1, U493_1)
U518_1= NAND(U493_1, U379_1)
U519_1= NAND(U518_1, CONTA_TMP_REG_2__1)
U520_1= NAND(U493_1, CONTA_TMP_REG_0__1)
U521_1= NAND(CONTA_TMP_REG_1__1, U520_1)
U522_1= NAND(CONTA_TMP_REG_0__1, U443_1)
U523_1= NAND(TX_END_REG_1, ITFC_STATE_REG_1__1)
U524_1= NAND(TX_END_REG_1, ITFC_STATE_REG_0__1)
U525_1= NAND(ITFC_STATE_REG_1__1, U524_1)
U526_1= NAND(SHOT_REG_1, U425_1)
U527_1= NOT(U465_1)
U528_1= NAND(U595_1, U594_1, U474_1)
U529_1= NAND(NEXT_BIT_REG_1__1, U423_1)
U530_1= OR(NEXT_BIT_REG_1__1, NEXT_BIT_REG_2__1)
U531_1= NAND(U530_1, U422_1)
U532_1= NAND(U447_1, U531_1)
U533_1= NAND(ADD_291_U21_1, U375_1)
U534_1= NAND(TX_CONTA_REG_9__1, U419_1)
U535_1= NAND(ADD_291_U22_1, U375_1)
U536_1= NAND(TX_CONTA_REG_8__1, U419_1)
U537_1= NAND(ADD_291_U23_1, U375_1)
U538_1= NAND(TX_CONTA_REG_7__1, U419_1)
U539_1= NAND(ADD_291_U24_1, U375_1)
U540_1= NAND(TX_CONTA_REG_6__1, U419_1)
U541_1= NAND(ADD_291_U25_1, U375_1)
U542_1= NAND(TX_CONTA_REG_5__1, U419_1)
U543_1= NAND(ADD_291_U26_1, U375_1)
U544_1= NAND(TX_CONTA_REG_4__1, U419_1)
U545_1= NAND(ADD_291_U27_1, U375_1)
U546_1= NAND(TX_CONTA_REG_3__1, U419_1)
U547_1= NAND(ADD_291_U28_1, U375_1)
U548_1= NAND(TX_CONTA_REG_2__1, U419_1)
U549_1= NAND(U378_1, OUT_REG_REG_6__1)
U550_1= NAND(U377_1, OUT_REG_REG_2__1)
U551_1= NAND(U473_1, U445_1)
U552_1= NAND(U471_1, OUT_REG_REG_4__1)
U553_1= NAND(NEXT_BIT_REG_3__1, OUT_REG_REG_0__1)
U554_1= NAND(U550_1, U549_1, U551_1, U553_1, U552_1)
U555_1= NAND(U378_1, OUT_REG_REG_7__1)
U556_1= NAND(U377_1, OUT_REG_REG_3__1)
U557_1= NAND(U471_1, OUT_REG_REG_5__1)
U558_1= NAND(NEXT_BIT_REG_3__1, OUT_REG_REG_1__1)
U559_1= NAND(U558_1, U557_1, U556_1, U555_1)
U560_1= NAND(CONFIRM_REG_1, U438_1)
U561_1= NAND(S1_REG_2__1, S1_REG_0__1)
U562_1= NAND(U431_1, U429_1)
U563_1= OR(EOC_1, S1_REG_1__1)
U564_1= NAND(U563_1, U562_1)
U565_1= NAND(U492_1, U429_1)
U566_1= NAND(SOC_REG_1, U434_1)
U567_1= NAND(ERROR_REG_1, U426_1)
U568_1= NAND(TRE_REG_1, LOAD_REG_1)
U569_1= NAND(U568_1, U567_1)
U570_1= NAND(SEND_REG_1, U508_1)
U571_1= NAND(U569_1, U432_1)
U572_1= NAND(ITFC_STATE_REG_1__1, U425_1)
U573_1= NAND(ITFC_STATE_REG_0__1, U523_1)
U574_1= NAND(OUT_REG_REG_7__1, U465_1)
U575_1= NAND(DATA_IN_7__1, U527_1)
U576_1= NAND(OUT_REG_REG_6__1, U465_1)
U577_1= NAND(DATA_IN_6__1, U527_1)
U578_1= NAND(OUT_REG_REG_5__1, U465_1)
U579_1= NAND(DATA_IN_5__1, U527_1)
U580_1= NAND(OUT_REG_REG_4__1, U465_1)
U581_1= NAND(DATA_IN_4__1, U527_1)
U582_1= NAND(OUT_REG_REG_3__1, U465_1)
U583_1= NAND(DATA_IN_3__1, U527_1)
U584_1= NAND(OUT_REG_REG_2__1, U465_1)
U585_1= NAND(DATA_IN_2__1, U527_1)
U586_1= NAND(OUT_REG_REG_1__1, U465_1)
U587_1= NAND(DATA_IN_1__1, U527_1)
U588_1= NAND(OUT_REG_REG_0__1, U465_1)
U589_1= NAND(DATA_IN_0__1, U527_1)
U590_1= NAND(NEXT_BIT_REG_3__1, U423_1)
U591_1= NAND(U377_1, U475_1)
U592_1= NAND(NEXT_BIT_REG_2__1, U423_1)
U593_1= NAND(U378_1, U475_1)
U594_1= NAND(NEXT_BIT_REG_0__1, U448_1)
U595_1= NAND(U424_1, U422_1)
U596_1= NAND(NEXT_BIT_REG_0__1, U421_1)
U597_1= NAND(U474_1, U532_1)
U598_1= NAND(NEXT_BIT_REG_0__1, U554_1)
U599_1= NAND(U559_1, U422_1)
U600_1= NAND(S2_REG_1__1, U560_1, U441_1)
U601_1= NAND(S2_REG_0__1, U436_1)
U602_1= NAND(S1_REG_2__1, U427_1)
U603_1= NAND(S1_REG_0__1, U564_1)
U604_1= NAND(EOC_1, S1_REG_2__1, U428_1)
U605_1= NAND(U429_1, U430_1, S1_REG_1__1)
GT_255_U7_1= AND(TX_CONTA_REG_3__1, GT_255_U9_1)
ADD_291_U5_1= NOT(TX_CONTA_REG_0__1)
ADD_291_U6_1= NOT(TX_CONTA_REG_1__1)
ADD_291_U7_1= NAND(TX_CONTA_REG_1__1, TX_CONTA_REG_0__1)
ADD_291_U8_1= NOT(TX_CONTA_REG_2__1)
ADD_291_U9_1= NAND(TX_CONTA_REG_2__1, ADD_291_U32_1)
ADD_291_U10_1= NOT(TX_CONTA_REG_3__1)
ADD_291_U11_1= NAND(TX_CONTA_REG_3__1, ADD_291_U33_1)
ADD_291_U12_1= NOT(TX_CONTA_REG_4__1)
ADD_291_U13_1= NAND(TX_CONTA_REG_4__1, ADD_291_U34_1)
ADD_291_U14_1= NOT(TX_CONTA_REG_5__1)
ADD_291_U15_1= NAND(TX_CONTA_REG_5__1, ADD_291_U35_1)
ADD_291_U16_1= NOT(TX_CONTA_REG_6__1)
ADD_291_U17_1= NAND(TX_CONTA_REG_6__1, ADD_291_U36_1)
ADD_291_U18_1= NOT(TX_CONTA_REG_7__1)
ADD_291_U19_1= NAND(TX_CONTA_REG_7__1, ADD_291_U37_1)
ADD_291_U20_1= NOT(TX_CONTA_REG_8__1)
ADD_291_U21_1= NAND(ADD_291_U41_1, ADD_291_U40_1)
ADD_291_U22_1= NAND(ADD_291_U43_1, ADD_291_U42_1)
ADD_291_U23_1= NAND(ADD_291_U45_1, ADD_291_U44_1)
ADD_291_U24_1= NAND(ADD_291_U47_1, ADD_291_U46_1)
ADD_291_U25_1= NAND(ADD_291_U49_1, ADD_291_U48_1)
ADD_291_U26_1= NAND(ADD_291_U51_1, ADD_291_U50_1)
ADD_291_U27_1= NAND(ADD_291_U53_1, ADD_291_U52_1)
ADD_291_U28_1= NAND(ADD_291_U55_1, ADD_291_U54_1)
ADD_291_U29_1= NAND(ADD_291_U57_1, ADD_291_U56_1)
ADD_291_U30_1= NOT(TX_CONTA_REG_9__1)
ADD_291_U31_1= NAND(TX_CONTA_REG_8__1, ADD_291_U38_1)
ADD_291_U32_1= NOT(ADD_291_U7_1)
ADD_291_U33_1= NOT(ADD_291_U9_1)
ADD_291_U34_1= NOT(ADD_291_U11_1)
ADD_291_U35_1= NOT(ADD_291_U13_1)
ADD_291_U36_1= NOT(ADD_291_U15_1)
ADD_291_U37_1= NOT(ADD_291_U17_1)
ADD_291_U38_1= NOT(ADD_291_U19_1)
ADD_291_U39_1= NOT(ADD_291_U31_1)
ADD_291_U40_1= NAND(TX_CONTA_REG_9__1, ADD_291_U31_1)
ADD_291_U41_1= NAND(ADD_291_U39_1, ADD_291_U30_1)
ADD_291_U42_1= NAND(TX_CONTA_REG_8__1, ADD_291_U19_1)
ADD_291_U43_1= NAND(ADD_291_U38_1, ADD_291_U20_1)
ADD_291_U44_1= NAND(TX_CONTA_REG_7__1, ADD_291_U17_1)
ADD_291_U45_1= NAND(ADD_291_U37_1, ADD_291_U18_1)
ADD_291_U46_1= NAND(TX_CONTA_REG_6__1, ADD_291_U15_1)
ADD_291_U47_1= NAND(ADD_291_U36_1, ADD_291_U16_1)
ADD_291_U48_1= NAND(TX_CONTA_REG_5__1, ADD_291_U13_1)
ADD_291_U49_1= NAND(ADD_291_U35_1, ADD_291_U14_1)
ADD_291_U50_1= NAND(TX_CONTA_REG_4__1, ADD_291_U11_1)
ADD_291_U51_1= NAND(ADD_291_U34_1, ADD_291_U12_1)
ADD_291_U52_1= NAND(TX_CONTA_REG_3__1, ADD_291_U9_1)
ADD_291_U53_1= NAND(ADD_291_U33_1, ADD_291_U10_1)
ADD_291_U54_1= NAND(TX_CONTA_REG_2__1, ADD_291_U7_1)
ADD_291_U55_1= NAND(ADD_291_U32_1, ADD_291_U8_1)
ADD_291_U56_1= NAND(TX_CONTA_REG_1__1, ADD_291_U5_1)
ADD_291_U57_1= NAND(TX_CONTA_REG_0__1, ADD_291_U6_1)
GT_255_U6_1= OR(TX_CONTA_REG_7__1, TX_CONTA_REG_9__1, TX_CONTA_REG_8__1, GT_255_U8_1)

