/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_2z;
  wire [35:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [30:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[139] ? in_data[133] : in_data[136];
  assign celloutsig_1_19z = ~(celloutsig_1_8z[4] | celloutsig_1_5z);
  assign celloutsig_1_11z = ~celloutsig_1_2z[6];
  assign celloutsig_1_4z = ~((celloutsig_1_2z[14] | celloutsig_1_2z[1]) & celloutsig_1_2z[12]);
  assign celloutsig_1_5z = ~((celloutsig_1_0z | celloutsig_1_3z[3]) & (celloutsig_1_2z[15] | in_data[174]));
  assign celloutsig_0_0z = in_data[69] | in_data[5];
  assign celloutsig_1_18z = celloutsig_1_3z[0] | celloutsig_1_16z;
  assign celloutsig_0_11z = celloutsig_0_3z[7] | celloutsig_0_3z[16];
  assign celloutsig_0_12z = celloutsig_0_0z | celloutsig_0_10z[2];
  assign celloutsig_0_13z = celloutsig_0_2z[14] | celloutsig_0_11z;
  assign celloutsig_1_10z = celloutsig_1_5z | in_data[153];
  assign celloutsig_0_1z = in_data[49:39] === { in_data[18:10], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[108] & ~(celloutsig_1_2z[15]);
  assign celloutsig_1_2z = { in_data[150:136], celloutsig_1_0z } * in_data[134:119];
  assign celloutsig_0_2z = celloutsig_0_0z ? { in_data[94:87], celloutsig_0_1z, 2'h3, celloutsig_0_1z, 1'h1, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } : in_data[62:47];
  assign celloutsig_0_6z = ~ celloutsig_0_3z[22:20];
  assign celloutsig_1_16z = & celloutsig_1_15z[25:23];
  assign celloutsig_0_3z = { in_data[83:51], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } >> in_data[65:30];
  assign celloutsig_1_3z = { in_data[159:153], celloutsig_1_0z } >> in_data[177:170];
  assign celloutsig_1_12z = { celloutsig_1_2z[14:13], celloutsig_1_5z } <<< { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_1_8z = { celloutsig_1_3z[2:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z } - { celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_15z = { in_data[137:108], celloutsig_1_6z } - { celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_1z = { in_data[103:99], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ^ in_data[130:119];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_10z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z[3:1] };
  assign celloutsig_1_13z = ~((celloutsig_1_10z & celloutsig_1_5z) | (celloutsig_1_10z & celloutsig_1_12z[0]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
