library (test0) {
  delay_model : table_lookup ;
  simulation  : true ;
  nom_process : 1 ;
  nom_temperature : 100 ;
  nom_voltage : 1.000 ;

  voltage_map (VDD, 1.0);
  voltage_map (VPP, 1.0);
  voltage_map (VBB, 0);
  voltage_map (VSS, 0);

  capacitive_load_unit (1,pf ) ;
  voltage_unit : "1V" ;
  current_unit : "1mA" ;
  time_unit : "1ns" ;
  pulling_resistance_unit : "1kohm";
  library_features(report_delay_calculation, report_power_calculation);
  default_leakage_power_density : 0.0;
  default_fanout_load : 1;

  default_max_transition : 0.500 ;
  default_inout_pin_cap :  0.00
  default_input_pin_cap :  0.00
  default_output_pin_cap : 0.0

  slew_lower_threshold_pct_rise :  30.00
  slew_upper_threshold_pct_rise :  70.00
  slew_derate_from_library :  0.50
  input_threshold_pct_fall :  50.00
  output_threshold_pct_fall :  50.00
  input_threshold_pct_rise :  50.00
  output_threshold_pct_rise :  50.00
  slew_lower_threshold_pct_fall :  30.00
  slew_upper_threshold_pct_fall :  70.00

  power_lut_template (power_template_1x1) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.0001");
    index_2 ("0.0001");
  }
  power_lut_template (passive_power_template_1x1) {
    variable_1 : input_transition_time;
    index_1 ("0.0001");
  }

  cell (DFF) {
    area : 0.5000;

    pg_pin (VBB) {
      pg_type : pwell;
      voltage_name : "VBB";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VPP) {
      pg_type : nwell;
      voltage_name : "VPP";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      related_bias_pin : "VBB";
      voltage_name : "VSS";
    }

    leakage_power () {
      value : 1000.000;
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 1000.000;
      related_pg_pin : VPP;
    }

    pin (Q) {
      power_down_function : "!VDD + !VPP + VBB + VSS";
      related_bias_pin : "VBB VPP";
      related_ground_pin : "VSS";
      related_power_pin : "VDD";
      direction : "output";
      function : "IQ";
      min_capacitance : 1e-06;
      max_capacitance : 0.2;

      internal_power () {
        related_pin : "CP";
        related_pg_pin : VDD;
        rise_power (power_template_1x1) {
          index_1 ("0.006");
          index_2 ("0.005");
          values ( "1.");
        }
        fall_power (power_template_1x1) {
          index_1 ("0.006");
          index_2 ("0.005");
          values ( "1.");
        }
      }
    }

    pin (CP) {
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      related_bias_pin : "VBB VPP";
      direction : "input";
      clock : true;
      max_transition : 0.200;
      capacitance : 1.00000;
      rise_capacitance : 1.00;
      fall_capacitance : 1.00;

     internal_power () {
        related_pg_pin : VDD;
       rise_power (passive_power_template_1x1) {
          index_1 ("0.006");
          values ( "5.");
        }
        fall_power (passive_power_template_1x1) {
          index_1 ("0.006");
          values ( "3.");
        }
      }
    }

    pin (D) {
      nextstate_type : "data";
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      related_bias_pin : "VBB VPP";
      direction : "input";
      max_transition : 0.500;
      capacitance : 0.002;
      rise_capacitance : 0.002;
      fall_capacitance : 0.002;
    }

    pin (SE) {
      direction : "input";
      nextstate_type : "scan_enable";
      related_bias_pin : "VBB VPP";
      related_ground_pin : "VSS";
      related_power_pin : "VDD";
      max_transition : 0.500;
      capacitance : 0.005;
      rise_capacitance : 0.005;
      fall_capacitance : 0.005;
    }
    pin (SI) {
      direction : "input";
      nextstate_type : "scan_in";
      related_bias_pin : "VBB VPP";
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      max_transition : 0.500;
      capacitance : 0.002;
      rise_capacitance : 0.002;
      fall_capacitance : 0.002;
    }

    ff (IQ,IQN) {
      clocked_on : "CP";
      next_state : "((SE SI) + (!SE D))";
    }

    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (CP) {
        direction : "input";
      }
      pin (D) {
        direction : "input";
      }
      pin (SE) {
        direction : "input";
        signal_type : test_scan_enable;
      }
      pin (SI) {
        direction : "input";
        signal_type : test_scan_in;
      }
      ff (IQ,IQN) {
        clocked_on : "CP";
        next_state : "D";
      }
    }
  }

  cell (MBFF2) {
    area : 0.5000;

    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }

    pg_pin (VSS) {
      pg_type : primary_ground;
      related_bias_pin : "VBB";
      voltage_name : "VSS";
    }

    pg_pin (VBB) {
      pg_type : pwell;
      voltage_name : "VBB";
    }

    pg_pin (VPP) {
      pg_type : nwell;
      voltage_name : "VPP";
    }

    leakage_power () {
      value : 1000.000;
      related_pg_pin : VDD;
    }

    bundle (Q) {
      members (Q0, Q1);
      direction : "output";
      power_down_function : "!VDD + !VPP + VBB + VSS";
      related_bias_pin : "VBB VPP";
      related_ground_pin : "VSS";
      related_power_pin : "VDD";
      function : "IQ";

      pin (Q0) {
        min_capacitance : 1e-06;
        max_capacitance : 0.2;

        internal_power () {
          related_pin : "CP";
          related_pg_pin : VDD;
          rise_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
          fall_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
        }
      }

      pin (Q1) {
        min_capacitance : 1e-06;
        max_capacitance : 0.2;

        internal_power () {
          related_pin : "CP";
          related_pg_pin : VDD;
          rise_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
          fall_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
        }
      }
    }

    pin (CP) {
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      related_bias_pin : "VBB VPP";
      direction : "input";
      clock : true;
      max_transition : 0.200;
      capacitance : 1.00000;
      rise_capacitance : 1.00;
      fall_capacitance : 1.00;

     internal_power () {
        related_pg_pin : VDD;
       rise_power (passive_power_template_1x1) {
          index_1 ("0.006");
          values ( "5.");
        }
        fall_power (passive_power_template_1x1) {
          index_1 ("0.006");
          values ( "3.");
        }
      }
    }

    bundle (D) {
      members (D0, D1);
      direction : "input";
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      related_bias_pin : "VBB VPP";
      nextstate_type : "data";

      pin (D0) {
        max_transition : 0.500;
        capacitance : 0.002;
        rise_capacitance : 0.002;
        fall_capacitance : 0.002;
      }
      pin (D1) {
        max_transition : 0.500;
        capacitance : 0.002;
        rise_capacitance : 0.002;
        fall_capacitance : 0.002;
      }
    }

    ff_bank (IQ,IQN,2) {
      clocked_on : "CP";
      next_state : "D";
    }
  }

  cell (MBFF2CLPS) {
    area : 0.5000;

    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }

    pg_pin (VSS) {
      pg_type : primary_ground;
      related_bias_pin : "VBB";
      voltage_name : "VSS";
    }

    pg_pin (VBB) {
      pg_type : pwell;
      voltage_name : "VBB";
    }

    pg_pin (VPP) {
      pg_type : nwell;
      voltage_name : "VPP";
    }

    leakage_power () {
      value : 1000.000;
      related_pg_pin : VDD;
    }

    bundle (Q) {
      members (Q0, Q1);
      direction : "output";
      power_down_function : "!VDD + !VPP + VBB + VSS";
      related_bias_pin : "VBB VPP";
      related_ground_pin : "VSS";
      related_power_pin : "VDD";
      function : "IQ";

      pin (Q0) {
        min_capacitance : 1e-06;
        max_capacitance : 0.2;

        internal_power () {
          related_pin : "CP";
          related_pg_pin : VDD;
          rise_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
          fall_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
        }
      }

      pin (Q1) {
        min_capacitance : 1e-06;
        max_capacitance : 0.2;

        internal_power () {
          related_pin : "CP";
          related_pg_pin : VDD;
          rise_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
          fall_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
        }
      }
    }

    pin (CP) {
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      related_bias_pin : "VBB VPP";
      direction : "input";
      clock : true;
      max_transition : 0.200;
      capacitance : 1.00000;
      rise_capacitance : 1.00;
      fall_capacitance : 1.00;

     internal_power () {
        related_pg_pin : VDD;
       rise_power (passive_power_template_1x1) {
          index_1 ("0.006");
          values ( "5.");
        }
        fall_power (passive_power_template_1x1) {
          index_1 ("0.006");
          values ( "3.");
        }
      }
    }

    bundle (D) {
      members (D0, D1);
      direction : "input";
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      related_bias_pin : "VBB VPP";
      nextstate_type : "data";

      pin (D0) {
        max_transition : 0.500;
        capacitance : 0.002;
        rise_capacitance : 0.002;
        fall_capacitance : 0.002;
      }
      pin (D1) {
        max_transition : 0.500;
        capacitance : 0.002;
        rise_capacitance : 0.002;
        fall_capacitance : 0.002;
      }
    }
    pin (CLEAR) {
      direction : "input";
      related_bias_pin : "VBB VPP";
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      max_transition : 0.500;
      capacitance : 0.002;
      rise_capacitance : 0.002;
      fall_capacitance : 0.002;
    }
    pin (PRESET) {
      direction : "input";
      related_bias_pin : "VBB VPP";
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      max_transition : 0.500;
      capacitance : 0.002;
      rise_capacitance : 0.002;
      fall_capacitance : 0.002;
    }
    ff_bank (IQ,IQN,2) {
      clocked_on : "CP";
      next_state : "D";
      preset : "PRESET'";
      clear : "CLEAR";
    }
  }

  cell (MBFF2SE) {
    area : 0.5000;

    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }

    pg_pin (VSS) {
      pg_type : primary_ground;
      related_bias_pin : "VBB";
      voltage_name : "VSS";
    }

    pg_pin (VBB) {
      pg_type : pwell;
      voltage_name : "VBB";
    }

    pg_pin (VPP) {
      pg_type : nwell;
      voltage_name : "VPP";
    }

    leakage_power () {
      value : 1000.000;
      related_pg_pin : VDD;
    }

    bundle (Q) {
      members (Q0, Q1);
      direction : "output";
      power_down_function : "!VDD + !VPP + VBB + VSS";
      related_bias_pin : "VBB VPP";
      related_ground_pin : "VSS";
      related_power_pin : "VDD";

      pin (Q0) {
        min_capacitance : 1e-06;
        max_capacitance : 0.2;

        internal_power () {
          related_pin : "CP";
          related_pg_pin : VDD;
          rise_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
          fall_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
        }
      }

      pin (Q1) {
        min_capacitance : 1e-06;
        max_capacitance : 0.2;

        internal_power () {
          related_pin : "CP";
          related_pg_pin : VDD;
          rise_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
          fall_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
        }
      }
    }

    pin (CP) {
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      related_bias_pin : "VBB VPP";
      direction : "input";
      clock : true;
      max_transition : 0.200;
      capacitance : 1.00000;
      rise_capacitance : 1.00;
      fall_capacitance : 1.00;

     internal_power () {
        related_pg_pin : VDD;
       rise_power (passive_power_template_1x1) {
          index_1 ("0.006");
          values ( "5.");
        }
        fall_power (passive_power_template_1x1) {
          index_1 ("0.006");
          values ( "3.");
        }
      }
    }

    bundle (D) {
      members (D0, D1);
      direction : "input";
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      related_bias_pin : "VBB VPP";
      nextstate_type : "data";

      pin (D0) {
        max_transition : 0.500;
        capacitance : 0.002;
        rise_capacitance : 0.002;
        fall_capacitance : 0.002;
      }
      pin (D1) {
        max_transition : 0.500;
        capacitance : 0.002;
        rise_capacitance : 0.002;
        fall_capacitance : 0.002;
      }
    }
    pin (SE) {
      direction : "input";
      nextstate_type : "scan_enable";
      related_bias_pin : "VBB VPP";
      related_ground_pin : "VSS";
      related_power_pin : "VDD";
      max_transition : 0.500;
      capacitance : 0.005;
      rise_capacitance : 0.005;
      fall_capacitance : 0.005;
    }
    pin (SI) {
      direction : "input";
      nextstate_type : "scan_in";
      related_bias_pin : "VBB VPP";
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      max_transition : 0.500;
      capacitance : 0.002;
      rise_capacitance : 0.002;
      fall_capacitance : 0.002;
    }
    test_cell() {
      bundle(Q) {
        members (Q0, Q1);
        direction : output;
        function : "IQ";
        pin (Q1) {
          signal_type : test_scan_out;
        }
      }
      pin (CP) {
        direction : input;
      }
      pin (SE) {
        direction : "input";
        signal_type : test_scan_enable;
      }
      pin (SI) {
        direction : "input";
        signal_type : test_scan_in;
      }
      bundle (D) {
        members (D0, D1);
        direction : input;
      }
      ff_bank (IQ,IQN,2) {
        clocked_on : "CP";
        next_state : "D";
      }
    }
  }

  cell (MBFF2SECLPS) {
    area : 0.5000;

    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }

    pg_pin (VSS) {
      pg_type : primary_ground;
      related_bias_pin : "VBB";
      voltage_name : "VSS";
    }

    pg_pin (VBB) {
      pg_type : pwell;
      voltage_name : "VBB";
    }

    pg_pin (VPP) {
      pg_type : nwell;
      voltage_name : "VPP";
    }

    leakage_power () {
      value : 1000.000;
      related_pg_pin : VDD;
    }

    bundle (Q) {
      members (Q0, Q1);
      direction : "output";
      power_down_function : "!VDD + !VPP + VBB + VSS";
      related_bias_pin : "VBB VPP";
      related_ground_pin : "VSS";
      related_power_pin : "VDD";

      pin (Q0) {
        min_capacitance : 1e-06;
        max_capacitance : 0.2;

        internal_power () {
          related_pin : "CP";
          related_pg_pin : VDD;
          rise_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
          fall_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
        }
      }

      pin (Q1) {
        min_capacitance : 1e-06;
        max_capacitance : 0.2;

        internal_power () {
          related_pin : "CP";
          related_pg_pin : VDD;
          rise_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
          fall_power (power_template_1x1) {
            index_1 ("0.006");
            index_2 ("0.005");
            values ( "1.");
          }
        }
      }
    }

    pin (CP) {
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      related_bias_pin : "VBB VPP";
      direction : "input";
      clock : true;
      max_transition : 0.200;
      capacitance : 1.00000;
      rise_capacitance : 1.00;
      fall_capacitance : 1.00;

     internal_power () {
        related_pg_pin : VDD;
       rise_power (passive_power_template_1x1) {
          index_1 ("0.006");
          values ( "5.");
        }
        fall_power (passive_power_template_1x1) {
          index_1 ("0.006");
          values ( "3.");
        }
      }
    }

    bundle (D) {
      members (D0, D1);
      direction : "input";
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      related_bias_pin : "VBB VPP";
      nextstate_type : "data";

      pin (D0) {
        max_transition : 0.500;
        capacitance : 0.002;
        rise_capacitance : 0.002;
        fall_capacitance : 0.002;
      }
      pin (D1) {
        max_transition : 0.500;
        capacitance : 0.002;
        rise_capacitance : 0.002;
        fall_capacitance : 0.002;
      }
    }
    pin (SE) {
      direction : "input";
      nextstate_type : "scan_enable";
      related_bias_pin : "VBB VPP";
      related_ground_pin : "VSS";
      related_power_pin : "VDD";
      max_transition : 0.500;
      capacitance : 0.005;
      rise_capacitance : 0.005;
      fall_capacitance : 0.005;
    }
    pin (SI) {
      direction : "input";
      nextstate_type : "scan_in";
      related_bias_pin : "VBB VPP";
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      max_transition : 0.500;
      capacitance : 0.002;
      rise_capacitance : 0.002;
      fall_capacitance : 0.002;
    }
    pin (CLEAR) {
      direction : "input";
      related_bias_pin : "VBB VPP";
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      max_transition : 0.500;
      capacitance : 0.002;
      rise_capacitance : 0.002;
      fall_capacitance : 0.002;
    }
    pin (PRESET) {
      direction : "input";
      related_bias_pin : "VBB VPP";
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      max_transition : 0.500;
      capacitance : 0.002;
      rise_capacitance : 0.002;
      fall_capacitance : 0.002;
    }

    test_cell() {
      bundle(Q) {
        members (Q0, Q1);
        direction : output;
        function : "IQ";
        pin (Q1) {
          signal_type : test_scan_out;
        }
      }
      pin (CP) {
        direction : input;
      }
      pin (SE) {
        direction : "input";
        signal_type : test_scan_enable;
      }
      pin (SI) {
        direction : "input";
        signal_type : test_scan_in;
      }
      bundle (D) {
        members (D0, D1);
        direction : input;
      }
      pin (CLEAR) {
        direction : input;
      }
      pin (PRESET) {
        direction : input;
      }
      ff_bank (IQ,IQN,2) {
        clocked_on : "CP";
        next_state : "D";
        preset : "PRESET'";
        clear : "CLEAR";
      }
    }
  }

  cell (INV) {
    area : 0.1000;
    pg_pin (VBB) {
      pg_type : pwell;
      voltage_name : "VBB";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      related_bias_pin : "VPP";
      voltage_name : "VDD";
    }
    pg_pin (VPP) {
      pg_type : nwell;
      voltage_name : "VPP";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      related_bias_pin : "VBB";
      voltage_name : "VSS";
    }

    leakage_power () {
      value : 0.0;
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 0.0;
      related_pg_pin : VPP;
    }

    pin (Z) {
      related_bias_pin : "VBB VPP";
      related_ground_pin : "VSS";
      related_power_pin : "VDD";
      direction : "output";
      min_capacitance : 1e-06;
      max_capacitance : 0.2;
      function : "!A";

      internal_power () {
        related_pin : "A";
        related_pg_pin : VDD;
        rise_power (power_template_1x1) {
          index_1 ("0.006");
          index_2 ("0.005");
          values ( "0.");
        }
        fall_power (power_template_1x1) {
          index_1 ("0.006");
          index_2 ("0.005");
          values ( "0.");
        }
      }
    }

    pin (A) {
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      related_bias_pin : "VBB VPP";
      direction : "input";
      max_transition : 0.200;
      capacitance : 1.00000;
      rise_capacitance : 1.00;
      fall_capacitance : 1.00;

     internal_power () {
        related_pg_pin : VDD;
       rise_power (passive_power_template_1x1) {
          index_1 ("0.006");
          values ( "0.");
        }
        fall_power (passive_power_template_1x1) {
          index_1 ("0.006");
          values ( "0.");
        }
      }
    }
  }
}
