
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/software/xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'chao33' on host 'chao-srv1.ece.gatech.edu' (Linux_x86_64 version 3.10.0-1160.42.2.el7.x86_64) on Fri Dec 17 13:19:17 EST 2021
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Server release 7.9 (Maipo)"
INFO: [HLS 200-10] In directory '/nethome/chao33/GNN_Acc/GIN/cosim/v4'
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project project_1 
INFO: [HLS 200-10] Opening project '/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1'.
INFO: [HLS 200-1510] Running: set_top GIN_compute_one_graph 
INFO: [HLS 200-1510] Running: add_files GIN_compute.cpp 
INFO: [HLS 200-10] Adding design file 'GIN_compute.cpp' to the project
INFO: [HLS 200-1510] Running: add_files dcl.hpp 
INFO: [HLS 200-10] Adding design file 'dcl.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_edge_attr.bin 
INFO: [HLS 200-10] Adding test bench file 'g1_edge_attr.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_edge_list.bin 
INFO: [HLS 200-10] Adding test bench file 'g1_edge_list.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_info.txt 
INFO: [HLS 200-10] Adding test bench file 'g1_info.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_node_feature.bin 
INFO: [HLS 200-10] Adding test bench file 'g1_node_feature.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g2_edge_attr.bin 
INFO: [HLS 200-10] Adding test bench file 'g2_edge_attr.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g2_edge_list.bin 
INFO: [HLS 200-10] Adding test bench file 'g2_edge_list.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g2_info.txt 
INFO: [HLS 200-10] Adding test bench file 'g2_info.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb g2_node_feature.bin 
INFO: [HLS 200-10] Adding test bench file 'g2_node_feature.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g3_edge_attr.bin 
INFO: [HLS 200-10] Adding test bench file 'g3_edge_attr.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g3_edge_list.bin 
INFO: [HLS 200-10] Adding test bench file 'g3_edge_list.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g3_info.txt 
INFO: [HLS 200-10] Adding test bench file 'g3_info.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb g3_node_feature.bin 
INFO: [HLS 200-10] Adding test bench file 'g3_node_feature.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_ed_embed_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_ed_embed_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_eps_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_eps_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_mlp_1_bias_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_mlp_1_bias_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_mlp_1_weights_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_mlp_1_weights_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_mlp_2_bias_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_mlp_2_bias_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_mlp_2_weights_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_mlp_2_weights_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_nd_embed_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_nd_embed_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_pred_bias_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_pred_bias_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_pred_weights_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_pred_weights_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb load_weights_graph.cpp 
INFO: [HLS 200-10] Adding test bench file 'load_weights_graph.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb main.cpp 
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_edge_attr.bin 
INFO: [HLS 200-10] Adding test bench file 'gtest_edge_attr.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_edge_list.bin 
INFO: [HLS 200-10] Adding test bench file 'gtest_edge_list.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_node_feature.bin 
INFO: [HLS 200-10] Adding test bench file 'gtest_node_feature.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_info.txt 
INFO: [HLS 200-10] Adding test bench file 'gtest_info.txt' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling GIN_compute.cpp_pre.cpp.tb.cpp
   Compiling apatb_GIN_compute_one_graph.cpp
   Compiling main.cpp_pre.cpp.tb.cpp
   Compiling load_weights_graph.cpp_pre.cpp.tb.cpp
   Compiling apatb_GIN_compute_one_graph_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 

******* This is the optimized HLS code for GIN model *******
Loading weights for GIN ...
********** Computing Graph gtest *************
# of nodes: 8, # of edges: 12
Loading graph ...
Computing GIN ...
Final graph prediction:
-4.0851011

GIN computation done.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/software/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_GIN_compute_one_graph_top glbl -Oenable_linking_all_libraries -prj GIN_compute_one_graph.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s GIN_compute_one_graph -debug wave 
Multi-threading is on. Using 62 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_GIN_compute_one_graph_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/AESL_automem_gnn_node_mlp_1_weights_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_gnn_node_mlp_1_weights_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/AESL_automem_gnn_node_mlp_1_bias_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_gnn_node_mlp_1_bias_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/AESL_automem_gnn_node_mlp_2_weights_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_gnn_node_mlp_2_weights_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/AESL_automem_gnn_node_mlp_2_bias_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_gnn_node_mlp_2_bias_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/AESL_automem_gnn_node_embedding_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_gnn_node_embedding_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/AESL_automem_gnn_edge_embedding_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_gnn_edge_embedding_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/AESL_automem_graph_pred_linear_weight_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_graph_pred_linear_weight_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/AESL_automem_eps_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_eps_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/AESL_axi_master_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_496_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_496_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_502_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_502_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_mlp_weights_one_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_mlp_weights_one_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_463_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_463_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_469_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_469_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_474_4_VITIS_LOOP_475_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_474_4_VITIS_LOOP_475_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_480_6_VITIS_LOOP_481_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_480_6_VITIS_LOOP_481_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_misc_weights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_misc_weights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_438_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_438_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_442_2_VITIS_LOOP_443_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_442_2_VITIS_LOOP_443_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_448_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_448_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_graph.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_graph
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_512_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_512_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_516_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_516_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_523_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_523_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_527_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_527_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_degree_neighbor_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_degree_neighbor_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_clear_message_table_one_node.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_clear_message_table_one_node
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_clear_message_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_clear_message_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_one_node_embedding_Pipeline_VITIS_LOOP_271_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_one_node_embedding_Pipeline_VITIS_LOOP_271_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_one_node_embedding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_one_node_embedding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_message_passing_one_node_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_154_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message_passing_one_node_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_154_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_message_passing_one_node.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message_passing_one_node
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_node_embedding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_node_embedding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_CONV_dataflow_region_Block_split4_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_CONV_dataflow_region_Block_split4_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_mlp_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_mlp_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_mlp_out_Pipeline_VITIS_LOOP_92_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_mlp_out_Pipeline_VITIS_LOOP_92_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_mlp_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_mlp_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_MLP_one_node_Pipeline_VITIS_LOOP_61_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_MLP_one_node_Pipeline_VITIS_LOOP_61_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_MLP_one_node.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_MLP_one_node
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_update_node_embedding_with_Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_update_node_embedding_with_Relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_MLP_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_MLP_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_CONV_dataflow_region_Block_split46_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_CONV_dataflow_region_Block_split46_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_CONV_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_CONV_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_message_passing_one_node_vec_Pipeline_VITIS_LOOP_191_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message_passing_one_node_vec_Pipeline_VITIS_LOOP_191_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_message_passing_one_node_vec_Pipeline_VITIS_LOOP_196_3_VITIS_LOOP_202_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message_passing_one_node_vec_Pipeline_VITIS_LOOP_196_3_VITIS_LOOP_202_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_message_passing_one_node_vec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message_passing_one_node_vec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_CONV_dataflow_region.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_CONV_dataflow_region
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_CONV_layer_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_228_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_CONV_layer_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_228_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_global_mean_pooling_Pipeline_VITIS_LOOP_407_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_global_mean_pooling_Pipeline_VITIS_LOOP_407_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_global_mean_pooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_global_mean_pooling
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_global_graph_prediction_Pipeline_VITIS_LOOP_428_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_global_graph_prediction_Pipeline_VITIS_LOOP_428_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_global_graph_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_global_graph_prediction
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_3ns_9ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_9ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_3ns_16ns_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_16ns_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_3ns_8ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_8ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_8ns_8ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_8ns_8ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_urem_32s_5ns_4_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_urem_32s_5ns_4_36_seq_1_divseq
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_urem_32s_5ns_4_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_32ns_34ns_65_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_32ns_34ns_65_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_64ns_66ns_129_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_64ns_66ns_129_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_32ns_8ns_39_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_32ns_8ns_39_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_33s_32s_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_33s_32s_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_32s_32s_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_32s_31ns_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_3ns_9ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_9ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_4ns_5ns_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_4ns_5ns_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1_divseq
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_1738_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_1738_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_657_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_657_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mac_muladd_9ns_7ns_7ns_15_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mac_muladd_9ns_7ns_7ns_15_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mac_muladd_9ns_7ns_7ns_15_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_node_embedding_emb_vec1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_node_embedding_emb_vec1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_1007_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_1007_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_1287_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_1287_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_1287_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_1287_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_2008_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_2008_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_message_passing_one_node_vec_node_emb_value_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message_passing_one_node_vec_node_emb_value_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_fifo_w3_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w3_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w3_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_932_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_932_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_fifo_w32_d2000_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w32_d2000_A_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w32_d2000_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_fifo_w4_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w4_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w4_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mac_muladd_15s_7ns_7ns_15_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mac_muladd_15s_7ns_7ns_15_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mac_muladd_15s_7ns_7ns_15_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mlp_1_weights_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mlp_1_weights_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mlp_1_bias_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mlp_1_bias_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_graph_pred_weights_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_graph_pred_weights_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_node_embedding_table_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_node_embedding_table_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_graph_pred_bias_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_graph_pred_bias_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_node_feature_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_node_feature_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_edge_attr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_edge_attr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_edge_list.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_edge_list
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_degree_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_degree_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_neighbor_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_neighbor_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_message1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_node_embedding_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_node_embedding_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_read
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_3ns_16ns_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_16ns_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_3ns_8ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_8ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mac_muladd_8ns_7ns_7ns_15_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mac_muladd_8ns_7ns_7ns_15_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mac_muladd_8ns_7ns_7ns_15_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph_mac_muladd_7ns_7ns_7ns_13_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mac_muladd_7ns_7ns_7ns_13_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.GIN_compute_one_graph_mlp_1_weig...
Compiling module xil_defaultlib.GIN_compute_one_graph_mlp_1_bias...
Compiling module xil_defaultlib.GIN_compute_one_graph_graph_pred...
Compiling module xil_defaultlib.GIN_compute_one_graph_node_embed...
Compiling module xil_defaultlib.GIN_compute_one_graph_graph_pred...
Compiling module xil_defaultlib.GIN_compute_one_graph_node_featu...
Compiling module xil_defaultlib.GIN_compute_one_graph_edge_attr_...
Compiling module xil_defaultlib.GIN_compute_one_graph_edge_list
Compiling module xil_defaultlib.GIN_compute_one_graph_degree_tab...
Compiling module xil_defaultlib.GIN_compute_one_graph_neighbor_t...
Compiling module xil_defaultlib.GIN_compute_one_graph_message1_V
Compiling module xil_defaultlib.GIN_compute_one_graph_node_embed...
Compiling module xil_defaultlib.GIN_compute_one_graph_flow_contr...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_mlp_w...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_mlp_w...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_3ns_9n...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_3ns_16...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_3ns_8n...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_mlp_w...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_misc_...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_misc_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.GIN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_misc_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.GIN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_misc_...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_misc_...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_graph...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_graph...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_graph...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_graph
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_8ns_8n...
Compiling module xil_defaultlib.GIN_compute_one_graph_clear_mess...
Compiling module xil_defaultlib.GIN_compute_one_graph_clear_mess...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_de...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_de...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_de...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_de...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_de...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_no...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_932_32...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_1738_3...
Compiling module xil_defaultlib.GIN_compute_one_graph_one_node_e...
Compiling module xil_defaultlib.GIN_compute_one_graph_urem_32s_5...
Compiling module xil_defaultlib.GIN_compute_one_graph_urem_32s_5...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_32ns_3...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_64ns_6...
Compiling module xil_defaultlib.GIN_compute_one_graph_one_node_e...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_657_32...
Compiling module xil_defaultlib.GIN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.GIN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.GIN_compute_one_graph_message_pa...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_32ns_8...
Compiling module xil_defaultlib.GIN_compute_one_graph_message_pa...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_no...
Compiling module xil_defaultlib.GIN_compute_one_graph_entry_proc
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_CO...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_33s_32...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_ml...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_1007_3...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_1287_3...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_1287_1...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_ml...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_ml...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_2008_3...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_32s_32...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_32s_31...
Compiling module xil_defaultlib.GIN_compute_one_graph_MLP_one_no...
Compiling module xil_defaultlib.GIN_compute_one_graph_MLP_one_no...
Compiling module xil_defaultlib.GIN_compute_one_graph_update_nod...
Compiling module xil_defaultlib.GIN_compute_one_graph_MLP_wrappe...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_CO...
Compiling module xil_defaultlib.GIN_compute_one_graph_message_pa...
Compiling module xil_defaultlib.GIN_compute_one_graph_message_pa...
Compiling module xil_defaultlib.GIN_compute_one_graph_message_pa...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_4ns_5n...
Compiling module xil_defaultlib.GIN_compute_one_graph_message_pa...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w32_d...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w32_d...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w3_d2...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w3_d2...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w32_d...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w32_d...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w4_d3...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w4_d3...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_CO...
Compiling module xil_defaultlib.GIN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.GIN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_CO...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_CO...
Compiling module xil_defaultlib.GIN_compute_one_graph_global_mea...
Compiling module xil_defaultlib.GIN_compute_one_graph_sdiv_32ns_...
Compiling module xil_defaultlib.GIN_compute_one_graph_sdiv_32ns_...
Compiling module xil_defaultlib.GIN_compute_one_graph_global_mea...
Compiling module xil_defaultlib.GIN_compute_one_graph_global_gra...
Compiling module xil_defaultlib.GIN_compute_one_graph_global_gra...
Compiling module xil_defaultlib.GIN_compute_one_graph_control_s_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi(...
Compiling module xil_defaultlib.GIN_compute_one_graph
Compiling module xil_defaultlib.AESL_automem_gnn_node_mlp_1_weig...
Compiling module xil_defaultlib.AESL_automem_gnn_node_mlp_1_bias...
Compiling module xil_defaultlib.AESL_automem_gnn_node_mlp_2_weig...
Compiling module xil_defaultlib.AESL_automem_gnn_node_mlp_2_bias...
Compiling module xil_defaultlib.AESL_automem_gnn_node_embedding_...
Compiling module xil_defaultlib.AESL_automem_gnn_edge_embedding_...
Compiling module xil_defaultlib.AESL_automem_graph_pred_linear_w...
Compiling module xil_defaultlib.AESL_automem_eps_fixed
Compiling module xil_defaultlib.AESL_axi_master_mem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=25)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=8)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=39)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_GIN_compute_one_graph_top
Compiling module work.glbl
Built simulation snapshot GIN_compute_one_graph

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/xsim.dir/GIN_compute_one_graph/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 17 13:25:10 2021...

****** xsim v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/GIN_compute_one_graph/xsim_script.tcl
# xsim {GIN_compute_one_graph} -view {{GIN_compute_one_graph_dataflow_ana.wcfg}} -tclbatch {GIN_compute_one_graph.tcl} -protoinst {GIN_compute_one_graph.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file GIN_compute_one_graph.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph//AESL_inst_GIN_compute_one_graph_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_clear_message_table_fu_3258/grp_clear_message_table_fu_3258_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_clear_message_table_fu_3258/grp_clear_message_table_one_node_fu_34/grp_clear_message_table_one_node_fu_34_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_clear_message_table_fu_3265/grp_clear_message_table_fu_3265_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_clear_message_table_fu_3265/grp_clear_message_table_one_node_fu_34/grp_clear_message_table_one_node_fu_34_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_clear_message_table_fu_1186/grp_clear_message_table_fu_1186_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_clear_message_table_fu_1186/grp_clear_message_table_one_node_fu_34/grp_clear_message_table_one_node_fu_34_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_dataflow_region_fu_1194/MLP_wrapper_U0/MLP_wrapper_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_dataflow_region_fu_1194/MLP_wrapper_U0/grp_MLP_one_node_fu_2309/grp_MLP_one_node_Pipeline_VITIS_LOOP_61_1_fu_5422/grp_MLP_one_node_Pipeline_VITIS_LOOP_61_1_fu_5422_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_dataflow_region_fu_1194/MLP_wrapper_U0/grp_MLP_one_node_fu_2309/grp_MLP_one_node_fu_2309_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_dataflow_region_fu_1194/MLP_wrapper_U0/grp_prepare_mlp_in_fu_1894/grp_prepare_mlp_in_fu_1894_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_dataflow_region_fu_1194/MLP_wrapper_U0/grp_prepare_mlp_out_fu_2004/grp_prepare_mlp_out_Pipeline_VITIS_LOOP_92_1_fu_3120/grp_prepare_mlp_out_Pipeline_VITIS_LOOP_92_1_fu_3120_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_dataflow_region_fu_1194/MLP_wrapper_U0/grp_prepare_mlp_out_fu_2004/grp_prepare_mlp_out_fu_2004_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_dataflow_region_fu_1194/MLP_wrapper_U0/grp_update_node_embedding_with_Relu_fu_3314/grp_update_node_embedding_with_Relu_fu_3314_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_dataflow_region_fu_1194/compute_CONV_dataflow_region_Block_split46_proc_U0/compute_CONV_dataflow_region_Block_split46_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_dataflow_region_fu_1194/compute_CONV_dataflow_region_Block_split4_proc_U0/compute_CONV_dataflow_region_Block_split4_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_dataflow_region_fu_1194/entry_proc_U0/entry_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_dataflow_region_fu_1194/grp_compute_CONV_dataflow_region_fu_1194_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_dataflow_region_fu_1194/message_passing_one_node_vec_U0/grp_message_passing_one_node_vec_Pipeline_VITIS_LOOP_191_2_fu_251/grp_message_passing_one_node_vec_Pipeline_VITIS_LOOP_191_2_fu_251_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_dataflow_region_fu_1194/message_passing_one_node_vec_U0/grp_message_passing_one_node_vec_Pipeline_VITIS_LOOP_196_3_VITIS_LOOP_202_4_fu_258/grp_message_passing_one_node_vec_Pipeline_VITIS_LOOP_196_3_VITIS_LOOP_202_4_fu_258_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_dataflow_region_fu_1194/message_passing_one_node_vec_U0/message_passing_one_node_vec_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_layer_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_228_2_fu_2348/grp_compute_CONV_layer_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_228_2_fu_2348_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3797/grp_compute_CONV_layer_fu_3797_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_node_embedding_fu_3284/grp_compute_node_embedding_fu_3284_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_node_embedding_fu_3284/grp_message_passing_one_node_fu_922/grp_message_passing_one_node_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_154_2_fu_195/grp_message_passing_one_node_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_154_2_fu_195_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_node_embedding_fu_3284/grp_message_passing_one_node_fu_922/grp_message_passing_one_node_fu_922_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_node_embedding_fu_3284/grp_one_node_embedding_fu_548/grp_one_node_embedding_Pipeline_VITIS_LOOP_271_1_fu_1159/grp_one_node_embedding_Pipeline_VITIS_LOOP_271_1_fu_1159_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_node_embedding_fu_3284/grp_one_node_embedding_fu_548/grp_one_node_embedding_fu_548_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_global_graph_prediction_fu_4960/grp_global_graph_prediction_Pipeline_VITIS_LOOP_428_2_fu_90/grp_global_graph_prediction_Pipeline_VITIS_LOOP_428_2_fu_90_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_global_graph_prediction_fu_4960/grp_global_graph_prediction_fu_4960_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_global_mean_pooling_fu_4951/grp_global_mean_pooling_Pipeline_VITIS_LOOP_407_2_fu_69/grp_global_mean_pooling_Pipeline_VITIS_LOOP_407_2_fu_69_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_global_mean_pooling_fu_4951/grp_global_mean_pooling_fu_4951_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_graph_fu_3221/grp_load_graph_Pipeline_VITIS_LOOP_438_1_fu_144/grp_load_graph_Pipeline_VITIS_LOOP_438_1_fu_144_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_graph_fu_3221/grp_load_graph_Pipeline_VITIS_LOOP_442_2_VITIS_LOOP_443_3_fu_170/grp_load_graph_Pipeline_VITIS_LOOP_442_2_VITIS_LOOP_443_3_fu_170_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_graph_fu_3221/grp_load_graph_Pipeline_VITIS_LOOP_448_4_fu_184/grp_load_graph_Pipeline_VITIS_LOOP_448_4_fu_184_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_graph_fu_3221/grp_load_graph_fu_3221_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_misc_weights_fu_2725/grp_load_misc_weights_Pipeline_VITIS_LOOP_463_1_fu_535/grp_load_misc_weights_Pipeline_VITIS_LOOP_463_1_fu_535_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_misc_weights_fu_2725/grp_load_misc_weights_Pipeline_VITIS_LOOP_469_3_fu_543/grp_load_misc_weights_Pipeline_VITIS_LOOP_469_3_fu_543_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_misc_weights_fu_2725/grp_load_misc_weights_Pipeline_VITIS_LOOP_474_4_VITIS_LOOP_475_5_fu_551/grp_load_misc_weights_Pipeline_VITIS_LOOP_474_4_VITIS_LOOP_475_5_fu_551_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_misc_weights_fu_2725/grp_load_misc_weights_Pipeline_VITIS_LOOP_480_6_VITIS_LOOP_481_7_fu_903/grp_load_misc_weights_Pipeline_VITIS_LOOP_480_6_VITIS_LOOP_481_7_fu_903_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_misc_weights_fu_2725/grp_load_misc_weights_fu_2725_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_mlp_weights_one_layer_fu_1712/grp_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_496_2_fu_5602/grp_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_496_2_fu_5602_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_mlp_weights_one_layer_fu_1712/grp_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_502_4_fu_5811/grp_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_502_4_fu_5811_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_mlp_weights_one_layer_fu_1712/grp_load_mlp_weights_one_layer_fu_1712_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_prepare_degree_neighbor_table_fu_3272/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_512_1_fu_42/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_512_1_fu_42_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_prepare_degree_neighbor_table_fu_3272/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_516_2_fu_49/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_516_2_fu_49_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_prepare_degree_neighbor_table_fu_3272/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_523_3_fu_59/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_523_3_fu_59_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_prepare_degree_neighbor_table_fu_3272/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_527_4_fu_66/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_527_4_fu_66_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_prepare_degree_neighbor_table_fu_3272/grp_prepare_degree_neighbor_table_fu_3272_activity
Time resolution is 1 ps
open_wave_config GIN_compute_one_graph_dataflow_ana.wcfg
source GIN_compute_one_graph.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r_group [add_wave_group node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r_group]
## set wdata_group [add_wave_group "Write Channel" -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r_group]
## set ctrl_group [add_wave_group "Handshakes" -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r_group]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_BID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RID -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARID -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group [add_wave_group node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/interrupt -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_BRESP -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_BREADY -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_BVALID -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_RRESP -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_RDATA -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_RREADY -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_RVALID -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_ARREADY -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_ARVALID -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_ARADDR -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_WSTRB -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_WDATA -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_WREADY -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_WVALID -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_AWREADY -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_AWVALID -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_AWADDR -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/eps_fixed_q0 -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/eps_fixed_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/eps_fixed_address0 -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/graph_pred_linear_bias_fixed -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/graph_pred_linear_weight_fixed_q0 -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/graph_pred_linear_weight_fixed_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/graph_pred_linear_weight_fixed_address0 -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_edge_embedding_fixed_q0 -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_edge_embedding_fixed_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_edge_embedding_fixed_address0 -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_node_embedding_fixed_q0 -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_node_embedding_fixed_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_node_embedding_fixed_address0 -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed_q0 -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed_address0 -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed_q0 -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed_address0 -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed_q0 -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed_address0 -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed_q0 -into $return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_done -into $blocksiggroup
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_idle -into $blocksiggroup
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_ready -into $blocksiggroup
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_GIN_compute_one_graph_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_mem -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_node_feature_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_edge_list_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_edge_attr_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_graph_attr -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_task_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_node_mlp_1_weights_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_node_mlp_1_bias_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_node_mlp_2_weights_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_node_mlp_2_bias_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_node_embedding_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_edge_embedding_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_graph_pred_linear_weight_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_graph_pred_linear_bias_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_eps_fixed -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r_group [add_wave_group node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r_group]
## add_wave /apatb_GIN_compute_one_graph_top/mem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_BID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RID -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARID -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group [add_wave_group node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_GIN_compute_one_graph_top/control_INTERRUPT -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_BRESP -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_BREADY -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_BVALID -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_RRESP -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_RDATA -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_RREADY -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_RVALID -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_ARREADY -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_ARVALID -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_ARADDR -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_WSTRB -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_WDATA -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_WREADY -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_WVALID -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_AWREADY -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_AWVALID -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_AWADDR -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_GIN_compute_one_graph_top/eps_fixed_q0 -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/eps_fixed_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/eps_fixed_address0 -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/graph_pred_linear_bias_fixed -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/graph_pred_linear_weight_fixed_q0 -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/graph_pred_linear_weight_fixed_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/graph_pred_linear_weight_fixed_address0 -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_edge_embedding_fixed_q0 -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_edge_embedding_fixed_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_edge_embedding_fixed_address0 -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_node_embedding_fixed_q0 -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_node_embedding_fixed_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_node_embedding_fixed_address0 -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_node_mlp_2_bias_fixed_q0 -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_node_mlp_2_bias_fixed_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_node_mlp_2_bias_fixed_address0 -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_node_mlp_2_weights_fixed_q0 -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_node_mlp_2_weights_fixed_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_node_mlp_2_weights_fixed_address0 -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_node_mlp_1_bias_fixed_q0 -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_node_mlp_1_bias_fixed_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_node_mlp_1_bias_fixed_address0 -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_node_mlp_1_weights_fixed_q0 -into $tb_return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_node_mlp_1_weights_fixed_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/gnn_node_mlp_1_weights_fixed_address0 -into $tb_return_group -radix hex
## save_wave_config GIN_compute_one_graph.wcfg
## run all
WARNING: Too many words specified in data file ./GIN_compute_one_graph_graph_pred_bias_V.dat
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "2521345000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2521405 ns : File "/nethome/chao33/GNN_Acc/GIN/cosim/v4/project_1/solution1/sim/verilog/GIN_compute_one_graph.autotb.v" Line 909
run: Time (s): cpu = 00:11:23 ; elapsed = 00:12:11 . Memory (MB): peak = 2798.211 ; gain = 0.000 ; free physical = 402356 ; free virtual = 483722
## quit
INFO: [Common 17-206] Exiting xsim at Fri Dec 17 13:37:46 2021...
INFO: [COSIM 212-316] Starting C post checking ...

******* This is the optimized HLS code for GIN model *******
Loading weights for GIN ...
********** Computing Graph gtest *************
# of nodes: 8, # of edges: 12
Loading graph ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1356.71 seconds. CPU system time: 237.98 seconds. Elapsed time: 1107.55 seconds; current allocated memory: 366.523 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Dec 17 13:37:48 2021...
