Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul 10 14:23:32 2019
| Host         : Lazarus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.200    -8522.846                   4218               102746        0.015        0.000                      0               102746        3.750        0.000                       0                 38269  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -5.200    -8522.846                   4218               102746        0.015        0.000                      0               102746        3.750        0.000                       0                 38269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4218  Failing Endpoints,  Worst Slack       -5.200ns,  Total Violation    -8522.846ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.200ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.543ns  (logic 2.590ns (17.809%)  route 11.953ns (82.191%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.666     2.960    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X39Y11         FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     3.416 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/Q
                         net (fo=37, routed)          0.919     4.335    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_pp19_stage0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.459 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322/O
                         net (fo=1, routed)           0.953     5.412    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322_n_4
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999/O
                         net (fo=13, routed)          0.821     6.356    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999_n_4
    SLICE_X52Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.480 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1617/O
                         net (fo=24, routed)          1.325     7.805    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1617_n_4
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.929 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1254/O
                         net (fo=25, routed)          1.190     9.119    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1254_n_4
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.243 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_805/O
                         net (fo=1, routed)           0.798    10.041    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_805_n_4
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.165 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_464/O
                         net (fo=1, routed)           0.482    10.647    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_464_n_4
    SLICE_X60Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.154 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.154    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_172_n_4
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.268 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_334/CO[3]
                         net (fo=1, routed)           0.000    11.268    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_334_n_4
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.490 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_328/O[0]
                         net (fo=1, routed)           0.298    11.788    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/input_buf_address0[16]
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.299    12.087 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_93/O
                         net (fo=1, routed)           0.648    12.735    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_93_n_4
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.859 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_21/O
                         net (fo=49, routed)          1.827    14.686    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1760]
    SLICE_X56Y72         LUT3 (Prop_lut3_I2_O)        0.124    14.810 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_5_i_2/O
                         net (fo=3, routed)           2.693    17.503    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_7_1[0]
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.696    12.875    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ap_clk
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_6/CLKARDCLK
                         clock pessimism              0.115    12.990    
                         clock uncertainty           -0.154    12.835    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.303    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                         -17.503    
  -------------------------------------------------------------------
                         slack                                 -5.200    

Slack (VIOLATED) :        -4.903ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_6/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.213ns  (logic 2.594ns (18.251%)  route 11.619ns (81.749%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.666     2.960    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X39Y11         FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     3.416 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/Q
                         net (fo=37, routed)          0.919     4.335    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_pp19_stage0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.459 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322/O
                         net (fo=1, routed)           0.953     5.412    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322_n_4
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.536 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999/O
                         net (fo=13, routed)          0.821     6.356    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999_n_4
    SLICE_X52Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.480 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1617/O
                         net (fo=24, routed)          1.244     7.725    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1617_n_4
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.849 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1272/O
                         net (fo=26, routed)          0.781     8.630    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1272_n_4
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.754 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1432/O
                         net (fo=2, routed)           0.830     9.584    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1432_n_4
    SLICE_X61Y24         LUT5 (Prop_lut5_I1_O)        0.124     9.708 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1067/O
                         net (fo=1, routed)           0.627    10.335    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1067_n_4
    SLICE_X60Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.720 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_662/CO[3]
                         net (fo=1, routed)           0.000    10.720    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_662_n_4
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.054 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_463/O[1]
                         net (fo=1, routed)           0.306    11.360    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/input_buf_address0[5]
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.303    11.663 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_597/O
                         net (fo=1, routed)           0.286    11.949    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_597_n_4
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.073 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_246/O
                         net (fo=1, routed)           0.161    12.234    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_246_n_4
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.358 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_68/O
                         net (fo=4, routed)           1.753    14.111    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_68_n_4
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124    14.235 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_12/O
                         net (fo=24, routed)          2.938    17.173    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ADDRARDADDR[5]
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_6/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.696    12.875    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ap_clk
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_6/CLKARDCLK
                         clock pessimism              0.115    12.990    
                         clock uncertainty           -0.154    12.835    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.269    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -17.173    
  -------------------------------------------------------------------
                         slack                                 -4.903    

Slack (VIOLATED) :        -4.886ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_0_20/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.138ns  (logic 2.527ns (17.874%)  route 11.611ns (82.126%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.666     2.960    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X39Y11         FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     3.416 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/Q
                         net (fo=37, routed)          0.919     4.335    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_pp19_stage0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.459 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322/O
                         net (fo=1, routed)           0.953     5.412    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322_n_4
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999/O
                         net (fo=13, routed)          0.694     6.230    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999_n_4
    SLICE_X41Y13         LUT4 (Prop_lut4_I3_O)        0.150     6.380 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2204/O
                         net (fo=1, routed)           1.193     7.573    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2204_n_4
    SLICE_X50Y17         LUT6 (Prop_lut6_I2_O)        0.326     7.899 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1835/O
                         net (fo=1, routed)           1.282     9.181    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1835_n_4
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.305 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1463/O
                         net (fo=1, routed)           0.739    10.045    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1463_n_4
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.169 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1074/O
                         net (fo=1, routed)           0.000    10.169    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1074_n_4
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.593 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_662/O[1]
                         net (fo=1, routed)           0.571    11.164    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/input_buf_address0[1]
    SLICE_X63Y25         LUT5 (Prop_lut5_I3_O)        0.303    11.467 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_683/O
                         net (fo=1, routed)           1.842    13.309    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_683_n_4
    SLICE_X63Y77         LUT5 (Prop_lut5_I3_O)        0.124    13.433 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_293/O
                         net (fo=1, routed)           0.263    13.696    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_293_n_4
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.124    13.820 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_80/O
                         net (fo=4, routed)           0.469    14.290    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_80_n_4
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.414 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_14/O
                         net (fo=24, routed)          2.684    17.098    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_31_1[1]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_0_20/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.523    12.702    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_0_20/CLKARDCLK
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    12.211    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_0_20
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -17.098    
  -------------------------------------------------------------------
                         slack                                 -4.886    

Slack (VIOLATED) :        -4.870ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_27/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.198ns  (logic 2.590ns (18.242%)  route 11.608ns (81.758%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 12.860 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.666     2.960    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X39Y11         FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     3.416 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/Q
                         net (fo=37, routed)          0.919     4.335    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_pp19_stage0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.459 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322/O
                         net (fo=1, routed)           0.953     5.412    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322_n_4
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999/O
                         net (fo=13, routed)          0.821     6.356    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999_n_4
    SLICE_X52Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.480 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1617/O
                         net (fo=24, routed)          1.325     7.805    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1617_n_4
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.929 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1254/O
                         net (fo=25, routed)          1.190     9.119    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1254_n_4
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.243 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_805/O
                         net (fo=1, routed)           0.798    10.041    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_805_n_4
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.165 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_464/O
                         net (fo=1, routed)           0.482    10.647    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_464_n_4
    SLICE_X60Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.154 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.154    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_172_n_4
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.268 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_334/CO[3]
                         net (fo=1, routed)           0.000    11.268    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_334_n_4
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.490 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_328/O[0]
                         net (fo=1, routed)           0.298    11.788    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/input_buf_address0[16]
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.299    12.087 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_93/O
                         net (fo=1, routed)           0.648    12.735    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_93_n_4
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.859 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_21/O
                         net (fo=49, routed)          2.259    15.118    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1760]
    SLICE_X47Y81         LUT3 (Prop_lut3_I2_O)        0.124    15.242 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_27_i_2/O
                         net (fo=3, routed)           1.916    17.158    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_0_28_0[0]
    RAMB36_X2Y24         RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_27/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.681    12.860    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ap_clk
    RAMB36_X2Y24         RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_27/CLKARDCLK
                         clock pessimism              0.115    12.975    
                         clock uncertainty           -0.154    12.820    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.288    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_27
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -17.158    
  -------------------------------------------------------------------
                         slack                                 -4.870    

Slack (VIOLATED) :        -4.866ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_20/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.120ns  (logic 2.527ns (17.896%)  route 11.593ns (82.104%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.666     2.960    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X39Y11         FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     3.416 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/Q
                         net (fo=37, routed)          0.919     4.335    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_pp19_stage0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.459 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322/O
                         net (fo=1, routed)           0.953     5.412    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322_n_4
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999/O
                         net (fo=13, routed)          0.694     6.230    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999_n_4
    SLICE_X41Y13         LUT4 (Prop_lut4_I3_O)        0.150     6.380 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2204/O
                         net (fo=1, routed)           1.193     7.573    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2204_n_4
    SLICE_X50Y17         LUT6 (Prop_lut6_I2_O)        0.326     7.899 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1835/O
                         net (fo=1, routed)           1.282     9.181    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1835_n_4
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.305 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1463/O
                         net (fo=1, routed)           0.739    10.045    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1463_n_4
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.169 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1074/O
                         net (fo=1, routed)           0.000    10.169    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1074_n_4
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.593 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_662/O[1]
                         net (fo=1, routed)           0.571    11.164    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/input_buf_address0[1]
    SLICE_X63Y25         LUT5 (Prop_lut5_I3_O)        0.303    11.467 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_683/O
                         net (fo=1, routed)           1.842    13.309    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_683_n_4
    SLICE_X63Y77         LUT5 (Prop_lut5_I3_O)        0.124    13.433 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_293/O
                         net (fo=1, routed)           0.263    13.696    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_293_n_4
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.124    13.820 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_80/O
                         net (fo=4, routed)           0.469    14.290    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_80_n_4
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.414 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_14/O
                         net (fo=24, routed)          2.666    17.080    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_31_1[1]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_20/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.526    12.705    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_20/CLKARDCLK
                         clock pessimism              0.230    12.934    
                         clock uncertainty           -0.154    12.780    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    12.214    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_20
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -17.080    
  -------------------------------------------------------------------
                         slack                                 -4.866    

Slack (VIOLATED) :        -4.848ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_0_7/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.188ns  (logic 2.527ns (17.811%)  route 11.661ns (82.189%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.666     2.960    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X39Y11         FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     3.416 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/Q
                         net (fo=37, routed)          0.919     4.335    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_pp19_stage0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.459 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322/O
                         net (fo=1, routed)           0.953     5.412    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322_n_4
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999/O
                         net (fo=13, routed)          0.694     6.230    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999_n_4
    SLICE_X41Y13         LUT4 (Prop_lut4_I3_O)        0.150     6.380 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2204/O
                         net (fo=1, routed)           1.193     7.573    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2204_n_4
    SLICE_X50Y17         LUT6 (Prop_lut6_I2_O)        0.326     7.899 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1835/O
                         net (fo=1, routed)           1.282     9.181    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1835_n_4
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.305 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1463/O
                         net (fo=1, routed)           0.739    10.045    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1463_n_4
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.169 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1074/O
                         net (fo=1, routed)           0.000    10.169    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1074_n_4
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.593 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_662/O[1]
                         net (fo=1, routed)           0.571    11.164    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/input_buf_address0[1]
    SLICE_X63Y25         LUT5 (Prop_lut5_I3_O)        0.303    11.467 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_683/O
                         net (fo=1, routed)           1.842    13.309    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_683_n_4
    SLICE_X63Y77         LUT5 (Prop_lut5_I3_O)        0.124    13.433 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_293/O
                         net (fo=1, routed)           0.263    13.696    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_293_n_4
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.124    13.820 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_80/O
                         net (fo=4, routed)           0.320    14.140    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_80_n_4
    SLICE_X60Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.264 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_16/O
                         net (fo=24, routed)          2.884    17.148    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ADDRARDADDR[1]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_0_7/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.611    12.790    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_0_7/CLKARDCLK
                         clock pessimism              0.230    13.019    
                         clock uncertainty           -0.154    12.865    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    12.299    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                         -17.148    
  -------------------------------------------------------------------
                         slack                                 -4.848    

Slack (VIOLATED) :        -4.822ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_26/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.311ns  (logic 2.590ns (18.097%)  route 11.722ns (81.903%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns = ( 12.932 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.666     2.960    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X39Y11         FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     3.416 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/Q
                         net (fo=37, routed)          0.919     4.335    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_pp19_stage0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.459 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322/O
                         net (fo=1, routed)           0.953     5.412    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322_n_4
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999/O
                         net (fo=13, routed)          0.821     6.356    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999_n_4
    SLICE_X52Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.480 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1617/O
                         net (fo=24, routed)          1.325     7.805    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1617_n_4
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.929 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1254/O
                         net (fo=25, routed)          1.190     9.119    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1254_n_4
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.243 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_805/O
                         net (fo=1, routed)           0.798    10.041    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_805_n_4
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.165 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_464/O
                         net (fo=1, routed)           0.482    10.647    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_464_n_4
    SLICE_X60Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.154 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.154    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_172_n_4
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.268 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_334/CO[3]
                         net (fo=1, routed)           0.000    11.268    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_334_n_4
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.490 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_328/O[0]
                         net (fo=1, routed)           0.298    11.788    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/input_buf_address0[16]
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.299    12.087 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_93/O
                         net (fo=1, routed)           0.648    12.735    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_93_n_4
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.859 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_21/O
                         net (fo=49, routed)          0.601    13.460    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1760]
    SLICE_X61Y29         LUT2 (Prop_lut2_I1_O)        0.124    13.584 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_21_i_1/O
                         net (fo=22, routed)          3.688    17.271    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_31_2
    RAMB36_X3Y28         RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_26/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.753    12.932    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ap_clk
    RAMB36_X3Y28         RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_26/CLKARDCLK
                         clock pessimism              0.115    13.047    
                         clock uncertainty           -0.154    12.892    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.449    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_26
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                         -17.271    
  -------------------------------------------------------------------
                         slack                                 -4.822    

Slack (VIOLATED) :        -4.798ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_13/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.257ns  (logic 2.590ns (18.166%)  route 11.667ns (81.834%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 12.991 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.666     2.960    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X39Y11         FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     3.416 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/Q
                         net (fo=37, routed)          0.919     4.335    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_pp19_stage0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.459 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322/O
                         net (fo=1, routed)           0.953     5.412    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322_n_4
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999/O
                         net (fo=13, routed)          0.821     6.356    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999_n_4
    SLICE_X52Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.480 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1617/O
                         net (fo=24, routed)          1.325     7.805    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1617_n_4
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.929 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1254/O
                         net (fo=25, routed)          1.190     9.119    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1254_n_4
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.243 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_805/O
                         net (fo=1, routed)           0.798    10.041    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_805_n_4
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.165 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_464/O
                         net (fo=1, routed)           0.482    10.647    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_464_n_4
    SLICE_X60Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.154 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.154    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_172_n_4
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.268 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_334/CO[3]
                         net (fo=1, routed)           0.000    11.268    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_334_n_4
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.490 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_328/O[0]
                         net (fo=1, routed)           0.298    11.788    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/input_buf_address0[16]
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.299    12.087 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_93/O
                         net (fo=1, routed)           0.648    12.735    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_93_n_4
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.859 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_21/O
                         net (fo=49, routed)          1.529    14.388    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1760]
    SLICE_X80Y50         LUT3 (Prop_lut3_I2_O)        0.124    14.512 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_13_i_2/O
                         net (fo=3, routed)           2.705    17.217    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_15_1[0]
    RAMB36_X4Y23         RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_13/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.812    12.991    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ap_clk
    RAMB36_X4Y23         RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_13/CLKARDCLK
                         clock pessimism              0.115    13.106    
                         clock uncertainty           -0.154    12.951    
    RAMB36_X4Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.419    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_13
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                         -17.217    
  -------------------------------------------------------------------
                         slack                                 -4.798    

Slack (VIOLATED) :        -4.790ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_7/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.135ns  (logic 2.527ns (17.878%)  route 11.608ns (82.122%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.666     2.960    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X39Y11         FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     3.416 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/Q
                         net (fo=37, routed)          0.919     4.335    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_pp19_stage0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.459 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322/O
                         net (fo=1, routed)           0.953     5.412    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322_n_4
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999/O
                         net (fo=13, routed)          0.694     6.230    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999_n_4
    SLICE_X41Y13         LUT4 (Prop_lut4_I3_O)        0.150     6.380 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2204/O
                         net (fo=1, routed)           1.193     7.573    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2204_n_4
    SLICE_X50Y17         LUT6 (Prop_lut6_I2_O)        0.326     7.899 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1835/O
                         net (fo=1, routed)           1.282     9.181    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1835_n_4
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.305 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1463/O
                         net (fo=1, routed)           0.739    10.045    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1463_n_4
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.169 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1074/O
                         net (fo=1, routed)           0.000    10.169    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1074_n_4
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.593 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_662/O[1]
                         net (fo=1, routed)           0.571    11.164    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/input_buf_address0[1]
    SLICE_X63Y25         LUT5 (Prop_lut5_I3_O)        0.303    11.467 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_683/O
                         net (fo=1, routed)           1.842    13.309    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_683_n_4
    SLICE_X63Y77         LUT5 (Prop_lut5_I3_O)        0.124    13.433 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_293/O
                         net (fo=1, routed)           0.263    13.696    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_293_n_4
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.124    13.820 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_80/O
                         net (fo=4, routed)           0.320    14.140    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_80_n_4
    SLICE_X60Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.264 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_16/O
                         net (fo=24, routed)          2.831    17.095    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ADDRARDADDR[1]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_7/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.616    12.795    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_7/CLKARDCLK
                         clock pessimism              0.230    13.024    
                         clock uncertainty           -0.154    12.870    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    12.304    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_7
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                         -17.095    
  -------------------------------------------------------------------
                         slack                                 -4.790    

Slack (VIOLATED) :        -4.781ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_6/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.090ns  (logic 2.470ns (17.530%)  route 11.620ns (82.470%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.666     2.960    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X39Y11         FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     3.416 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[474]/Q
                         net (fo=37, routed)          0.919     4.335    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_pp19_stage0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.459 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322/O
                         net (fo=1, routed)           0.953     5.412    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_2322_n_4
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.536 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999/O
                         net (fo=13, routed)          0.821     6.356    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1999_n_4
    SLICE_X52Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.480 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1617/O
                         net (fo=24, routed)          1.244     7.725    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1617_n_4
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.849 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1272/O
                         net (fo=26, routed)          0.873     8.722    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1272_n_4
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.846 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1220/O
                         net (fo=1, routed)           1.300    10.146    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_1220_n_4
    SLICE_X61Y26         LUT5 (Prop_lut5_I1_O)        0.124    10.270 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_797/O
                         net (fo=1, routed)           0.193    10.463    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_797_n_4
    SLICE_X60Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.848 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_463/CO[3]
                         net (fo=1, routed)           0.000    10.848    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_463_n_4
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.182 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ram_reg_0_0_i_172/O[1]
                         net (fo=1, routed)           0.991    12.173    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/input_buf_address0[9]
    SLICE_X61Y48         LUT6 (Prop_lut6_I1_O)        0.303    12.476 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_193/O
                         net (fo=1, routed)           0.961    13.437    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_193_n_4
    SLICE_X61Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.561 f  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_51/O
                         net (fo=4, routed)           0.466    14.026    design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_51_n_4
    SLICE_X59Y70         LUT6 (Prop_lut6_I4_O)        0.124    14.150 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_8/O
                         net (fo=24, routed)          2.900    17.050    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ADDRARDADDR[9]
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_6/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       1.696    12.875    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ap_clk
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_6/CLKARDCLK
                         clock pessimism              0.115    12.990    
                         clock uncertainty           -0.154    12.835    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.269    design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -17.050    
  -------------------------------------------------------------------
                         slack                                 -4.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer_reg[1128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1128]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (56.997%)  route 0.171ns (43.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.563     0.899    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/aclk
    SLICE_X37Y49         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer_reg[1128]/Q
                         net (fo=1, routed)           0.171     1.198    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer_reg_n_0_[1128]
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.099     1.297 r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i[1128]_i_1__0/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i[1128]_i_1__0_n_0
    SLICE_X38Y50         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.825     1.191    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/aclk
    SLICE_X38Y50         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1128]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.121     1.282    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1128]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.557     0.893    design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y7          FDRE                                         r  design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[58]/Q
                         net (fo=1, routed)           0.157     1.198    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[48]
    SLICE_X49Y7          FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.828     1.194    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y7          FDRE (Hold_fdre_C_D)         0.022     1.181    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.208%)  route 0.159ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.557     0.893    design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y7          FDRE                                         r  design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[65]/Q
                         net (fo=1, routed)           0.159     1.200    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[55]
    SLICE_X49Y7          FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.828     1.194    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y7          FDRE (Hold_fdre_C_D)         0.023     1.182    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_enable_reg_pp11_iter3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.526%)  route 0.205ns (52.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.553     0.889    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X52Y50         FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[270]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_reg[270]/Q
                         net (fo=4, routed)           0.205     1.235    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_CS_fsm_pp11_stage4
    SLICE_X52Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.280 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_enable_reg_pp11_iter3_i_1/O
                         net (fo=1, routed)           0.000     1.280    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_enable_reg_pp11_iter3_i_1_n_4
    SLICE_X52Y49         FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_enable_reg_pp11_iter3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.826     1.192    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X52Y49         FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_enable_reg_pp11_iter3_reg/C
                         clock pessimism             -0.030     1.162    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.092     1.254    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_enable_reg_pp11_iter3_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/accelerator_function_0/inst/Block_proc9_U0/add_ln123_61_reg_23621_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_function_0/inst/Block_proc9_U0/phi_mul5102_reg_6149_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.983%)  route 0.115ns (45.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.638     0.974    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X48Y100        FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/add_ln123_61_reg_23621_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/add_ln123_61_reg_23621_reg[3]/Q
                         net (fo=1, routed)           0.115     1.230    design_1_i/accelerator_function_0/inst/Block_proc9_U0/add_ln123_61_reg_23621[3]
    SLICE_X49Y99         FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/phi_mul5102_reg_6149_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.825     1.191    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X49Y99         FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/phi_mul5102_reg_6149_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.047     1.203    design_1_i/accelerator_function_0/inst/Block_proc9_U0/phi_mul5102_reg_6149_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.006%)  route 0.184ns (58.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.559     0.895    design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y2          FDRE                                         r  design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[36]/Q
                         net (fo=1, routed)           0.184     1.207    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[26]
    SLICE_X49Y2          FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.830     1.196    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X49Y2          FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y2          FDRE (Hold_fdre_C_D)         0.016     1.177    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.608%)  route 0.222ns (63.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.591     0.927    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X28Y49         FDRE                                         r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][2]/Q
                         net (fo=1, routed)           0.222     1.276    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIC1
    SLICE_X30Y51         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.845     1.211    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X30Y51         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.242    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.553     0.889    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X51Y33         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/Q
                         net (fo=1, routed)           0.056     1.085    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/DIA0
    SLICE_X50Y33         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.818     1.184    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X50Y33         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.282     0.902    
    SLICE_X50Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.049    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.574     0.910    design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X27Y50         FDRE                                         r  design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][3]/Q
                         net (fo=1, routed)           0.056     1.106    design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X26Y50         RAMD32                                       r  design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.844     1.210    design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X26Y50         RAMD32                                       r  design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.070    design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/accelerator_function_0/inst/Block_proc9_U0/empty_138_reg_6183_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_function_0/inst/Block_proc9_U0/empty_146_reg_6240_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.840%)  route 0.211ns (53.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.630     0.966    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X51Y113        FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/empty_138_reg_6183_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/empty_138_reg_6183_reg[22]/Q
                         net (fo=2, routed)           0.211     1.318    design_1_i/accelerator_function_0/inst/Block_proc9_U0/empty_138_reg_6183_reg_n_4_[22]
    SLICE_X47Y113        LUT5 (Prop_lut5_I4_O)        0.045     1.363 r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/empty_146_reg_6240[22]_i_1/O
                         net (fo=1, routed)           0.000     1.363    design_1_i/accelerator_function_0/inst/Block_proc9_U0/empty_146_reg_6240[22]_i_1_n_4
    SLICE_X47Y113        FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/empty_146_reg_6240_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38343, routed)       0.905     1.271    design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_clk
    SLICE_X47Y113        FDRE                                         r  design_1_i/accelerator_function_0/inst/Block_proc9_U0/empty_146_reg_6240_reg[22]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X47Y113        FDRE (Hold_fdre_C_D)         0.092     1.324    design_1_i/accelerator_function_0/inst/Block_proc9_U0/empty_146_reg_6240_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X0Y14   design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y33   design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_reg_22897_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y18   design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y15  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y23  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y2   design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11  design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y9   design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_1_11/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45   design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45   design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45   design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45   design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45   design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45   design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45   design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45   design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y46   design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y46   design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA_D1/CLK



