<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5041" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5041{left:492px;bottom:69px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_5041{left:803px;bottom:69px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t3_5041{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_5041{left:69px;bottom:1089px;letter-spacing:0.09px;}
#t5_5041{left:151px;bottom:1089px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6_5041{left:124px;bottom:1076px;letter-spacing:0.09px;word-spacing:0.01px;}
#t7_5041{left:124px;bottom:1062px;letter-spacing:0.09px;word-spacing:0.01px;}
#t8_5041{left:124px;bottom:1048px;letter-spacing:0.09px;word-spacing:0.01px;}
#t9_5041{left:69px;bottom:1034px;letter-spacing:0.1px;}
#ta_5041{left:159px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.04px;}
#tb_5041{left:69px;bottom:1021px;letter-spacing:0.08px;}
#tc_5041{left:87px;bottom:1007px;letter-spacing:0.09px;}
#td_5041{left:227px;bottom:1007px;letter-spacing:0.1px;word-spacing:0.01px;}
#te_5041{left:69px;bottom:993px;letter-spacing:0.08px;word-spacing:0.01px;}
#tf_5041{left:285px;bottom:993px;letter-spacing:0.1px;}
#tg_5041{left:69px;bottom:979px;letter-spacing:0.11px;}
#th_5041{left:87px;bottom:966px;letter-spacing:0.09px;}
#ti_5041{left:184px;bottom:966px;letter-spacing:0.09px;word-spacing:0.01px;}
#tj_5041{left:69px;bottom:952px;letter-spacing:0.06px;}
#tk_5041{left:87px;bottom:938px;letter-spacing:0.1px;}
#tl_5041{left:160px;bottom:938px;letter-spacing:0.09px;word-spacing:0.01px;}
#tm_5041{left:87px;bottom:924px;letter-spacing:0.09px;}
#tn_5041{left:253px;bottom:924px;letter-spacing:0.1px;}
#to_5041{left:87px;bottom:911px;letter-spacing:0.1px;word-spacing:-0.05px;}
#tp_5041{left:197px;bottom:911px;letter-spacing:0.1px;word-spacing:-0.09px;}
#tq_5041{left:87px;bottom:897px;letter-spacing:0.09px;}
#tr_5041{left:106px;bottom:883px;letter-spacing:0.09px;}
#ts_5041{left:249px;bottom:883px;letter-spacing:0.1px;}
#tt_5041{left:87px;bottom:869px;letter-spacing:0.09px;}
#tu_5041{left:354px;bottom:869px;letter-spacing:0.1px;}
#tv_5041{left:87px;bottom:856px;letter-spacing:0.09px;}
#tw_5041{left:208px;bottom:856px;letter-spacing:0.09px;word-spacing:0.01px;}
#tx_5041{left:87px;bottom:842px;letter-spacing:0.1px;}
#ty_5041{left:148px;bottom:842px;letter-spacing:0.09px;word-spacing:0.01px;}
#tz_5041{left:87px;bottom:828px;letter-spacing:0.09px;word-spacing:0.01px;}
#t10_5041{left:139px;bottom:828px;letter-spacing:0.1px;}
#t11_5041{left:87px;bottom:814px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t12_5041{left:228px;bottom:814px;letter-spacing:0.1px;}
#t13_5041{left:87px;bottom:801px;letter-spacing:0.08px;}
#t14_5041{left:87px;bottom:787px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t15_5041{left:136px;bottom:787px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t16_5041{left:87px;bottom:773px;letter-spacing:0.1px;}
#t17_5041{left:231px;bottom:773px;letter-spacing:0.09px;word-spacing:0.01px;}
#t18_5041{left:87px;bottom:759px;letter-spacing:0.09px;}
#t19_5041{left:184px;bottom:759px;letter-spacing:0.1px;}
#t1a_5041{left:87px;bottom:746px;letter-spacing:0.09px;}
#t1b_5041{left:114px;bottom:746px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1c_5041{left:87px;bottom:732px;letter-spacing:0.09px;}
#t1d_5041{left:260px;bottom:732px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1e_5041{left:87px;bottom:718px;letter-spacing:0.09px;}
#t1f_5041{left:169px;bottom:718px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1g_5041{left:87px;bottom:704px;letter-spacing:0.09px;}
#t1h_5041{left:198px;bottom:704px;letter-spacing:0.09px;}
#t1i_5041{left:87px;bottom:691px;letter-spacing:0.1px;}
#t1j_5041{left:194px;bottom:691px;letter-spacing:0.1px;}
#t1k_5041{left:69px;bottom:677px;letter-spacing:0.09px;}
#t1l_5041{left:111px;bottom:677px;letter-spacing:0.1px;}
#t1m_5041{left:87px;bottom:663px;letter-spacing:0.09px;}
#t1n_5041{left:163px;bottom:663px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1o_5041{left:87px;bottom:649px;letter-spacing:0.09px;}
#t1p_5041{left:158px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1q_5041{left:87px;bottom:636px;letter-spacing:0.09px;}
#t1r_5041{left:186px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1s_5041{left:87px;bottom:622px;letter-spacing:0.1px;}
#t1t_5041{left:180px;bottom:622px;letter-spacing:0.1px;}
#t1u_5041{left:87px;bottom:608px;letter-spacing:0.09px;}
#t1v_5041{left:177px;bottom:608px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t1w_5041{left:87px;bottom:594px;letter-spacing:0.09px;}
#t1x_5041{left:204px;bottom:594px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1y_5041{left:87px;bottom:581px;letter-spacing:0.1px;}
#t1z_5041{left:150px;bottom:581px;letter-spacing:0.09px;word-spacing:0.01px;}
#t20_5041{left:87px;bottom:567px;letter-spacing:0.08px;word-spacing:0.01px;}
#t21_5041{left:166px;bottom:567px;letter-spacing:0.1px;word-spacing:0.01px;}
#t22_5041{left:87px;bottom:553px;letter-spacing:0.09px;}
#t23_5041{left:69px;bottom:516px;}
#t24_5041{left:69px;bottom:501px;letter-spacing:0.07px;}
#t25_5041{left:89px;bottom:501px;letter-spacing:0.1px;}
#t26_5041{left:69px;bottom:487px;letter-spacing:0.08px;}
#t27_5041{left:147px;bottom:487px;letter-spacing:0.09px;word-spacing:0.01px;}
#t28_5041{left:69px;bottom:474px;letter-spacing:0.1px;}
#t29_5041{left:146px;bottom:474px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2a_5041{left:124px;bottom:460px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2b_5041{left:124px;bottom:446px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2c_5041{left:69px;bottom:432px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2d_5041{left:147px;bottom:432px;letter-spacing:0.1px;}
#t2e_5041{left:69px;bottom:395px;}
#t2f_5041{left:69px;bottom:381px;letter-spacing:0.11px;}
#t2g_5041{left:117px;bottom:380px;letter-spacing:0.1px;}
#t2h_5041{left:69px;bottom:344px;}
#t2i_5041{left:69px;bottom:329px;letter-spacing:0.09px;}
#t2j_5041{left:87px;bottom:315px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2k_5041{left:153px;bottom:315px;letter-spacing:0.1px;}
#t2l_5041{left:69px;bottom:301px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2m_5041{left:140px;bottom:301px;letter-spacing:0.1px;}
#t2n_5041{left:69px;bottom:287px;letter-spacing:0.09px;}
#t2o_5041{left:159px;bottom:287px;letter-spacing:0.09px;}
#t2p_5041{left:87px;bottom:274px;letter-spacing:0.1px;}
#t2q_5041{left:174px;bottom:274px;letter-spacing:0.1px;}
#t2r_5041{left:87px;bottom:260px;letter-spacing:0.09px;}
#t2s_5041{left:183px;bottom:260px;letter-spacing:0.09px;word-spacing:0.1px;}
#t2t_5041{left:87px;bottom:246px;letter-spacing:0.09px;}
#t2u_5041{left:158px;bottom:246px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2v_5041{left:87px;bottom:232px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t2w_5041{left:284px;bottom:232px;letter-spacing:0.1px;}
#t2x_5041{left:87px;bottom:219px;letter-spacing:0.09px;}
#t2y_5041{left:164px;bottom:219px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t2z_5041{left:87px;bottom:205px;letter-spacing:0.09px;}
#t30_5041{left:212px;bottom:205px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t31_5041{left:87px;bottom:191px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t32_5041{left:190px;bottom:191px;letter-spacing:0.1px;}
#t33_5041{left:87px;bottom:177px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t34_5041{left:224px;bottom:177px;letter-spacing:0.1px;}
#t35_5041{left:69px;bottom:164px;letter-spacing:0.09px;}
#t36_5041{left:159px;bottom:164px;letter-spacing:0.09px;}
#t37_5041{left:87px;bottom:150px;letter-spacing:0.1px;}
#t38_5041{left:174px;bottom:150px;letter-spacing:0.1px;}
#t39_5041{left:87px;bottom:136px;letter-spacing:0.09px;}
#t3a_5041{left:158px;bottom:136px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3b_5041{left:87px;bottom:122px;letter-spacing:0.09px;}
#t3c_5041{left:132px;bottom:122px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3d_5041{left:87px;bottom:109px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t3e_5041{left:284px;bottom:109px;letter-spacing:0.1px;}
#t3f_5041{left:490px;bottom:1089px;letter-spacing:0.09px;}
#t3g_5041{left:567px;bottom:1089px;letter-spacing:0.1px;}
#t3h_5041{left:490px;bottom:1076px;letter-spacing:0.09px;}
#t3i_5041{left:615px;bottom:1076px;letter-spacing:0.1px;}
#t3j_5041{left:490px;bottom:1062px;letter-spacing:0.09px;}
#t3k_5041{left:593px;bottom:1062px;letter-spacing:0.1px;}
#t3l_5041{left:472px;bottom:1048px;letter-spacing:0.08px;word-spacing:0.01px;}
#t3m_5041{left:490px;bottom:1034px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3n_5041{left:577px;bottom:1034px;letter-spacing:0.1px;}
#t3o_5041{left:490px;bottom:1021px;letter-spacing:0.09px;}
#t3p_5041{left:561px;bottom:1021px;letter-spacing:0.1px;}
#t3q_5041{left:490px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3r_5041{left:603px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.1px;}
#t3s_5041{left:490px;bottom:993px;letter-spacing:0.09px;}
#t3t_5041{left:687px;bottom:993px;letter-spacing:0.1px;}
#t3u_5041{left:490px;bottom:979px;letter-spacing:0.09px;}
#t3v_5041{left:567px;bottom:979px;letter-spacing:0.1px;}
#t3w_5041{left:490px;bottom:966px;letter-spacing:0.09px;}
#t3x_5041{left:615px;bottom:966px;letter-spacing:0.1px;}
#t3y_5041{left:490px;bottom:952px;letter-spacing:0.09px;}
#t3z_5041{left:593px;bottom:952px;letter-spacing:0.1px;}
#t40_5041{left:472px;bottom:938px;letter-spacing:0.1px;}
#t41_5041{left:558px;bottom:938px;letter-spacing:0.09px;word-spacing:0.01px;}
#t42_5041{left:472px;bottom:924px;letter-spacing:0.09px;}
#t43_5041{left:551px;bottom:924px;letter-spacing:0.09px;word-spacing:0.01px;}
#t44_5041{left:472px;bottom:911px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t45_5041{left:490px;bottom:897px;letter-spacing:0.09px;}
#t46_5041{left:567px;bottom:897px;letter-spacing:0.1px;}
#t47_5041{left:490px;bottom:883px;letter-spacing:0.09px;word-spacing:0.01px;}
#t48_5041{left:548px;bottom:883px;letter-spacing:0.1px;}
#t49_5041{left:472px;bottom:869px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4a_5041{left:490px;bottom:856px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t4b_5041{left:508px;bottom:842px;letter-spacing:0.09px;}
#t4c_5041{left:579px;bottom:842px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4d_5041{left:527px;bottom:828px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4e_5041{left:527px;bottom:814px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4f_5041{left:490px;bottom:801px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4g_5041{left:554px;bottom:801px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4h_5041{left:508px;bottom:787px;letter-spacing:0.09px;word-spacing:-1.16px;}
#t4i_5041{left:508px;bottom:773px;letter-spacing:0.09px;word-spacing:0.11px;}
#t4j_5041{left:490px;bottom:759px;letter-spacing:0.09px;}
#t4k_5041{left:630px;bottom:759px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4l_5041{left:508px;bottom:746px;letter-spacing:0.09px;word-spacing:0.11px;}
#t4m_5041{left:472px;bottom:732px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t4n_5041{left:643px;bottom:732px;letter-spacing:0.1px;}
#t4o_5041{left:472px;bottom:718px;letter-spacing:0.1px;}
#t4p_5041{left:592px;bottom:718px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4q_5041{left:472px;bottom:704px;letter-spacing:0.1px;}
#t4r_5041{left:579px;bottom:704px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4s_5041{left:472px;bottom:691px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t4t_5041{left:607px;bottom:691px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4u_5041{left:527px;bottom:677px;letter-spacing:0.09px;}
#t4v_5041{left:472px;bottom:663px;letter-spacing:0.1px;}
#t4w_5041{left:594px;bottom:663px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4x_5041{left:527px;bottom:649px;letter-spacing:0.09px;}
#t4y_5041{left:472px;bottom:636px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t4z_5041{left:797px;bottom:636px;}
#t50_5041{left:527px;bottom:622px;letter-spacing:0.09px;word-spacing:0.01px;}
#t51_5041{left:472px;bottom:608px;letter-spacing:0.1px;}
#t52_5041{left:567px;bottom:608px;letter-spacing:0.09px;word-spacing:0.01px;}
#t53_5041{left:472px;bottom:594px;letter-spacing:0.1px;}
#t54_5041{left:581px;bottom:594px;letter-spacing:0.09px;word-spacing:0.01px;}
#t55_5041{left:527px;bottom:581px;letter-spacing:0.09px;word-spacing:0.01px;}
#t56_5041{left:472px;bottom:567px;letter-spacing:0.12px;}
#t57_5041{left:490px;bottom:553px;letter-spacing:0.09px;}
#t58_5041{left:634px;bottom:553px;letter-spacing:0.09px;word-spacing:0.04px;}
#t59_5041{left:472px;bottom:539px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5a_5041{left:550px;bottom:539px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5b_5041{left:472px;bottom:526px;letter-spacing:0.12px;}
#t5c_5041{left:490px;bottom:512px;letter-spacing:0.09px;}
#t5d_5041{left:605px;bottom:512px;letter-spacing:0.1px;}
#t5e_5041{left:490px;bottom:498px;letter-spacing:0.09px;}
#t5f_5041{left:561px;bottom:498px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5g_5041{left:490px;bottom:484px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t5h_5041{left:731px;bottom:484px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5i_5041{left:490px;bottom:471px;letter-spacing:0.08px;word-spacing:0.01px;}
#t5j_5041{left:576px;bottom:471px;letter-spacing:0.1px;}
#t5k_5041{left:490px;bottom:457px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t5l_5041{left:719px;bottom:457px;letter-spacing:0.09px;word-spacing:0.1px;}
#t5m_5041{left:490px;bottom:443px;letter-spacing:0.09px;}
#t5n_5041{left:608px;bottom:443px;letter-spacing:0.1px;}
#t5o_5041{left:490px;bottom:429px;letter-spacing:0.09px;}
#t5p_5041{left:631px;bottom:429px;letter-spacing:0.1px;}
#t5q_5041{left:490px;bottom:416px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t5r_5041{left:789px;bottom:416px;letter-spacing:0.1px;}
#t5s_5041{left:490px;bottom:402px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t5t_5041{left:643px;bottom:402px;letter-spacing:0.1px;}
#t5u_5041{left:490px;bottom:388px;letter-spacing:0.09px;}
#t5v_5041{left:564px;bottom:388px;letter-spacing:0.1px;}
#t5w_5041{left:490px;bottom:374px;letter-spacing:0.09px;}
#t5x_5041{left:594px;bottom:374px;letter-spacing:0.09px;word-spacing:0.1px;}
#t5y_5041{left:490px;bottom:361px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t5z_5041{left:623px;bottom:361px;letter-spacing:0.09px;word-spacing:0.01px;}
#t60_5041{left:472px;bottom:347px;letter-spacing:0.09px;}
#t61_5041{left:610px;bottom:347px;letter-spacing:0.1px;}
#t62_5041{left:472px;bottom:333px;letter-spacing:0.09px;word-spacing:0.01px;}
#t63_5041{left:543px;bottom:333px;letter-spacing:0.09px;word-spacing:0.05px;}
#t64_5041{left:490px;bottom:319px;letter-spacing:0.09px;word-spacing:-0.64px;}
#t65_5041{left:560px;bottom:319px;letter-spacing:0.09px;word-spacing:-0.73px;}
#t66_5041{left:490px;bottom:306px;letter-spacing:0.1px;word-spacing:0.01px;}
#t67_5041{left:557px;bottom:306px;letter-spacing:0.1px;}
#t68_5041{left:490px;bottom:292px;letter-spacing:0.07px;}
#t69_5041{left:512px;bottom:292px;letter-spacing:0.08px;word-spacing:0.01px;}
#t6a_5041{left:490px;bottom:278px;letter-spacing:0.09px;}
#t6b_5041{left:526px;bottom:278px;letter-spacing:0.1px;}
#t6c_5041{left:472px;bottom:264px;letter-spacing:0.09px;}
#t6d_5041{left:661px;bottom:264px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6e_5041{left:472px;bottom:251px;letter-spacing:0.09px;}
#t6f_5041{left:739px;bottom:251px;letter-spacing:0.08px;}
#t6g_5041{left:527px;bottom:237px;letter-spacing:0.09px;}
#t6h_5041{left:472px;bottom:223px;letter-spacing:0.09px;}
#t6i_5041{left:550px;bottom:223px;letter-spacing:0.1px;}
#t6j_5041{left:472px;bottom:209px;letter-spacing:0.1px;}
#t6k_5041{left:564px;bottom:209px;letter-spacing:0.09px;}
#t6l_5041{left:472px;bottom:196px;letter-spacing:0.1px;}
#t6m_5041{left:679px;bottom:196px;letter-spacing:0.09px;}
#t6n_5041{left:472px;bottom:182px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6o_5041{left:549px;bottom:182px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6p_5041{left:527px;bottom:168px;letter-spacing:0.09px;}
#t6q_5041{left:472px;bottom:154px;letter-spacing:0.1px;}
#t6r_5041{left:570px;bottom:154px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6s_5041{left:527px;bottom:141px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6t_5041{left:472px;bottom:127px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6u_5041{left:549px;bottom:127px;letter-spacing:0.09px;word-spacing:0.01px;}

.s1_5041{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_5041{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s3_5041{font-size:12px;font-family:Arial_b5v;color:#000;}
.s4_5041{font-size:15px;font-family:Verdana-Bold_b5u;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5041" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5041Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5041" style="-webkit-user-select: none;"><object width="935" height="1210" data="5041/5041.svg" type="image/svg+xml" id="pdf5041" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5041" class="t s1_5041">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span><span id="t2_5041" class="t s1_5041">Index -17 </span>
<span id="t3_5041" class="t s2_5041">INDEX </span>
<span id="t4_5041" class="t s1_5041">IRET instruction</span><span id="t5_5041" class="t s3_5041">, Vol.1-3-18, Vol.1-6-17, Vol.1-6-18, Vol.1-7-15, </span>
<span id="t6_5041" class="t s3_5041">Vol.1-7-23, Vol.1-19-4, Vol.2-3-538, Vol.3-3-8, Vol.3-6-7, </span>
<span id="t7_5041" class="t s3_5041">Vol.3-6-13, Vol.3-6-17, Vol.3-6-21, Vol.3-8-10, Vol.3-8-11, </span>
<span id="t8_5041" class="t s3_5041">Vol.3-9-18, Vol.3-21-5, Vol.3-21-19, Vol.3-26-8 </span>
<span id="t9_5041" class="t s1_5041">IRETD instruction</span><span id="ta_5041" class="t s3_5041">, Vol.2-3-538, Vol.3-2-10, Vol.3-9-18 </span>
<span id="tb_5041" class="t s1_5041">IRR </span>
<span id="tc_5041" class="t s1_5041">Interrupt Request Register</span><span id="td_5041" class="t s3_5041">, Vol.3-11-39, Vol.3-11-41, Vol.3-11-47 </span>
<span id="te_5041" class="t s1_5041">IRR (interrupt request register), local APIC</span><span id="tf_5041" class="t s3_5041">, Vol.3-11-30 </span>
<span id="tg_5041" class="t s1_5041">ISR </span>
<span id="th_5041" class="t s1_5041">In Service Register</span><span id="ti_5041" class="t s3_5041">, Vol.3-11-38, Vol.3-11-41, Vol.3-11-47 </span>
<span id="tj_5041" class="t s1_5041">I/O </span>
<span id="tk_5041" class="t s1_5041">address space</span><span id="tl_5041" class="t s3_5041">, Vol.1-19-1 </span>
<span id="tm_5041" class="t s1_5041">breakpoint exception conditions</span><span id="tn_5041" class="t s3_5041">, Vol.3-18-10 </span>
<span id="to_5041" class="t s1_5041">in virtual-8086 mode</span><span id="tp_5041" class="t s3_5041">, Vol.3-21-10 </span>
<span id="tq_5041" class="t s1_5041">instruction restart flag </span>
<span id="tr_5041" class="t s1_5041">SMM revision identifier field</span><span id="ts_5041" class="t s3_5041">, Vol.4-32-15 </span>
<span id="tt_5041" class="t s1_5041">instruction restart flag, SMM revision identifier field</span><span id="tu_5041" class="t s3_5041">, Vol.4-32-15 </span>
<span id="tv_5041" class="t s1_5041">instruction serialization</span><span id="tw_5041" class="t s3_5041">, Vol.1-19-5 </span>
<span id="tx_5041" class="t s1_5041">instructions</span><span id="ty_5041" class="t s3_5041">, Vol.1-5-9, Vol.1-7-20, Vol.1-19-3 </span>
<span id="tz_5041" class="t s1_5041">IO_SMI bit</span><span id="t10_5041" class="t s3_5041">, Vol.4-32-12 </span>
<span id="t11_5041" class="t s1_5041">I/O permission bit map, TSS</span><span id="t12_5041" class="t s3_5041">, Vol.3-8-5 </span>
<span id="t13_5041" class="t s1_5041">I/O privilege level (see IOPL) </span>
<span id="t14_5041" class="t s1_5041">map base</span><span id="t15_5041" class="t s3_5041">, Vol.1-19-4 </span>
<span id="t16_5041" class="t s1_5041">map base address field, TSS</span><span id="t17_5041" class="t s3_5041">, Vol.3-8-5 </span>
<span id="t18_5041" class="t s1_5041">permission bit map</span><span id="t19_5041" class="t s3_5041">, Vol.1-19-4 </span>
<span id="t1a_5041" class="t s1_5041">ports</span><span id="t1b_5041" class="t s3_5041">, Vol.1-3-4, Vol.1-19-1, Vol.1-19-2, Vol.1-19-3, Vol.1-19-5 </span>
<span id="t1c_5041" class="t s1_5041">restarting following SMI interrupt</span><span id="t1d_5041" class="t s3_5041">, Vol.4-32-15 </span>
<span id="t1e_5041" class="t s1_5041">saving I/O state</span><span id="t1f_5041" class="t s3_5041">, Vol.4-32-12 </span>
<span id="t1g_5041" class="t s1_5041">sensitive instructions</span><span id="t1h_5041" class="t s3_5041">, Vol.1-19-3 </span>
<span id="t1i_5041" class="t s1_5041">SMM state save map</span><span id="t1j_5041" class="t s3_5041">, Vol.4-32-12 </span>
<span id="t1k_5041" class="t s1_5041">I/O APIC</span><span id="t1l_5041" class="t s3_5041">, Vol.3-11-26 </span>
<span id="t1m_5041" class="t s1_5041">bus arbitration</span><span id="t1n_5041" class="t s3_5041">, Vol.3-11-26 </span>
<span id="t1o_5041" class="t s1_5041">description of</span><span id="t1p_5041" class="t s3_5041">, Vol.3-11-1 </span>
<span id="t1q_5041" class="t s1_5041">external interrupts</span><span id="t1r_5041" class="t s3_5041">, Vol.3-6-3 </span>
<span id="t1s_5041" class="t s1_5041">information about</span><span id="t1t_5041" class="t s3_5041">, Vol.3-11-1 </span>
<span id="t1u_5041" class="t s1_5041">interrupt sources</span><span id="t1v_5041" class="t s3_5041">, Vol.3-11-2 </span>
<span id="t1w_5041" class="t s1_5041">local APIC and I/O APIC</span><span id="t1x_5041" class="t s3_5041">, Vol.3-11-2, Vol.3-11-3 </span>
<span id="t1y_5041" class="t s1_5041">overview of</span><span id="t1z_5041" class="t s3_5041">, Vol.3-11-1 </span>
<span id="t20_5041" class="t s1_5041">valid interrupts</span><span id="t21_5041" class="t s3_5041">, Vol.3-11-15 </span>
<span id="t22_5041" class="t s1_5041">See also: local APIC </span>
<span id="t23_5041" class="t s4_5041">J </span>
<span id="t24_5041" class="t s1_5041">J-bit</span><span id="t25_5041" class="t s3_5041">, Vol.1-4-11 </span>
<span id="t26_5041" class="t s1_5041">Jcc instructions</span><span id="t27_5041" class="t s3_5041">, Vol.1-3-17, Vol.1-3-18, Vol.1-7-15, Vol.2-3-547 </span>
<span id="t28_5041" class="t s1_5041">JMP instruction</span><span id="t29_5041" class="t s3_5041">, Vol.1-3-18, Vol.1-7-15, Vol.1-7-22, Vol.2-3-552, </span>
<span id="t2a_5041" class="t s3_5041">Vol.3-2-5, Vol.3-3-8, Vol.3-5-10, Vol.3-5-15, Vol.3-8-2, </span>
<span id="t2b_5041" class="t s3_5041">Vol.3-8-9, Vol.3-8-11 </span>
<span id="t2c_5041" class="t s1_5041">Jump operation</span><span id="t2d_5041" class="t s3_5041">, Vol.2-3-552 </span>
<span id="t2e_5041" class="t s4_5041">K </span>
<span id="t2f_5041" class="t s1_5041">KEN# pin</span><span id="t2g_5041" class="t s3_5041">, Vol.3-12-13, Vol.1-23-36 </span>
<span id="t2h_5041" class="t s4_5041">L </span>
<span id="t2i_5041" class="t s1_5041">L0-L3 (local breakpoint enable) flags </span>
<span id="t2j_5041" class="t s1_5041">DR7 register</span><span id="t2k_5041" class="t s3_5041">, Vol.3-18-5 </span>
<span id="t2l_5041" class="t s1_5041">L1 Context ID</span><span id="t2m_5041" class="t s3_5041">, Vol.2-3-243 </span>
<span id="t2n_5041" class="t s1_5041">L1 (level 1) cache</span><span id="t2o_5041" class="t s3_5041">, Vol.1-2-7, Vol.1-2-9 </span>
<span id="t2p_5041" class="t s1_5041">caching methods</span><span id="t2q_5041" class="t s3_5041">, Vol.3-12-6 </span>
<span id="t2r_5041" class="t s1_5041">CPUID feature flag</span><span id="t2s_5041" class="t s3_5041">, Vol.3-12-18 </span>
<span id="t2t_5041" class="t s1_5041">description of</span><span id="t2u_5041" class="t s3_5041">, Vol.3-12-4 </span>
<span id="t2v_5041" class="t s1_5041">effect of using write-through memory</span><span id="t2w_5041" class="t s3_5041">, Vol.3-12-9 </span>
<span id="t2x_5041" class="t s1_5041">introduction of</span><span id="t2y_5041" class="t s3_5041">, Vol.1-23-30 </span>
<span id="t2z_5041" class="t s1_5041">invalidating and flushing</span><span id="t30_5041" class="t s3_5041">, Vol.3-12-17 </span>
<span id="t31_5041" class="t s1_5041">MESI cache protocol</span><span id="t32_5041" class="t s3_5041">, Vol.3-12-9 </span>
<span id="t33_5041" class="t s1_5041">shared and adaptive mode</span><span id="t34_5041" class="t s3_5041">, Vol.3-12-18 </span>
<span id="t35_5041" class="t s1_5041">L2 (level 2) cache</span><span id="t36_5041" class="t s3_5041">, Vol.1-2-7, Vol.1-2-9 </span>
<span id="t37_5041" class="t s1_5041">caching methods</span><span id="t38_5041" class="t s3_5041">, Vol.3-12-6 </span>
<span id="t39_5041" class="t s1_5041">description of</span><span id="t3a_5041" class="t s3_5041">, Vol.3-12-4 </span>
<span id="t3b_5041" class="t s1_5041">disabling</span><span id="t3c_5041" class="t s3_5041">, Vol.3-12-17 </span>
<span id="t3d_5041" class="t s1_5041">effect of using write-through memory</span><span id="t3e_5041" class="t s3_5041">, Vol.3-12-9 </span>
<span id="t3f_5041" class="t s1_5041">introduction of</span><span id="t3g_5041" class="t s3_5041">, Vol.1-23-30 </span>
<span id="t3h_5041" class="t s1_5041">invalidating and flushing</span><span id="t3i_5041" class="t s3_5041">, Vol.3-12-17 </span>
<span id="t3j_5041" class="t s1_5041">MESI cache protocol</span><span id="t3k_5041" class="t s3_5041">, Vol.3-12-9 </span>
<span id="t3l_5041" class="t s1_5041">L3 (level 3) cache </span>
<span id="t3m_5041" class="t s1_5041">caching methods</span><span id="t3n_5041" class="t s3_5041">, Vol.3-12-6 </span>
<span id="t3o_5041" class="t s1_5041">description of</span><span id="t3p_5041" class="t s3_5041">, Vol.3-12-4 </span>
<span id="t3q_5041" class="t s1_5041">disabling and enabling</span><span id="t3r_5041" class="t s3_5041">, Vol.3-12-13, Vol.3-12-17 </span>
<span id="t3s_5041" class="t s1_5041">effect of using write-through memory</span><span id="t3t_5041" class="t s3_5041">, Vol.3-12-9 </span>
<span id="t3u_5041" class="t s1_5041">introduction of</span><span id="t3v_5041" class="t s3_5041">, Vol.1-23-31 </span>
<span id="t3w_5041" class="t s1_5041">invalidating and flushing</span><span id="t3x_5041" class="t s3_5041">, Vol.3-12-17 </span>
<span id="t3y_5041" class="t s1_5041">MESI cache protocol</span><span id="t3z_5041" class="t s3_5041">, Vol.3-12-9 </span>
<span id="t40_5041" class="t s1_5041">LAHF instruction</span><span id="t41_5041" class="t s3_5041">, Vol.1-3-15, Vol.1-7-21, Vol.2-3-580 </span>
<span id="t42_5041" class="t s1_5041">LAR instruction</span><span id="t43_5041" class="t s3_5041">, Vol.2-3-581, Vol.3-2-25, Vol.3-5-24 </span>
<span id="t44_5041" class="t s1_5041">Larger page sizes </span>
<span id="t45_5041" class="t s1_5041">introduction of</span><span id="t46_5041" class="t s3_5041">, Vol.1-23-31 </span>
<span id="t47_5041" class="t s1_5041">support for</span><span id="t48_5041" class="t s3_5041">, Vol.1-23-19 </span>
<span id="t49_5041" class="t s1_5041">Last branch </span>
<span id="t4a_5041" class="t s1_5041">interrupt &amp; exception recording </span>
<span id="t4b_5041" class="t s1_5041">description of</span><span id="t4c_5041" class="t s3_5041">, Vol.2-4-573, Vol.3-18-12, Vol.3-18-27, </span>
<span id="t4d_5041" class="t s3_5041">Vol.3-18-29, Vol.3-18-31, Vol.3-18-32, Vol.3-18-33, </span>
<span id="t4e_5041" class="t s3_5041">Vol.3-18-36, Vol.3-18-38, Vol.3-18-39, Vol.3-18-40 </span>
<span id="t4f_5041" class="t s1_5041">record stack</span><span id="t4g_5041" class="t s3_5041">, Vol.3-18-18, Vol.3-18-19, Vol.3-18-27, Vol.3-18-28, </span>
<span id="t4h_5041" class="t s3_5041">Vol.3-18-35, Vol.3-18-36, Vol.3-18-38, Vol.3-18-40, Vol.4-2-382, </span>
<span id="t4i_5041" class="t s3_5041">Vol.4-2-383, Vol.4-2-392 </span>
<span id="t4j_5041" class="t s1_5041">record top-of-stack pointer</span><span id="t4k_5041" class="t s3_5041">, Vol.3-18-18, Vol.3-18-28, Vol.3-18-35, </span>
<span id="t4l_5041" class="t s3_5041">Vol.3-18-39, Vol.3-18-40 </span>
<span id="t4m_5041" class="t s1_5041">Last instruction opcode, x87 FPU</span><span id="t4n_5041" class="t s3_5041">, Vol.1-8-10 </span>
<span id="t4o_5041" class="t s1_5041">LastBranchFromIP MSR</span><span id="t4p_5041" class="t s3_5041">, Vol.3-18-41, Vol.3-18-42 </span>
<span id="t4q_5041" class="t s1_5041">LastBranchToIP MSR</span><span id="t4r_5041" class="t s3_5041">, Vol.3-18-41, Vol.3-18-42 </span>
<span id="t4s_5041" class="t s1_5041">LastExceptionFromIP MSR</span><span id="t4t_5041" class="t s3_5041">, Vol.3-18-37, Vol.3-18-39, Vol.3-18-41, </span>
<span id="t4u_5041" class="t s3_5041">Vol.3-18-42 </span>
<span id="t4v_5041" class="t s1_5041">LastExceptionToIP MSR</span><span id="t4w_5041" class="t s3_5041">, Vol.3-18-37, Vol.3-18-39, Vol.3-18-41, </span>
<span id="t4x_5041" class="t s3_5041">Vol.3-18-42 </span>
<span id="t4y_5041" class="t s1_5041">LBR (last branch/interrupt/exception) flag, DEBUGCTLMSR MSR</span><span id="t4z_5041" class="t s3_5041">, </span>
<span id="t50_5041" class="t s3_5041">Vol.3-18-14, Vol.3-18-35, Vol.3-18-41, Vol.3-18-42 </span>
<span id="t51_5041" class="t s1_5041">LDDQU instruction</span><span id="t52_5041" class="t s3_5041">, Vol.1-5-23, Vol.1-12-3, Vol.2-3-584 </span>
<span id="t53_5041" class="t s1_5041">LDMXCSR instruction</span><span id="t54_5041" class="t s3_5041">, Vol.1-10-12, Vol.1-11-24, Vol.2-3-586, </span>
<span id="t55_5041" class="t s3_5041">Vol.2-4-535, Vol.1-6-7 </span>
<span id="t56_5041" class="t s1_5041">LDR </span>
<span id="t57_5041" class="t s1_5041">Logical Destination Register</span><span id="t58_5041" class="t s3_5041">, Vol.3-11-41, Vol.3-11-45, Vol.3-11-46 </span>
<span id="t59_5041" class="t s1_5041">LDS instruction</span><span id="t5a_5041" class="t s3_5041">, Vol.1-7-23, Vol.2-3-587, Vol.3-3-8, Vol.3-5-8 </span>
<span id="t5b_5041" class="t s1_5041">LDT </span>
<span id="t5c_5041" class="t s1_5041">associated with a task</span><span id="t5d_5041" class="t s3_5041">, Vol.3-8-3 </span>
<span id="t5e_5041" class="t s1_5041">description of</span><span id="t5f_5041" class="t s3_5041">, Vol.3-2-3, Vol.3-2-5, Vol.3-3-15 </span>
<span id="t5g_5041" class="t s1_5041">index into with index field of segment selector</span><span id="t5h_5041" class="t s3_5041">, Vol.3-3-7 </span>
<span id="t5i_5041" class="t s1_5041">pointer to in TSS</span><span id="t5j_5041" class="t s3_5041">, Vol.3-8-5 </span>
<span id="t5k_5041" class="t s1_5041">pointers to exception and interrupt handlers</span><span id="t5l_5041" class="t s3_5041">, Vol.3-6-12 </span>
<span id="t5m_5041" class="t s1_5041">segment descriptors in</span><span id="t5n_5041" class="t s3_5041">, Vol.3-3-9 </span>
<span id="t5o_5041" class="t s1_5041">segment selector field, TSS</span><span id="t5p_5041" class="t s3_5041">, Vol.3-8-16 </span>
<span id="t5q_5041" class="t s1_5041">selecting with TI (table indicator) flag of segment selector</span><span id="t5r_5041" class="t s3_5041">, Vol.3-3-7 </span>
<span id="t5s_5041" class="t s1_5041">setting up during initialization</span><span id="t5t_5041" class="t s3_5041">, Vol.3-10-10 </span>
<span id="t5u_5041" class="t s1_5041">task switching</span><span id="t5v_5041" class="t s3_5041">, Vol.3-8-9 </span>
<span id="t5w_5041" class="t s1_5041">task-gate descriptor</span><span id="t5x_5041" class="t s3_5041">, Vol.3-8-8 </span>
<span id="t5y_5041" class="t s1_5041">use in address translation</span><span id="t5z_5041" class="t s3_5041">, Vol.3-3-6 </span>
<span id="t60_5041" class="t s1_5041">LDT (local descriptor table)</span><span id="t61_5041" class="t s3_5041">, Vol.2-3-602 </span>
<span id="t62_5041" class="t s1_5041">LDTR register</span><span id="t63_5041" class="t s3_5041">, Vol.1-3-4, Vol.1-3-6 </span>
<span id="t64_5041" class="t s1_5041">description of</span><span id="t65_5041" class="t s3_5041">, Vol.3-2-3, Vol.3-2-5, Vol.3-2-6, Vol.3-2-12, Vol.3-3-15 </span>
<span id="t66_5041" class="t s1_5041">IA-32e mode</span><span id="t67_5041" class="t s3_5041">, Vol.3-2-12 </span>
<span id="t68_5041" class="t s1_5041">limit</span><span id="t69_5041" class="t s3_5041">, Vol.3-5-5 </span>
<span id="t6a_5041" class="t s1_5041">storing</span><span id="t6b_5041" class="t s3_5041">, Vol.3-3-16 </span>
<span id="t6c_5041" class="t s1_5041">LDTR (local descriptor table register)</span><span id="t6d_5041" class="t s3_5041">, Vol.2-3-602, Vol.2-4-645 </span>
<span id="t6e_5041" class="t s1_5041">LE (local exact breakpoint enable) flag, DR7 register</span><span id="t6f_5041" class="t s3_5041">, Vol.3-18-5, </span>
<span id="t6g_5041" class="t s3_5041">Vol.3-18-10 </span>
<span id="t6h_5041" class="t s1_5041">LEA instruction</span><span id="t6i_5041" class="t s3_5041">, Vol.1-7-23, Vol.2-3-594 </span>
<span id="t6j_5041" class="t s1_5041">LEAVE instruction</span><span id="t6k_5041" class="t s3_5041">, Vol.1-6-20, Vol.1-6-24, Vol.1-7-21, Vol.2-3-596 </span>
<span id="t6l_5041" class="t s1_5041">LEN0-LEN3 (Length) fields, DR7 register</span><span id="t6m_5041" class="t s3_5041">, Vol.3-18-5, Vol.3-18-6 </span>
<span id="t6n_5041" class="t s1_5041">LES instruction</span><span id="t6o_5041" class="t s3_5041">, Vol.1-7-23, Vol.2-3-587, Vol.3-3-8, Vol.3-5-8, </span>
<span id="t6p_5041" class="t s3_5041">Vol.3-6-31 </span>
<span id="t6q_5041" class="t s1_5041">LFENCE instruction</span><span id="t6r_5041" class="t s3_5041">, Vol.1-11-12, Vol.2-3-598, Vol.3-2-16, Vol.3-9-7, </span>
<span id="t6s_5041" class="t s3_5041">Vol.3-9-16, Vol.3-9-17, Vol.3-9-18 </span>
<span id="t6t_5041" class="t s1_5041">LFS instruction</span><span id="t6u_5041" class="t s3_5041">, Vol.2-3-587, Vol.3-3-8, Vol.3-5-8 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
