// Seed: 2798630667
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = (id_1);
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    output wor id_5,
    input wor id_6,
    input uwire id_7,
    output wire id_8,
    output uwire id_9,
    output tri0 id_10,
    input supply1 id_11,
    output wor id_12
);
  wire id_14;
  generate
    supply1 id_15 = 1;
  endgenerate
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15
  );
endmodule
