{
  "name": "arch::device::serial::SerialPort::init",
  "safe": true,
  "callees": {
    "io::io_port::IoPort::<T, A>::write": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Writes to the I/O port\n",
      "adt": {
        "io::io_port::IoPort": "ImmutableAsArgument"
      }
    }
  },
  "adts": {
    "io::io_port::IoPort": [
      "Ref"
    ],
    "arch::device::serial::SerialPort": [
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(1)))",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(3)))",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(0)))",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(2)))",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(4)))",
      "Ref"
    ]
  },
  "path": {
    "type": "Local",
    "path": "ostd::arch::device::serial::SerialPort::init"
  },
  "span": "ostd/src/arch/x86/device/serial.rs:55:5: 73:6",
  "src": "pub fn init(&self) {\n        // Disable interrupts\n        self.int_en.write(0x00);\n        // Enable DLAB\n        self.line_ctrl.write(0x80);\n        // Set maximum speed to 38400 bps by configuring DLL and DLM\n        self.data.write(0x03);\n        self.int_en.write(0x00);\n        // Disable DLAB and set data word length to 8 bits\n        self.line_ctrl.write(0x03);\n        // Enable FIFO, clear TX/RX queues and\n        // set interrupt watermark at 14 bytes\n        self.fifo_ctrl.write(0xC7);\n        // Mark data terminal ready, signal request to send\n        // and enable auxiliary output #2 (used as interrupt line for CPU)\n        self.modem_ctrl.write(0x0B);\n        // Enable interrupts\n        self.int_en.write(0x01);\n    }",
  "mir": "fn arch::device::serial::SerialPort::init(_1: &arch::device::serial::SerialPort) -> () {\n    let mut _0: ();\n    let  _2: ();\n    let mut _3: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let  _4: ();\n    let mut _5: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let  _6: ();\n    let mut _7: &io::io_port::IoPort<u8, x86_64::instructions::port::ReadWriteAccess>;\n    let  _8: ();\n    let mut _9: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let  _10: ();\n    let mut _11: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let  _12: ();\n    let mut _13: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let  _14: ();\n    let mut _15: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    let  _16: ();\n    let mut _17: &io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>;\n    debug self => _1;\n    bb0: {\n        StorageLive(_3);\n        _3 = &((*_1).1: io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>);\n        _2 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _3, 0_u8) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_3);\n        StorageLive(_5);\n        _5 = &((*_1).3: io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>);\n        _4 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _5, 128_u8) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        StorageLive(_7);\n        _7 = &((*_1).0: io::io_port::IoPort<u8, x86_64::instructions::port::ReadWriteAccess>);\n        _6 = io::io_port::IoPort::<u8, x86_64::instructions::port::ReadWriteAccess>::write(move _7, 3_u8) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_7);\n        StorageLive(_9);\n        _9 = &((*_1).1: io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>);\n        _8 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _9, 0_u8) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_9);\n        StorageLive(_11);\n        _11 = &((*_1).3: io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>);\n        _10 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _11, 3_u8) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_11);\n        StorageLive(_13);\n        _13 = &((*_1).2: io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>);\n        _12 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _13, 199_u8) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_13);\n        StorageLive(_15);\n        _15 = &((*_1).4: io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>);\n        _14 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _15, 11_u8) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_15);\n        StorageLive(_17);\n        _17 = &((*_1).1: io::io_port::IoPort<u8, x86_64::instructions::port::WriteOnlyAccess>);\n        _16 = io::io_port::IoPort::<u8, x86_64::instructions::port::WriteOnlyAccess>::write(move _17, 1_u8) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_17);\n        return;\n    }\n}\n",
  "doc": " Initializes the serial port.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}