// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_mul_assign (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        this_01_i,
        this_01_o,
        this_01_o_ap_vld,
        this_1_read,
        this_112_read,
        this_12_read,
        b_0,
        p_read3,
        p_read14,
        p_read25,
        this_01_arg_index,
        b_0_arg_index,
        grp_fu_1758_p_din0,
        grp_fu_1758_p_din1,
        grp_fu_1758_p_opcode,
        grp_fu_1758_p_dout0,
        grp_fu_1758_p_ce,
        grp_fu_737_p_din0,
        grp_fu_737_p_din1,
        grp_fu_737_p_dout0,
        grp_fu_737_p_ce,
        grp_fu_732_p_din0,
        grp_fu_732_p_din1,
        grp_fu_732_p_dout0,
        grp_fu_732_p_ce,
        grp_fu_742_p_din0,
        grp_fu_742_p_din1,
        grp_fu_742_p_opcode,
        grp_fu_742_p_dout0,
        grp_fu_742_p_ce,
        grp_fu_727_p_din0,
        grp_fu_727_p_din1,
        grp_fu_727_p_opcode,
        grp_fu_727_p_dout0,
        grp_fu_727_p_ce,
        grp_fu_1754_p_din0,
        grp_fu_1754_p_din1,
        grp_fu_1754_p_opcode,
        grp_fu_1754_p_dout0,
        grp_fu_1754_p_ce
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_state2 = 27'd2;
parameter    ap_ST_fsm_state3 = 27'd4;
parameter    ap_ST_fsm_state4 = 27'd8;
parameter    ap_ST_fsm_state5 = 27'd16;
parameter    ap_ST_fsm_state6 = 27'd32;
parameter    ap_ST_fsm_state7 = 27'd64;
parameter    ap_ST_fsm_state8 = 27'd128;
parameter    ap_ST_fsm_state9 = 27'd256;
parameter    ap_ST_fsm_state10 = 27'd512;
parameter    ap_ST_fsm_state11 = 27'd1024;
parameter    ap_ST_fsm_state12 = 27'd2048;
parameter    ap_ST_fsm_state13 = 27'd4096;
parameter    ap_ST_fsm_state14 = 27'd8192;
parameter    ap_ST_fsm_state15 = 27'd16384;
parameter    ap_ST_fsm_state16 = 27'd32768;
parameter    ap_ST_fsm_state17 = 27'd65536;
parameter    ap_ST_fsm_state18 = 27'd131072;
parameter    ap_ST_fsm_state19 = 27'd262144;
parameter    ap_ST_fsm_state20 = 27'd524288;
parameter    ap_ST_fsm_state21 = 27'd1048576;
parameter    ap_ST_fsm_state22 = 27'd2097152;
parameter    ap_ST_fsm_state23 = 27'd4194304;
parameter    ap_ST_fsm_state24 = 27'd8388608;
parameter    ap_ST_fsm_state25 = 27'd16777216;
parameter    ap_ST_fsm_state26 = 27'd33554432;
parameter    ap_ST_fsm_state27 = 27'd67108864;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] this_01_i;
output  [31:0] this_01_o;
output   this_01_o_ap_vld;
input  [31:0] this_1_read;
input  [31:0] this_112_read;
input  [31:0] this_12_read;
input  [31:0] b_0;
input  [31:0] p_read3;
input  [31:0] p_read14;
input  [31:0] p_read25;
input  [0:0] this_01_arg_index;
input  [2:0] b_0_arg_index;
output  [31:0] grp_fu_1758_p_din0;
output  [31:0] grp_fu_1758_p_din1;
output  [1:0] grp_fu_1758_p_opcode;
input  [31:0] grp_fu_1758_p_dout0;
output   grp_fu_1758_p_ce;
output  [31:0] grp_fu_737_p_din0;
output  [31:0] grp_fu_737_p_din1;
input  [31:0] grp_fu_737_p_dout0;
output   grp_fu_737_p_ce;
output  [31:0] grp_fu_732_p_din0;
output  [31:0] grp_fu_732_p_din1;
input  [31:0] grp_fu_732_p_dout0;
output   grp_fu_732_p_ce;
output  [31:0] grp_fu_742_p_din0;
output  [31:0] grp_fu_742_p_din1;
output  [4:0] grp_fu_742_p_opcode;
input  [0:0] grp_fu_742_p_dout0;
output   grp_fu_742_p_ce;
output  [31:0] grp_fu_727_p_din0;
output  [31:0] grp_fu_727_p_din1;
output  [1:0] grp_fu_727_p_opcode;
input  [31:0] grp_fu_727_p_dout0;
output   grp_fu_727_p_ce;
output  [31:0] grp_fu_1754_p_din0;
output  [31:0] grp_fu_1754_p_din1;
output  [4:0] grp_fu_1754_p_opcode;
input  [0:0] grp_fu_1754_p_dout0;
output   grp_fu_1754_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] this_01_o;
reg this_01_o_ap_vld;

(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_271;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state7;
wire    grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_ready;
wire    grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_done;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state11;
reg   [0:0] icmp_ln359_reg_656;
reg   [31:0] this_01_read_reg_634;
wire   [0:0] icmp_ln60_fu_287_p2;
reg   [0:0] icmp_ln60_reg_639;
wire   [0:0] and_ln60_fu_328_p2;
reg   [0:0] and_ln60_reg_643;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire   [0:0] and_ln60_2_fu_381_p2;
reg   [0:0] and_ln60_2_reg_652;
wire   [0:0] icmp_ln359_fu_399_p2;
wire   [31:0] grp_fu_256_p2;
reg   [31:0] mul11_1_i1_reg_660;
wire   [31:0] add_ln374_fu_411_p2;
reg   [31:0] add_ln374_reg_673;
reg   [31:0] tmp_34_reg_684;
reg   [31:0] mul11_1_i_reg_689;
wire   [0:0] and_ln75_fu_465_p2;
reg   [0:0] and_ln75_reg_697;
wire    ap_CS_fsm_state23;
wire   [1:0] empty_fu_474_p1;
reg   [1:0] empty_reg_701;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln90_fu_479_p2;
reg   [0:0] icmp_ln90_reg_706;
wire   [1:0] xor_ln90_fu_485_p2;
reg   [1:0] xor_ln90_reg_710;
wire   [1:0] sub_ln90_fu_492_p2;
reg   [1:0] sub_ln90_reg_715;
wire   [0:0] icmp_ln102_fu_520_p2;
reg   [0:0] icmp_ln102_reg_720;
wire    ap_CS_fsm_state26;
wire   [2:0] select_ln102_fu_542_p3;
reg   [2:0] select_ln102_reg_724;
wire    grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_2_05_out;
wire    grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_2_05_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_1_04_out;
wire    grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_1_04_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_0_03_out;
wire    grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_0_03_out_ap_vld;
wire    grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_idle;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_this_1210_1_out;
wire    grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_this_1210_1_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_729_p_din0;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_729_p_din1;
wire   [1:0] grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_729_p_opcode;
wire    grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_729_p_ce;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_260_p_din0;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_260_p_din1;
wire    grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_260_p_ce;
wire    grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_this_1210_0_out;
wire    grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_this_1210_0_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_729_p_din0;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_729_p_din1;
wire   [1:0] grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_729_p_opcode;
wire    grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_729_p_ce;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_260_p_din0;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_260_p_din1;
wire    grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_260_p_ce;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_idx_tmp_out;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_idx_tmp_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_grp_fu_733_p_din0;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_grp_fu_733_p_din1;
wire   [4:0] grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_grp_fu_733_p_opcode;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_grp_fu_733_p_ce;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_ready;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_ready;
reg   [31:0] this_1210_2_reg_148;
reg   [31:0] storemerge2_reg_158;
reg   [31:0] p_pn_reg_168;
reg   [1:0] ap_phi_mux_base_0_lcssa_i6669_phi_fu_182_p4;
reg   [1:0] base_0_lcssa_i6669_reg_178;
wire   [1:0] base_fu_514_p2;
reg    ap_block_state26_on_subcall_done;
reg    grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg    grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_start_reg;
wire    ap_CS_fsm_state24;
reg    grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_start_reg;
reg    grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_start_reg;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state13;
wire   [31:0] tmp_41_fu_508_p2;
reg   [31:0] grp_fu_248_p0;
reg   [31:0] grp_fu_248_p1;
wire    ap_CS_fsm_state8;
reg   [31:0] grp_fu_252_p0;
reg   [31:0] grp_fu_252_p1;
wire    ap_CS_fsm_state19;
reg   [31:0] grp_fu_256_p0;
reg   [31:0] grp_fu_256_p1;
reg   [31:0] grp_fu_260_p0;
reg   [31:0] grp_fu_260_p1;
reg   [31:0] grp_fu_265_p0;
wire    ap_CS_fsm_state22;
wire   [31:0] bitcast_ln60_fu_293_p1;
wire   [7:0] tmp_s_fu_296_p4;
wire   [22:0] trunc_ln60_fu_306_p1;
wire   [0:0] icmp_ln60_4_fu_316_p2;
wire   [0:0] icmp_ln60_3_fu_310_p2;
wire   [0:0] or_ln60_fu_322_p2;
wire   [31:0] bitcast_ln60_1_fu_340_p1;
wire   [7:0] tmp_31_fu_343_p4;
wire   [22:0] trunc_ln60_1_fu_353_p1;
wire   [0:0] icmp_ln60_6_fu_363_p2;
wire   [0:0] icmp_ln60_5_fu_357_p2;
wire   [0:0] or_ln60_1_fu_369_p2;
wire   [0:0] and_ln60_1_fu_375_p2;
wire   [0:0] icmp_ln60_1_fu_334_p2;
wire   [2:0] zext_ln359_fu_391_p1;
wire   [31:0] bitcast_ln75_fu_429_p1;
wire   [7:0] tmp_39_fu_433_p4;
wire   [22:0] trunc_ln75_fu_443_p1;
wire   [0:0] icmp_ln75_3_fu_453_p2;
wire   [0:0] icmp_ln75_fu_447_p2;
wire   [0:0] or_ln75_fu_459_p2;
wire   [1:0] xor_ln98_fu_498_p2;
wire  signed [31:0] sext_ln98_fu_504_p1;
wire   [2:0] zext_ln102_fu_526_p1;
wire   [0:0] icmp_ln102_3_fu_530_p2;
wire   [2:0] add_ln102_fu_536_p2;
reg    grp_fu_248_ce;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state18;
reg    grp_fu_252_ce;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state20;
reg    grp_fu_256_ce;
reg    grp_fu_260_ce;
reg   [31:0] grp_fu_729_p0;
reg   [31:0] grp_fu_729_p1;
reg    grp_fu_729_ce;
reg    grp_fu_733_ce;
reg    ap_predicate_op155_call_state27;
reg    ap_block_state27_on_subcall_done;
reg   [26:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 27'd1;
#0 grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_start_reg = 1'b0;
end

main_operator_Pipeline_VITIS_LOOP_362_1 grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_ready),
    .this_1_read(this_1_read),
    .this_112_read(this_112_read),
    .this_12_read(this_12_read),
    .num_aux_2_05_out(grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_2_05_out),
    .num_aux_2_05_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_2_05_out_ap_vld),
    .num_aux_1_04_out(grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_1_04_out),
    .num_aux_1_04_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_1_04_out_ap_vld),
    .num_aux_0_03_out(grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_0_03_out),
    .num_aux_0_03_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_0_03_out_ap_vld)
);

main_operator_Pipeline_VITIS_LOOP_342_25 grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_ready),
    .tmp_35(reg_271),
    .this_1_read(this_1_read),
    .this_112_read(this_112_read),
    .p_read14(p_read14),
    .p_read25(p_read25),
    .this_1210_1_out(grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_this_1210_1_out),
    .this_1210_1_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_this_1210_1_out_ap_vld),
    .grp_fu_729_p_din0(grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_729_p_din0),
    .grp_fu_729_p_din1(grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_729_p_din1),
    .grp_fu_729_p_opcode(grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_729_p_opcode),
    .grp_fu_729_p_dout0(grp_fu_727_p_dout0),
    .grp_fu_729_p_ce(grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_729_p_ce),
    .grp_fu_260_p_din0(grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_260_p_din0),
    .grp_fu_260_p_din1(grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_260_p_din1),
    .grp_fu_260_p_dout0(grp_fu_732_p_dout0),
    .grp_fu_260_p_ce(grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_260_p_ce)
);

main_operator_Pipeline_VITIS_LOOP_342_2 grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_ready),
    .tmp_36(reg_271),
    .this_1_read(this_1_read),
    .this_112_read(this_112_read),
    .num_aux_1_04_reload(grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_1_04_out),
    .num_aux_2_05_reload(grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_2_05_out),
    .this_1210_0_out(grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_this_1210_0_out),
    .this_1210_0_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_this_1210_0_out_ap_vld),
    .grp_fu_729_p_din0(grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_729_p_din0),
    .grp_fu_729_p_din1(grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_729_p_din1),
    .grp_fu_729_p_opcode(grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_729_p_opcode),
    .grp_fu_729_p_dout0(grp_fu_727_p_dout0),
    .grp_fu_729_p_ce(grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_729_p_ce),
    .grp_fu_260_p_din0(grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_260_p_din0),
    .grp_fu_260_p_din1(grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_260_p_din1),
    .grp_fu_260_p_dout0(grp_fu_732_p_dout0),
    .grp_fu_260_p_ce(grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_260_p_ce)
);

main_operator_Pipeline_VITIS_LOOP_82_1_s_s grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_ready),
    .tmp_42(reg_271),
    .storemerge2(storemerge2_reg_158),
    .this_1210_2(this_1210_2_reg_148),
    .idx_tmp_out(grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_idx_tmp_out_ap_vld),
    .grp_fu_733_p_din0(grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_grp_fu_733_p_din0),
    .grp_fu_733_p_din1(grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_grp_fu_733_p_din1),
    .grp_fu_733_p_opcode(grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_grp_fu_733_p_opcode),
    .grp_fu_733_p_dout0(grp_fu_1754_p_dout0),
    .grp_fu_733_p_ce(grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_grp_fu_733_p_ce)
);

main_operator_Pipeline_VITIS_LOOP_90_2_s_s grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_ready),
    .this_1210_2(this_1210_2_reg_148),
    .storemerge2(storemerge2_reg_158),
    .tmp_42(reg_271),
    .zext_ln90(empty_reg_701),
    .xor_ln90(xor_ln90_reg_710)
);

main_operator_Pipeline_VITIS_LOOP_102_3_s_s grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_ready),
    .zext_ln102(base_0_lcssa_i6669_reg_178),
    .zext_ln102_6(select_ln102_reg_724)
);

main_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U265(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_256_p0),
    .din1(grp_fu_256_p1),
    .ce(grp_fu_256_ce),
    .dout(grp_fu_256_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state26_on_subcall_done) & (1'b1 == ap_CS_fsm_state26) & ((icmp_ln102_fu_520_p2 == 1'd0) | (icmp_ln90_reg_706 == 1'd0)))) begin
            grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd0 == and_ln60_2_fu_381_p2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln359_fu_399_p2 == 1'd1))) begin
            grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state23) & (1'd1 == and_ln75_fu_465_p2))) begin
            grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln90_fu_479_p2 == 1'd1))) begin
            grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state26_on_subcall_done) & (1'b1 == ap_CS_fsm_state26) & (icmp_ln102_fu_520_p2 == 1'd0) & (icmp_ln90_reg_706 == 1'd1))) begin
        base_0_lcssa_i6669_reg_178 <= base_fu_514_p2;
    end else if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln90_fu_479_p2 == 1'd0))) begin
        base_0_lcssa_i6669_reg_178 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        if ((icmp_ln359_reg_656 == 1'd0)) begin
            p_pn_reg_168 <= p_read3;
        end else if ((icmp_ln359_reg_656 == 1'd1)) begin
            p_pn_reg_168 <= grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_0_03_out;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        if ((icmp_ln359_reg_656 == 1'd0)) begin
            this_1210_2_reg_148 <= grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_this_1210_1_out;
        end else if ((icmp_ln359_reg_656 == 1'd1)) begin
            this_1210_2_reg_148 <= grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_this_1210_0_out;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln374_reg_673 <= add_ln374_fu_411_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        and_ln60_2_reg_652 <= and_ln60_2_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln60_reg_639 == 1'd1))) begin
        and_ln60_reg_643 <= and_ln60_fu_328_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        and_ln75_reg_697 <= and_ln75_fu_465_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        empty_reg_701 <= empty_fu_474_p1;
        icmp_ln90_reg_706 <= icmp_ln90_fu_479_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln90_reg_706 == 1'd1))) begin
        icmp_ln102_reg_720 <= icmp_ln102_fu_520_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln60_2_fu_381_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln359_reg_656 <= icmp_ln359_fu_399_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln60_reg_639 <= icmp_ln60_fu_287_p2;
        this_01_read_reg_634 <= this_01_i;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mul11_1_i1_reg_660 <= grp_fu_256_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        mul11_1_i_reg_689 <= grp_fu_732_p_dout0;
        tmp_34_reg_684 <= grp_fu_256_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state5) | ((grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7)))) begin
        reg_271 <= grp_fu_737_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & ((icmp_ln102_fu_520_p2 == 1'd0) | (icmp_ln90_reg_706 == 1'd0)))) begin
        select_ln102_reg_724 <= select_ln102_fu_542_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln359_reg_656 == 1'd0) & (1'b1 == ap_CS_fsm_state11)) | ((icmp_ln359_reg_656 == 1'd1) & (1'b1 == ap_CS_fsm_state11)))) begin
        storemerge2_reg_158 <= grp_fu_1758_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln90_fu_479_p2 == 1'd1))) begin
        sub_ln90_reg_715 <= sub_ln90_fu_492_p2;
        xor_ln90_reg_710 <= xor_ln90_fu_485_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state26_on_subcall_done)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state27_on_subcall_done)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b0 == ap_block_state27_on_subcall_done) & (1'b1 == ap_CS_fsm_state27)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln102_fu_520_p2 == 1'd0) & (icmp_ln90_reg_706 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i6669_phi_fu_182_p4 = base_fu_514_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i6669_phi_fu_182_p4 = base_0_lcssa_i6669_reg_178;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state27_on_subcall_done) & (1'b1 == ap_CS_fsm_state27))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | ((grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17)))) begin
        grp_fu_248_ce = 1'b1;
    end else begin
        grp_fu_248_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_248_p0 = tmp_34_reg_684;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_248_p0 = reg_271;
    end else begin
        grp_fu_248_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_248_p1 = mul11_1_i_reg_689;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_248_p1 = mul11_1_i1_reg_660;
    end else begin
        grp_fu_248_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state3) | ((grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7)))) begin
        grp_fu_252_ce = 1'b1;
    end else begin
        grp_fu_252_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_252_p0 = p_pn_reg_168;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_252_p0 = grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_0_03_out;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_252_p0 = this_112_read;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_252_p0 = this_12_read;
    end else begin
        grp_fu_252_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_252_p1 = this_1_read;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_252_p1 = this_12_read;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        grp_fu_252_p1 = p_read3;
    end else begin
        grp_fu_252_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state6) | ((grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7)))) begin
        grp_fu_256_ce = 1'b1;
    end else begin
        grp_fu_256_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_256_p0 = grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_0_03_out;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_256_p0 = this_1_read;
    end else begin
        grp_fu_256_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_256_p1 = this_112_read;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_256_p1 = p_read14;
    end else begin
        grp_fu_256_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_260_ce = grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_260_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_260_ce = grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_260_p_ce;
    end else begin
        grp_fu_260_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_260_p0 = grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_260_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_260_p0 = grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_260_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_260_p0 = grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_num_aux_1_04_out;
    end else begin
        grp_fu_260_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_260_p1 = grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_260_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_260_p1 = grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_260_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_260_p1 = this_1_read;
    end else begin
        grp_fu_260_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_265_p0 = reg_271;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_265_p0 = p_read3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_265_p0 = this_1_read;
    end else begin
        grp_fu_265_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_729_ce = grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_729_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_729_ce = grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_729_p_ce;
    end else begin
        grp_fu_729_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_729_p0 = grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_729_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_729_p0 = grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_729_p_din0;
    end else begin
        grp_fu_729_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_729_p1 = grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_grp_fu_729_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_729_p1 = grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_grp_fu_729_p_din1;
    end else begin
        grp_fu_729_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_733_ce = grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_grp_fu_733_p_ce;
    end else begin
        grp_fu_733_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln90_fu_479_p2 == 1'd1))) begin
        this_01_o = tmp_41_fu_508_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        this_01_o = add_ln374_fu_411_p2;
    end else if ((((1'b1 == ap_CS_fsm_state25) & (icmp_ln90_fu_479_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln60_2_fu_381_p2)))) begin
        this_01_o = 32'd0;
    end else begin
        this_01_o = this_01_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state25) & (icmp_ln90_fu_479_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state25) & (icmp_ln90_fu_479_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln60_2_fu_381_p2)))) begin
        this_01_o_ap_vld = 1'b1;
    end else begin
        this_01_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln60_reg_639 == 1'd1) & (1'd1 == and_ln60_fu_328_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln60_2_fu_381_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((1'd0 == and_ln60_2_fu_381_p2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln359_fu_399_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'd0 == and_ln75_fu_465_p2) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b0 == ap_block_state26_on_subcall_done) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((1'b0 == ap_block_state27_on_subcall_done) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_fu_536_p2 = (zext_ln102_fu_526_p1 + 3'd1);

assign add_ln374_fu_411_p2 = (b_0 + this_01_read_reg_634);

assign and_ln60_1_fu_375_p2 = (or_ln60_1_fu_369_p2 & grp_fu_742_p_dout0);

assign and_ln60_2_fu_381_p2 = (icmp_ln60_1_fu_334_p2 & and_ln60_1_fu_375_p2);

assign and_ln60_fu_328_p2 = (or_ln60_fu_322_p2 & grp_fu_742_p_dout0);

assign and_ln75_fu_465_p2 = (or_ln75_fu_459_p2 & grp_fu_742_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state26_on_subcall_done = ((grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_done == 1'b0) & (icmp_ln90_reg_706 == 1'd1));
end

always @ (*) begin
    ap_block_state27_on_subcall_done = ((ap_predicate_op155_call_state27 == 1'b1) & (grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_done == 1'b0));
end

always @ (*) begin
    ap_predicate_op155_call_state27 = (((((1'd0 == and_ln60_2_reg_652) & (1'd0 == and_ln60_reg_643) & (icmp_ln102_reg_720 == 1'd0) & (1'd1 == and_ln75_reg_697)) | ((1'd0 == and_ln60_2_reg_652) & (1'd0 == and_ln60_reg_643) & (icmp_ln90_reg_706 == 1'd0) & (1'd1 == and_ln75_reg_697))) | ((1'd0 == and_ln60_2_reg_652) & (icmp_ln102_reg_720 == 1'd0) & (icmp_ln60_reg_639 == 1'd0) & (1'd1 == and_ln75_reg_697))) | ((1'd0 == and_ln60_2_reg_652) & (icmp_ln90_reg_706 == 1'd0) & (icmp_ln60_reg_639 == 1'd0) & (1'd1 == and_ln75_reg_697)));
end

assign base_fu_514_p2 = (sub_ln90_reg_715 + 2'd1);

assign bitcast_ln60_1_fu_340_p1 = p_read3;

assign bitcast_ln60_fu_293_p1 = this_1_read;

assign bitcast_ln75_fu_429_p1 = reg_271;

assign empty_fu_474_p1 = grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_idx_tmp_out[1:0];

assign grp_fu_1754_p_ce = grp_fu_733_ce;

assign grp_fu_1754_p_din0 = grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_grp_fu_733_p_din0;

assign grp_fu_1754_p_din1 = grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_grp_fu_733_p_din1;

assign grp_fu_1754_p_opcode = grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_grp_fu_733_p_opcode;

assign grp_fu_1758_p_ce = grp_fu_248_ce;

assign grp_fu_1758_p_din0 = grp_fu_248_p0;

assign grp_fu_1758_p_din1 = grp_fu_248_p1;

assign grp_fu_1758_p_opcode = 2'd0;

assign grp_fu_727_p_ce = grp_fu_729_ce;

assign grp_fu_727_p_din0 = grp_fu_729_p0;

assign grp_fu_727_p_din1 = grp_fu_729_p1;

assign grp_fu_727_p_opcode = 2'd0;

assign grp_fu_732_p_ce = grp_fu_260_ce;

assign grp_fu_732_p_din0 = grp_fu_260_p0;

assign grp_fu_732_p_din1 = grp_fu_260_p1;

assign grp_fu_737_p_ce = grp_fu_252_ce;

assign grp_fu_737_p_din0 = grp_fu_252_p0;

assign grp_fu_737_p_din1 = grp_fu_252_p1;

assign grp_fu_742_p_ce = 1'b1;

assign grp_fu_742_p_din0 = grp_fu_265_p0;

assign grp_fu_742_p_din1 = 32'd0;

assign grp_fu_742_p_opcode = 5'd1;

assign grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_start = grp_operator_Pipeline_VITIS_LOOP_102_3_s_s_fu_241_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_start = grp_operator_Pipeline_VITIS_LOOP_342_25_fu_200_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_start = grp_operator_Pipeline_VITIS_LOOP_342_2_fu_210_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_start = grp_operator_Pipeline_VITIS_LOOP_362_1_fu_190_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_start = grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_start = grp_operator_Pipeline_VITIS_LOOP_90_2_s_s_fu_230_ap_start_reg;

assign icmp_ln102_3_fu_530_p2 = ((ap_phi_mux_base_0_lcssa_i6669_phi_fu_182_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln102_fu_520_p2 = ((base_fu_514_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln359_fu_399_p2 = ((zext_ln359_fu_391_p1 == b_0_arg_index) ? 1'b1 : 1'b0);

assign icmp_ln60_1_fu_334_p2 = ((b_0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_3_fu_310_p2 = ((tmp_s_fu_296_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_4_fu_316_p2 = ((trunc_ln60_fu_306_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_5_fu_357_p2 = ((tmp_31_fu_343_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_6_fu_363_p2 = ((trunc_ln60_1_fu_353_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_287_p2 = ((this_01_i == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_3_fu_453_p2 = ((trunc_ln75_fu_443_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_447_p2 = ((tmp_39_fu_433_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_479_p2 = ((grp_operator_Pipeline_VITIS_LOOP_82_1_s_s_fu_220_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln60_1_fu_369_p2 = (icmp_ln60_6_fu_363_p2 | icmp_ln60_5_fu_357_p2);

assign or_ln60_fu_322_p2 = (icmp_ln60_4_fu_316_p2 | icmp_ln60_3_fu_310_p2);

assign or_ln75_fu_459_p2 = (icmp_ln75_fu_447_p2 | icmp_ln75_3_fu_453_p2);

assign select_ln102_fu_542_p3 = ((icmp_ln102_3_fu_530_p2[0:0] == 1'b1) ? 3'd3 : add_ln102_fu_536_p2);

assign sext_ln98_fu_504_p1 = $signed(xor_ln98_fu_498_p2);

assign sub_ln90_fu_492_p2 = ($signed(2'd2) - $signed(empty_fu_474_p1));

assign tmp_31_fu_343_p4 = {{bitcast_ln60_1_fu_340_p1[30:23]}};

assign tmp_39_fu_433_p4 = {{bitcast_ln75_fu_429_p1[30:23]}};

assign tmp_41_fu_508_p2 = ($signed(sext_ln98_fu_504_p1) + $signed(add_ln374_reg_673));

assign tmp_s_fu_296_p4 = {{bitcast_ln60_fu_293_p1[30:23]}};

assign trunc_ln60_1_fu_353_p1 = bitcast_ln60_1_fu_340_p1[22:0];

assign trunc_ln60_fu_306_p1 = bitcast_ln60_fu_293_p1[22:0];

assign trunc_ln75_fu_443_p1 = bitcast_ln75_fu_429_p1[22:0];

assign xor_ln90_fu_485_p2 = (empty_fu_474_p1 ^ 2'd3);

assign xor_ln98_fu_498_p2 = (sub_ln90_fu_492_p2 ^ 2'd2);

assign zext_ln102_fu_526_p1 = ap_phi_mux_base_0_lcssa_i6669_phi_fu_182_p4;

assign zext_ln359_fu_391_p1 = this_01_arg_index;

endmodule //main_operator_mul_assign
