
---------- Begin Simulation Statistics ----------
final_tick                               15708521094993                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 206516                       # Simulator instruction rate (inst/s)
host_mem_usage                               17101564                       # Number of bytes of host memory used
host_op_rate                                   340932                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1210.56                       # Real time elapsed on the host
host_tick_rate                               47303761                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000017                       # Number of instructions simulated
sim_ops                                     412717580                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057264                       # Number of seconds simulated
sim_ticks                                 57263977035                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          16                       # Number of instructions committed
system.cpu.committedOps                            22                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests      2559849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops         4477                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests      5004513                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops         4477                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   23                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  31                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  8                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     40.91%     40.91% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     40.91% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     18.18%     59.09% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.09% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.09% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.09% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2      9.09%     68.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::MemRead                        2      9.09%     77.27% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     77.27% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   4     18.18%     95.45% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  1      4.55%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         22                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1720926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3446390                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       720090                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1507973                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         130717760                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         97931669                       # number of cc regfile writes
system.switch_cpus.committedInsts           250000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             412717558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.687855                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.687855                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads         302031621                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        159574077                       # number of floating regfile writes
system.switch_cpus.idleCycles                   63105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        18966                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         28475851                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.402373                       # Inst execution rate
system.switch_cpus.iew.exec_refs             96922749                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           27538991                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        18053892                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      69428414                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          835                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     27595698                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    413429926                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      69383758                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        56779                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     413121308                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          95116                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      15518279                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20767                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      15696822                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         2304                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6293                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        12673                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         507564577                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             413079168                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.602989                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         306055627                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.402128                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              413098470                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        405482083                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       190913585                       # number of integer regfile writes
system.switch_cpus.ipc                       1.453794                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.453794                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        11940      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     221793603     53.68%     53.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        17881      0.00%     53.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     12497622      3.02%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      8957518      2.17%     58.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      5331493      1.29%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     30064298      7.28%     67.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      6594790      1.60%     69.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      3034042      0.73%     69.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     27037833      6.54%     76.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       506044      0.12%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     26778929      6.48%     83.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     13501511      3.27%     86.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     42623288     10.32%     96.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     14050472      3.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      413178096                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       187423385                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    373007298                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    185537050                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    185995663                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             6507322                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015749                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2847999     43.77%     43.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     43.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     43.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           484      0.01%     43.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     43.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     43.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     43.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     43.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     43.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     43.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     43.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     43.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     43.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          91547      1.41%     45.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     45.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     45.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     45.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     45.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     45.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     45.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     45.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     45.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     45.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       128032      1.97%     47.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     47.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     47.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt          598      0.01%     47.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        18495      0.28%     47.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       211023      3.24%     50.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt          212      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1306382     20.08%     70.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        552906      8.50%     79.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1060682     16.30%     95.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       288962      4.44%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      232250093                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    631771729                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    227542118                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    228148821                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          413429917                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         413178096                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       712277                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        14763                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1101546                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    171900759                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.403585                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     3.041616                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     94129839     54.76%     54.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5697009      3.31%     58.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5831077      3.39%     61.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      6325809      3.68%     65.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      9672922      5.63%     70.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     10683676      6.22%     76.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     10017930      5.83%     82.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     11716118      6.82%     89.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     17826379     10.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    171900759                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.402703                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1682553                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1396730                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     69428414                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     27595698                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       170971026                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                171963864                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     84861215                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         84861216                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     86946273                       # number of overall hits
system.cpu.dcache.overall_hits::total        86946274                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      4084643                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4084649                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5665323                       # number of overall misses
system.cpu.dcache.overall_misses::total       5665329                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 151457540184                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 151457540184                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 151457540184                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 151457540184                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     88945858                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     88945865                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     92611596                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     92611603                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.045923                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045923                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.061173                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061173                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 37079.749732                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37079.695265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26734.140345                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26734.112032                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           45                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1024                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    93.090909                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2443633                       # number of writebacks
system.cpu.dcache.writebacks::total           2443633                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2244252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2244252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2244252                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2244252                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1840391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1840391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2548383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2548383                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  63770050782                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  63770050782                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 100267643655                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 100267643655                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.020691                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020691                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027517                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027517                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 34650.273112                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34650.273112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 39345.594306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39345.594306                       # average overall mshr miss latency
system.cpu.dcache.replacements                2443633                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     57971289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        57971290                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3485156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3485161                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 128822984397                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 128822984397                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     61456445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     61456451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.056709                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056709                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36963.333749                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36963.280720                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2171018                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2171018                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1314138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1314138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  43435927926                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  43435927926                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.021383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33052.790442                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33052.790442                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     26889926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26889926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       599487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       599488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  22634555787                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22634555787                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     27489413                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     27489414                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.021808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37756.541488                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37756.478507                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        73234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        73234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       526253                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       526253                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  20334122856                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20334122856                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019144                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019144                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38639.443112                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38639.443112                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      2085058                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       2085058                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data      1580680                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total      1580680                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      3665738                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      3665738                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.431204                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.431204                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data       707992                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total       707992                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data  36497592873                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total  36497592873                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.193138                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.193138                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 51550.854915                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 51550.854915                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.951356                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            89540029                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2444145                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.634500                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.004752                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.946604                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         743336969                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        743336969                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           21                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     30573110                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30573131                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           21                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     30573110                       # number of overall hits
system.cpu.icache.overall_hits::total        30573131                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          602                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            605                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          602                       # number of overall misses
system.cpu.icache.overall_misses::total           605                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     57125817                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57125817                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     57125817                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57125817                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           24                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     30573712                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30573736                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           24                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     30573712                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30573736                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.125000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.125000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 94893.383721                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94422.838017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 94893.383721                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94422.838017                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu.icache.writebacks::total                38                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           86                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           86                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          516                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     48802482                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48802482                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     48802482                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48802482                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 94578.453488                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94578.453488                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 94578.453488                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94578.453488                       # average overall mshr miss latency
system.cpu.icache.replacements                     38                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           21                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     30573110                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30573131                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          602                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           605                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     57125817                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57125817                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     30573712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30573736                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 94893.383721                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94422.838017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           86                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     48802482                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48802482                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 94578.453488                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94578.453488                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           292.094968                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30573650                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               519                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          58908.766859                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.795727                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   289.299241                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005460                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.565038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.570498                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         244590407                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        244590407                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                          24                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp         2022653                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty      2040481                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackClean      2128504                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeReq        116178                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeResp       116178                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq         422011                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp        422011                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq      2022653                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         1076                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      7564279                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total             7565355                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        35648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    312817792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total            312853440                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                       1725314                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic               110420096                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples        4286156                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.001045                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.032309                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0              4281677     99.90%     99.90% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1                 4479      0.10%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::3                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total          4286156                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy       3293984718                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization            5.8                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy          515484                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy      2480382135                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization           4.3                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data       719209                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total          719210                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data       719209                       # number of overall hits
system.cpu.l2cache.overall_hits::total         719210                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst          515                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data      1724930                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       1725454                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst          515                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data      1724930                       # number of overall misses
system.cpu.l2cache.overall_misses::total      1725454                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst     48442842                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data  94844728665                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total  94893171507                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst     48442842                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data  94844728665                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total  94893171507                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst            3                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst          516                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data      2444139                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      2444664                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst            3                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst          516                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data      2444139                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      2444664                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.998062                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.705741                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.705804                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.998062                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.705741                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.705804                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 94063.770874                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 54984.682662                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 54996.059882                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 94063.770874                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 54984.682662                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 54996.059882                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks      1725314                       # number of writebacks
system.cpu.l2cache.writebacks::total          1725314                       # number of writebacks
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst          515                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data      1724930                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      1725445                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst          515                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data      1724930                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      1725445                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst     48271347                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data  94270326975                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  94318598322                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst     48271347                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data  94270326975                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total  94318598322                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.998062                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.705741                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.705800                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.998062                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.705741                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.705800                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 93730.770874                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 54651.682662                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 54663.346744                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 93730.770874                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 54651.682662                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 54663.346744                       # average overall mshr miss latency
system.cpu.l2cache.replacements               1725314                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks      1095051                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      1095051                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      1095051                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      1095051                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks      1348618                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total      1348618                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks      1348618                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total      1348618                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data       116175                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total       116175                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_misses::.switch_cpus.data            3                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data       116178                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total       116178                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_miss_rate::.switch_cpus.data     0.000026                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.000026                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.switch_cpus.data            3                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data        54279                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total        54279                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.000026                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        18093                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18093                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data        37676                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total        37676                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data       384334                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       384335                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data  19142982522                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total  19142982522                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data       422010                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       422011                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.910722                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.910723                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 49808.194232                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 49808.064636                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data       384334                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       384334                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data  19014999300                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  19014999300                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.910722                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.910720                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 49475.194232                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49475.194232                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.inst            1                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data       681533                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       681534                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst            3                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.inst          515                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data      1340596                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total      1341119                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.inst     48442842                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data  75701746143                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total  75750188985                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.inst          516                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data      2022129                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      2022653                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.inst     0.998062                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.662963                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.663049                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 94063.770874                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 56468.724465                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 56482.824406                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          515                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data      1340596                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total      1341111                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     48271347                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  75255327675                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  75303599022                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.998062                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.662963                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.663046                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 93730.770874                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 56135.724465                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56150.161338                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         4089.125352                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            5004508                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs          1729410                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             2.893766                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks     8.907772                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     0.003839                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data     0.025715                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     1.471245                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  4078.716780                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.002175                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.000006                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000359                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.995780                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.998322                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1         1544                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         2392                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         81801586                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        81801586                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 15651257127958                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  57263967035                       # Cumulative time (in ticks) in various power states
system.cpu.thread30470.numInsts                     0                       # Number of Instructions committed
system.cpu.thread30470.numOps                       0                       # Number of Ops committed
system.cpu.thread30470.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1341119                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       1297845                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        775481                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            367674                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 3                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                3                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             384335                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            384335                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1341119                       # Transaction distribution
system.l3bus.pkt_count_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port      5171825                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port    220567360                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            720089                       # Total snoops (count)
system.l3bus.snoopTraffic                    22554560                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2445557                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2445557    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2445557                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1720714212                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          1149147369                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus.data       937570                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              937570                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus.data       937570                       # number of overall hits
system.l3cache.overall_hits::total             937570                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst             3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.inst          515                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.data       787360                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            787884                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.inst          515                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.data       787360                       # number of overall misses
system.l3cache.overall_misses::total           787884                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus.inst     46212408                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus.data  74204160223                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  74250372631                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.inst     46212408                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.data  74204160223                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  74250372631                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.inst          515                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.data      1724930                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1725454                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.inst          515                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.data      1724930                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1725454                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.data     0.456459                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.456624                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.data     0.456459                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.456624                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus.inst 89732.831068                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus.data 94244.259580                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 94240.234135                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.inst 89732.831068                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.data 94244.259580                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 94240.234135                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         352415                       # number of writebacks
system.l3cache.writebacks::total               352415                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus.inst          515                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus.data       787360                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       787875                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.inst          515                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.data       787360                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       787875                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus.inst     42782508                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus.data  68960342623                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  69003125131                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.inst     42782508                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.data  68960342623                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  69003125131                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus.data     0.456459                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.456619                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.data     0.456459                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.456619                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83072.831068                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.data 87584.259580                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 87581.310653                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83072.831068                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.data 87584.259580                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 87581.310653                       # average overall mshr miss latency
system.l3cache.replacements                    720089                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       945430                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       945430                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       945430                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       945430                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       775481                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       775481                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       775481                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       775481                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus.data       205225                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           205225                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus.data       179109                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         179110                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus.data  14606860518                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  14606860518                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus.data       384334                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       384335                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus.data     0.466024                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.466026                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus.data 81552.912014                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 81552.456691                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus.data       179109                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       179109                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus.data  13413994578                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  13413994578                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.466024                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.466023                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74892.912014                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 74892.912014                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus.data       732345                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       732345                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.inst          515                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.data       608251                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       608774                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.inst     46212408                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.data  59597299705                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  59643512113                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.inst          515                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.data      1340596                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1341119                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.453717                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.453930                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 89732.831068                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97981.424946                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 97973.159355                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          515                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.data       608251                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       608766                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     42782508                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  55546348045                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  55589130553                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.453717                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.453924                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 83072.831068                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91321.424946                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 91314.446853                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61827.599118                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2658484                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1720840                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.544876                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651324102906                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61827.599118                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.943414                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.943414                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63178                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         1527                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         9597                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        51138                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4          761                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.964020                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             56862728                       # Number of tag accesses
system.l3cache.tags.data_accesses            56862728                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    352415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    787335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001275827912                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21498                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21498                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1816358                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             332967                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      787875                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     352415                       # Number of write requests accepted
system.mem_ctrls.readBursts                    787875                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   352415                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     25                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                787875                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               352415                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  401843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  166698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  116812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   56302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   40498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  14059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  17823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  20037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  21123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  21799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  22382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  22887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  23370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  23977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  24660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  25432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  25588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  25653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  25294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  23721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        21498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.621360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    368.097961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        21494     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-54271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21498                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.390036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.312427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.501342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         19482     90.62%     90.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1489      6.93%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           300      1.40%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            83      0.39%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            37      0.17%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            22      0.10%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            12      0.06%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             9      0.04%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             9      0.04%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             6      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             8      0.04%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             4      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             9      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             5      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::206-207            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21498                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                50424000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22554560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    880.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    393.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57262794219                       # Total gap between requests
system.mem_ctrls.avgGap                      50217.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        32960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     50389440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     22550592                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 575580.001714772661                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 879950059.514758348465                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 393800660.862534523010                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          515                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       787360                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       352415                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     23479888                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  39442259952                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3100477838690                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     45592.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     50094.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8797803.27                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        32960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     50391040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      50424576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        32960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     22554560                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     22554560                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          515                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       787360                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         787884                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       352415                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        352415                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst         3353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data         6706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       575580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    879978000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        880563639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst         3353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       575580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       578933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    393869954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       393869954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    393869954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst         3353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data         6706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       575580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    879978000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1274433593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               787850                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              352353                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        25435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        23999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        25406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        24209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        24420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        24434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        24771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        25025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        24157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        24899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        24340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        25122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        25085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        23648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        25049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        23687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        24905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        24279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        25181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        25127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        24988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        24738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        24589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        24765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        11047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10754                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        11054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10967                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10900                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        11089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        11020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10840                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        10868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        10992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        10830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        10918                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        11070                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        10480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        11181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        10651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        11014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        10722                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        11072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        10956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        11189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        11181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        11016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        11405                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             25684667640                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2625116200                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        39465739840                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                32600.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           50092.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              628517                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             112173                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.78                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           31.84                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       399507                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   182.656644                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   110.192075                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   248.586169                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       254086     63.60%     63.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        71796     17.97%     81.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        20424      5.11%     86.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        10205      2.55%     89.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7467      1.87%     91.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6454      1.62%     92.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5722      1.43%     94.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7105      1.78%     95.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        16248      4.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       399507                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              50422400                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           22550592                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              880.525640                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              393.800661                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.63                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1245981967.775996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1656492173.985555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3313946690.879966                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1324317341.088030                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20414924714.417103                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 40171241949.252007                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 6515831280.536371                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  74642736117.936111                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1303.485018                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9558825354                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5157600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  42547541681                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             608774                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       352415                       # Transaction distribution
system.membus.trans_dist::CleanEvict           367674                       # Transaction distribution
system.membus.trans_dist::ReadExReq            179110                       # Transaction distribution
system.membus.trans_dist::ReadExResp           179110                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         608774                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2295857                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2295857                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2295857                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     72979136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     72979136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                72979136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            787884                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  787884    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              787884                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           971568795                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1434817325                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        28545860                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     20485427                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        19007                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      9265895                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         9265443                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.995122                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed         2181057                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      2306346                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      2305384                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          962                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           73                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       712643                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        18881                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    171801586                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.402292                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     3.385792                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     99582787     57.96%     57.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     12282329      7.15%     65.11% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      4570195      2.66%     67.77% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      5290936      3.08%     70.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      3314930      1.93%     72.78% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      2115309      1.23%     74.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      1583176      0.92%     74.94% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      2408682      1.40%     76.34% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8     40653242     23.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    171801586                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      412717558                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            96736354                       # Number of memory references committed
system.switch_cpus.commit.loads              69246941                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           28461135                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating          185446675                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           289170534                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls       2180879                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    221582523     53.69%     53.69% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        17855      0.00%     53.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd     12496939      3.03%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu      8951504      2.17%     58.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc      5331020      1.29%     60.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd     30057671      7.28%     67.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt      6587606      1.60%     69.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv      3034039      0.74%     69.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult     27027749      6.55%     76.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt       506044      0.12%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     26698895      6.47%     83.03% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite     13453230      3.26%     86.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead     42548046     10.31%     96.60% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite     14036183      3.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    412717558                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     40653242                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          4109913                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     107922593                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles          54392014                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles       5455462                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          20767                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      9251095                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           129                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      413727858                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           630                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses            69383699                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses            27538991                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses               1092543                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                 14186                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        61778                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              250970470                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            28545860                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     13751884                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             171818080                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           41788                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines          30573712                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           226                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    171900759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.409098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.402866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        105170604     61.18%     61.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          5788632      3.37%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          2635323      1.53%     66.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          6781815      3.95%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          2518728      1.47%     71.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          3073600      1.79%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          3355543      1.95%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          3467192      2.02%     77.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8         39109322     22.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    171900759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.165999                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.459437                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses            30573713                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15708521094993                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             4256112                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          181455                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         2304                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         106284                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             18                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  57263977035                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          20767                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          6328033                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        36522522                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          57567907                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      71461520                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      413599536                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1625510                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        4435566                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       27792018                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       39010697                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands    448921354                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          1010656444                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        406080503                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups         302450168                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps     448024440                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           896803                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          27036413                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                544578545                       # The number of ROB reads
system.switch_cpus.rob.writes               826959819                       # The number of ROB writes
system.switch_cpus.thread0.numInsts         250000001                       # Number of Instructions committed
system.switch_cpus.thread0.numOps           412717558                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
