$date
	Mon Nov 04 09:55:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mem_system_tb $end
$var wire 8 ! o [7:0] $end
$var reg 3 " adr [2:0] $end
$var reg 1 # clk $end
$var reg 8 $ i [7:0] $end
$var reg 1 % op $end
$var reg 1 & select $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
b0 $
0#
b0 "
bx !
$end
#5
bz !
1#
#10
0#
#15
1#
#20
0#
#25
1#
b1001100 $
1&
1%
#30
0#
#35
1#
#40
0#
#45
1#
b1010011 $
b1 "
#50
0#
#55
1#
#60
0#
#65
1#
b100000 $
b10 "
#70
0#
#75
1#
#80
0#
#85
1#
b1010011 $
b11 "
#90
0#
#95
1#
#100
0#
#105
1#
b1010111 $
b100 "
#110
0#
#115
1#
#120
0#
#125
1#
b1001011 $
b101 "
#130
0#
#135
1#
#140
0#
#145
1#
b100000 $
b110 "
#150
0#
#155
1#
#160
0#
#165
1#
b100001 $
b111 "
#170
0#
#175
1#
#180
0#
#185
1#
b0 $
b0 "
0&
0%
#190
0#
#195
1#
#200
0#
#205
1#
#210
0#
#215
1#
#220
0#
#225
b1001100 !
1#
1&
#230
0#
#235
b1010011 !
1#
b1 "
#240
0#
#245
b100000 !
1#
b10 "
#250
0#
#255
b1010011 !
1#
b11 "
#260
0#
#265
b1010111 !
1#
b100 "
#270
0#
#275
b1001011 !
1#
b101 "
#280
0#
#285
b100000 !
1#
b110 "
#290
0#
#295
b100001 !
1#
b111 "
#300
0#
#305
bz !
1#
b0 "
0&
#310
0#
#315
1#
#320
0#
#325
1#
#330
0#
#335
1#
#340
0#
#345
1#
#350
0#
#355
1#
#360
0#
#365
1#
#370
0#
#375
1#
#380
0#
#385
1#
#390
0#
#395
1#
#400
0#
#405
1#
