{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1599315458460 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SOC 5CEFA2F23I7 " "Selected device 5CEFA2F23I7 for design \"SOC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1599315458544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599315458595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599315458595 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1599315458696 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1599315458696 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1599315459141 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1599315459173 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1599315459721 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1599315459918 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1599315466066 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1885 global CLKCTRL_G1 " "Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1885 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1599315466633 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 2080 global CLKCTRL_G3 " "Clock_50to100_Dual:mypll\|Clock_50to100_Dual_0002:clock_50to100_dual_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 2080 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1599315466633 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1599315466633 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599315466634 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../Board/c5board/constraints.sdc " "Reading SDC File: '../../../Board/c5board/constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599315468467 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599315468513 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599315468513 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599315468513 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1599315468513 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 49 mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at constraints.sdc(49): mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 49 sdram1_clk port " "Ignored filter at constraints.sdc(49): sdram1_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468514 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\] " "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468514 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468514 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(49): Argument -source is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at constraints.sdc(50): mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 sdram2_clk port " "Ignored filter at constraints.sdc(50): sdram2_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468515 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\] " "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468515 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 51 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at constraints.sdc(51): mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(51): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sysclk_slow -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "create_generated_clock -name sysclk_slow -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468516 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 52 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at constraints.sdc(52): mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 52 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(52): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sysclk_fast -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "create_generated_clock -name sysclk_fast -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468517 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1599315468517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1_data* port " "Ignored filter at constraints.sdc(69): sd1_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1clk_pin clock " "Ignored filter at constraints.sdc(69): sd1clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468518 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2_data* port " "Ignored filter at constraints.sdc(70): sd2_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2clk_pin clock " "Ignored filter at constraints.sdc(70): sd2clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468518 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468519 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468519 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 74 sysclk_slow clock " "Ignored filter at constraints.sdc(74): sysclk_slow could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 74 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(74): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports sd_miso\] " "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports sd_miso\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468520 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 75 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(75): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports sd_miso\] " "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports sd_miso\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468520 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 77 altera_reserved_* port " "Ignored filter at constraints.sdc(77): altera_reserved_* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468520 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 77 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468521 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 78 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 84 sd1* port " "Ignored filter at constraints.sdc(84): sd1* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468521 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 85 sd2* port " "Ignored filter at constraints.sdc(85): sd2* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468522 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468522 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(86): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468523 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(89): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_cs\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_cs\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468523 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(90): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_mosi\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_mosi\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468523 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(91): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_clk\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_clk\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468524 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(92): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_cs\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_cs\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468524 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(93): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_mosi\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_mosi\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468524 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(94): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_clk\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_clk\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468524 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 96 altera_reserved* port " "Ignored filter at constraints.sdc(96): altera_reserved* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468525 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 96 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(96): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468525 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 97 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(97): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 99 sysclk_fast clock " "Ignored filter at constraints.sdc(99): sysclk_fast could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 99 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(99): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_fast -max 1.0 \[get_ports aud_*\] " "set_output_delay -clock sysclk_fast -max 1.0 \[get_ports aud_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468526 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 100 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(100): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_fast -min 0.5 \[get_ports aud_*\] " "set_output_delay -clock sysclk_fast -min 0.5 \[get_ports aud_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468526 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 115 led_out clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(115): led_out could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(115): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{led_out\} -from \{*\} " "set_false_path -to \{led_out\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468528 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468528 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 116 btn* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(116): btn* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at constraints.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{btn*\} -to \{*\} " "set_false_path -from \{btn*\} -to \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468529 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 117 vga_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(117): vga_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 117 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{vga_*\} -from \{*\} " "set_false_path -to \{vga_*\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468530 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 124 sdram1_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(124): sdram1_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 124 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(124): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram1_clk\} -from \{*\} " "set_false_path -to \{sdram1_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468533 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468533 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 125 sdram2_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(125): sdram2_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 125 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 125 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(125): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram2_clk\} -from \{*\} " "set_false_path -to \{sdram2_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468535 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468535 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 135 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at constraints.sdc(135): mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 135 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599315468536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 135 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(135): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468536 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 135 Argument <to> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(135): Argument <to> is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 136 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(136): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599315468536 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 136 Argument <to> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(136): Argument <to> is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599315468536 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599315468578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599315468578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599315468578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599315468578 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1599315468578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1599315468662 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1599315468664 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599315468664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599315468664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599315468664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599315468664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599315468664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 mypll\|clock_50to100_dual_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599315468664 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1599315468664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599315468899 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599315468915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599315468952 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599315468999 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599315469042 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599315469064 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599315470161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 DSP block " "Packed 24 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1599315470179 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "24 " "Created 24 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1599315470179 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599315470179 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1599315470375 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1599315471909 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 264 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 264 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1599315479025 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1599315479034 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1599315479359 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1599315479359 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1599315486192 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1599315486200 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1599315486561 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:18 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:18" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1599315488630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599315489186 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599315489263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599315489264 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599315489305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599315490644 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1599315490677 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599315490677 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:32 " "Fitter preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599315491291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1599315494406 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1599315496832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:26 " "Fitter placement preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599315520338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1599315538774 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1599315549039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599315549039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1599315552785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X11_Y23 X21_Y33 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y23 to location X21_Y33" {  } { { "loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y23 to location X21_Y33"} { { 12 { 0 ""} 11 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1599315565114 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1599315565114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1599315575881 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1599315575881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599315575886 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 20.88 " "Total time spent on timing analysis during the Fitter is 20.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1599315592804 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599315592973 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599315597553 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599315597558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599315604245 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:28 " "Fitter post-fit operations ending: elapsed time is 00:00:28" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599315620140 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[0\] a permanently disabled " "Pin sramData\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[0\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599315620896 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[1\] a permanently disabled " "Pin sramData\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[1\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599315620896 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[2\] a permanently disabled " "Pin sramData\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599315620896 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[3\] a permanently disabled " "Pin sramData\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599315620896 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[4\] a permanently disabled " "Pin sramData\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[4\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599315620896 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[5\] a permanently disabled " "Pin sramData\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[5\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599315620896 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[6\] a permanently disabled " "Pin sramData\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[6\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599315620896 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[7\] a permanently disabled " "Pin sramData\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[7\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599315620896 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1599315620896 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/SOC.fit.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/SOC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1599315621584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 75 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6388 " "Peak virtual memory: 6388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599315624906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 05 10:20:24 2020 " "Processing ended: Sat Sep 05 10:20:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599315624906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:47 " "Elapsed time: 00:02:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599315624906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:56 " "Total CPU time (on all processors): 00:06:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599315624906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599315624906 ""}
