Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 27 17:56:06 2025
| Host         : DESKTOP-NV7NN3N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: debounce/ck_div/clk_out_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sevenSegmentDisplay/divclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 984 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.595        0.000                      0                 4024        0.067        0.000                      0                 4024        2.633        0.000                       0                  1350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
cpuclk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk    {0.000 33.333}       66.667          15.000          
  clk_out2_cpuclk    {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk    {0.000 25.000}       50.000          20.000          
fpga_clk             {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpuclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk         44.567        0.000                      0                 2479        0.243        0.000                      0                 2479       32.833        0.000                       0                  1154  
  clk_out2_cpuclk         94.105        0.000                      0                  301        0.067        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                      2.633        0.000                       0                     3  
fpga_clk                  95.945        0.000                      0                   20        0.291        0.000                      0                   20       49.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       24.900        0.000                      0                  328        0.260        0.000                      0                  328  
fpga_clk         clk_out1_cpuclk        4.429        0.000                      0                  328       18.510        0.000                      0                  328  
fpga_clk         clk_out2_cpuclk       38.625        0.000                      0                   83       52.134        0.000                      0                   83  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fpga_clk           clk_out1_cpuclk          3.595        0.000                      0                 1120       19.210        0.000                      0                 1120  
**async_default**  fpga_clk           clk_out2_cpuclk         38.928        0.000                      0                   52       52.040        0.000                      0                   52  
**async_default**  fpga_clk           fpga_clk                45.516        0.000                      0                   19       51.735        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpuclk/inst/clk_in1
  To Clock:  cpuclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpuclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpuclk/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       44.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.567ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[20][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[8][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.695ns  (logic 3.437ns (15.842%)  route 18.258ns (84.158%))
  Logic Levels:           14  (LUT4=2 LUT5=2 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 63.211 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.568    -3.908    decoder/dut1/clk_out1
    SLICE_X49Y9          FDCE                                         r  decoder/dut1/registers_reg[20][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDCE (Prop_fdce_C_Q)         0.456    -3.452 r  decoder/dut1/registers_reg[20][3]/Q
                         net (fo=2, routed)           1.377    -2.075    decoder/dut1/registers_reg[20]_19[3]
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124    -1.951 r  decoder/dut1/IOout[3]_i_9/O
                         net (fo=1, routed)           0.000    -1.951    decoder/dut1/IOout[3]_i_9_n_0
    SLICE_X49Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    -1.734 r  decoder/dut1/IOout_reg[3]_i_3/O
                         net (fo=1, routed)           1.192    -0.541    decoder/dut1/IOout_reg[3]_i_3_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.299    -0.242 r  decoder/dut1/IOout[3]_i_1/O
                         net (fo=7, routed)           1.030     0.788    programrom/registers_reg[27][31][3]
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124     0.912 r  programrom/registers[1][3]_i_7/O
                         net (fo=96, routed)          3.751     4.663    decoder/dut1/registers_reg[27][3]_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I1_O)        0.150     4.813 r  decoder/dut1/registers[1][27]_i_34/O
                         net (fo=4, routed)           1.029     5.842    decoder/dut1/registers[1][27]_i_34_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.326     6.168 r  decoder/dut1/registers[1][27]_i_32/O
                         net (fo=2, routed)           0.940     7.107    decoder/dut1/registers[1][27]_i_32_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.231 r  decoder/dut1/registers[1][27]_i_18/O
                         net (fo=1, routed)           0.000     7.231    programrom/pc_reg[27]_1
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.209     7.440 r  programrom/registers_reg[1][27]_i_8/O
                         net (fo=1, routed)           1.197     8.638    programrom/registers_reg[1][27]_i_8_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.297     8.935 r  programrom/registers[1][27]_i_5/O
                         net (fo=1, routed)           0.000     8.935    programrom/registers[1][27]_i_5_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     9.149 r  programrom/registers_reg[1][27]_i_3/O
                         net (fo=2, routed)           0.961    10.110    programrom/address[27]
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.297    10.407 f  programrom/IOout[31]_i_3/O
                         net (fo=4, routed)           0.955    11.362    programrom/IOout[31]_i_3_n_0
    SLICE_X55Y19         LUT4 (Prop_lut4_I0_O)        0.150    11.512 f  programrom/i__i_6/O
                         net (fo=2, routed)           0.905    12.417    programrom/i__i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326    12.743 r  programrom/registers[1][15]_i_2/O
                         net (fo=9, routed)           1.571    14.314    regWriteMUX/pc_reg[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.438 r  regWriteMUX/registers[1][11]_i_1/O
                         net (fo=31, routed)          3.349    17.787    decoder/dut1/D[11]
    SLICE_X32Y9          FDCE                                         r  decoder/dut1/registers_reg[8][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.443    63.211    decoder/dut1/clk_out1
    SLICE_X32Y9          FDCE                                         r  decoder/dut1/registers_reg[8][11]/C
                         clock pessimism             -0.569    62.642    
                         clock uncertainty           -0.206    62.436    
    SLICE_X32Y9          FDCE (Setup_fdce_C_D)       -0.081    62.355    decoder/dut1/registers_reg[8][11]
  -------------------------------------------------------------------
                         required time                         62.355    
                         arrival time                         -17.787    
  -------------------------------------------------------------------
                         slack                                 44.567    

Slack (MET) :             44.943ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[20][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[26][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.406ns  (logic 3.437ns (16.057%)  route 17.969ns (83.944%))
  Logic Levels:           14  (LUT4=2 LUT5=2 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 63.211 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.568    -3.908    decoder/dut1/clk_out1
    SLICE_X49Y9          FDCE                                         r  decoder/dut1/registers_reg[20][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDCE (Prop_fdce_C_Q)         0.456    -3.452 r  decoder/dut1/registers_reg[20][3]/Q
                         net (fo=2, routed)           1.377    -2.075    decoder/dut1/registers_reg[20]_19[3]
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124    -1.951 r  decoder/dut1/IOout[3]_i_9/O
                         net (fo=1, routed)           0.000    -1.951    decoder/dut1/IOout[3]_i_9_n_0
    SLICE_X49Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    -1.734 r  decoder/dut1/IOout_reg[3]_i_3/O
                         net (fo=1, routed)           1.192    -0.541    decoder/dut1/IOout_reg[3]_i_3_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.299    -0.242 r  decoder/dut1/IOout[3]_i_1/O
                         net (fo=7, routed)           1.030     0.788    programrom/registers_reg[27][31][3]
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124     0.912 r  programrom/registers[1][3]_i_7/O
                         net (fo=96, routed)          3.751     4.663    decoder/dut1/registers_reg[27][3]_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I1_O)        0.150     4.813 r  decoder/dut1/registers[1][27]_i_34/O
                         net (fo=4, routed)           1.029     5.842    decoder/dut1/registers[1][27]_i_34_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.326     6.168 r  decoder/dut1/registers[1][27]_i_32/O
                         net (fo=2, routed)           0.940     7.107    decoder/dut1/registers[1][27]_i_32_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.231 r  decoder/dut1/registers[1][27]_i_18/O
                         net (fo=1, routed)           0.000     7.231    programrom/pc_reg[27]_1
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.209     7.440 r  programrom/registers_reg[1][27]_i_8/O
                         net (fo=1, routed)           1.197     8.638    programrom/registers_reg[1][27]_i_8_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.297     8.935 r  programrom/registers[1][27]_i_5/O
                         net (fo=1, routed)           0.000     8.935    programrom/registers[1][27]_i_5_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     9.149 r  programrom/registers_reg[1][27]_i_3/O
                         net (fo=2, routed)           0.961    10.110    programrom/address[27]
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.297    10.407 f  programrom/IOout[31]_i_3/O
                         net (fo=4, routed)           0.955    11.362    programrom/IOout[31]_i_3_n_0
    SLICE_X55Y19         LUT4 (Prop_lut4_I0_O)        0.150    11.512 f  programrom/i__i_6/O
                         net (fo=2, routed)           0.905    12.417    programrom/i__i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326    12.743 r  programrom/registers[1][15]_i_2/O
                         net (fo=9, routed)           1.571    14.314    regWriteMUX/pc_reg[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.438 r  regWriteMUX/registers[1][11]_i_1/O
                         net (fo=31, routed)          3.060    17.498    decoder/dut1/D[11]
    SLICE_X36Y9          FDCE                                         r  decoder/dut1/registers_reg[26][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.443    63.211    decoder/dut1/clk_out1
    SLICE_X36Y9          FDCE                                         r  decoder/dut1/registers_reg[26][11]/C
                         clock pessimism             -0.497    62.714    
                         clock uncertainty           -0.206    62.508    
    SLICE_X36Y9          FDCE (Setup_fdce_C_D)       -0.067    62.441    decoder/dut1/registers_reg[26][11]
  -------------------------------------------------------------------
                         required time                         62.441    
                         arrival time                         -17.498    
  -------------------------------------------------------------------
                         slack                                 44.943    

Slack (MET) :             44.949ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[20][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[30][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.400ns  (logic 3.437ns (16.061%)  route 17.963ns (83.939%))
  Logic Levels:           14  (LUT4=2 LUT5=2 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 63.211 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.568    -3.908    decoder/dut1/clk_out1
    SLICE_X49Y9          FDCE                                         r  decoder/dut1/registers_reg[20][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDCE (Prop_fdce_C_Q)         0.456    -3.452 r  decoder/dut1/registers_reg[20][3]/Q
                         net (fo=2, routed)           1.377    -2.075    decoder/dut1/registers_reg[20]_19[3]
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124    -1.951 r  decoder/dut1/IOout[3]_i_9/O
                         net (fo=1, routed)           0.000    -1.951    decoder/dut1/IOout[3]_i_9_n_0
    SLICE_X49Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    -1.734 r  decoder/dut1/IOout_reg[3]_i_3/O
                         net (fo=1, routed)           1.192    -0.541    decoder/dut1/IOout_reg[3]_i_3_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.299    -0.242 r  decoder/dut1/IOout[3]_i_1/O
                         net (fo=7, routed)           1.030     0.788    programrom/registers_reg[27][31][3]
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124     0.912 r  programrom/registers[1][3]_i_7/O
                         net (fo=96, routed)          3.751     4.663    decoder/dut1/registers_reg[27][3]_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I1_O)        0.150     4.813 r  decoder/dut1/registers[1][27]_i_34/O
                         net (fo=4, routed)           1.029     5.842    decoder/dut1/registers[1][27]_i_34_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.326     6.168 r  decoder/dut1/registers[1][27]_i_32/O
                         net (fo=2, routed)           0.940     7.107    decoder/dut1/registers[1][27]_i_32_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.231 r  decoder/dut1/registers[1][27]_i_18/O
                         net (fo=1, routed)           0.000     7.231    programrom/pc_reg[27]_1
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.209     7.440 r  programrom/registers_reg[1][27]_i_8/O
                         net (fo=1, routed)           1.197     8.638    programrom/registers_reg[1][27]_i_8_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.297     8.935 r  programrom/registers[1][27]_i_5/O
                         net (fo=1, routed)           0.000     8.935    programrom/registers[1][27]_i_5_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     9.149 r  programrom/registers_reg[1][27]_i_3/O
                         net (fo=2, routed)           0.961    10.110    programrom/address[27]
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.297    10.407 f  programrom/IOout[31]_i_3/O
                         net (fo=4, routed)           0.955    11.362    programrom/IOout[31]_i_3_n_0
    SLICE_X55Y19         LUT4 (Prop_lut4_I0_O)        0.150    11.512 f  programrom/i__i_6/O
                         net (fo=2, routed)           0.905    12.417    programrom/i__i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326    12.743 r  programrom/registers[1][15]_i_2/O
                         net (fo=9, routed)           1.571    14.314    regWriteMUX/pc_reg[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.438 r  regWriteMUX/registers[1][11]_i_1/O
                         net (fo=31, routed)          3.054    17.492    decoder/dut1/D[11]
    SLICE_X37Y9          FDCE                                         r  decoder/dut1/registers_reg[30][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.443    63.211    decoder/dut1/clk_out1
    SLICE_X37Y9          FDCE                                         r  decoder/dut1/registers_reg[30][11]/C
                         clock pessimism             -0.497    62.714    
                         clock uncertainty           -0.206    62.508    
    SLICE_X37Y9          FDCE (Setup_fdce_C_D)       -0.067    62.441    decoder/dut1/registers_reg[30][11]
  -------------------------------------------------------------------
                         required time                         62.441    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                 44.949    

Slack (MET) :             45.043ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[20][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[2][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.269ns  (logic 3.437ns (16.159%)  route 17.832ns (83.841%))
  Logic Levels:           14  (LUT4=2 LUT5=2 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 63.211 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.568    -3.908    decoder/dut1/clk_out1
    SLICE_X49Y9          FDCE                                         r  decoder/dut1/registers_reg[20][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDCE (Prop_fdce_C_Q)         0.456    -3.452 r  decoder/dut1/registers_reg[20][3]/Q
                         net (fo=2, routed)           1.377    -2.075    decoder/dut1/registers_reg[20]_19[3]
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124    -1.951 r  decoder/dut1/IOout[3]_i_9/O
                         net (fo=1, routed)           0.000    -1.951    decoder/dut1/IOout[3]_i_9_n_0
    SLICE_X49Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    -1.734 r  decoder/dut1/IOout_reg[3]_i_3/O
                         net (fo=1, routed)           1.192    -0.541    decoder/dut1/IOout_reg[3]_i_3_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.299    -0.242 r  decoder/dut1/IOout[3]_i_1/O
                         net (fo=7, routed)           1.030     0.788    programrom/registers_reg[27][31][3]
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124     0.912 r  programrom/registers[1][3]_i_7/O
                         net (fo=96, routed)          3.751     4.663    decoder/dut1/registers_reg[27][3]_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I1_O)        0.150     4.813 r  decoder/dut1/registers[1][27]_i_34/O
                         net (fo=4, routed)           1.029     5.842    decoder/dut1/registers[1][27]_i_34_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.326     6.168 r  decoder/dut1/registers[1][27]_i_32/O
                         net (fo=2, routed)           0.940     7.107    decoder/dut1/registers[1][27]_i_32_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.231 r  decoder/dut1/registers[1][27]_i_18/O
                         net (fo=1, routed)           0.000     7.231    programrom/pc_reg[27]_1
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.209     7.440 r  programrom/registers_reg[1][27]_i_8/O
                         net (fo=1, routed)           1.197     8.638    programrom/registers_reg[1][27]_i_8_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.297     8.935 r  programrom/registers[1][27]_i_5/O
                         net (fo=1, routed)           0.000     8.935    programrom/registers[1][27]_i_5_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     9.149 r  programrom/registers_reg[1][27]_i_3/O
                         net (fo=2, routed)           0.961    10.110    programrom/address[27]
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.297    10.407 f  programrom/IOout[31]_i_3/O
                         net (fo=4, routed)           0.955    11.362    programrom/IOout[31]_i_3_n_0
    SLICE_X55Y19         LUT4 (Prop_lut4_I0_O)        0.150    11.512 f  programrom/i__i_6/O
                         net (fo=2, routed)           0.905    12.417    programrom/i__i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326    12.743 r  programrom/registers[1][15]_i_2/O
                         net (fo=9, routed)           1.571    14.314    regWriteMUX/pc_reg[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.438 r  regWriteMUX/registers[1][11]_i_1/O
                         net (fo=31, routed)          2.923    17.361    decoder/dut1/D[11]
    SLICE_X34Y8          FDCE                                         r  decoder/dut1/registers_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.443    63.211    decoder/dut1/clk_out1
    SLICE_X34Y8          FDCE                                         r  decoder/dut1/registers_reg[2][11]/C
                         clock pessimism             -0.569    62.642    
                         clock uncertainty           -0.206    62.436    
    SLICE_X34Y8          FDCE (Setup_fdce_C_D)       -0.031    62.405    decoder/dut1/registers_reg[2][11]
  -------------------------------------------------------------------
                         required time                         62.405    
                         arrival time                         -17.361    
  -------------------------------------------------------------------
                         slack                                 45.043    

Slack (MET) :             45.104ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[20][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[17][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.246ns  (logic 3.437ns (16.177%)  route 17.809ns (83.823%))
  Logic Levels:           14  (LUT4=2 LUT5=2 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 63.212 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.568    -3.908    decoder/dut1/clk_out1
    SLICE_X49Y9          FDCE                                         r  decoder/dut1/registers_reg[20][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDCE (Prop_fdce_C_Q)         0.456    -3.452 r  decoder/dut1/registers_reg[20][3]/Q
                         net (fo=2, routed)           1.377    -2.075    decoder/dut1/registers_reg[20]_19[3]
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124    -1.951 r  decoder/dut1/IOout[3]_i_9/O
                         net (fo=1, routed)           0.000    -1.951    decoder/dut1/IOout[3]_i_9_n_0
    SLICE_X49Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    -1.734 r  decoder/dut1/IOout_reg[3]_i_3/O
                         net (fo=1, routed)           1.192    -0.541    decoder/dut1/IOout_reg[3]_i_3_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.299    -0.242 r  decoder/dut1/IOout[3]_i_1/O
                         net (fo=7, routed)           1.030     0.788    programrom/registers_reg[27][31][3]
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124     0.912 r  programrom/registers[1][3]_i_7/O
                         net (fo=96, routed)          3.751     4.663    decoder/dut1/registers_reg[27][3]_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I1_O)        0.150     4.813 r  decoder/dut1/registers[1][27]_i_34/O
                         net (fo=4, routed)           1.029     5.842    decoder/dut1/registers[1][27]_i_34_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.326     6.168 r  decoder/dut1/registers[1][27]_i_32/O
                         net (fo=2, routed)           0.940     7.107    decoder/dut1/registers[1][27]_i_32_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.231 r  decoder/dut1/registers[1][27]_i_18/O
                         net (fo=1, routed)           0.000     7.231    programrom/pc_reg[27]_1
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.209     7.440 r  programrom/registers_reg[1][27]_i_8/O
                         net (fo=1, routed)           1.197     8.638    programrom/registers_reg[1][27]_i_8_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.297     8.935 r  programrom/registers[1][27]_i_5/O
                         net (fo=1, routed)           0.000     8.935    programrom/registers[1][27]_i_5_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     9.149 r  programrom/registers_reg[1][27]_i_3/O
                         net (fo=2, routed)           0.961    10.110    programrom/address[27]
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.297    10.407 f  programrom/IOout[31]_i_3/O
                         net (fo=4, routed)           0.955    11.362    programrom/IOout[31]_i_3_n_0
    SLICE_X55Y19         LUT4 (Prop_lut4_I0_O)        0.150    11.512 f  programrom/i__i_6/O
                         net (fo=2, routed)           0.905    12.417    programrom/i__i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326    12.743 r  programrom/registers[1][15]_i_2/O
                         net (fo=9, routed)           1.571    14.314    regWriteMUX/pc_reg[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.438 r  regWriteMUX/registers[1][11]_i_1/O
                         net (fo=31, routed)          2.900    17.338    decoder/dut1/D[11]
    SLICE_X36Y8          FDCE                                         r  decoder/dut1/registers_reg[17][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.444    63.212    decoder/dut1/clk_out1
    SLICE_X36Y8          FDCE                                         r  decoder/dut1/registers_reg[17][11]/C
                         clock pessimism             -0.497    62.715    
                         clock uncertainty           -0.206    62.509    
    SLICE_X36Y8          FDCE (Setup_fdce_C_D)       -0.067    62.442    decoder/dut1/registers_reg[17][11]
  -------------------------------------------------------------------
                         required time                         62.442    
                         arrival time                         -17.338    
  -------------------------------------------------------------------
                         slack                                 45.104    

Slack (MET) :             45.104ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[20][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[24][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.166ns  (logic 3.437ns (16.238%)  route 17.729ns (83.762%))
  Logic Levels:           14  (LUT4=2 LUT5=2 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 63.204 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.568    -3.908    decoder/dut1/clk_out1
    SLICE_X49Y9          FDCE                                         r  decoder/dut1/registers_reg[20][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDCE (Prop_fdce_C_Q)         0.456    -3.452 r  decoder/dut1/registers_reg[20][3]/Q
                         net (fo=2, routed)           1.377    -2.075    decoder/dut1/registers_reg[20]_19[3]
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124    -1.951 r  decoder/dut1/IOout[3]_i_9/O
                         net (fo=1, routed)           0.000    -1.951    decoder/dut1/IOout[3]_i_9_n_0
    SLICE_X49Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    -1.734 r  decoder/dut1/IOout_reg[3]_i_3/O
                         net (fo=1, routed)           1.192    -0.541    decoder/dut1/IOout_reg[3]_i_3_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.299    -0.242 r  decoder/dut1/IOout[3]_i_1/O
                         net (fo=7, routed)           1.030     0.788    programrom/registers_reg[27][31][3]
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124     0.912 r  programrom/registers[1][3]_i_7/O
                         net (fo=96, routed)          3.751     4.663    decoder/dut1/registers_reg[27][3]_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I1_O)        0.150     4.813 r  decoder/dut1/registers[1][27]_i_34/O
                         net (fo=4, routed)           1.029     5.842    decoder/dut1/registers[1][27]_i_34_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.326     6.168 r  decoder/dut1/registers[1][27]_i_32/O
                         net (fo=2, routed)           0.940     7.107    decoder/dut1/registers[1][27]_i_32_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.231 r  decoder/dut1/registers[1][27]_i_18/O
                         net (fo=1, routed)           0.000     7.231    programrom/pc_reg[27]_1
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.209     7.440 r  programrom/registers_reg[1][27]_i_8/O
                         net (fo=1, routed)           1.197     8.638    programrom/registers_reg[1][27]_i_8_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.297     8.935 r  programrom/registers[1][27]_i_5/O
                         net (fo=1, routed)           0.000     8.935    programrom/registers[1][27]_i_5_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     9.149 r  programrom/registers_reg[1][27]_i_3/O
                         net (fo=2, routed)           0.961    10.110    programrom/address[27]
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.297    10.407 f  programrom/IOout[31]_i_3/O
                         net (fo=4, routed)           0.955    11.362    programrom/IOout[31]_i_3_n_0
    SLICE_X55Y19         LUT4 (Prop_lut4_I0_O)        0.150    11.512 f  programrom/i__i_6/O
                         net (fo=2, routed)           0.905    12.417    programrom/i__i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326    12.743 r  programrom/registers[1][15]_i_2/O
                         net (fo=9, routed)           1.573    14.316    regWriteMUX/pc_reg[0]
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.440 r  regWriteMUX/registers[1][14]_i_1/O
                         net (fo=31, routed)          2.818    17.258    decoder/dut1/D[14]
    SLICE_X35Y17         FDCE                                         r  decoder/dut1/registers_reg[24][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.436    63.204    decoder/dut1/clk_out1
    SLICE_X35Y17         FDCE                                         r  decoder/dut1/registers_reg[24][14]/C
                         clock pessimism             -0.569    62.635    
                         clock uncertainty           -0.206    62.429    
    SLICE_X35Y17         FDCE (Setup_fdce_C_D)       -0.067    62.362    decoder/dut1/registers_reg[24][14]
  -------------------------------------------------------------------
                         required time                         62.362    
                         arrival time                         -17.258    
  -------------------------------------------------------------------
                         slack                                 45.104    

Slack (MET) :             45.156ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[20][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[22][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.120ns  (logic 3.437ns (16.273%)  route 17.683ns (83.727%))
  Logic Levels:           14  (LUT4=2 LUT5=2 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 63.211 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.568    -3.908    decoder/dut1/clk_out1
    SLICE_X49Y9          FDCE                                         r  decoder/dut1/registers_reg[20][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDCE (Prop_fdce_C_Q)         0.456    -3.452 r  decoder/dut1/registers_reg[20][3]/Q
                         net (fo=2, routed)           1.377    -2.075    decoder/dut1/registers_reg[20]_19[3]
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124    -1.951 r  decoder/dut1/IOout[3]_i_9/O
                         net (fo=1, routed)           0.000    -1.951    decoder/dut1/IOout[3]_i_9_n_0
    SLICE_X49Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    -1.734 r  decoder/dut1/IOout_reg[3]_i_3/O
                         net (fo=1, routed)           1.192    -0.541    decoder/dut1/IOout_reg[3]_i_3_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.299    -0.242 r  decoder/dut1/IOout[3]_i_1/O
                         net (fo=7, routed)           1.030     0.788    programrom/registers_reg[27][31][3]
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124     0.912 r  programrom/registers[1][3]_i_7/O
                         net (fo=96, routed)          3.751     4.663    decoder/dut1/registers_reg[27][3]_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I1_O)        0.150     4.813 r  decoder/dut1/registers[1][27]_i_34/O
                         net (fo=4, routed)           1.029     5.842    decoder/dut1/registers[1][27]_i_34_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.326     6.168 r  decoder/dut1/registers[1][27]_i_32/O
                         net (fo=2, routed)           0.940     7.107    decoder/dut1/registers[1][27]_i_32_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.231 r  decoder/dut1/registers[1][27]_i_18/O
                         net (fo=1, routed)           0.000     7.231    programrom/pc_reg[27]_1
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.209     7.440 r  programrom/registers_reg[1][27]_i_8/O
                         net (fo=1, routed)           1.197     8.638    programrom/registers_reg[1][27]_i_8_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.297     8.935 r  programrom/registers[1][27]_i_5/O
                         net (fo=1, routed)           0.000     8.935    programrom/registers[1][27]_i_5_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     9.149 r  programrom/registers_reg[1][27]_i_3/O
                         net (fo=2, routed)           0.961    10.110    programrom/address[27]
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.297    10.407 f  programrom/IOout[31]_i_3/O
                         net (fo=4, routed)           0.955    11.362    programrom/IOout[31]_i_3_n_0
    SLICE_X55Y19         LUT4 (Prop_lut4_I0_O)        0.150    11.512 f  programrom/i__i_6/O
                         net (fo=2, routed)           0.905    12.417    programrom/i__i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326    12.743 r  programrom/registers[1][15]_i_2/O
                         net (fo=9, routed)           1.571    14.314    regWriteMUX/pc_reg[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.438 r  regWriteMUX/registers[1][11]_i_1/O
                         net (fo=31, routed)          2.775    17.213    decoder/dut1/D[11]
    SLICE_X35Y7          FDCE                                         r  decoder/dut1/registers_reg[22][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.443    63.211    decoder/dut1/clk_out1
    SLICE_X35Y7          FDCE                                         r  decoder/dut1/registers_reg[22][11]/C
                         clock pessimism             -0.569    62.642    
                         clock uncertainty           -0.206    62.436    
    SLICE_X35Y7          FDCE (Setup_fdce_C_D)       -0.067    62.369    decoder/dut1/registers_reg[22][11]
  -------------------------------------------------------------------
                         required time                         62.369    
                         arrival time                         -17.213    
  -------------------------------------------------------------------
                         slack                                 45.156    

Slack (MET) :             45.197ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[20][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[28][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.080ns  (logic 3.437ns (16.305%)  route 17.643ns (83.695%))
  Logic Levels:           14  (LUT4=2 LUT5=2 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 63.211 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.568    -3.908    decoder/dut1/clk_out1
    SLICE_X49Y9          FDCE                                         r  decoder/dut1/registers_reg[20][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDCE (Prop_fdce_C_Q)         0.456    -3.452 r  decoder/dut1/registers_reg[20][3]/Q
                         net (fo=2, routed)           1.377    -2.075    decoder/dut1/registers_reg[20]_19[3]
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124    -1.951 r  decoder/dut1/IOout[3]_i_9/O
                         net (fo=1, routed)           0.000    -1.951    decoder/dut1/IOout[3]_i_9_n_0
    SLICE_X49Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    -1.734 r  decoder/dut1/IOout_reg[3]_i_3/O
                         net (fo=1, routed)           1.192    -0.541    decoder/dut1/IOout_reg[3]_i_3_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.299    -0.242 r  decoder/dut1/IOout[3]_i_1/O
                         net (fo=7, routed)           1.030     0.788    programrom/registers_reg[27][31][3]
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124     0.912 r  programrom/registers[1][3]_i_7/O
                         net (fo=96, routed)          3.751     4.663    decoder/dut1/registers_reg[27][3]_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I1_O)        0.150     4.813 r  decoder/dut1/registers[1][27]_i_34/O
                         net (fo=4, routed)           1.029     5.842    decoder/dut1/registers[1][27]_i_34_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.326     6.168 r  decoder/dut1/registers[1][27]_i_32/O
                         net (fo=2, routed)           0.940     7.107    decoder/dut1/registers[1][27]_i_32_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.231 r  decoder/dut1/registers[1][27]_i_18/O
                         net (fo=1, routed)           0.000     7.231    programrom/pc_reg[27]_1
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.209     7.440 r  programrom/registers_reg[1][27]_i_8/O
                         net (fo=1, routed)           1.197     8.638    programrom/registers_reg[1][27]_i_8_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.297     8.935 r  programrom/registers[1][27]_i_5/O
                         net (fo=1, routed)           0.000     8.935    programrom/registers[1][27]_i_5_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     9.149 r  programrom/registers_reg[1][27]_i_3/O
                         net (fo=2, routed)           0.961    10.110    programrom/address[27]
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.297    10.407 f  programrom/IOout[31]_i_3/O
                         net (fo=4, routed)           0.955    11.362    programrom/IOout[31]_i_3_n_0
    SLICE_X55Y19         LUT4 (Prop_lut4_I0_O)        0.150    11.512 f  programrom/i__i_6/O
                         net (fo=2, routed)           0.905    12.417    programrom/i__i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326    12.743 r  programrom/registers[1][15]_i_2/O
                         net (fo=9, routed)           1.571    14.314    regWriteMUX/pc_reg[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.438 r  regWriteMUX/registers[1][11]_i_1/O
                         net (fo=31, routed)          2.734    17.172    decoder/dut1/D[11]
    SLICE_X35Y8          FDCE                                         r  decoder/dut1/registers_reg[28][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.443    63.211    decoder/dut1/clk_out1
    SLICE_X35Y8          FDCE                                         r  decoder/dut1/registers_reg[28][11]/C
                         clock pessimism             -0.569    62.642    
                         clock uncertainty           -0.206    62.436    
    SLICE_X35Y8          FDCE (Setup_fdce_C_D)       -0.067    62.369    decoder/dut1/registers_reg[28][11]
  -------------------------------------------------------------------
                         required time                         62.369    
                         arrival time                         -17.172    
  -------------------------------------------------------------------
                         slack                                 45.197    

Slack (MET) :             45.298ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[20][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[29][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.976ns  (logic 3.437ns (16.385%)  route 17.539ns (83.615%))
  Logic Levels:           14  (LUT4=2 LUT5=2 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 63.208 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.568    -3.908    decoder/dut1/clk_out1
    SLICE_X49Y9          FDCE                                         r  decoder/dut1/registers_reg[20][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDCE (Prop_fdce_C_Q)         0.456    -3.452 r  decoder/dut1/registers_reg[20][3]/Q
                         net (fo=2, routed)           1.377    -2.075    decoder/dut1/registers_reg[20]_19[3]
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124    -1.951 r  decoder/dut1/IOout[3]_i_9/O
                         net (fo=1, routed)           0.000    -1.951    decoder/dut1/IOout[3]_i_9_n_0
    SLICE_X49Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    -1.734 r  decoder/dut1/IOout_reg[3]_i_3/O
                         net (fo=1, routed)           1.192    -0.541    decoder/dut1/IOout_reg[3]_i_3_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.299    -0.242 r  decoder/dut1/IOout[3]_i_1/O
                         net (fo=7, routed)           1.030     0.788    programrom/registers_reg[27][31][3]
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124     0.912 r  programrom/registers[1][3]_i_7/O
                         net (fo=96, routed)          3.751     4.663    decoder/dut1/registers_reg[27][3]_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I1_O)        0.150     4.813 r  decoder/dut1/registers[1][27]_i_34/O
                         net (fo=4, routed)           1.029     5.842    decoder/dut1/registers[1][27]_i_34_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.326     6.168 r  decoder/dut1/registers[1][27]_i_32/O
                         net (fo=2, routed)           0.940     7.107    decoder/dut1/registers[1][27]_i_32_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.231 r  decoder/dut1/registers[1][27]_i_18/O
                         net (fo=1, routed)           0.000     7.231    programrom/pc_reg[27]_1
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.209     7.440 r  programrom/registers_reg[1][27]_i_8/O
                         net (fo=1, routed)           1.197     8.638    programrom/registers_reg[1][27]_i_8_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.297     8.935 r  programrom/registers[1][27]_i_5/O
                         net (fo=1, routed)           0.000     8.935    programrom/registers[1][27]_i_5_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     9.149 r  programrom/registers_reg[1][27]_i_3/O
                         net (fo=2, routed)           0.961    10.110    programrom/address[27]
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.297    10.407 f  programrom/IOout[31]_i_3/O
                         net (fo=4, routed)           0.955    11.362    programrom/IOout[31]_i_3_n_0
    SLICE_X55Y19         LUT4 (Prop_lut4_I0_O)        0.150    11.512 f  programrom/i__i_6/O
                         net (fo=2, routed)           0.905    12.417    programrom/i__i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326    12.743 r  programrom/registers[1][15]_i_2/O
                         net (fo=9, routed)           1.745    14.488    regWriteMUX/pc_reg[0]
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.612 r  regWriteMUX/registers[1][10]_i_1/O
                         net (fo=31, routed)          2.456    17.068    decoder/dut1/D[10]
    SLICE_X33Y14         FDCE                                         r  decoder/dut1/registers_reg[29][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.440    63.208    decoder/dut1/clk_out1
    SLICE_X33Y14         FDCE                                         r  decoder/dut1/registers_reg[29][10]/C
                         clock pessimism             -0.569    62.639    
                         clock uncertainty           -0.206    62.433    
    SLICE_X33Y14         FDCE (Setup_fdce_C_D)       -0.067    62.366    decoder/dut1/registers_reg[29][10]
  -------------------------------------------------------------------
                         required time                         62.366    
                         arrival time                         -17.068    
  -------------------------------------------------------------------
                         slack                                 45.298    

Slack (MET) :             45.316ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[20][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[11][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.980ns  (logic 3.209ns (15.295%)  route 17.771ns (84.705%))
  Logic Levels:           14  (LUT2=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 63.208 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.568    -3.908    decoder/dut1/clk_out1
    SLICE_X49Y9          FDCE                                         r  decoder/dut1/registers_reg[20][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDCE (Prop_fdce_C_Q)         0.456    -3.452 r  decoder/dut1/registers_reg[20][3]/Q
                         net (fo=2, routed)           1.377    -2.075    decoder/dut1/registers_reg[20]_19[3]
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124    -1.951 r  decoder/dut1/IOout[3]_i_9/O
                         net (fo=1, routed)           0.000    -1.951    decoder/dut1/IOout[3]_i_9_n_0
    SLICE_X49Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    -1.734 r  decoder/dut1/IOout_reg[3]_i_3/O
                         net (fo=1, routed)           1.192    -0.541    decoder/dut1/IOout_reg[3]_i_3_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.299    -0.242 r  decoder/dut1/IOout[3]_i_1/O
                         net (fo=7, routed)           1.030     0.788    programrom/registers_reg[27][31][3]
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124     0.912 r  programrom/registers[1][3]_i_7/O
                         net (fo=96, routed)          3.751     4.663    decoder/dut1/registers_reg[27][3]_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I1_O)        0.150     4.813 r  decoder/dut1/registers[1][27]_i_34/O
                         net (fo=4, routed)           1.029     5.842    decoder/dut1/registers[1][27]_i_34_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.326     6.168 r  decoder/dut1/registers[1][27]_i_32/O
                         net (fo=2, routed)           0.940     7.107    decoder/dut1/registers[1][27]_i_32_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.231 r  decoder/dut1/registers[1][27]_i_18/O
                         net (fo=1, routed)           0.000     7.231    programrom/pc_reg[27]_1
    SLICE_X46Y19         MUXF7 (Prop_muxf7_I0_O)      0.209     7.440 r  programrom/registers_reg[1][27]_i_8/O
                         net (fo=1, routed)           1.197     8.638    programrom/registers_reg[1][27]_i_8_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.297     8.935 r  programrom/registers[1][27]_i_5/O
                         net (fo=1, routed)           0.000     8.935    programrom/registers[1][27]_i_5_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     9.149 r  programrom/registers_reg[1][27]_i_3/O
                         net (fo=2, routed)           0.961    10.110    programrom/address[27]
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.297    10.407 f  programrom/IOout[31]_i_3/O
                         net (fo=4, routed)           1.181    11.588    programrom/IOout[31]_i_3_n_0
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.124    11.712 f  programrom/registers[1][31]_i_13/O
                         net (fo=1, routed)           0.680    12.392    programrom/registers[1][31]_i_13_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I4_O)        0.124    12.516 r  programrom/registers[1][31]_i_4/O
                         net (fo=24, routed)          1.442    13.958    regWriteMUX/pc_reg[0]_1
    SLICE_X49Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.082 r  regWriteMUX/registers[1][17]_i_1/O
                         net (fo=31, routed)          2.991    17.072    decoder/dut1/D[17]
    SLICE_X30Y13         FDCE                                         r  decoder/dut1/registers_reg[11][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.440    63.208    decoder/dut1/clk_out1
    SLICE_X30Y13         FDCE                                         r  decoder/dut1/registers_reg[11][17]/C
                         clock pessimism             -0.569    62.639    
                         clock uncertainty           -0.206    62.433    
    SLICE_X30Y13         FDCE (Setup_fdce_C_D)       -0.045    62.388    decoder/dut1/registers_reg[11][17]
  -------------------------------------------------------------------
                         required time                         62.388    
                         arrival time                         -17.072    
  -------------------------------------------------------------------
                         slack                                 45.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 cpu_state/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            cpu_state/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.476%)  route 0.190ns (50.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.564    -0.792    cpu_state/CLK
    SLICE_X57Y14         FDCE                                         r  cpu_state/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.651 r  cpu_state/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.190    -0.461    cpu_state/out[1]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.416 r  cpu_state/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.416    cpu_state/MEMen
    SLICE_X56Y16         FDCE                                         r  cpu_state/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.830    -0.752    cpu_state/CLK
    SLICE_X56Y16         FDCE                                         r  cpu_state/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.027    -0.779    
    SLICE_X56Y16         FDCE (Hold_fdce_C_D)         0.120    -0.659    cpu_state/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.556    -0.800    sevenSegmentDisplay/clk_out1
    SLICE_X51Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.659 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.168    -0.491    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X51Y28         LUT3 (Prop_lut3_I1_O)        0.042    -0.449 r  sevenSegmentDisplay/divclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.449    sevenSegmentDisplay/divclk_cnt[2]
    SLICE_X51Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.825    -0.757    sevenSegmentDisplay/clk_out1
    SLICE_X51Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/C
                         clock pessimism             -0.043    -0.800    
    SLICE_X51Y28         FDCE (Hold_fdce_C_D)         0.107    -0.693    sevenSegmentDisplay/divclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.556    -0.800    sevenSegmentDisplay/clk_out1
    SLICE_X51Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.659 f  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.168    -0.491    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X51Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.446 r  sevenSegmentDisplay/divclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.446    sevenSegmentDisplay/divclk_cnt[0]
    SLICE_X51Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.825    -0.757    sevenSegmentDisplay/clk_out1
    SLICE_X51Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
                         clock pessimism             -0.043    -0.800    
    SLICE_X51Y28         FDCE (Hold_fdce_C_D)         0.091    -0.709    sevenSegmentDisplay/divclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cpu_state/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            cpu_state/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.135%)  route 0.192ns (47.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.563    -0.793    cpu_state/CLK
    SLICE_X56Y16         FDCE                                         r  cpu_state/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.164    -0.629 f  cpu_state/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.192    -0.437    cpu_state/out[2]
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.045    -0.392 r  cpu_state//i_/i_/O
                         net (fo=1, routed)           0.000    -0.392    cpu_state//i_/i__n_0
    SLICE_X56Y17         FDCE                                         r  cpu_state/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.829    -0.753    cpu_state/CLK
    SLICE_X56Y17         FDCE                                         r  cpu_state/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.027    -0.780    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.120    -0.660    cpu_state/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cpu_state/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            cpu_state/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.564    -0.792    cpu_state/CLK
    SLICE_X57Y14         FDCE                                         r  cpu_state/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.651 r  cpu_state/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.470    cpu_state/out[1]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.045    -0.425 r  cpu_state/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.425    cpu_state/FSM_sequential_state[1]_i_1_n_0
    SLICE_X57Y14         FDCE                                         r  cpu_state/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.832    -0.750    cpu_state/CLK
    SLICE_X57Y14         FDCE                                         r  cpu_state/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.042    -0.792    
    SLICE_X57Y14         FDCE (Hold_fdce_C_D)         0.091    -0.701    cpu_state/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.806%)  route 0.220ns (54.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.556    -0.800    sevenSegmentDisplay/clk_out1
    SLICE_X51Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.659 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.220    -0.439    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  sevenSegmentDisplay/divclk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    sevenSegmentDisplay/divclk_cnt[4]
    SLICE_X53Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.825    -0.757    sevenSegmentDisplay/clk_out1
    SLICE_X53Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/C
                         clock pessimism             -0.029    -0.786    
    SLICE_X53Y28         FDCE (Hold_fdce_C_D)         0.107    -0.679    sevenSegmentDisplay/divclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ifetch/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.564    -0.792    ifetch/clk_out1
    SLICE_X53Y11         FDCE                                         r  ifetch/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.651 r  ifetch/pc_reg[0]/Q
                         net (fo=4, routed)           0.193    -0.458    programrom/pc[0]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.045    -0.413 r  programrom/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.413    ifetch/pc_reg[0]_0
    SLICE_X53Y11         FDCE                                         r  ifetch/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.835    -0.747    ifetch/clk_out1
    SLICE_X53Y11         FDCE                                         r  ifetch/pc_reg[0]/C
                         clock pessimism             -0.045    -0.792    
    SLICE_X53Y11         FDCE (Hold_fdce_C_D)         0.091    -0.701    ifetch/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.806%)  route 0.220ns (54.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.556    -0.800    sevenSegmentDisplay/clk_out1
    SLICE_X51Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.659 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.220    -0.439    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.394 r  sevenSegmentDisplay/divclk_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    sevenSegmentDisplay/divclk_cnt[15]
    SLICE_X53Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.825    -0.757    sevenSegmentDisplay/clk_out1
    SLICE_X53Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[15]/C
                         clock pessimism             -0.029    -0.786    
    SLICE_X53Y28         FDCE (Hold_fdce_C_D)         0.092    -0.694    sevenSegmentDisplay/divclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ifetch/pc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.562    -0.794    ifetch/clk_out1
    SLICE_X53Y14         FDCE                                         r  ifetch/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  ifetch/pc_reg[12]/Q
                         net (fo=5, routed)           0.170    -0.483    programrom/pc[12]
    SLICE_X53Y14         LUT3 (Prop_lut3_I2_O)        0.045    -0.438 r  programrom/pc[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.438    programrom/pc[9]_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.375 r  programrom/pc_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.375    ifetch/pc_reg[12]_0[3]
    SLICE_X53Y14         FDCE                                         r  ifetch/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.832    -0.750    ifetch/clk_out1
    SLICE_X53Y14         FDCE                                         r  ifetch/pc_reg[12]/C
                         clock pessimism             -0.044    -0.794    
    SLICE_X53Y14         FDCE (Hold_fdce_C_D)         0.105    -0.689    ifetch/pc_reg[12]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ifetch/pc_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.561    -0.795    ifetch/clk_out1
    SLICE_X53Y16         FDCE                                         r  ifetch/pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.654 r  ifetch/pc_reg[17]/Q
                         net (fo=4, routed)           0.168    -0.486    programrom/pc[17]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.441 r  programrom/pc[17]_i_5/O
                         net (fo=1, routed)           0.000    -0.441    programrom/pc[17]_i_5_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.371 r  programrom/pc_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.371    ifetch/pc_reg[20]_0[0]
    SLICE_X53Y16         FDCE                                         r  ifetch/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.830    -0.752    ifetch/clk_out1
    SLICE_X53Y16         FDCE                                         r  ifetch/pc_reg[17]/C
                         clock pessimism             -0.043    -0.795    
    SLICE_X53Y16         FDCE (Hold_fdce_C_D)         0.105    -0.690    ifetch/pc_reg[17]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { cpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y7     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y7     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X0Y6     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X0Y6     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y10    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y10    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X1Y12    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X1Y12    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y6     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y6     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       66.667      93.333     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X56Y16    cpu_state/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X40Y26    decoder/dut1/registers_reg[29][24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X65Y10    decoder/dut1/registers_reg[2][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X43Y23    decoder/dut1/registers_reg[2][21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X52Y31    dataMem/IOout_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X52Y31    dataMem/IOout_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X43Y23    decoder/dut1/registers_reg[2][27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X43Y23    decoder/dut1/registers_reg[2][30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X53Y31    dataMem/IOout_reg[31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X53Y31    dataMem/IOout_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X50Y26    decoder/dut1/registers_reg[29][25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X50Y26    decoder/dut1/registers_reg[29][26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X57Y28    decoder/dut1/registers_reg[29][29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X64Y26    decoder/dut1/registers_reg[2][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X64Y26    decoder/dut1/registers_reg[2][25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X64Y26    decoder/dut1/registers_reg[2][28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X65Y23    decoder/dut1/registers_reg[30][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X65Y23    decoder/dut1/registers_reg[30][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X64Y23    decoder/dut1/registers_reg[31][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X65Y26    decoder/dut1/registers_reg[31][22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.105ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.250ns (23.303%)  route 4.114ns (76.697%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.469ns = ( 96.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.932ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    -3.932    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518    -3.414 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.345    -2.069    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.152    -1.917 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.731    -1.186    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.332    -0.854 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.671    -0.183    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124    -0.059 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.622     0.563    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.124     0.687 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.745     1.432    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X36Y23         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430    96.531    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.569    95.962    
                         clock uncertainty           -0.220    95.742    
    SLICE_X36Y23         FDRE (Setup_fdre_C_CE)      -0.205    95.537    uart_inst/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.537    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                 94.105    

Slack (MET) :             94.105ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.250ns (23.303%)  route 4.114ns (76.697%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.469ns = ( 96.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.932ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    -3.932    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518    -3.414 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.345    -2.069    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.152    -1.917 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.731    -1.186    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.332    -0.854 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.671    -0.183    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124    -0.059 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.622     0.563    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.124     0.687 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.745     1.432    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X36Y23         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430    96.531    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism             -0.569    95.962    
                         clock uncertainty           -0.220    95.742    
    SLICE_X36Y23         FDRE (Setup_fdre_C_CE)      -0.205    95.537    uart_inst/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         95.537    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                 94.105    

Slack (MET) :             94.105ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.250ns (23.303%)  route 4.114ns (76.697%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.469ns = ( 96.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.932ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    -3.932    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518    -3.414 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.345    -2.069    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.152    -1.917 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.731    -1.186    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.332    -0.854 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.671    -0.183    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124    -0.059 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.622     0.563    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.124     0.687 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.745     1.432    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X36Y23         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430    96.531    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism             -0.569    95.962    
                         clock uncertainty           -0.220    95.742    
    SLICE_X36Y23         FDRE (Setup_fdre_C_CE)      -0.205    95.537    uart_inst/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         95.537    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                 94.105    

Slack (MET) :             94.105ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.250ns (23.303%)  route 4.114ns (76.697%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.469ns = ( 96.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.932ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    -3.932    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518    -3.414 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.345    -2.069    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.152    -1.917 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.731    -1.186    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.332    -0.854 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.671    -0.183    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124    -0.059 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.622     0.563    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.124     0.687 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.745     1.432    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X36Y23         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430    96.531    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism             -0.569    95.962    
                         clock uncertainty           -0.220    95.742    
    SLICE_X36Y23         FDRE (Setup_fdre_C_CE)      -0.205    95.537    uart_inst/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         95.537    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                 94.105    

Slack (MET) :             94.112ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 0.952ns (16.776%)  route 4.723ns (83.224%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.471ns = ( 96.529 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.929ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.547    -3.929    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -3.473 r  uart_inst/inst/upg_inst/msg_indx_reg[0]/Q
                         net (fo=32, routed)          1.874    -1.599    uart_inst/inst/upg_inst/msg_indx_reg__0[0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124    -1.475 f  uart_inst/inst/upg_inst/s_axi_wdata[5]_i_5/O
                         net (fo=1, routed)           1.277    -0.197    uart_inst/inst/upg_inst/s_axi_wdata[5]_i_5_n_0
    SLICE_X37Y25         LUT4 (Prop_lut4_I2_O)        0.124    -0.073 r  uart_inst/inst/upg_inst/s_axi_wdata[5]_i_4/O
                         net (fo=2, routed)           0.915     0.842    uart_inst/inst/upg_inst/s_axi_wdata[5]_i_4_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124     0.966 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.656     1.622    uart_inst/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I3_O)        0.124     1.746 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     1.746    uart_inst/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X37Y25         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.428    96.529    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.482    96.047    
                         clock uncertainty           -0.220    95.827    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.031    95.858    uart_inst/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         95.858    
                         arrival time                          -1.746    
  -------------------------------------------------------------------
                         slack                                 94.112    

Slack (MET) :             94.275ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.250ns (24.073%)  route 3.943ns (75.927%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.471ns = ( 96.529 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.932ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    -3.932    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518    -3.414 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.345    -2.069    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.152    -1.917 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.731    -1.186    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.332    -0.854 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.671    -0.183    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124    -0.059 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.622     0.563    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.124     0.687 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.574     1.261    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X37Y25         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.428    96.529    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.569    95.960    
                         clock uncertainty           -0.220    95.740    
    SLICE_X37Y25         FDRE (Setup_fdre_C_CE)      -0.205    95.535    uart_inst/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         95.535    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                 94.275    

Slack (MET) :             94.294ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.250ns (24.156%)  route 3.925ns (75.844%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.469ns = ( 96.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.932ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    -3.932    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518    -3.414 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.345    -2.069    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.152    -1.917 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.731    -1.186    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.332    -0.854 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.671    -0.183    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124    -0.059 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.622     0.563    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.124     0.687 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.556     1.243    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X37Y23         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430    96.531    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.569    95.962    
                         clock uncertainty           -0.220    95.742    
    SLICE_X37Y23         FDRE (Setup_fdre_C_CE)      -0.205    95.537    uart_inst/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         95.537    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                 94.294    

Slack (MET) :             94.460ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.250ns (24.785%)  route 3.793ns (75.215%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.471ns = ( 96.529 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.932ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    -3.932    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518    -3.414 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.345    -2.069    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.152    -1.917 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.731    -1.186    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.332    -0.854 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.671    -0.183    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124    -0.059 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.334     0.275    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.399 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.713     1.111    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y24         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.428    96.529    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.569    95.960    
                         clock uncertainty           -0.220    95.740    
    SLICE_X38Y24         FDCE (Setup_fdce_C_CE)      -0.169    95.571    uart_inst/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.571    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 94.460    

Slack (MET) :             94.460ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.250ns (24.785%)  route 3.793ns (75.215%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.471ns = ( 96.529 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.932ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    -3.932    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518    -3.414 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.345    -2.069    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.152    -1.917 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.731    -1.186    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.332    -0.854 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.671    -0.183    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124    -0.059 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.334     0.275    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.399 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.713     1.111    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y24         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.428    96.529    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.569    95.960    
                         clock uncertainty           -0.220    95.740    
    SLICE_X38Y24         FDCE (Setup_fdce_C_CE)      -0.169    95.571    uart_inst/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.571    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 94.460    

Slack (MET) :             94.494ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.250ns (24.696%)  route 3.812ns (75.304%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 96.530 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.932ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    -3.932    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518    -3.414 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.345    -2.069    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.152    -1.917 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.731    -1.186    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.332    -0.854 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.671    -0.183    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124    -0.059 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.334     0.275    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.399 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.731     1.130    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X35Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.429    96.530    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.482    96.048    
                         clock uncertainty           -0.220    95.828    
    SLICE_X35Y26         FDCE (Setup_fdce_C_CE)      -0.205    95.623    uart_inst/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         95.623    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                 94.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.964%)  route 0.141ns (50.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.801    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X28Y19         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.660 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.141    -0.519    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y20         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.761    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y20         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.008    -0.769    
    SLICE_X30Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.586    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.639%)  route 0.127ns (47.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.801    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X28Y19         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.660 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.127    -0.533    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X30Y20         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.761    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y20         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.008    -0.769    
    SLICE_X30Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.654    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y20         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.605    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X33Y20         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.761    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y20         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.041    -0.802    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.075    -0.727    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.229%)  route 0.140ns (49.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.801    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X28Y19         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.660 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.140    -0.520    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X30Y20         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.761    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y20         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.008    -0.769    
    SLICE_X30Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.652    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.143%)  route 0.140ns (49.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.801    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X28Y19         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.660 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.140    -0.520    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X30Y20         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.761    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y20         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.008    -0.769    
    SLICE_X30Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.660    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.737%)  route 0.142ns (50.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X28Y20         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.142    -0.518    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X30Y20         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.761    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y20         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.008    -0.769    
    SLICE_X30Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.660    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.683%)  route 0.143ns (50.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X28Y20         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.143    -0.518    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X30Y20         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.761    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y20         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.008    -0.769    
    SLICE_X30Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.661    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.800    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X28Y18         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.659 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/Q
                         net (fo=2, routed)           0.066    -0.593    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3
    SLICE_X29Y18         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.758    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y18         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/C
                         clock pessimism             -0.029    -0.787    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.046    -0.741    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.083%)  route 0.141ns (49.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X28Y20         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.141    -0.520    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X30Y20         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.761    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y20         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.008    -0.769    
    SLICE_X30Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.675    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.482%)  route 0.372ns (72.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.372    -0.293    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[4]
    SLICE_X34Y22         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818    -0.764    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y22         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.221    -0.543    
    SLICE_X34Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.449    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpuclk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X34Y26    uart_inst/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X34Y27    uart_inst/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X34Y26    uart_inst/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X33Y25    uart_inst/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X33Y25    uart_inst/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X33Y24    uart_inst/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X32Y21    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X33Y22    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y18    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y18    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y18    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y18    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   cpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack       95.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.945ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 2.137ns (52.296%)  route 1.949ns (47.704%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 103.032 - 100.000 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.815     3.294    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.419     3.713 r  debounce/ck_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.973     4.685    debounce/ck_div/counter[1]
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.516 r  debounce/ck_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.516    debounce/ck_div/counter0_carry_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  debounce/ck_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.630    debounce/ck_div/counter0_carry__0_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.744 r  debounce/ck_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.744    debounce/ck_div/counter0_carry__1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.078 r  debounce/ck_div/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.977     7.055    debounce/ck_div/data0[14]
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.325     7.380 r  debounce/ck_div/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     7.380    debounce/ck_div/counter_0[14]
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.625   103.032    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[14]/C
                         clock pessimism              0.210   103.242    
                         clock uncertainty           -0.035   103.207    
    SLICE_X30Y28         FDCE (Setup_fdce_C_D)        0.118   103.325    debounce/ck_div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        103.325    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                 95.945    

Slack (MET) :             96.030ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 2.047ns (51.160%)  route 1.954ns (48.840%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 103.032 - 100.000 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.815     3.294    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.419     3.713 r  debounce/ck_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.973     4.685    debounce/ck_div/counter[1]
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.516 r  debounce/ck_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.516    debounce/ck_div/counter0_carry_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  debounce/ck_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.630    debounce/ck_div/counter0_carry__0_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.744 r  debounce/ck_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.744    debounce/ck_div/counter0_carry__1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.983 r  debounce/ck_div/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.982     6.965    debounce/ck_div/data0[15]
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.330     7.295 r  debounce/ck_div/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     7.295    debounce/ck_div/counter_0[15]
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.625   103.032    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[15]/C
                         clock pessimism              0.210   103.242    
                         clock uncertainty           -0.035   103.207    
    SLICE_X30Y28         FDCE (Setup_fdce_C_D)        0.118   103.325    debounce/ck_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                        103.325    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                 96.030    

Slack (MET) :             96.127ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 1.014ns (26.826%)  route 2.766ns (73.174%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns = ( 102.996 - 100.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.863     3.341    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.518     3.859 f  debounce/ck_div/counter_reg[10]/Q
                         net (fo=2, routed)           0.839     4.698    debounce/ck_div/counter[10]
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.822 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.282     5.104    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.228 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.627     5.855    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.979 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          1.018     6.997    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.121 r  debounce/ck_div/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     7.121    debounce/ck_div/counter_0[5]
    SLICE_X30Y27         FDCE                                         r  debounce/ck_div/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.589   102.996    debounce/ck_div/fpga_clk
    SLICE_X30Y27         FDCE                                         r  debounce/ck_div/counter_reg[5]/C
                         clock pessimism              0.210   103.206    
                         clock uncertainty           -0.035   103.171    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)        0.077   103.248    debounce/ck_div/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        103.248    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                 96.127    

Slack (MET) :             96.139ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.014ns (26.883%)  route 2.758ns (73.117%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns = ( 102.996 - 100.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.863     3.341    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.518     3.859 f  debounce/ck_div/counter_reg[10]/Q
                         net (fo=2, routed)           0.839     4.698    debounce/ck_div/counter[10]
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.822 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.282     5.104    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.228 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.627     5.855    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.979 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          1.010     6.989    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.113 r  debounce/ck_div/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.113    debounce/ck_div/counter_0[6]
    SLICE_X30Y27         FDCE                                         r  debounce/ck_div/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.589   102.996    debounce/ck_div/fpga_clk
    SLICE_X30Y27         FDCE                                         r  debounce/ck_div/counter_reg[6]/C
                         clock pessimism              0.210   103.206    
                         clock uncertainty           -0.035   103.171    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)        0.081   103.252    debounce/ck_div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        103.252    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 96.139    

Slack (MET) :             96.146ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 1.036ns (27.249%)  route 2.766ns (72.751%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns = ( 102.996 - 100.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.863     3.341    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.518     3.859 f  debounce/ck_div/counter_reg[10]/Q
                         net (fo=2, routed)           0.839     4.698    debounce/ck_div/counter[10]
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.822 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.282     5.104    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.228 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.627     5.855    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.979 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          1.018     6.997    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.146     7.143 r  debounce/ck_div/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     7.143    debounce/ck_div/counter_0[8]
    SLICE_X30Y27         FDCE                                         r  debounce/ck_div/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.589   102.996    debounce/ck_div/fpga_clk
    SLICE_X30Y27         FDCE                                         r  debounce/ck_div/counter_reg[8]/C
                         clock pessimism              0.210   103.206    
                         clock uncertainty           -0.035   103.171    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)        0.118   103.289    debounce/ck_div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        103.289    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                 96.146    

Slack (MET) :             96.148ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 1.042ns (27.422%)  route 2.758ns (72.578%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns = ( 102.996 - 100.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.863     3.341    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.518     3.859 f  debounce/ck_div/counter_reg[10]/Q
                         net (fo=2, routed)           0.839     4.698    debounce/ck_div/counter[10]
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.822 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.282     5.104    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.228 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.627     5.855    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.979 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          1.010     6.989    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.152     7.141 r  debounce/ck_div/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     7.141    debounce/ck_div/counter_0[9]
    SLICE_X30Y27         FDCE                                         r  debounce/ck_div/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.589   102.996    debounce/ck_div/fpga_clk
    SLICE_X30Y27         FDCE                                         r  debounce/ck_div/counter_reg[9]/C
                         clock pessimism              0.210   103.206    
                         clock uncertainty           -0.035   103.171    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)        0.118   103.289    debounce/ck_div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                        103.289    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                 96.148    

Slack (MET) :             96.191ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 2.001ns (52.678%)  route 1.798ns (47.322%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 103.032 - 100.000 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.815     3.294    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.419     3.713 r  debounce/ck_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.973     4.685    debounce/ck_div/counter[1]
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.516 r  debounce/ck_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.516    debounce/ck_div/counter0_carry_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  debounce/ck_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.630    debounce/ck_div/counter0_carry__0_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.964 r  debounce/ck_div/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.825     6.789    debounce/ck_div/data0[10]
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.303     7.092 r  debounce/ck_div/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     7.092    debounce/ck_div/counter_0[10]
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.625   103.032    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[10]/C
                         clock pessimism              0.210   103.242    
                         clock uncertainty           -0.035   103.207    
    SLICE_X30Y28         FDCE (Setup_fdce_C_D)        0.077   103.284    debounce/ck_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        103.284    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                 96.191    

Slack (MET) :             96.223ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 2.126ns (55.829%)  route 1.682ns (44.171%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 103.032 - 100.000 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.815     3.294    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.419     3.713 r  debounce/ck_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.973     4.685    debounce/ck_div/counter[1]
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.516 r  debounce/ck_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.516    debounce/ck_div/counter0_carry_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  debounce/ck_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.630    debounce/ck_div/counter0_carry__0_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.744 r  debounce/ck_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.744    debounce/ck_div/counter0_carry__1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.057 r  debounce/ck_div/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.709     6.767    debounce/ck_div/data0[16]
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.335     7.102 r  debounce/ck_div/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     7.102    debounce/ck_div/counter_0[16]
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.625   103.032    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[16]/C
                         clock pessimism              0.210   103.242    
                         clock uncertainty           -0.035   103.207    
    SLICE_X30Y28         FDCE (Setup_fdce_C_D)        0.118   103.325    debounce/ck_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                        103.325    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                 96.223    

Slack (MET) :             96.307ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 1.983ns (53.808%)  route 1.702ns (46.192%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 103.032 - 100.000 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.815     3.294    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.419     3.713 r  debounce/ck_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.973     4.685    debounce/ck_div/counter[1]
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.516 r  debounce/ck_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.516    debounce/ck_div/counter0_carry_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  debounce/ck_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.630    debounce/ck_div/counter0_carry__0_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.943 r  debounce/ck_div/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.730     6.673    debounce/ck_div/data0[12]
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.979 r  debounce/ck_div/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     6.979    debounce/ck_div/counter_0[12]
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.625   103.032    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[12]/C
                         clock pessimism              0.210   103.242    
                         clock uncertainty           -0.035   103.207    
    SLICE_X30Y28         FDCE (Setup_fdce_C_D)        0.079   103.286    debounce/ck_div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        103.286    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                 96.307    

Slack (MET) :             96.310ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 2.138ns (57.451%)  route 1.583ns (42.549%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 103.032 - 100.000 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.815     3.294    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.419     3.713 r  debounce/ck_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.973     4.685    debounce/ck_div/counter[1]
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.516 r  debounce/ck_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.516    debounce/ck_div/counter0_carry_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  debounce/ck_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.630    debounce/ck_div/counter0_carry__0_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.744 r  debounce/ck_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.744    debounce/ck_div/counter0_carry__1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  debounce/ck_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.858    debounce/ck_div/counter0_carry__2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.080 r  debounce/ck_div/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.611     6.691    debounce/ck_div/data0[17]
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.324     7.015 r  debounce/ck_div/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     7.015    debounce/ck_div/counter_0[17]
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.625   103.032    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[17]/C
                         clock pessimism              0.210   103.242    
                         clock uncertainty           -0.035   103.207    
    SLICE_X30Y28         FDCE (Setup_fdce_C_D)        0.118   103.325    debounce/ck_div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                        103.325    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                 96.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.730%)  route 0.196ns (51.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.879     1.125    debounce/ck_div/fpga_clk
    SLICE_X32Y28         FDCE                                         r  debounce/ck_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDCE (Prop_fdce_C_Q)         0.141     1.266 f  debounce/ck_div/counter_reg[0]/Q
                         net (fo=3, routed)           0.196     1.461    debounce/ck_div/counter[0]
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.506 r  debounce/ck_div/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.506    debounce/ck_div/counter_0[0]
    SLICE_X32Y28         FDCE                                         r  debounce/ck_div/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.991     1.425    debounce/ck_div/fpga_clk
    SLICE_X32Y28         FDCE                                         r  debounce/ck_div/counter_reg[0]/C
                         clock pessimism             -0.300     1.125    
    SLICE_X32Y28         FDCE (Hold_fdce_C_D)         0.091     1.216    debounce/ck_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 debounce/ck_div/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.874     1.121    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141     1.262 r  debounce/ck_div/clk_out_reg/Q
                         net (fo=3, routed)           0.197     1.459    debounce/ck_div/q_reg
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.504 r  debounce/ck_div/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.504    debounce/ck_div/clk_out_i_1_n_0
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.986     1.420    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/clk_out_reg/C
                         clock pessimism             -0.300     1.121    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.091     1.212    debounce/ck_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            upg_rst_reg/D
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk fall@50.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.527ns  (logic 0.191ns (36.258%)  route 0.336ns (63.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 51.521 - 50.000 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.336    51.687    upg_rst
    SLICE_X47Y26         LUT3 (Prop_lut3_I1_O)        0.045    51.732 r  upg_rst_i_1/O
                         net (fo=1, routed)           0.000    51.732    upg_rst_i_1_n_0
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434    50.434 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.087    51.521    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
                         clock pessimism             -0.316    51.205    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.099    51.304    upg_rst_reg
  -------------------------------------------------------------------
                         required time                        -51.304    
                         arrival time                          51.732    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.277ns (51.264%)  route 0.263ns (48.736%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.874     1.121    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.128     1.249 f  debounce/ck_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.367    debounce/ck_div/counter[3]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.098     1.465 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.144     1.610    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.051     1.661 r  debounce/ck_div/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.661    debounce/ck_div/counter_0[7]
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.986     1.420    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[7]/C
                         clock pessimism             -0.300     1.121    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.107     1.228    debounce/ck_div/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.271ns (50.716%)  route 0.263ns (49.284%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.874     1.121    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.128     1.249 f  debounce/ck_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.367    debounce/ck_div/counter[3]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.098     1.465 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.144     1.610    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.655 r  debounce/ck_div/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.655    debounce/ck_div/counter_0[4]
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.986     1.420    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[4]/C
                         clock pessimism             -0.300     1.121    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.092     1.213    debounce/ck_div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.269ns (40.226%)  route 0.400ns (59.774%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.874     1.121    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.128     1.249 f  debounce/ck_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.367    debounce/ck_div/counter[3]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.098     1.465 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.281     1.746    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.043     1.789 r  debounce/ck_div/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.789    debounce/ck_div/counter_0[14]
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.015     1.449    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[14]/C
                         clock pessimism             -0.258     1.191    
    SLICE_X30Y28         FDCE (Hold_fdce_C_D)         0.131     1.322    debounce/ck_div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.269ns (40.226%)  route 0.400ns (59.774%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.874     1.121    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.128     1.249 f  debounce/ck_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.367    debounce/ck_div/counter[3]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.098     1.465 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.281     1.746    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.043     1.789 r  debounce/ck_div/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.789    debounce/ck_div/counter_0[15]
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.015     1.449    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[15]/C
                         clock pessimism             -0.258     1.191    
    SLICE_X30Y28         FDCE (Hold_fdce_C_D)         0.131     1.322    debounce/ck_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.271ns (40.404%)  route 0.400ns (59.596%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.874     1.121    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.128     1.249 f  debounce/ck_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.367    debounce/ck_div/counter[3]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.098     1.465 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.281     1.746    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.791 r  debounce/ck_div/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.791    debounce/ck_div/counter_0[11]
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.015     1.449    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[11]/C
                         clock pessimism             -0.258     1.191    
    SLICE_X30Y28         FDCE (Hold_fdce_C_D)         0.121     1.312    debounce/ck_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.271ns (40.404%)  route 0.400ns (59.596%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.874     1.121    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.128     1.249 f  debounce/ck_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.367    debounce/ck_div/counter[3]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.098     1.465 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.281     1.746    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.791 r  debounce/ck_div/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.791    debounce/ck_div/counter_0[10]
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.015     1.449    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[10]/C
                         clock pessimism             -0.258     1.191    
    SLICE_X30Y28         FDCE (Hold_fdce_C_D)         0.120     1.311    debounce/ck_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.271ns (38.662%)  route 0.430ns (61.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.874     1.121    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.128     1.249 f  debounce/ck_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.367    debounce/ck_div/counter[3]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.098     1.465 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.311     1.777    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  debounce/ck_div/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.822    debounce/ck_div/counter_0[16]
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.015     1.449    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[16]/C
                         clock pessimism             -0.258     1.191    
    SLICE_X30Y28         FDCE (Hold_fdce_C_D)         0.131     1.322    debounce/ck_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.500    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X32Y27  debounce/ck_div/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X32Y28  debounce/ck_div/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y28  debounce/ck_div/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y28  debounce/ck_div/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y28  debounce/ck_div/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y28  debounce/ck_div/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y28  debounce/ck_div/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y28  debounce/ck_div/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y28  debounce/ck_div/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y28  debounce/ck_div/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y27  debounce/ck_div/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y28  debounce/ck_div/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y28  debounce/ck_div/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y28  debounce/ck_div/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y28  debounce/ck_div/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y28  debounce/ck_div/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y28  debounce/ck_div/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y28  debounce/ck_div/counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y28  debounce/ck_div/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y27  debounce/ck_div/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y27  debounce/ck_div/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y27  debounce/ck_div/counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y27  debounce/ck_div/counter_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y27  debounce/ck_div/counter_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y27  debounce/ck_div/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y28  debounce/ck_div/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y28  debounce/ck_div/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y28  debounce/ck_div/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y28  debounce/ck_div/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y28  debounce/ck_div/counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       24.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.900ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        8.736ns  (logic 0.766ns (8.769%)  route 7.970ns (91.231%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 131.278 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.932ns = ( 96.068 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    96.068    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518    96.586 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.772   100.358    dataMem/upg_done_o
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.124   100.482 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          2.489   102.971    programrom/upg_rst_reg
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124   103.095 r  programrom/ram_i_17/O
                         net (fo=4, routed)           1.709   104.804    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842   130.276    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121   130.397 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.881   131.278    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   130.618    
                         clock uncertainty           -0.340   130.278    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574   129.704    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        129.704    
                         arrival time                        -104.804    
  -------------------------------------------------------------------
                         slack                                 24.900    

Slack (MET) :             24.995ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        8.846ns  (logic 0.766ns (8.659%)  route 8.080ns (91.341%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.851ns = ( 131.483 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.932ns = ( 96.068 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    96.068    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518    96.586 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.772   100.358    dataMem/upg_done_o
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.124   100.482 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          2.489   102.971    programrom/upg_rst_reg
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124   103.095 r  programrom/ram_i_17/O
                         net (fo=4, routed)           1.819   104.914    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842   130.276    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121   130.397 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.086   131.483    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   130.823    
                         clock uncertainty           -0.340   130.483    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574   129.909    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        129.909    
                         arrival time                        -104.914    
  -------------------------------------------------------------------
                         slack                                 24.995    

Slack (MET) :             25.068ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        9.449ns  (logic 0.766ns (8.107%)  route 8.683ns (91.893%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 132.159 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.932ns = ( 96.068 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    96.068    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518    96.586 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.772   100.358    dataMem/upg_done_o
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.124   100.482 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          1.533   102.016    programrom/upg_rst_reg
    SLICE_X48Y29         LUT6 (Prop_lut6_I1_O)        0.124   102.140 r  programrom/ram_i_26/O
                         net (fo=4, routed)           3.377   105.517    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842   130.276    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121   130.397 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.762   132.159    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.499    
                         clock uncertainty           -0.340   131.159    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574   130.585    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.585    
                         arrival time                        -105.517    
  -------------------------------------------------------------------
                         slack                                 25.068    

Slack (MET) :             25.097ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        9.420ns  (logic 0.766ns (8.132%)  route 8.654ns (91.868%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 132.159 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.932ns = ( 96.068 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    96.068    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518    96.586 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.772   100.358    dataMem/upg_done_o
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.124   100.482 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          1.768   102.250    programrom/upg_rst_reg
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124   102.374 r  programrom/ram_i_30/O
                         net (fo=4, routed)           3.114   105.488    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842   130.276    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121   130.397 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.762   132.159    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.499    
                         clock uncertainty           -0.340   131.159    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.574   130.585    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.585    
                         arrival time                        -105.488    
  -------------------------------------------------------------------
                         slack                                 25.097    

Slack (MET) :             25.104ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        8.919ns  (logic 0.766ns (8.589%)  route 8.153ns (91.411%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 131.665 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.932ns = ( 96.068 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    96.068    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518    96.586 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.772   100.358    dataMem/upg_done_o
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.124   100.482 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          2.489   102.971    programrom/upg_rst_reg
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124   103.095 r  programrom/ram_i_17/O
                         net (fo=4, routed)           1.892   104.987    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842   130.276    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121   130.397 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.268   131.665    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.005    
                         clock uncertainty           -0.340   130.665    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574   130.091    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.091    
                         arrival time                        -104.987    
  -------------------------------------------------------------------
                         slack                                 25.104    

Slack (MET) :             25.198ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        8.683ns  (logic 0.766ns (8.822%)  route 7.917ns (91.178%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 131.523 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.932ns = ( 96.068 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    96.068    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518    96.586 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.772   100.358    dataMem/upg_done_o
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.124   100.482 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          2.489   102.971    programrom/upg_rst_reg
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124   103.095 r  programrom/ram_i_17/O
                         net (fo=4, routed)           1.656   104.751    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842   130.276    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121   130.397 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.126   131.523    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   130.863    
                         clock uncertainty           -0.340   130.523    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574   129.949    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        129.949    
                         arrival time                        -104.751    
  -------------------------------------------------------------------
                         slack                                 25.198    

Slack (MET) :             25.230ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        9.109ns  (logic 0.766ns (8.409%)  route 8.343ns (91.591%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 131.981 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.932ns = ( 96.068 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    96.068    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518    96.586 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.772   100.358    dataMem/upg_done_o
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.124   100.482 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          1.865   102.348    programrom/upg_rst_reg
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.124   102.472 r  programrom/ram_i_27/O
                         net (fo=4, routed)           2.706   105.177    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842   130.276    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121   130.397 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.584   131.981    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.321    
                         clock uncertainty           -0.340   130.981    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.574   130.407    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.407    
                         arrival time                        -105.177    
  -------------------------------------------------------------------
                         slack                                 25.230    

Slack (MET) :             25.238ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        9.101ns  (logic 0.766ns (8.416%)  route 8.335ns (91.584%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 131.981 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.932ns = ( 96.068 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    96.068    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518    96.586 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.772   100.358    dataMem/upg_done_o
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.124   100.482 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          1.533   102.016    programrom/upg_rst_reg
    SLICE_X48Y29         LUT6 (Prop_lut6_I1_O)        0.124   102.140 r  programrom/ram_i_26/O
                         net (fo=4, routed)           3.030   105.169    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842   130.276    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121   130.397 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.584   131.981    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.321    
                         clock uncertainty           -0.340   130.981    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574   130.407    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.407    
                         arrival time                        -105.169    
  -------------------------------------------------------------------
                         slack                                 25.238    

Slack (MET) :             25.257ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        9.082ns  (logic 0.766ns (8.434%)  route 8.316ns (91.566%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 131.981 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.932ns = ( 96.068 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    96.068    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518    96.586 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.772   100.358    dataMem/upg_done_o
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.124   100.482 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          1.721   102.203    programrom/upg_rst_reg
    SLICE_X48Y29         LUT6 (Prop_lut6_I1_O)        0.124   102.327 r  programrom/ram_i_28/O
                         net (fo=4, routed)           2.823   105.150    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842   130.276    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121   130.397 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.584   131.981    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.321    
                         clock uncertainty           -0.340   130.981    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.574   130.407    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.407    
                         arrival time                        -105.150    
  -------------------------------------------------------------------
                         slack                                 25.257    

Slack (MET) :             25.298ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        9.041ns  (logic 0.766ns (8.473%)  route 8.275ns (91.527%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 131.981 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.932ns = ( 96.068 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.544    96.068    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518    96.586 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          3.772   100.358    dataMem/upg_done_o
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.124   100.482 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          1.590   102.073    programrom/upg_rst_reg
    SLICE_X46Y30         LUT6 (Prop_lut6_I1_O)        0.124   102.197 r  programrom/ram_i_34/O
                         net (fo=4, routed)           2.912   105.109    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842   130.276    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121   130.397 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.584   131.981    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.321    
                         clock uncertainty           -0.340   130.981    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.574   130.407    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.407    
                         arrival time                        -105.109    
  -------------------------------------------------------------------
                         slack                                 25.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.209ns (10.057%)  route 1.869ns (89.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.135ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549    -0.807    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.643 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.821     0.178    programrom/upg_done_o
    SLICE_X47Y20         LUT4 (Prop_lut4_I1_O)        0.045     0.223 r  programrom/ram_i_13/O
                         net (fo=15, routed)          1.049     1.271    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y10         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028    -0.553    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052    -0.501 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.637     0.135    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275     0.410    
                         clock uncertainty            0.340     0.750    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.261     1.011    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.209ns (10.523%)  route 1.777ns (89.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.147ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549    -0.807    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.643 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.804     0.161    programrom/upg_done_o
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     0.206 r  programrom/ram_i_4/O
                         net (fo=8, routed)           0.974     1.179    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X48Y36         FDRE                                         r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028    -0.553    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052    -0.501 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.648     0.147    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y36         FDRE                                         r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.275     0.421    
                         clock uncertainty            0.340     0.761    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.148     0.909    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.209ns (9.124%)  route 2.082ns (90.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549    -0.807    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.643 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.804     0.161    programrom/upg_done_o
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     0.206 r  programrom/ram_i_4/O
                         net (fo=8, routed)           1.278     1.484    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028    -0.553    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052    -0.501 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.820     0.319    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.594    
                         clock uncertainty            0.340     0.933    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.261     1.194    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.209ns (9.041%)  route 2.103ns (90.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.303ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549    -0.807    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.643 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.821     0.178    programrom/upg_done_o
    SLICE_X47Y20         LUT4 (Prop_lut4_I1_O)        0.045     0.223 r  programrom/ram_i_13/O
                         net (fo=15, routed)          1.282     1.505    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028    -0.553    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052    -0.501 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.804     0.303    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.578    
                         clock uncertainty            0.340     0.917    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.261     1.178    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.209ns (9.730%)  route 1.939ns (90.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.135ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549    -0.807    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.643 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.804     0.161    programrom/upg_done_o
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     0.206 r  programrom/ram_i_4/O
                         net (fo=8, routed)           1.136     1.341    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB18_X2Y10         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028    -0.553    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052    -0.501 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.637     0.135    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275     0.410    
                         clock uncertainty            0.340     0.750    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.261     1.011    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.209ns (9.567%)  route 1.976ns (90.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.167ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549    -0.807    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.643 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.804     0.161    programrom/upg_done_o
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     0.206 r  programrom/ram_i_4/O
                         net (fo=8, routed)           1.172     1.378    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028    -0.553    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052    -0.501 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.668     0.167    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.442    
                         clock uncertainty            0.340     0.782    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.261     1.043    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.209ns (8.855%)  route 2.151ns (91.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.342ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549    -0.807    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.643 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.861     0.219    programrom/upg_done_o
    SLICE_X43Y19         LUT4 (Prop_lut4_I1_O)        0.045     0.264 r  programrom/ram_i_16/O
                         net (fo=15, routed)          1.290     1.553    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028    -0.553    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052    -0.501 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.843     0.342    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.617    
                         clock uncertainty            0.340     0.957    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.261     1.218    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.209ns (8.678%)  route 2.199ns (91.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.383ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549    -0.807    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.643 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.821     0.178    programrom/upg_done_o
    SLICE_X47Y20         LUT4 (Prop_lut4_I1_O)        0.045     0.223 r  programrom/ram_i_13/O
                         net (fo=15, routed)          1.379     1.602    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028    -0.553    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052    -0.501 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.884     0.383    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.658    
                         clock uncertainty            0.340     0.998    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.261     1.259    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.209ns (8.819%)  route 2.161ns (91.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.342ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549    -0.807    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.643 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.821     0.178    programrom/upg_done_o
    SLICE_X47Y20         LUT4 (Prop_lut4_I1_O)        0.045     0.223 r  programrom/ram_i_13/O
                         net (fo=15, routed)          1.340     1.563    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028    -0.553    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052    -0.501 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.843     0.342    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.617    
                         clock uncertainty            0.340     0.957    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.261     1.218    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.209ns (8.312%)  route 2.305ns (91.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.481ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549    -0.807    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.643 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.821     0.178    programrom/upg_done_o
    SLICE_X47Y20         LUT4 (Prop_lut4_I1_O)        0.045     0.223 r  programrom/ram_i_13/O
                         net (fo=15, routed)          1.485     1.708    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028    -0.553    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052    -0.501 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.982     0.481    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.756    
                         clock uncertainty            0.340     1.096    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.261     1.357    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        4.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       18.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.583ns  (logic 0.707ns (12.663%)  route 4.876ns (87.337%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -5.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 64.611 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.679    54.646    dataMem/upg_rst
    SLICE_X44Y28         LUT2 (Prop_lut2_I1_O)        0.124    54.770 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          2.489    57.258    programrom/upg_rst_reg
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124    57.382 r  programrom/ram_i_17/O
                         net (fo=4, routed)           1.709    59.091    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842    63.609    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121    63.730 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.881    64.611    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    64.611    
                         clock uncertainty           -0.517    64.094    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574    63.520    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         63.520    
                         arrival time                         -59.091    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        6.365ns  (logic 0.583ns (9.159%)  route 5.782ns (90.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 65.314 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.970    54.937    programrom/upg_rst
    SLICE_X42Y20         LUT4 (Prop_lut4_I2_O)        0.124    55.061 r  programrom/ram_i_5/O
                         net (fo=15, routed)          4.812    59.874    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842    63.609    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121    63.730 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.584    65.314    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.314    
                         clock uncertainty           -0.517    64.797    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.403    64.394    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.394    
                         arrival time                         -59.874    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.694ns  (logic 0.707ns (12.417%)  route 4.987ns (87.583%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -5.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.851ns = ( 64.816 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.679    54.646    dataMem/upg_rst
    SLICE_X44Y28         LUT2 (Prop_lut2_I1_O)        0.124    54.770 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          2.489    57.258    programrom/upg_rst_reg
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124    57.382 r  programrom/ram_i_17/O
                         net (fo=4, routed)           1.819    59.202    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842    63.609    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121    63.730 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.086    64.816    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    64.816    
                         clock uncertainty           -0.517    64.299    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574    63.725    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         63.725    
                         arrival time                         -59.202    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        6.296ns  (logic 0.707ns (11.229%)  route 5.589ns (88.771%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 65.492 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.679    54.646    dataMem/upg_rst
    SLICE_X44Y28         LUT2 (Prop_lut2_I1_O)        0.124    54.770 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          1.533    56.303    programrom/upg_rst_reg
    SLICE_X48Y29         LUT6 (Prop_lut6_I1_O)        0.124    56.427 r  programrom/ram_i_26/O
                         net (fo=4, routed)           3.377    59.805    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842    63.609    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121    63.730 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.762    65.492    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.492    
                         clock uncertainty           -0.517    64.975    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574    64.401    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.401    
                         arrival time                         -59.805    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        6.267ns  (logic 0.707ns (11.281%)  route 5.560ns (88.719%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 65.492 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.679    54.646    dataMem/upg_rst
    SLICE_X44Y28         LUT2 (Prop_lut2_I1_O)        0.124    54.770 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          1.768    56.538    programrom/upg_rst_reg
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    56.662 r  programrom/ram_i_30/O
                         net (fo=4, routed)           3.114    59.775    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842    63.609    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121    63.730 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.762    65.492    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.492    
                         clock uncertainty           -0.517    64.975    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.574    64.401    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.401    
                         arrival time                         -59.775    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.766ns  (logic 0.707ns (12.261%)  route 5.059ns (87.739%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -5.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 64.998 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.679    54.646    dataMem/upg_rst
    SLICE_X44Y28         LUT2 (Prop_lut2_I1_O)        0.124    54.770 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          2.489    57.258    programrom/upg_rst_reg
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124    57.382 r  programrom/ram_i_17/O
                         net (fo=4, routed)           1.892    59.275    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842    63.609    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121    63.730 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.268    64.998    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    64.998    
                         clock uncertainty           -0.517    64.481    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574    63.907    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         63.907    
                         arrival time                         -59.275    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.530ns  (logic 0.707ns (12.784%)  route 4.823ns (87.216%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -5.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 64.856 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.679    54.646    dataMem/upg_rst
    SLICE_X44Y28         LUT2 (Prop_lut2_I1_O)        0.124    54.770 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          2.489    57.258    programrom/upg_rst_reg
    SLICE_X54Y28         LUT6 (Prop_lut6_I1_O)        0.124    57.382 r  programrom/ram_i_17/O
                         net (fo=4, routed)           1.656    59.039    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842    63.609    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121    63.730 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.126    64.856    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    64.856    
                         clock uncertainty           -0.517    64.339    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574    63.765    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         63.765    
                         arrival time                         -59.039    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.957ns  (logic 0.707ns (11.869%)  route 5.250ns (88.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 65.314 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.679    54.646    dataMem/upg_rst
    SLICE_X44Y28         LUT2 (Prop_lut2_I1_O)        0.124    54.770 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          1.865    56.635    programrom/upg_rst_reg
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.124    56.759 r  programrom/ram_i_27/O
                         net (fo=4, routed)           2.706    59.465    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842    63.609    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121    63.730 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.584    65.314    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.314    
                         clock uncertainty           -0.517    64.797    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.574    64.223    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.223    
                         arrival time                         -59.465    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.949ns  (logic 0.707ns (11.885%)  route 5.242ns (88.115%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 65.314 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.679    54.646    dataMem/upg_rst
    SLICE_X44Y28         LUT2 (Prop_lut2_I1_O)        0.124    54.770 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          1.533    56.303    programrom/upg_rst_reg
    SLICE_X48Y29         LUT6 (Prop_lut6_I1_O)        0.124    56.427 r  programrom/ram_i_26/O
                         net (fo=4, routed)           3.030    59.457    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842    63.609    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121    63.730 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.584    65.314    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.314    
                         clock uncertainty           -0.517    64.797    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.574    64.223    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.223    
                         arrival time                         -59.457    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.929ns  (logic 0.707ns (11.924%)  route 5.222ns (88.076%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 65.314 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.679    54.646    dataMem/upg_rst
    SLICE_X44Y28         LUT2 (Prop_lut2_I1_O)        0.124    54.770 r  dataMem/ram_i_50/O
                         net (fo=31, routed)          1.721    56.491    programrom/upg_rst_reg
    SLICE_X48Y29         LUT6 (Prop_lut6_I1_O)        0.124    56.615 r  programrom/ram_i_28/O
                         net (fo=4, routed)           2.823    59.438    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.842    63.609    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.121    63.730 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.584    65.314    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.314    
                         clock uncertainty           -0.517    64.797    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.574    64.223    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.223    
                         arrival time                         -59.438    
  -------------------------------------------------------------------
                         slack                                  4.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.510ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.735ns  (logic 0.191ns (11.009%)  route 1.544ns (88.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 133.652 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.370   151.721    programrom/upg_rst
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.045   151.766 r  programrom/ram_i_8/O
                         net (fo=15, routed)          1.174   152.940    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028   132.780    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052   132.832 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.820   133.652    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.652    
                         clock uncertainty            0.517   134.169    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.261   134.430    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.430    
                         arrival time                         152.940    
  -------------------------------------------------------------------
                         slack                                 18.510    

Slack (MET) :             18.521ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.938ns  (logic 0.191ns (9.857%)  route 1.747ns (90.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.511ns = ( 133.844 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.370   151.721    programrom/upg_rst
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.045   151.766 r  programrom/ram_i_8/O
                         net (fo=15, routed)          1.377   153.143    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028   132.780    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052   132.832 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.012   133.844    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.844    
                         clock uncertainty            0.517   134.361    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.261   134.622    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.622    
                         arrival time                         153.143    
  -------------------------------------------------------------------
                         slack                                 18.521    

Slack (MET) :             18.584ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.832ns  (logic 0.191ns (10.428%)  route 1.641ns (89.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.342ns = ( 133.675 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.370   151.721    programrom/upg_rst
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.045   151.766 r  programrom/ram_i_8/O
                         net (fo=15, routed)          1.271   153.037    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028   132.780    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052   132.832 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.843   133.675    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.675    
                         clock uncertainty            0.517   134.192    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.261   134.453    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.453    
                         arrival time                         153.037    
  -------------------------------------------------------------------
                         slack                                 18.584    

Slack (MET) :             18.606ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.602ns  (logic 0.191ns (11.923%)  route 1.411ns (88.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.090ns = ( 133.423 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.370   151.721    programrom/upg_rst
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.045   151.766 r  programrom/ram_i_8/O
                         net (fo=15, routed)          1.041   152.807    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028   132.780    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052   132.832 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.591   133.423    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.423    
                         clock uncertainty            0.517   133.940    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.261   134.201    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.201    
                         arrival time                         152.807    
  -------------------------------------------------------------------
                         slack                                 18.606    

Slack (MET) :             18.622ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.708ns  (logic 0.191ns (11.183%)  route 1.517ns (88.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.180ns = ( 133.513 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.370   151.721    programrom/upg_rst
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.045   151.766 r  programrom/ram_i_8/O
                         net (fo=15, routed)          1.147   152.913    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028   132.780    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052   132.832 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.681   133.513    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.513    
                         clock uncertainty            0.517   134.030    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.261   134.291    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.291    
                         arrival time                         152.913    
  -------------------------------------------------------------------
                         slack                                 18.622    

Slack (MET) :             18.635ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.677ns  (logic 0.191ns (11.390%)  route 1.486ns (88.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.135ns = ( 133.469 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.478   151.829    programrom/upg_rst
    SLICE_X42Y20         LUT4 (Prop_lut4_I2_O)        0.045   151.874 r  programrom/ram_i_5/O
                         net (fo=15, routed)          1.008   152.882    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X2Y10         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028   132.780    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052   132.832 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.637   133.469    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   133.469    
                         clock uncertainty            0.517   133.986    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.261   134.247    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -134.247    
                         arrival time                         152.882    
  -------------------------------------------------------------------
                         slack                                 18.635    

Slack (MET) :             18.637ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.777ns  (logic 0.191ns (10.749%)  route 1.586ns (89.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.234ns = ( 133.567 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.370   151.721    programrom/upg_rst
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.045   151.766 r  programrom/ram_i_8/O
                         net (fo=15, routed)          1.216   152.982    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028   132.780    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052   132.832 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.735   133.567    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.567    
                         clock uncertainty            0.517   134.084    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.261   134.345    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.345    
                         arrival time                         152.982    
  -------------------------------------------------------------------
                         slack                                 18.637    

Slack (MET) :             18.656ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.904ns  (logic 0.191ns (10.033%)  route 1.713ns (89.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.342ns = ( 133.675 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.423   151.774    programrom/upg_rst
    SLICE_X43Y19         LUT4 (Prop_lut4_I2_O)        0.045   151.819 r  programrom/ram_i_16/O
                         net (fo=15, routed)          1.290   153.109    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028   132.780    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052   132.832 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.843   133.675    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.675    
                         clock uncertainty            0.517   134.192    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.261   134.453    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.453    
                         arrival time                         153.109    
  -------------------------------------------------------------------
                         slack                                 18.656    

Slack (MET) :             18.656ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.697ns  (logic 0.191ns (11.253%)  route 1.506ns (88.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.135ns = ( 133.469 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.651   152.002    programrom/upg_rst
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.045   152.047 r  programrom/ram_i_7/O
                         net (fo=15, routed)          0.855   152.902    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X2Y10         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028   132.780    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052   132.832 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.637   133.469    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   133.469    
                         clock uncertainty            0.517   133.986    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.261   134.247    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -134.247    
                         arrival time                         152.902    
  -------------------------------------------------------------------
                         slack                                 18.656    

Slack (MET) :             18.663ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        2.001ns  (logic 0.191ns (9.546%)  route 1.810ns (90.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 133.652 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.295   151.646    programrom/upg_rst
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.045   151.691 r  programrom/ram_i_46/O
                         net (fo=1, routed)           1.515   153.206    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.028   132.780    dataMem/clk_out1
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.052   132.832 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.820   133.652    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.652    
                         clock uncertainty            0.517   134.169    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.374   134.543    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.543    
                         arrival time                         153.206    
  -------------------------------------------------------------------
                         slack                                 18.663    





---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       38.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       52.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.625ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.440ns  (logic 0.583ns (16.950%)  route 2.857ns (83.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.467ns = ( 96.533 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.867    55.835    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.124    55.959 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.989    56.948    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X35Y21         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432    96.533    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X35Y21         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.000    96.533    
                         clock uncertainty           -0.531    96.002    
    SLICE_X35Y21         FDSE (Setup_fdse_C_S)       -0.429    95.573    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                         95.573    
                         arrival time                         -56.948    
  -------------------------------------------------------------------
                         slack                                 38.625    

Slack (MET) :             38.625ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.440ns  (logic 0.583ns (16.950%)  route 2.857ns (83.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.467ns = ( 96.533 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.867    55.835    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.124    55.959 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.989    56.948    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X35Y21         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432    96.533    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X35Y21         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism              0.000    96.533    
                         clock uncertainty           -0.531    96.002    
    SLICE_X35Y21         FDSE (Setup_fdse_C_S)       -0.429    95.573    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                         95.573    
                         arrival time                         -56.948    
  -------------------------------------------------------------------
                         slack                                 38.625    

Slack (MET) :             38.625ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.440ns  (logic 0.583ns (16.950%)  route 2.857ns (83.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.467ns = ( 96.533 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.867    55.835    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.124    55.959 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.989    56.948    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X35Y21         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432    96.533    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X35Y21         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism              0.000    96.533    
                         clock uncertainty           -0.531    96.002    
    SLICE_X35Y21         FDSE (Setup_fdse_C_S)       -0.429    95.573    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                         95.573    
                         arrival time                         -56.948    
  -------------------------------------------------------------------
                         slack                                 38.625    

Slack (MET) :             38.653ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.416ns  (logic 0.583ns (17.069%)  route 2.833ns (82.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.978    55.945    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    56.069 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.855    56.924    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X29Y19         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.436    96.537    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X29Y19         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism              0.000    96.537    
                         clock uncertainty           -0.531    96.006    
    SLICE_X29Y19         FDSE (Setup_fdse_C_S)       -0.429    95.577    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                         95.577    
                         arrival time                         -56.924    
  -------------------------------------------------------------------
                         slack                                 38.653    

Slack (MET) :             38.653ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.416ns  (logic 0.583ns (17.069%)  route 2.833ns (82.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.978    55.945    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    56.069 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.855    56.924    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X29Y19         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.436    96.537    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X29Y19         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism              0.000    96.537    
                         clock uncertainty           -0.531    96.006    
    SLICE_X29Y19         FDSE (Setup_fdse_C_S)       -0.429    95.577    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                         95.577    
                         arrival time                         -56.924    
  -------------------------------------------------------------------
                         slack                                 38.653    

Slack (MET) :             38.653ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.416ns  (logic 0.583ns (17.069%)  route 2.833ns (82.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.978    55.945    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    56.069 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.855    56.924    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X29Y19         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.436    96.537    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X29Y19         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism              0.000    96.537    
                         clock uncertainty           -0.531    96.006    
    SLICE_X29Y19         FDSE (Setup_fdse_C_S)       -0.429    95.577    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                         95.577    
                         arrival time                         -56.924    
  -------------------------------------------------------------------
                         slack                                 38.653    

Slack (MET) :             38.653ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.416ns  (logic 0.583ns (17.069%)  route 2.833ns (82.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.978    55.945    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    56.069 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.855    56.924    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/RX_FIFO_Reset
    SLICE_X29Y19         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.436    96.537    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X29Y19         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism              0.000    96.537    
                         clock uncertainty           -0.531    96.006    
    SLICE_X29Y19         FDRE (Setup_fdre_C_R)       -0.429    95.577    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                         95.577    
                         arrival time                         -56.924    
  -------------------------------------------------------------------
                         slack                                 38.653    

Slack (MET) :             38.801ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.268ns  (logic 0.583ns (17.839%)  route 2.685ns (82.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.978    55.945    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    56.069 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.708    56.776    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X29Y20         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.436    96.537    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X29Y20         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.000    96.537    
                         clock uncertainty           -0.531    96.006    
    SLICE_X29Y20         FDSE (Setup_fdse_C_S)       -0.429    95.577    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                         95.577    
                         arrival time                         -56.776    
  -------------------------------------------------------------------
                         slack                                 38.801    

Slack (MET) :             38.801ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.268ns  (logic 0.583ns (17.839%)  route 2.685ns (82.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.978    55.945    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    56.069 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.708    56.776    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X29Y20         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.436    96.537    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X29Y20         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                         clock pessimism              0.000    96.537    
                         clock uncertainty           -0.531    96.006    
    SLICE_X29Y20         FDSE (Setup_fdse_C_S)       -0.429    95.577    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]
  -------------------------------------------------------------------
                         required time                         95.577    
                         arrival time                         -56.776    
  -------------------------------------------------------------------
                         slack                                 38.801    

Slack (MET) :             38.888ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/uart_rdat_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.398ns  (logic 0.583ns (17.157%)  route 2.815ns (82.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 96.530 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         1.658    55.625    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X34Y26         LUT6 (Prop_lut6_I3_O)        0.124    55.749 r  uart_inst/inst/upg_inst/uart_rdat[7]_i_1/O
                         net (fo=8, routed)           1.157    56.906    uart_inst/inst/upg_inst/uart_rdat
    SLICE_X35Y23         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.429    96.530    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[3]/C
                         clock pessimism              0.000    96.530    
                         clock uncertainty           -0.531    95.999    
    SLICE_X35Y23         FDRE (Setup_fdre_C_CE)      -0.205    95.794    uart_inst/inst/upg_inst/uart_rdat_reg[3]
  -------------------------------------------------------------------
                         required time                         95.794    
                         arrival time                         -56.906    
  -------------------------------------------------------------------
                         slack                                 38.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.134ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.787ns  (logic 0.191ns (24.267%)  route 0.596ns (75.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.596    51.947    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.045    51.992 r  uart_inst/inst/upg_inst/s_axi_awaddr[3]_i_1/O
                         net (fo=1, routed)           0.000    51.992    uart_inst/inst/upg_inst/s_axi_awaddr[3]_i_1_n_0
    SLICE_X33Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    -0.765    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_awaddr_reg[3]/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.531    -0.234    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.092    -0.142    uart_inst/inst/upg_inst/s_axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          51.992    
  -------------------------------------------------------------------
                         slack                                 52.134    

Slack (MET) :             52.233ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.802ns  (logic 0.146ns (18.215%)  route 0.656ns (81.785%))
  Logic Levels:           0  
  Clock Path Skew:        -1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.656    52.007    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X34Y23         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X34Y23         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.531    -0.235    
    SLICE_X34Y23         FDSE (Hold_fdse_C_S)         0.009    -0.226    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          52.007    
  -------------------------------------------------------------------
                         slack                                 52.233    

Slack (MET) :             52.233ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.802ns  (logic 0.146ns (18.215%)  route 0.656ns (81.785%))
  Logic Levels:           0  
  Clock Path Skew:        -1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.656    52.007    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X34Y23         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X34Y23         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.531    -0.235    
    SLICE_X34Y23         FDRE (Hold_fdre_C_R)         0.009    -0.226    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          52.007    
  -------------------------------------------------------------------
                         slack                                 52.233    

Slack (MET) :             52.233ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.802ns  (logic 0.146ns (18.215%)  route 0.656ns (81.785%))
  Logic Levels:           0  
  Clock Path Skew:        -1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.656    52.007    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X34Y23         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X34Y23         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.531    -0.235    
    SLICE_X34Y23         FDRE (Hold_fdre_C_R)         0.009    -0.226    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          52.007    
  -------------------------------------------------------------------
                         slack                                 52.233    

Slack (MET) :             52.233ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.802ns  (logic 0.146ns (18.215%)  route 0.656ns (81.785%))
  Logic Levels:           0  
  Clock Path Skew:        -1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.656    52.007    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X34Y23         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X34Y23         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.531    -0.235    
    SLICE_X34Y23         FDRE (Hold_fdre_C_R)         0.009    -0.226    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          52.007    
  -------------------------------------------------------------------
                         slack                                 52.233    

Slack (MET) :             52.233ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.802ns  (logic 0.146ns (18.215%)  route 0.656ns (81.785%))
  Logic Levels:           0  
  Clock Path Skew:        -1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.656    52.007    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X34Y23         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X34Y23         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.531    -0.235    
    SLICE_X34Y23         FDSE (Hold_fdse_C_S)         0.009    -0.226    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          52.007    
  -------------------------------------------------------------------
                         slack                                 52.233    

Slack (MET) :             52.233ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/uart_wen_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.914ns  (logic 0.191ns (20.894%)  route 0.723ns (79.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.723    52.074    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X34Y26         LUT6 (Prop_lut6_I1_O)        0.045    52.119 r  uart_inst/inst/upg_inst/uart_wen_i_1/O
                         net (fo=1, routed)           0.000    52.119    uart_inst/inst/upg_inst/uart_wen_i_1_n_0
    SLICE_X34Y26         FDCE                                         r  uart_inst/inst/upg_inst/uart_wen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_inst/inst/upg_inst/uart_wen_reg/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.531    -0.235    
    SLICE_X34Y26         FDCE (Hold_fdce_C_D)         0.121    -0.114    uart_inst/inst/upg_inst/uart_wen_reg
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          52.119    
  -------------------------------------------------------------------
                         slack                                 52.233    

Slack (MET) :             52.284ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.935ns  (logic 0.191ns (20.421%)  route 0.744ns (79.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.744    52.095    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X32Y26         LUT6 (Prop_lut6_I2_O)        0.045    52.140 r  uart_inst/inst/upg_inst/s_axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000    52.140    uart_inst/inst/upg_inst/s_axi_araddr[3]_i_1_n_0
    SLICE_X32Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    -0.765    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_araddr_reg[3]/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.531    -0.234    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.091    -0.143    uart_inst/inst/upg_inst/s_axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          52.140    
  -------------------------------------------------------------------
                         slack                                 52.284    

Slack (MET) :             52.396ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.916ns  (logic 0.191ns (20.855%)  route 0.725ns (79.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.657    52.008    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.045    52.053 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.068    52.121    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X35Y25         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.815    -0.767    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.000    -0.767    
                         clock uncertainty            0.531    -0.236    
    SLICE_X35Y25         FDRE (Hold_fdre_C_CE)       -0.039    -0.275    uart_inst/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          52.121    
  -------------------------------------------------------------------
                         slack                                 52.396    

Slack (MET) :             52.407ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_awvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.060ns  (logic 0.236ns (22.260%)  route 0.824ns (77.740%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.682    52.033    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.045    52.078 r  uart_inst/inst/upg_inst/s_axi_awvalid_i_2/O
                         net (fo=1, routed)           0.142    52.220    uart_inst/inst/upg_inst/s_axi_awvalid_i_2_n_0
    SLICE_X33Y26         LUT5 (Prop_lut5_I0_O)        0.045    52.265 r  uart_inst/inst/upg_inst/s_axi_awvalid_i_1/O
                         net (fo=1, routed)           0.000    52.265    uart_inst/inst/upg_inst/s_axi_awvalid_i_1_n_0
    SLICE_X33Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_awvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    -0.765    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_awvalid_reg/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.531    -0.234    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.092    -0.142    uart_inst/inst/upg_inst/s_axi_awvalid_reg
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          52.265    
  -------------------------------------------------------------------
                         slack                                 52.407    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        3.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       19.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[24][1]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.257ns  (logic 0.583ns (11.089%)  route 4.674ns (88.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.384ns = ( 63.283 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        3.400    58.766    decoder/dut1/registers_reg[1][31]_0
    SLICE_X65Y12         FDCE                                         f  decoder/dut1/registers_reg[24][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.515    63.283    decoder/dut1/clk_out1
    SLICE_X65Y12         FDCE                                         r  decoder/dut1/registers_reg[24][1]/C
                         clock pessimism              0.000    63.283    
                         clock uncertainty           -0.517    62.766    
    SLICE_X65Y12         FDCE (Recov_fdce_C_CLR)     -0.405    62.361    decoder/dut1/registers_reg[24][1]
  -------------------------------------------------------------------
                         required time                         62.361    
                         arrival time                         -58.766    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[20][1]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.255ns  (logic 0.583ns (11.095%)  route 4.672ns (88.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.383ns = ( 63.284 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        3.397    58.763    decoder/dut1/registers_reg[1][31]_0
    SLICE_X62Y11         FDCE                                         f  decoder/dut1/registers_reg[20][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.516    63.284    decoder/dut1/clk_out1
    SLICE_X62Y11         FDCE                                         r  decoder/dut1/registers_reg[20][1]/C
                         clock pessimism              0.000    63.284    
                         clock uncertainty           -0.517    62.767    
    SLICE_X62Y11         FDCE (Recov_fdce_C_CLR)     -0.405    62.362    decoder/dut1/registers_reg[20][1]
  -------------------------------------------------------------------
                         required time                         62.362    
                         arrival time                         -58.763    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[18][1]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.250ns  (logic 0.583ns (11.104%)  route 4.667ns (88.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.383ns = ( 63.284 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        3.393    58.759    decoder/dut1/registers_reg[1][31]_0
    SLICE_X63Y11         FDCE                                         f  decoder/dut1/registers_reg[18][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.516    63.284    decoder/dut1/clk_out1
    SLICE_X63Y11         FDCE                                         r  decoder/dut1/registers_reg[18][1]/C
                         clock pessimism              0.000    63.284    
                         clock uncertainty           -0.517    62.767    
    SLICE_X63Y11         FDCE (Recov_fdce_C_CLR)     -0.405    62.362    decoder/dut1/registers_reg[18][1]
  -------------------------------------------------------------------
                         required time                         62.362    
                         arrival time                         -58.759    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[29][22]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.178ns  (logic 0.583ns (11.258%)  route 4.595ns (88.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.397ns = ( 63.270 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        3.321    58.687    decoder/dut1/registers_reg[1][31]_0
    SLICE_X65Y25         FDCE                                         f  decoder/dut1/registers_reg[29][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.502    63.270    decoder/dut1/clk_out1
    SLICE_X65Y25         FDCE                                         r  decoder/dut1/registers_reg[29][22]/C
                         clock pessimism              0.000    63.270    
                         clock uncertainty           -0.517    62.753    
    SLICE_X65Y25         FDCE (Recov_fdce_C_CLR)     -0.405    62.348    decoder/dut1/registers_reg[29][22]
  -------------------------------------------------------------------
                         required time                         62.348    
                         arrival time                         -58.687    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[11][22]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.169ns  (logic 0.583ns (11.278%)  route 4.586ns (88.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.394ns = ( 63.273 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        3.312    58.678    decoder/dut1/registers_reg[1][31]_0
    SLICE_X65Y27         FDCE                                         f  decoder/dut1/registers_reg[11][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.505    63.273    decoder/dut1/clk_out1
    SLICE_X65Y27         FDCE                                         r  decoder/dut1/registers_reg[11][22]/C
                         clock pessimism              0.000    63.273    
                         clock uncertainty           -0.517    62.756    
    SLICE_X65Y27         FDCE (Recov_fdce_C_CLR)     -0.405    62.351    decoder/dut1/registers_reg[11][22]
  -------------------------------------------------------------------
                         required time                         62.351    
                         arrival time                         -58.678    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[11][28]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.169ns  (logic 0.583ns (11.278%)  route 4.586ns (88.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.394ns = ( 63.273 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        3.312    58.678    decoder/dut1/registers_reg[1][31]_0
    SLICE_X65Y27         FDCE                                         f  decoder/dut1/registers_reg[11][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.505    63.273    decoder/dut1/clk_out1
    SLICE_X65Y27         FDCE                                         r  decoder/dut1/registers_reg[11][28]/C
                         clock pessimism              0.000    63.273    
                         clock uncertainty           -0.517    62.756    
    SLICE_X65Y27         FDCE (Recov_fdce_C_CLR)     -0.405    62.351    decoder/dut1/registers_reg[11][28]
  -------------------------------------------------------------------
                         required time                         62.351    
                         arrival time                         -58.678    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[31][15]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.257ns  (logic 0.583ns (11.089%)  route 4.674ns (88.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.384ns = ( 63.283 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        3.400    58.766    decoder/dut1/registers_reg[1][31]_0
    SLICE_X64Y12         FDCE                                         f  decoder/dut1/registers_reg[31][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.515    63.283    decoder/dut1/clk_out1
    SLICE_X64Y12         FDCE                                         r  decoder/dut1/registers_reg[31][15]/C
                         clock pessimism              0.000    63.283    
                         clock uncertainty           -0.517    62.766    
    SLICE_X64Y12         FDCE (Recov_fdce_C_CLR)     -0.319    62.447    decoder/dut1/registers_reg[31][15]
  -------------------------------------------------------------------
                         required time                         62.447    
                         arrival time                         -58.766    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[19][22]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.118ns  (logic 0.583ns (11.391%)  route 4.535ns (88.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( 63.275 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        3.261    58.626    decoder/dut1/registers_reg[1][31]_0
    SLICE_X62Y28         FDCE                                         f  decoder/dut1/registers_reg[19][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.507    63.275    decoder/dut1/clk_out1
    SLICE_X62Y28         FDCE                                         r  decoder/dut1/registers_reg[19][22]/C
                         clock pessimism              0.000    63.275    
                         clock uncertainty           -0.517    62.758    
    SLICE_X62Y28         FDCE (Recov_fdce_C_CLR)     -0.405    62.353    decoder/dut1/registers_reg[19][22]
  -------------------------------------------------------------------
                         required time                         62.353    
                         arrival time                         -58.626    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[23][28]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.114ns  (logic 0.583ns (11.401%)  route 4.531ns (88.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( 63.275 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        3.256    58.622    decoder/dut1/registers_reg[1][31]_0
    SLICE_X63Y28         FDCE                                         f  decoder/dut1/registers_reg[23][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.507    63.275    decoder/dut1/clk_out1
    SLICE_X63Y28         FDCE                                         r  decoder/dut1/registers_reg[23][28]/C
                         clock pessimism              0.000    63.275    
                         clock uncertainty           -0.517    62.758    
    SLICE_X63Y28         FDCE (Recov_fdce_C_CLR)     -0.405    62.353    decoder/dut1/registers_reg[23][28]
  -------------------------------------------------------------------
                         required time                         62.353    
                         arrival time                         -58.622    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[26][15]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.114ns  (logic 0.583ns (11.401%)  route 4.531ns (88.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.385ns = ( 63.282 - 66.667 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        3.256    58.622    decoder/dut1/registers_reg[1][31]_0
    SLICE_X62Y13         FDCE                                         f  decoder/dut1/registers_reg[26][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.514    63.282    decoder/dut1/clk_out1
    SLICE_X62Y13         FDCE                                         r  decoder/dut1/registers_reg[26][15]/C
                         clock pessimism              0.000    63.282    
                         clock uncertainty           -0.517    62.765    
    SLICE_X62Y13         FDCE (Recov_fdce_C_CLR)     -0.405    62.360    decoder/dut1/registers_reg[26][15]
  -------------------------------------------------------------------
                         required time                         62.360    
                         arrival time                         -58.622    
  -------------------------------------------------------------------
                         slack                                  3.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.210ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[14][9]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.033ns  (logic 0.191ns (18.492%)  route 0.842ns (81.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 132.578 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621   151.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045   152.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.220   152.238    decoder/dut1/registers_reg[1][31]_0
    SLICE_X30Y14         FDCE                                         f  decoder/dut1/registers_reg[14][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.827   132.578    decoder/dut1/clk_out1
    SLICE_X30Y14         FDCE                                         r  decoder/dut1/registers_reg[14][9]/C
                         clock pessimism              0.000   132.578    
                         clock uncertainty            0.517   133.095    
    SLICE_X30Y14         FDCE (Remov_fdce_C_CLR)     -0.067   133.028    decoder/dut1/registers_reg[14][9]
  -------------------------------------------------------------------
                         required time                       -133.028    
                         arrival time                         152.238    
  -------------------------------------------------------------------
                         slack                                 19.210    

Slack (MET) :             19.226ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[30][10]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.024ns  (logic 0.191ns (18.655%)  route 0.833ns (81.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 132.578 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621   151.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045   152.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.211   152.229    decoder/dut1/registers_reg[1][31]_0
    SLICE_X33Y13         FDCE                                         f  decoder/dut1/registers_reg[30][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.827   132.578    decoder/dut1/clk_out1
    SLICE_X33Y13         FDCE                                         r  decoder/dut1/registers_reg[30][10]/C
                         clock pessimism              0.000   132.578    
                         clock uncertainty            0.517   133.095    
    SLICE_X33Y13         FDCE (Remov_fdce_C_CLR)     -0.092   133.003    decoder/dut1/registers_reg[30][10]
  -------------------------------------------------------------------
                         required time                       -133.003    
                         arrival time                         152.229    
  -------------------------------------------------------------------
                         slack                                 19.226    

Slack (MET) :             19.226ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[30][14]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.024ns  (logic 0.191ns (18.655%)  route 0.833ns (81.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 132.578 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621   151.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045   152.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.211   152.229    decoder/dut1/registers_reg[1][31]_0
    SLICE_X33Y13         FDCE                                         f  decoder/dut1/registers_reg[30][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.827   132.578    decoder/dut1/clk_out1
    SLICE_X33Y13         FDCE                                         r  decoder/dut1/registers_reg[30][14]/C
                         clock pessimism              0.000   132.578    
                         clock uncertainty            0.517   133.095    
    SLICE_X33Y13         FDCE (Remov_fdce_C_CLR)     -0.092   133.003    decoder/dut1/registers_reg[30][14]
  -------------------------------------------------------------------
                         required time                       -133.003    
                         arrival time                         152.229    
  -------------------------------------------------------------------
                         slack                                 19.226    

Slack (MET) :             19.226ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[30][19]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.024ns  (logic 0.191ns (18.655%)  route 0.833ns (81.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 132.578 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621   151.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045   152.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.211   152.229    decoder/dut1/registers_reg[1][31]_0
    SLICE_X33Y13         FDCE                                         f  decoder/dut1/registers_reg[30][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.827   132.578    decoder/dut1/clk_out1
    SLICE_X33Y13         FDCE                                         r  decoder/dut1/registers_reg[30][19]/C
                         clock pessimism              0.000   132.578    
                         clock uncertainty            0.517   133.095    
    SLICE_X33Y13         FDCE (Remov_fdce_C_CLR)     -0.092   133.003    decoder/dut1/registers_reg[30][19]
  -------------------------------------------------------------------
                         required time                       -133.003    
                         arrival time                         152.229    
  -------------------------------------------------------------------
                         slack                                 19.226    

Slack (MET) :             19.226ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[30][2]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.024ns  (logic 0.191ns (18.655%)  route 0.833ns (81.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 132.578 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621   151.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045   152.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.211   152.229    decoder/dut1/registers_reg[1][31]_0
    SLICE_X33Y13         FDCE                                         f  decoder/dut1/registers_reg[30][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.827   132.578    decoder/dut1/clk_out1
    SLICE_X33Y13         FDCE                                         r  decoder/dut1/registers_reg[30][2]/C
                         clock pessimism              0.000   132.578    
                         clock uncertainty            0.517   133.095    
    SLICE_X33Y13         FDCE (Remov_fdce_C_CLR)     -0.092   133.003    decoder/dut1/registers_reg[30][2]
  -------------------------------------------------------------------
                         required time                       -133.003    
                         arrival time                         152.229    
  -------------------------------------------------------------------
                         slack                                 19.226    

Slack (MET) :             19.226ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[30][9]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.024ns  (logic 0.191ns (18.655%)  route 0.833ns (81.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 132.578 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621   151.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045   152.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.211   152.229    decoder/dut1/registers_reg[1][31]_0
    SLICE_X33Y13         FDCE                                         f  decoder/dut1/registers_reg[30][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.827   132.578    decoder/dut1/clk_out1
    SLICE_X33Y13         FDCE                                         r  decoder/dut1/registers_reg[30][9]/C
                         clock pessimism              0.000   132.578    
                         clock uncertainty            0.517   133.095    
    SLICE_X33Y13         FDCE (Remov_fdce_C_CLR)     -0.092   133.003    decoder/dut1/registers_reg[30][9]
  -------------------------------------------------------------------
                         required time                       -133.003    
                         arrival time                         152.229    
  -------------------------------------------------------------------
                         slack                                 19.226    

Slack (MET) :             19.230ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.028ns  (logic 0.191ns (18.576%)  route 0.837ns (81.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 132.578 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621   151.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045   152.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.216   152.233    decoder/dut1/registers_reg[1][31]_0
    SLICE_X32Y13         FDCE                                         f  decoder/dut1/registers_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.827   132.578    decoder/dut1/clk_out1
    SLICE_X32Y13         FDCE                                         r  decoder/dut1/registers_reg[1][2]/C
                         clock pessimism              0.000   132.578    
                         clock uncertainty            0.517   133.095    
    SLICE_X32Y13         FDCE (Remov_fdce_C_CLR)     -0.092   133.003    decoder/dut1/registers_reg[1][2]
  -------------------------------------------------------------------
                         required time                       -133.003    
                         arrival time                         152.233    
  -------------------------------------------------------------------
                         slack                                 19.230    

Slack (MET) :             19.235ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[4][2]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.033ns  (logic 0.191ns (18.492%)  route 0.842ns (81.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 132.578 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621   151.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045   152.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.220   152.238    decoder/dut1/registers_reg[1][31]_0
    SLICE_X31Y14         FDCE                                         f  decoder/dut1/registers_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.827   132.578    decoder/dut1/clk_out1
    SLICE_X31Y14         FDCE                                         r  decoder/dut1/registers_reg[4][2]/C
                         clock pessimism              0.000   132.578    
                         clock uncertainty            0.517   133.095    
    SLICE_X31Y14         FDCE (Remov_fdce_C_CLR)     -0.092   133.003    decoder/dut1/registers_reg[4][2]
  -------------------------------------------------------------------
                         required time                       -133.003    
                         arrival time                         152.238    
  -------------------------------------------------------------------
                         slack                                 19.235    

Slack (MET) :             19.240ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[9][9]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.039ns  (logic 0.191ns (18.378%)  route 0.848ns (81.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 132.579 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621   151.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045   152.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.227   152.244    decoder/dut1/registers_reg[1][31]_0
    SLICE_X29Y14         FDCE                                         f  decoder/dut1/registers_reg[9][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.828   132.579    decoder/dut1/clk_out1
    SLICE_X29Y14         FDCE                                         r  decoder/dut1/registers_reg[9][9]/C
                         clock pessimism              0.000   132.579    
                         clock uncertainty            0.517   133.096    
    SLICE_X29Y14         FDCE (Remov_fdce_C_CLR)     -0.092   133.004    decoder/dut1/registers_reg[9][9]
  -------------------------------------------------------------------
                         required time                       -133.004    
                         arrival time                         152.244    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.244ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[8][9]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.044ns  (logic 0.191ns (18.302%)  route 0.853ns (81.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 132.579 - 133.333 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 151.205 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959   151.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146   151.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621   151.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045   152.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.231   152.249    decoder/dut1/registers_reg[1][31]_0
    SLICE_X28Y14         FDCE                                         f  decoder/dut1/registers_reg[8][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.828   132.579    decoder/dut1/clk_out1
    SLICE_X28Y14         FDCE                                         r  decoder/dut1/registers_reg[8][9]/C
                         clock pessimism              0.000   132.579    
                         clock uncertainty            0.517   133.096    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.092   133.004    decoder/dut1/registers_reg[8][9]
  -------------------------------------------------------------------
                         required time                       -133.004    
                         arrival time                         152.249    
  -------------------------------------------------------------------
                         slack                                 19.244    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       38.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       52.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.928ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.164ns  (logic 0.459ns (14.506%)  route 2.705ns (85.494%))
  Logic Levels:           0  
  Clock Path Skew:        -6.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         2.705    56.673    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X28Y21         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y21         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[5]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X28Y21         FDCE (Recov_fdce_C_CLR)     -0.405    95.600    uart_inst/inst/upg_inst/wwait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         95.600    
                         arrival time                         -56.673    
  -------------------------------------------------------------------
                         slack                                 38.928    

Slack (MET) :             38.928ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.164ns  (logic 0.459ns (14.506%)  route 2.705ns (85.494%))
  Logic Levels:           0  
  Clock Path Skew:        -6.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         2.705    56.673    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X28Y21         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y21         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[9]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X28Y21         FDCE (Recov_fdce_C_CLR)     -0.405    95.600    uart_inst/inst/upg_inst/wwait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         95.600    
                         arrival time                         -56.673    
  -------------------------------------------------------------------
                         slack                                 38.928    

Slack (MET) :             38.932ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.160ns  (logic 0.459ns (14.526%)  route 2.701ns (85.474%))
  Logic Levels:           0  
  Clock Path Skew:        -6.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         2.701    56.668    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X29Y21         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X29Y21         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[15]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X29Y21         FDCE (Recov_fdce_C_CLR)     -0.405    95.600    uart_inst/inst/upg_inst/wwait_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         95.600    
                         arrival time                         -56.668    
  -------------------------------------------------------------------
                         slack                                 38.932    

Slack (MET) :             38.932ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.160ns  (logic 0.459ns (14.526%)  route 2.701ns (85.474%))
  Logic Levels:           0  
  Clock Path Skew:        -6.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         2.701    56.668    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X29Y21         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X29Y21         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[1]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X29Y21         FDCE (Recov_fdce_C_CLR)     -0.405    95.600    uart_inst/inst/upg_inst/wwait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         95.600    
                         arrival time                         -56.668    
  -------------------------------------------------------------------
                         slack                                 38.932    

Slack (MET) :             38.978ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.160ns  (logic 0.459ns (14.526%)  route 2.701ns (85.474%))
  Logic Levels:           0  
  Clock Path Skew:        -6.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         2.701    56.668    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X29Y21         FDPE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X29Y21         FDPE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[0]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X29Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    95.646    uart_inst/inst/upg_inst/wwait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         95.646    
                         arrival time                         -56.668    
  -------------------------------------------------------------------
                         slack                                 38.978    

Slack (MET) :             38.979ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/rwait_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.110ns  (logic 0.459ns (14.758%)  route 2.651ns (85.242%))
  Logic Levels:           0  
  Clock Path Skew:        -6.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.467ns = ( 96.533 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         2.651    56.618    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X29Y26         FDCE                                         f  uart_inst/inst/upg_inst/rwait_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432    96.533    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X29Y26         FDCE                                         r  uart_inst/inst/upg_inst/rwait_cnt_reg[13]/C
                         clock pessimism              0.000    96.533    
                         clock uncertainty           -0.531    96.002    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405    95.597    uart_inst/inst/upg_inst/rwait_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         95.597    
                         arrival time                         -56.618    
  -------------------------------------------------------------------
                         slack                                 38.979    

Slack (MET) :             38.979ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/rwait_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.110ns  (logic 0.459ns (14.758%)  route 2.651ns (85.242%))
  Logic Levels:           0  
  Clock Path Skew:        -6.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.467ns = ( 96.533 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         2.651    56.618    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X29Y26         FDCE                                         f  uart_inst/inst/upg_inst/rwait_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432    96.533    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X29Y26         FDCE                                         r  uart_inst/inst/upg_inst/rwait_cnt_reg[14]/C
                         clock pessimism              0.000    96.533    
                         clock uncertainty           -0.531    96.002    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405    95.597    uart_inst/inst/upg_inst/rwait_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         95.597    
                         arrival time                         -56.618    
  -------------------------------------------------------------------
                         slack                                 38.979    

Slack (MET) :             38.979ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/rwait_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.110ns  (logic 0.459ns (14.758%)  route 2.651ns (85.242%))
  Logic Levels:           0  
  Clock Path Skew:        -6.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.467ns = ( 96.533 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         2.651    56.618    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X29Y26         FDCE                                         f  uart_inst/inst/upg_inst/rwait_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432    96.533    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X29Y26         FDCE                                         r  uart_inst/inst/upg_inst/rwait_cnt_reg[15]/C
                         clock pessimism              0.000    96.533    
                         clock uncertainty           -0.531    96.002    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405    95.597    uart_inst/inst/upg_inst/rwait_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         95.597    
                         arrival time                         -56.618    
  -------------------------------------------------------------------
                         slack                                 38.979    

Slack (MET) :             39.149ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/rwait_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        2.938ns  (logic 0.459ns (15.622%)  route 2.479ns (84.378%))
  Logic Levels:           0  
  Clock Path Skew:        -6.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.469ns = ( 96.531 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         2.479    56.447    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X29Y24         FDCE                                         f  uart_inst/inst/upg_inst/rwait_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430    96.531    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X29Y24         FDCE                                         r  uart_inst/inst/upg_inst/rwait_cnt_reg[12]/C
                         clock pessimism              0.000    96.531    
                         clock uncertainty           -0.531    96.000    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405    95.595    uart_inst/inst/upg_inst/rwait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         95.595    
                         arrival time                         -56.447    
  -------------------------------------------------------------------
                         slack                                 39.149    

Slack (MET) :             39.149ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/rwait_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        2.938ns  (logic 0.459ns (15.622%)  route 2.479ns (84.378%))
  Logic Levels:           0  
  Clock Path Skew:        -6.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.469ns = ( 96.531 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 f  upg_rst_reg/Q
                         net (fo=388, routed)         2.479    56.447    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X29Y24         FDCE                                         f  uart_inst/inst/upg_inst/rwait_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.430    96.531    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X29Y24         FDCE                                         r  uart_inst/inst/upg_inst/rwait_cnt_reg[1]/C
                         clock pessimism              0.000    96.531    
                         clock uncertainty           -0.531    96.000    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405    95.595    uart_inst/inst/upg_inst/rwait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         95.595    
                         arrival time                         -56.447    
  -------------------------------------------------------------------
                         slack                                 39.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.040ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.509ns  (logic 0.146ns (28.703%)  route 0.363ns (71.297%))
  Logic Levels:           0  
  Clock Path Skew:        -1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.363    51.714    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X37Y26         FDCE                                         f  uart_inst/inst/upg_inst/msg_indx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    -0.765    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.531    -0.234    
    SLICE_X37Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.326    uart_inst/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          51.714    
  -------------------------------------------------------------------
                         slack                                 52.040    

Slack (MET) :             52.149ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/RCS_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.642ns  (logic 0.146ns (22.753%)  route 0.496ns (77.247%))
  Logic Levels:           0  
  Clock Path Skew:        -1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.496    51.847    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X34Y26         FDCE                                         f  uart_inst/inst/upg_inst/RCS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[0]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.531    -0.235    
    SLICE_X34Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.302    uart_inst/inst/upg_inst/RCS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          51.847    
  -------------------------------------------------------------------
                         slack                                 52.149    

Slack (MET) :             52.149ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/RCS_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.642ns  (logic 0.146ns (22.753%)  route 0.496ns (77.247%))
  Logic Levels:           0  
  Clock Path Skew:        -1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.496    51.847    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X34Y26         FDCE                                         f  uart_inst/inst/upg_inst/RCS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[2]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.531    -0.235    
    SLICE_X34Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.302    uart_inst/inst/upg_inst/RCS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          51.847    
  -------------------------------------------------------------------
                         slack                                 52.149    

Slack (MET) :             52.149ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/statReg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.642ns  (logic 0.146ns (22.753%)  route 0.496ns (77.247%))
  Logic Levels:           0  
  Clock Path Skew:        -1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.496    51.847    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X34Y26         FDCE                                         f  uart_inst/inst/upg_inst/statReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_inst/inst/upg_inst/statReg_reg[0]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.531    -0.235    
    SLICE_X34Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.302    uart_inst/inst/upg_inst/statReg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          51.847    
  -------------------------------------------------------------------
                         slack                                 52.149    

Slack (MET) :             52.149ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/uart_wen_reg/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.642ns  (logic 0.146ns (22.753%)  route 0.496ns (77.247%))
  Logic Levels:           0  
  Clock Path Skew:        -1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.496    51.847    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X34Y26         FDCE                                         f  uart_inst/inst/upg_inst/uart_wen_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  uart_inst/inst/upg_inst/uart_wen_reg/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.531    -0.235    
    SLICE_X34Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.302    uart_inst/inst/upg_inst/uart_wen_reg
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          51.847    
  -------------------------------------------------------------------
                         slack                                 52.149    

Slack (MET) :             52.174ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.642ns  (logic 0.146ns (22.753%)  route 0.496ns (77.247%))
  Logic Levels:           0  
  Clock Path Skew:        -1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.496    51.847    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X35Y26         FDCE                                         f  uart_inst/inst/upg_inst/msg_indx_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.531    -0.235    
    SLICE_X35Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    uart_inst/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          51.847    
  -------------------------------------------------------------------
                         slack                                 52.174    

Slack (MET) :             52.174ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.642ns  (logic 0.146ns (22.753%)  route 0.496ns (77.247%))
  Logic Levels:           0  
  Clock Path Skew:        -1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.496    51.847    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X35Y26         FDCE                                         f  uart_inst/inst/upg_inst/msg_indx_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.531    -0.235    
    SLICE_X35Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    uart_inst/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          51.847    
  -------------------------------------------------------------------
                         slack                                 52.174    

Slack (MET) :             52.204ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.696ns  (logic 0.146ns (20.975%)  route 0.550ns (79.026%))
  Logic Levels:           0  
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.550    51.901    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X34Y25         FDCE                                         f  uart_inst/inst/upg_inst/msg_indx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.815    -0.767    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.000    -0.767    
                         clock uncertainty            0.531    -0.236    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.303    uart_inst/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          51.901    
  -------------------------------------------------------------------
                         slack                                 52.204    

Slack (MET) :             52.204ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.696ns  (logic 0.146ns (20.975%)  route 0.550ns (79.026%))
  Logic Levels:           0  
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.550    51.901    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X34Y25         FDCE                                         f  uart_inst/inst/upg_inst/msg_indx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.815    -0.767    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.000    -0.767    
                         clock uncertainty            0.531    -0.236    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.303    uart_inst/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          51.901    
  -------------------------------------------------------------------
                         slack                                 52.204    

Slack (MET) :             52.252ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/WCS_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.720ns  (logic 0.146ns (20.282%)  route 0.574ns (79.718%))
  Logic Levels:           0  
  Clock Path Skew:        -1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 f  upg_rst_reg/Q
                         net (fo=388, routed)         0.574    51.925    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X33Y25         FDCE                                         f  uart_inst/inst/upg_inst/WCS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y25         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[0]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.531    -0.235    
    SLICE_X33Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    uart_inst/inst/upg_inst/WCS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          51.925    
  -------------------------------------------------------------------
                         slack                                 52.252    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack       45.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       51.735ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.516ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[0]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.739ns  (logic 0.583ns (15.593%)  route 3.156ns (84.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 102.994 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        1.882    57.247    debounce/ck_div/upg_rst_reg
    SLICE_X32Y28         FDCE                                         f  debounce/ck_div/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.587   102.994    debounce/ck_div/fpga_clk
    SLICE_X32Y28         FDCE                                         r  debounce/ck_div/counter_reg[0]/C
                         clock pessimism              0.210   103.204    
                         clock uncertainty           -0.035   103.169    
    SLICE_X32Y28         FDCE (Recov_fdce_C_CLR)     -0.405   102.764    debounce/ck_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        102.764    
                         arrival time                         -57.247    
  -------------------------------------------------------------------
                         slack                                 45.516    

Slack (MET) :             45.611ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[14]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.726ns  (logic 0.583ns (15.645%)  route 3.143ns (84.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 103.032 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        1.869    57.235    debounce/ck_div/upg_rst_reg
    SLICE_X30Y28         FDCE                                         f  debounce/ck_div/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.625   103.032    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[14]/C
                         clock pessimism              0.210   103.242    
                         clock uncertainty           -0.035   103.207    
    SLICE_X30Y28         FDCE (Recov_fdce_C_CLR)     -0.361   102.846    debounce/ck_div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        102.846    
                         arrival time                         -57.235    
  -------------------------------------------------------------------
                         slack                                 45.611    

Slack (MET) :             45.611ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[15]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.726ns  (logic 0.583ns (15.645%)  route 3.143ns (84.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 103.032 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        1.869    57.235    debounce/ck_div/upg_rst_reg
    SLICE_X30Y28         FDCE                                         f  debounce/ck_div/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.625   103.032    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[15]/C
                         clock pessimism              0.210   103.242    
                         clock uncertainty           -0.035   103.207    
    SLICE_X30Y28         FDCE (Recov_fdce_C_CLR)     -0.361   102.846    debounce/ck_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                        102.846    
                         arrival time                         -57.235    
  -------------------------------------------------------------------
                         slack                                 45.611    

Slack (MET) :             45.611ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[16]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.726ns  (logic 0.583ns (15.645%)  route 3.143ns (84.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 103.032 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        1.869    57.235    debounce/ck_div/upg_rst_reg
    SLICE_X30Y28         FDCE                                         f  debounce/ck_div/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.625   103.032    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[16]/C
                         clock pessimism              0.210   103.242    
                         clock uncertainty           -0.035   103.207    
    SLICE_X30Y28         FDCE (Recov_fdce_C_CLR)     -0.361   102.846    debounce/ck_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                        102.846    
                         arrival time                         -57.235    
  -------------------------------------------------------------------
                         slack                                 45.611    

Slack (MET) :             45.611ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[17]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.726ns  (logic 0.583ns (15.645%)  route 3.143ns (84.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 103.032 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        1.869    57.235    debounce/ck_div/upg_rst_reg
    SLICE_X30Y28         FDCE                                         f  debounce/ck_div/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.625   103.032    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[17]/C
                         clock pessimism              0.210   103.242    
                         clock uncertainty           -0.035   103.207    
    SLICE_X30Y28         FDCE (Recov_fdce_C_CLR)     -0.361   102.846    debounce/ck_div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                        102.846    
                         arrival time                         -57.235    
  -------------------------------------------------------------------
                         slack                                 45.611    

Slack (MET) :             45.653ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[10]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.726ns  (logic 0.583ns (15.645%)  route 3.143ns (84.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 103.032 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        1.869    57.235    debounce/ck_div/upg_rst_reg
    SLICE_X30Y28         FDCE                                         f  debounce/ck_div/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.625   103.032    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[10]/C
                         clock pessimism              0.210   103.242    
                         clock uncertainty           -0.035   103.207    
    SLICE_X30Y28         FDCE (Recov_fdce_C_CLR)     -0.319   102.888    debounce/ck_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        102.888    
                         arrival time                         -57.235    
  -------------------------------------------------------------------
                         slack                                 45.653    

Slack (MET) :             45.653ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[11]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.726ns  (logic 0.583ns (15.645%)  route 3.143ns (84.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 103.032 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        1.869    57.235    debounce/ck_div/upg_rst_reg
    SLICE_X30Y28         FDCE                                         f  debounce/ck_div/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.625   103.032    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[11]/C
                         clock pessimism              0.210   103.242    
                         clock uncertainty           -0.035   103.207    
    SLICE_X30Y28         FDCE (Recov_fdce_C_CLR)     -0.319   102.888    debounce/ck_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                        102.888    
                         arrival time                         -57.235    
  -------------------------------------------------------------------
                         slack                                 45.653    

Slack (MET) :             45.653ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[12]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.726ns  (logic 0.583ns (15.645%)  route 3.143ns (84.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 103.032 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        1.869    57.235    debounce/ck_div/upg_rst_reg
    SLICE_X30Y28         FDCE                                         f  debounce/ck_div/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.625   103.032    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[12]/C
                         clock pessimism              0.210   103.242    
                         clock uncertainty           -0.035   103.207    
    SLICE_X30Y28         FDCE (Recov_fdce_C_CLR)     -0.319   102.888    debounce/ck_div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        102.888    
                         arrival time                         -57.235    
  -------------------------------------------------------------------
                         slack                                 45.653    

Slack (MET) :             45.653ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[13]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.726ns  (logic 0.583ns (15.645%)  route 3.143ns (84.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 103.032 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        1.869    57.235    debounce/ck_div/upg_rst_reg
    SLICE_X30Y28         FDCE                                         f  debounce/ck_div/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.625   103.032    debounce/ck_div/fpga_clk
    SLICE_X30Y28         FDCE                                         r  debounce/ck_div/counter_reg[13]/C
                         clock pessimism              0.210   103.242    
                         clock uncertainty           -0.035   103.207    
    SLICE_X30Y28         FDCE (Recov_fdce_C_CLR)     -0.319   102.888    debounce/ck_div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        102.888    
                         arrival time                         -57.235    
  -------------------------------------------------------------------
                         slack                                 45.653    

Slack (MET) :             45.655ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/clk_out_reg/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.601ns  (logic 0.583ns (16.192%)  route 3.018ns (83.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 102.994 - 100.000 ) 
    Source Clock Delay      (SCD):    3.508ns = ( 53.508 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          2.030    53.508    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    53.967 r  upg_rst_reg/Q
                         net (fo=388, routed)         1.274    55.242    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.366 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        1.743    57.109    debounce/ck_div/upg_rst_reg
    SLICE_X32Y27         FDCE                                         f  debounce/ck_div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.586   102.994    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/clk_out_reg/C
                         clock pessimism              0.210   103.204    
                         clock uncertainty           -0.035   103.168    
    SLICE_X32Y27         FDCE (Recov_fdce_C_CLR)     -0.405   102.763    debounce/ck_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                        102.763    
                         arrival time                         -57.109    
  -------------------------------------------------------------------
                         slack                                 45.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.735ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[5]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.645ns  (logic 0.191ns (11.611%)  route 1.454ns (88.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621    51.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045    52.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.833    52.850    debounce/ck_div/upg_rst_reg
    SLICE_X30Y27         FDCE                                         f  debounce/ck_div/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.971     1.405    debounce/ck_div/fpga_clk
    SLICE_X30Y27         FDCE                                         r  debounce/ck_div/counter_reg[5]/C
                         clock pessimism             -0.258     1.147    
                         clock uncertainty            0.035     1.182    
    SLICE_X30Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.115    debounce/ck_div/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                          52.850    
  -------------------------------------------------------------------
                         slack                                 51.735    

Slack (MET) :             51.735ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[6]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.645ns  (logic 0.191ns (11.611%)  route 1.454ns (88.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621    51.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045    52.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.833    52.850    debounce/ck_div/upg_rst_reg
    SLICE_X30Y27         FDCE                                         f  debounce/ck_div/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.971     1.405    debounce/ck_div/fpga_clk
    SLICE_X30Y27         FDCE                                         r  debounce/ck_div/counter_reg[6]/C
                         clock pessimism             -0.258     1.147    
                         clock uncertainty            0.035     1.182    
    SLICE_X30Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.115    debounce/ck_div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                          52.850    
  -------------------------------------------------------------------
                         slack                                 51.735    

Slack (MET) :             51.735ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[8]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.645ns  (logic 0.191ns (11.611%)  route 1.454ns (88.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621    51.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045    52.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.833    52.850    debounce/ck_div/upg_rst_reg
    SLICE_X30Y27         FDCE                                         f  debounce/ck_div/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.971     1.405    debounce/ck_div/fpga_clk
    SLICE_X30Y27         FDCE                                         r  debounce/ck_div/counter_reg[8]/C
                         clock pessimism             -0.258     1.147    
                         clock uncertainty            0.035     1.182    
    SLICE_X30Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.115    debounce/ck_div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                          52.850    
  -------------------------------------------------------------------
                         slack                                 51.735    

Slack (MET) :             51.735ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[9]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.645ns  (logic 0.191ns (11.611%)  route 1.454ns (88.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621    51.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045    52.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.833    52.850    debounce/ck_div/upg_rst_reg
    SLICE_X30Y27         FDCE                                         f  debounce/ck_div/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.971     1.405    debounce/ck_div/fpga_clk
    SLICE_X30Y27         FDCE                                         r  debounce/ck_div/counter_reg[9]/C
                         clock pessimism             -0.258     1.147    
                         clock uncertainty            0.035     1.182    
    SLICE_X30Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.115    debounce/ck_div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                          52.850    
  -------------------------------------------------------------------
                         slack                                 51.735    

Slack (MET) :             51.737ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/clk_out_reg/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.638ns  (logic 0.191ns (11.664%)  route 1.447ns (88.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621    51.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045    52.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.825    52.843    debounce/ck_div/upg_rst_reg
    SLICE_X32Y27         FDCE                                         f  debounce/ck_div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.986     1.420    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/clk_out_reg/C
                         clock pessimism             -0.258     1.163    
                         clock uncertainty            0.035     1.198    
    SLICE_X32Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.106    debounce/ck_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                          52.843    
  -------------------------------------------------------------------
                         slack                                 51.737    

Slack (MET) :             51.737ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[1]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.638ns  (logic 0.191ns (11.664%)  route 1.447ns (88.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621    51.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045    52.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.825    52.843    debounce/ck_div/upg_rst_reg
    SLICE_X32Y27         FDCE                                         f  debounce/ck_div/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.986     1.420    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[1]/C
                         clock pessimism             -0.258     1.163    
                         clock uncertainty            0.035     1.198    
    SLICE_X32Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.106    debounce/ck_div/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                          52.843    
  -------------------------------------------------------------------
                         slack                                 51.737    

Slack (MET) :             51.737ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[2]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.638ns  (logic 0.191ns (11.664%)  route 1.447ns (88.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621    51.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045    52.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.825    52.843    debounce/ck_div/upg_rst_reg
    SLICE_X32Y27         FDCE                                         f  debounce/ck_div/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.986     1.420    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[2]/C
                         clock pessimism             -0.258     1.163    
                         clock uncertainty            0.035     1.198    
    SLICE_X32Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.106    debounce/ck_div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                          52.843    
  -------------------------------------------------------------------
                         slack                                 51.737    

Slack (MET) :             51.737ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[3]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.638ns  (logic 0.191ns (11.664%)  route 1.447ns (88.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621    51.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045    52.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.825    52.843    debounce/ck_div/upg_rst_reg
    SLICE_X32Y27         FDCE                                         f  debounce/ck_div/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.986     1.420    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
                         clock pessimism             -0.258     1.163    
                         clock uncertainty            0.035     1.198    
    SLICE_X32Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.106    debounce/ck_div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                          52.843    
  -------------------------------------------------------------------
                         slack                                 51.737    

Slack (MET) :             51.737ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[4]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.638ns  (logic 0.191ns (11.664%)  route 1.447ns (88.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621    51.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045    52.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.825    52.843    debounce/ck_div/upg_rst_reg
    SLICE_X32Y27         FDCE                                         f  debounce/ck_div/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.986     1.420    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[4]/C
                         clock pessimism             -0.258     1.163    
                         clock uncertainty            0.035     1.198    
    SLICE_X32Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.106    debounce/ck_div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                          52.843    
  -------------------------------------------------------------------
                         slack                                 51.737    

Slack (MET) :             51.737ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[7]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.638ns  (logic 0.191ns (11.664%)  route 1.447ns (88.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.205ns = ( 51.205 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.959    51.205    fpga_clk_IBUF
    SLICE_X47Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    51.351 r  upg_rst_reg/Q
                         net (fo=388, routed)         0.621    51.973    decoder/dut1/upg_rst
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.045    52.018 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1152, routed)        0.825    52.843    debounce/ck_div/upg_rst_reg
    SLICE_X32Y27         FDCE                                         f  debounce/ck_div/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.986     1.420    debounce/ck_div/fpga_clk
    SLICE_X32Y27         FDCE                                         r  debounce/ck_div/counter_reg[7]/C
                         clock pessimism             -0.258     1.163    
                         clock uncertainty            0.035     1.198    
    SLICE_X32Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.106    debounce/ck_div/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                          52.843    
  -------------------------------------------------------------------
                         slack                                 51.737    





