/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~(celloutsig_0_5z[3] | celloutsig_0_3z[3]);
  assign celloutsig_0_17z = ~(1'h1 | celloutsig_0_6z[0]);
  assign celloutsig_1_2z = ~celloutsig_1_0z[2];
  assign celloutsig_0_18z = ~celloutsig_0_0z[0];
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 6'h00;
    else _00_ <= celloutsig_1_8z[9:4];
  reg [16:0] _06_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 17'h00000;
    else _06_ <= { celloutsig_0_28z, 1'h1, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_17z };
  assign out_data[48:32] = _06_;
  assign celloutsig_1_8z = celloutsig_1_0z & { celloutsig_1_0z[7:0], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_5z = { celloutsig_0_3z[2:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } & { in_data[16], celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_0z[3:1], celloutsig_0_1z, 1'h1, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z } / { 1'h1, in_data[3:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_11z = { 1'h0, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z } / { 1'h1, celloutsig_0_8z[9:6], celloutsig_0_5z, 1'h1 };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, in_data[14:11] };
  assign celloutsig_0_21z = { celloutsig_0_3z[2:1], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_18z } == { celloutsig_0_10z[12:4], celloutsig_0_12z };
  assign celloutsig_1_5z = celloutsig_1_1z[6:1] === { celloutsig_1_1z[4:1], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_1z[6:4], celloutsig_1_3z } === in_data[132:127];
  assign celloutsig_1_10z = { celloutsig_1_1z[0], celloutsig_1_3z } === celloutsig_1_1z[6:3];
  assign celloutsig_1_9z = ! in_data[114:108];
  assign celloutsig_1_11z = ! { celloutsig_1_0z[6:5], celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_34z = ! celloutsig_0_20z[5:0];
  assign celloutsig_0_28z = celloutsig_0_6z || { celloutsig_0_11z[9], celloutsig_0_3z };
  assign celloutsig_1_3z = celloutsig_1_1z[5:3] % { 1'h1, celloutsig_1_0z[5:4] };
  assign celloutsig_0_6z = { celloutsig_0_5z[3:2], celloutsig_0_0z } % { 1'h1, celloutsig_0_2z, celloutsig_0_0z[3:1], in_data[0] };
  assign celloutsig_1_1z = celloutsig_1_0z[7:1] % { 1'h1, celloutsig_1_0z[6:2], in_data[96] };
  assign celloutsig_0_20z = ~ { celloutsig_0_8z[10:4], celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_1_19z = { celloutsig_1_1z[4:3], _00_ } | { celloutsig_1_0z[8:3], celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_2z = | { in_data[59:50], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_1z = | { in_data[77:70], celloutsig_0_0z };
  assign celloutsig_0_7z = ~^ celloutsig_0_5z[3:1];
  assign celloutsig_0_12z = ^ in_data[75:69];
  assign celloutsig_0_0z = in_data[13:10] >> in_data[55:52];
  assign celloutsig_1_18z = { celloutsig_1_0z[9:8], celloutsig_1_11z, celloutsig_1_6z } >> { in_data[162:160], celloutsig_1_11z };
  assign celloutsig_1_0z = in_data[153:144] >> in_data[163:154];
  assign celloutsig_0_10z = { celloutsig_0_8z[11:3], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z } ~^ { celloutsig_0_3z[1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign { out_data[131:128], out_data[103:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z };
endmodule
