$comment
	File created using the following command:
		vcd file lab8a.msim.vcd -direction
$end
$date
	Tue Nov 01 19:21:53 2016
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module lab8a_vlg_vec_tst $end
$var reg 4 ! w [3:0] $end
$var wire 1 " y [1] $end
$var wire 1 # y [0] $end
$var wire 1 $ z $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + y[0]~output_o $end
$var wire 1 , y[1]~output_o $end
$var wire 1 - z~output_o $end
$var wire 1 . w[3]~input_o $end
$var wire 1 / w[1]~input_o $end
$var wire 1 0 w[2]~input_o $end
$var wire 1 1 y~0_combout $end
$var wire 1 2 z~0_combout $end
$var wire 1 3 w[0]~input_o $end
$var wire 1 4 z~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0#
0"
0$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
0/
00
01
12
03
04
$end
#10000
b1000 !
1.
02
14
11
1+
1-
1,
1"
1$
1#
#20000
b1100 !
b100 !
10
0.
01
0+
0#
#30000
b1100 !
1.
11
1+
1#
#40000
b1110 !
b1010 !
b10 !
1/
00
0.
12
0,
0"
#50000
b1010 !
1.
02
1,
1"
#60000
b1110 !
b110 !
10
0.
01
0+
0#
#70000
b1110 !
1.
11
1+
1#
#80000
b1111 !
b1101 !
b1001 !
b1 !
13
0/
00
0.
12
01
0+
0,
0"
0#
#90000
b1001 !
1.
02
11
1+
1,
1"
1#
#100000
b1101 !
b101 !
10
0.
01
0+
0#
#110000
b1101 !
1.
11
1+
1#
#120000
b1111 !
b1011 !
b11 !
1/
00
0.
12
0,
0"
#130000
b1011 !
1.
02
1,
1"
#140000
b1111 !
b111 !
10
0.
01
0+
0#
#150000
b1111 !
1.
11
1+
1#
#160000
