
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116893                       # Number of seconds simulated
sim_ticks                                116893149863                       # Number of ticks simulated
final_tick                               1168239129855                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 101761                       # Simulator instruction rate (inst/s)
host_op_rate                                   128334                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5425167                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895380                       # Number of bytes of host memory used
host_seconds                                 21546.46                       # Real time elapsed on the host
sim_insts                                  2192582254                       # Number of instructions simulated
sim_ops                                    2765141526                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       359936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       809728                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1173248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       829056                       # Number of bytes written to this memory
system.physmem.bytes_written::total            829056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2812                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6326                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9166                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6477                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6477                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      3079188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14235                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6927078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                10036927                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14235                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30660                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7092426                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7092426                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7092426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      3079188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14235                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6927078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               17129353                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140327912                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23672721                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19393672                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2008235                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9647905                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9357369                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2423666                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92291                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105084588                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127071279                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23672721                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11781035                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27529626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6010172                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3222816                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12294004                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1569120                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    139821675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.111992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.536485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112292049     80.31%     80.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2220561      1.59%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3773048      2.70%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2195461      1.57%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1718265      1.23%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1513730      1.08%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          928389      0.66%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2325917      1.66%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12854255      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    139821675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168696                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.905531                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104422219                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4395418                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26948442                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71152                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3984436                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3881220                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153167170                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1204                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3984436                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104948383                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         598642                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2897546                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26476294                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       916367                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152130115                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93456                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       528548                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214786479                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    707765949                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    707765949                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42796104                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34225                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17138                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2663882                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14130922                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7224823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70097                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1645716                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147147941                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34226                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138149394                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        88445                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21902639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48537036                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    139821675                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.988040                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.548087                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83451994     59.68%     59.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21637625     15.48%     75.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11646450      8.33%     83.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8656642      6.19%     89.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8439417      6.04%     95.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3121259      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2372054      1.70%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317216      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       179018      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    139821675                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123031     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164121     37.40%     65.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151666     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116602304     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870140      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12460104      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7199759      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138149394                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.984476                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             438818                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    416647720                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169085040                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135197470                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138588212                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       281888                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2955115                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       117800                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3984436                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401010                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53471                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147182167                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       765583                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14130922                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7224823                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17138                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43267                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1155480                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1067220                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2222700                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135995076                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12146632                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2154312                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19346187                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19244401                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7199555                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.969123                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135197536                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135197470                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79932652                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221452533                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.963440                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360947                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23918218                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2025164                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    135837239                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.907440                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.715490                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     85985530     63.30%     63.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24025368     17.69%     80.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9395928      6.92%     87.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4943097      3.64%     91.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4206537      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2027067      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       949240      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1475062      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2829410      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    135837239                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2829410                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280190199                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298350810                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 506237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.403279                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.403279                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.712617                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.712617                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611570767                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188764694                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      143001897                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140327912                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21812123                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17983365                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1938230                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8764838                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8352817                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2282682                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85705                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106016973                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             119847587                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21812123                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10635499                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25032797                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5764747                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3087679                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12300139                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1604417                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137931515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.066511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.486931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112898718     81.85%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1301348      0.94%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1847460      1.34%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2412094      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2705269      1.96%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2019005      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1163072      0.84%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1697933      1.23%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11886616      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137931515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.155437                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.854054                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104843914                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4652864                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24583075                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        57836                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3793825                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3481986                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144557673                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3793825                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105574928                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1041495                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2302429                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23912591                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1306240                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143603583                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          613                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        263338                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       539999                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          406                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    200256842                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    670872808                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    670872808                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163453516                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36803318                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37899                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21942                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3944729                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13630397                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7089344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       117501                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1549191                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         139607337                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        130534257                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25738                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20260012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47945714                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5937                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137931515                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.946370                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.506122                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82713687     59.97%     59.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22227011     16.11%     76.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12309926      8.92%     85.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7958092      5.77%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7301377      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2910941      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1763114      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       504715      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       242652      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137931515                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62673     22.71%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         92085     33.37%     56.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121189     43.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109587855     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1997271      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15957      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11897196      9.11%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7035978      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     130534257                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.930209                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             275947                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    399301713                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159905529                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128061749                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     130810204                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       320393                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2843620                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       175043                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          127                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3793825                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         782346                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       106712                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    139645190                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1327330                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13630397                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7089344                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21895                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81134                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1136332                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1100946                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2237278                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    128787743                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11736068                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1746513                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18770654                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18042168                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7034586                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.917763                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128062067                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128061749                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75020298                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        203811582                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.912589                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368087                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95728074                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117653520                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21999140                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31916                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1970057                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134137690                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.877110                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.684032                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86450703     64.45%     64.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22926342     17.09%     81.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9003666      6.71%     88.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4637019      3.46%     91.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4041307      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1942426      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1683141      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       792103      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2660983      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134137690                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95728074                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117653520                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17701075                       # Number of memory references committed
system.switch_cpus1.commit.loads             10786774                       # Number of loads committed
system.switch_cpus1.commit.membars              15958                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16873756                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106049179                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2400622                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2660983                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           271129367                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          283099186                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44726                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2396397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95728074                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117653520                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95728074                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.465901                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.465901                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.682174                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.682174                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       580313651                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      177676934                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135455495                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31916                       # number of misc regfile writes
system.l20.replacements                          2827                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          357099                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19211                       # Sample count of references to valid blocks.
system.l20.avg_refs                         18.588257                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1319.405244                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.997293                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1390.357183                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst            15.652451                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         13643.587830                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.080530                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000915                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.084861                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000955                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.832739                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        30168                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  30168                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9839                       # number of Writeback hits
system.l20.Writeback_hits::total                 9839                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        30168                       # number of demand (read+write) hits
system.l20.demand_hits::total                   30168                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        30168                       # number of overall hits
system.l20.overall_hits::total                  30168                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2812                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2827                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2812                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2827                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2812                       # number of overall misses
system.l20.overall_misses::total                 2827                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2903402                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    647623514                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      650526916                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2903402                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    647623514                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       650526916                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2903402                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    647623514                       # number of overall miss cycles
system.l20.overall_miss_latency::total      650526916                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32980                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32995                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9839                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9839                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32980                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32995                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32980                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32995                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.085264                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.085680                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.085264                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.085680                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.085264                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.085680                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 193560.133333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 230307.081792                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 230112.103290                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 193560.133333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 230307.081792                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 230112.103290                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 193560.133333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 230307.081792                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 230112.103290                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2039                       # number of writebacks
system.l20.writebacks::total                     2039                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2812                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2827                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2812                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2827                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2812                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2827                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2003425                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    478966061                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    480969486                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2003425                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    478966061                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    480969486                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2003425                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    478966061                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    480969486                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.085264                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.085680                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.085264                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.085680                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.085264                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.085680                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 133561.666667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 170329.324680                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 170134.236293                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 133561.666667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 170329.324680                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 170134.236293                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 133561.666667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 170329.324680                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 170134.236293                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6339                       # number of replacements
system.l21.tagsinuse                     16383.973586                       # Cycle average of tags in use
system.l21.total_refs                          642710                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22723                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.284557                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         2203.514187                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.996145                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3173.500584                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         10993.962671                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.134492                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000793                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.193695                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.671018                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        44019                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  44019                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25475                       # number of Writeback hits
system.l21.Writeback_hits::total                25475                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        44019                       # number of demand (read+write) hits
system.l21.demand_hits::total                   44019                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        44019                       # number of overall hits
system.l21.overall_hits::total                  44019                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6319                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6332                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            7                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6326                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6339                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6326                       # number of overall misses
system.l21.overall_misses::total                 6339                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3133952                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1722576315                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1725710267                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1970390                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1970390                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3133952                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1724546705                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1727680657                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3133952                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1724546705                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1727680657                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50338                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50351                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25475                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25475                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            7                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                7                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50345                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50358                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50345                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50358                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.125531                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.125757                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.125653                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.125879                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.125653                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.125879                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 241073.230769                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 272602.676848                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 272537.944883                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 281484.285714                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 281484.285714                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 241073.230769                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 272612.504742                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 272547.824105                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 241073.230769                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 272612.504742                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 272547.824105                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4438                       # number of writebacks
system.l21.writebacks::total                     4438                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6319                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6332                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            7                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6326                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6339                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6326                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6339                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2353329                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1342859514                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1345212843                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1550040                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1550040                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2353329                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1344409554                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1346762883                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2353329                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1344409554                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1346762883                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.125531                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.125757                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.125653                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.125879                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.125653                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.125879                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181025.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 212511.396423                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 212446.753474                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 221434.285714                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 221434.285714                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 181025.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 212521.269997                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 212456.678183                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 181025.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 212521.269997                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 212456.678183                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997285                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012301641                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195882.084599                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997285                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12293989                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12293989                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12293989                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12293989                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12293989                       # number of overall hits
system.cpu0.icache.overall_hits::total       12293989                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3185402                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3185402                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3185402                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3185402                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3185402                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3185402                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12294004                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12294004                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12294004                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12294004                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12294004                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12294004                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 212360.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 212360.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 212360.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 212360.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 212360.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 212360.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3027902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3027902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3027902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3027902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3027902                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3027902                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 201860.133333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 201860.133333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 201860.133333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 201860.133333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 201860.133333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 201860.133333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32980                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162340460                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33236                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.476471                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415602                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584398                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903967                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096033                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9059858                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9059858                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17113                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17113                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16132707                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16132707                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16132707                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16132707                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84295                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84295                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84295                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84295                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84295                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84295                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7571156107                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7571156107                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7571156107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7571156107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7571156107                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7571156107                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9144153                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9144153                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16217002                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16217002                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16217002                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16217002                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009218                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009218                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005198                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005198                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005198                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005198                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 89817.380711                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89817.380711                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 89817.380711                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89817.380711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 89817.380711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89817.380711                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9839                       # number of writebacks
system.cpu0.dcache.writebacks::total             9839                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51315                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51315                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51315                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51315                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51315                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51315                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32980                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32980                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32980                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32980                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2640085347                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2640085347                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2640085347                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2640085347                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2640085347                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2640085347                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 80051.102092                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80051.102092                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 80051.102092                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80051.102092                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 80051.102092                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80051.102092                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996138                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009161917                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2034600.639113                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996138                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12300122                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12300122                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12300122                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12300122                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12300122                       # number of overall hits
system.cpu1.icache.overall_hits::total       12300122                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4217618                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4217618                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4217618                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4217618                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4217618                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4217618                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12300139                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12300139                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12300139                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12300139                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12300139                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12300139                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 248095.176471                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 248095.176471                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 248095.176471                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 248095.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 248095.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 248095.176471                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3241852                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3241852                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3241852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3241852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3241852                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3241852                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 249373.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 249373.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 249373.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 249373.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 249373.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 249373.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50345                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171135821                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50601                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3382.064011                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.278179                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.721821                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911243                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088757                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8736849                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8736849                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6878355                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6878355                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16851                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16851                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15958                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15958                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15615204                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15615204                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15615204                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15615204                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       145508                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       145508                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3042                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3042                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       148550                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        148550                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       148550                       # number of overall misses
system.cpu1.dcache.overall_misses::total       148550                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16087269355                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16087269355                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    658153211                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    658153211                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16745422566                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16745422566                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16745422566                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16745422566                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8882357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8882357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6881397                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6881397                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15958                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15958                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15763754                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15763754                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15763754                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15763754                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016382                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000442                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000442                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009424                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009424                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009424                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009424                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110559.346256                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110559.346256                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 216355.427679                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 216355.427679                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112725.833497                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112725.833497                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112725.833497                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112725.833497                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1818741                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 151561.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25475                       # number of writebacks
system.cpu1.dcache.writebacks::total            25475                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95170                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95170                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3035                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3035                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        98205                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        98205                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        98205                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        98205                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50338                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50338                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50345                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50345                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50345                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50345                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4655472410                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4655472410                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2028490                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2028490                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4657500900                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4657500900                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4657500900                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4657500900                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003194                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003194                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003194                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003194                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92484.254639                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92484.254639                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 289784.285714                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 289784.285714                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92511.687357                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92511.687357                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92511.687357                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92511.687357                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
