
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/Projekty/G5_N/kalkulator/kalkulatorG5_N/kalkulatorG5_N.srcs/sources_1/imports/IP/bin2bcd_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/DSW/Projekty/01_01 Licznik od 0 do 99 z zastosowaniem PMOD SSD/Kody HDL'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/DSW/Projekty/01_02 Kalkulator z wykorzystaniem PMOD CLS oraz PMOD KYPD/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 104811
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5527 ; free virtual = 12770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_SERIAL_CLOCK_0_0' [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.runs/synth_1/.Xil/Vivado-104739-LA-1497/realtime/design_1_SERIAL_CLOCK_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SERIAL_CLOCK_0_0' (1#1) [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.runs/synth_1/.Xil/Vivado-104739-LA-1497/realtime/design_1_SERIAL_CLOCK_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'CLK_RX' of module 'design_1_SERIAL_CLOCK_0_0' is unconnected for instance 'SERIAL_CLOCK_0' [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/synth/design_1.v:45]
WARNING: [Synth 8-7023] instance 'SERIAL_CLOCK_0' of module 'design_1_SERIAL_CLOCK_0_0' has 3 connections declared, but only 2 given [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/synth/design_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'design_1_SERIAL_TX_FIFO_0_0' [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.runs/synth_1/.Xil/Vivado-104739-LA-1497/realtime/design_1_SERIAL_TX_FIFO_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SERIAL_TX_FIFO_0_0' (2#1) [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.runs/synth_1/.Xil/Vivado-104739-LA-1497/realtime/design_1_SERIAL_TX_FIFO_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_bin2bcd_0_0' [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.runs/synth_1/.Xil/Vivado-104739-LA-1497/realtime/design_1_bin2bcd_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_bin2bcd_0_0' (3#1) [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.runs/synth_1/.Xil/Vivado-104739-LA-1497/realtime/design_1_bin2bcd_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.runs/synth_1/.Xil/Vivado-104739-LA-1497/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (4#1) [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.runs/synth_1/.Xil/Vivado-104739-LA-1497/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_kalkulator_0_1' [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.runs/synth_1/.Xil/Vivado-104739-LA-1497/realtime/design_1_kalkulator_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_kalkulator_0_1' (5#1) [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.runs/synth_1/.Xil/Vivado-104739-LA-1497/realtime/design_1_kalkulator_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_pmod_keypad_0_0' [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.runs/synth_1/.Xil/Vivado-104739-LA-1497/realtime/design_1_pmod_keypad_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pmod_keypad_0_0' (6#1) [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.runs/synth_1/.Xil/Vivado-104739-LA-1497/realtime/design_1_pmod_keypad_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (7#1) [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (8#1) [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5563 ; free virtual = 12807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5560 ; free virtual = 12804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5560 ; free virtual = 12804
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5555 ; free virtual = 12798
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:4]
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_SERIAL_CLOCK_0_0/design_1_SERIAL_CLOCK_0_0/design_1_SERIAL_CLOCK_0_0_in_context.xdc] for cell 'design_1_i/SERIAL_CLOCK_0'
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_SERIAL_CLOCK_0_0/design_1_SERIAL_CLOCK_0_0/design_1_SERIAL_CLOCK_0_0_in_context.xdc] for cell 'design_1_i/SERIAL_CLOCK_0'
Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_SERIAL_TX_FIFO_0_0/design_1_SERIAL_TX_FIFO_0_0/design_1_SERIAL_TX_FIFO_0_0_in_context.xdc] for cell 'design_1_i/SERIAL_TX_FIFO_0'
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_SERIAL_TX_FIFO_0_0/design_1_SERIAL_TX_FIFO_0_0/design_1_SERIAL_TX_FIFO_0_0_in_context.xdc] for cell 'design_1_i/SERIAL_TX_FIFO_0'
Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_pmod_keypad_0_0/design_1_pmod_keypad_0_0/design_1_pmod_keypad_0_0_in_context.xdc] for cell 'design_1_i/pmod_keypad_0'
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_pmod_keypad_0_0/design_1_pmod_keypad_0_0/design_1_pmod_keypad_0_0_in_context.xdc] for cell 'design_1_i/pmod_keypad_0'
Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_bin2bcd_0_0/design_1_bin2bcd_0_0/design_1_bin2bcd_0_0_in_context.xdc] for cell 'design_1_i/bin2bcd_0'
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_bin2bcd_0_0/design_1_bin2bcd_0_0/design_1_bin2bcd_0_0_in_context.xdc] for cell 'design_1_i/bin2bcd_0'
Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_kalkulator_0_1/design_1_kalkulator_0_1/design_1_kalkulator_0_1_in_context.xdc] for cell 'design_1_i/kalkulator_0'
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_kalkulator_0_1/design_1_kalkulator_0_1/design_1_kalkulator_0_1_in_context.xdc] for cell 'design_1_i/kalkulator_0'
Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/constrs_1/imports/new/PMOD_CLS.xdc]
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/constrs_1/imports/new/PMOD_CLS.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/constrs_1/imports/new/PMOD_CLS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5468 ; free virtual = 12712
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5468 ; free virtual = 12712
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5531 ; free virtual = 12774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5531 ; free virtual = 12774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SERIAL_CLOCK_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SERIAL_TX_FIFO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pmod_keypad_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bin2bcd_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/kalkulator_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5531 ; free virtual = 12774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5531 ; free virtual = 12775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5521 ; free virtual = 12769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5397 ; free virtual = 12644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5397 ; free virtual = 12644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5395 ; free virtual = 12642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5395 ; free virtual = 12642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5395 ; free virtual = 12642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5395 ; free virtual = 12642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5395 ; free virtual = 12642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5395 ; free virtual = 12642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5395 ; free virtual = 12642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |design_1_SERIAL_CLOCK_0_0   |         1|
|2     |design_1_SERIAL_TX_FIFO_0_0 |         1|
|3     |design_1_bin2bcd_0_0        |         1|
|4     |design_1_clk_wiz_0_0        |         1|
|5     |design_1_kalkulator_0_1     |         1|
|6     |design_1_pmod_keypad_0_0    |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |design_1_SERIAL_CLOCK_0   |     1|
|2     |design_1_SERIAL_TX_FIFO_0 |     1|
|3     |design_1_bin2bcd_0        |     1|
|4     |design_1_clk_wiz_0        |     1|
|5     |design_1_kalkulator_0     |     1|
|6     |design_1_pmod_keypad_0    |     1|
|7     |IBUF                      |     5|
|8     |OBUF                      |     5|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5395 ; free virtual = 12642
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5453 ; free virtual = 12700
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5453 ; free virtual = 12700
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5522 ; free virtual = 12769
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5467 ; free virtual = 12714
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2193.797 ; gain = 0.000 ; free physical = 5598 ; free virtual = 12845
INFO: [Common 17-1381] The checkpoint '/home/student/HDL/Projekty/G5_N/kalkulator_odejmowanie/kalkulator_odejmowanie/kalkulator_odejmowanie.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 13:14:58 2024...
