Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: slave_fifo_main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "slave_fifo_main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "slave_fifo_main"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : slave_fifo_main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/ipcore_dir/slave_fifo_buffer_1flag.vhd" in Library work.
Architecture slave_fifo_buffer_1flag_a of Entity slave_fifo_buffer_1flag is up to date.
Compiling vhdl file "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_dcm_1flag.vhd" in Library work.
Architecture behavioral of Entity slave_fifo_dcm_1flag is up to date.
Compiling vhdl file "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_lcd_controller_1flag.vhd" in Library work.
Architecture lcd_controller_arch of Entity lcd_controller is up to date.
Compiling vhdl file "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_stream_write_to_fx3_flag.vhd" in Library work.
Architecture stream_write_to_fx3_arch of Entity slave_fifo_stream_write_to_fx3 is up to date.
Compiling vhdl file "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_stream_read_from_fx3_1flag.vhd" in Library work.
Architecture stream_read_from_fx3_arch of Entity slave_fifo_stream_read_from_fx3 is up to date.
Compiling vhdl file "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_loopback_1flag.vhd" in Library work.
Architecture loopback_arch of Entity slave_fifo_loopback is up to date.
Compiling vhdl file "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_main_1flag.vhd" in Library work.
Architecture slave_fifo_arch of Entity slave_fifo_main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <slave_fifo_main> in library <work> (architecture <slave_fifo_arch>) with generics.
	ADDRESS_BITS = 2
	DATA_BITS = 16
	LCD_BITS = 4
	PMODE_BITS = 2
	SLIDE_BITS = 3

Analyzing hierarchy for entity <slave_fifo_dcm_1flag> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lcd_controller> in library <work> (architecture <lcd_controller_arch>).

Analyzing hierarchy for entity <slave_fifo_stream_write_to_fx3> in library <work> (architecture <stream_write_to_fx3_arch>) with generics.
	DATA_BITS = 16

Analyzing hierarchy for entity <slave_fifo_stream_read_from_fx3> in library <work> (architecture <stream_read_from_fx3_arch>) with generics.
	DATA_BITS = 16

Analyzing hierarchy for entity <slave_fifo_loopback> in library <work> (architecture <loopback_arch>) with generics.
	DATA_BITS = 16


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <slave_fifo_main> in library <work> (Architecture <slave_fifo_arch>).
	ADDRESS_BITS = 2
	DATA_BITS = 16
	LCD_BITS = 4
	PMODE_BITS = 2
	SLIDE_BITS = 3
WARNING:Xst:753 - "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_main_1flag.vhd" line 226: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'slave_fifo_dcm_1flag'.
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_main_1flag.vhd" line 23: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:819 - "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_main_1flag.vhd" line 304: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clock100>
WARNING:Xst:819 - "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_main_1flag.vhd" line 317: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_stream_in>
WARNING:Xst:819 - "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_main_1flag.vhd" line 341: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_out_get2>
WARNING:Xst:819 - "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_main_1flag.vhd" line 361: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_in_get>
WARNING:Xst:819 - "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_main_1flag.vhd" line 406: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <slwr_stream_in>, <sloe_stream_out>, <slrd_stream_out>, <sloe_loopback>, <slrd_loopback>, <slwr_loopback>
INFO:Xst:2679 - Register <pktend> in unit <slave_fifo_main> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lcd_text_line1<1>> in unit <slave_fifo_main> has a constant value of 01000110 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lcd_text_line1<2>> in unit <slave_fifo_main> has a constant value of 01010011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lcd_text_line1<3>> in unit <slave_fifo_main> has a constant value of 01001101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lcd_text_line1<16>> in unit <slave_fifo_main> has a constant value of 00100000 during circuit operation. The register is replaced by logic.
Entity <slave_fifo_main> analyzed. Unit <slave_fifo_main> generated.

Analyzing Entity <slave_fifo_dcm_1flag> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <slave_fifo_dcm_1flag>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <slave_fifo_dcm_1flag>.
Entity <slave_fifo_dcm_1flag> analyzed. Unit <slave_fifo_dcm_1flag> generated.

Analyzing Entity <lcd_controller> in library <work> (Architecture <lcd_controller_arch>).
INFO:Xst:2679 - Register <config_register_select> in unit <lcd_controller> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <lcd_controller> analyzed. Unit <lcd_controller> generated.

Analyzing generic Entity <slave_fifo_stream_write_to_fx3> in library <work> (Architecture <stream_write_to_fx3_arch>).
	DATA_BITS = 16
Entity <slave_fifo_stream_write_to_fx3> analyzed. Unit <slave_fifo_stream_write_to_fx3> generated.

Analyzing generic Entity <slave_fifo_stream_read_from_fx3> in library <work> (Architecture <stream_read_from_fx3_arch>).
	DATA_BITS = 16
WARNING:Xst:819 - "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_stream_read_from_fx3_1flag.vhd" line 66: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_stream_out>
WARNING:Xst:819 - "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_stream_read_from_fx3_1flag.vhd" line 122: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <oe_delay_cnt>
Entity <slave_fifo_stream_read_from_fx3> analyzed. Unit <slave_fifo_stream_read_from_fx3> generated.

Analyzing generic Entity <slave_fifo_loopback> in library <work> (Architecture <loopback_arch>).
	DATA_BITS = 16
WARNING:Xst:2211 - "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_loopback_1flag.vhd" line 96: Instantiating black box module <slave_fifo_buffer_1flag>.
WARNING:Xst:819 - "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_loopback_1flag.vhd" line 158: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <flag_get>
WARNING:Xst:819 - "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_loopback_1flag.vhd" line 168: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_loopback_in>
Entity <slave_fifo_loopback> analyzed. Unit <slave_fifo_loopback> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lcd_controller>.
    Related source file is "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_lcd_controller_1flag.vhd".
    Found finite state machine <FSM_0> for signal <send_byte_fsm>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clock50                   (rising_edge)        |
    | Clock enable       | configuring               (negative)           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <write_fsm>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clock50                   (rising_edge)        |
    | Clock enable       | lcd_display_ready         (positive)           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <init_fsm>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | clock50                   (rising_edge)        |
    | Clock enable       | configuring               (positive)           |
    | Power Up State     | waiting                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <config_fsm>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 1                                              |
    | Outputs            | 7                                              |
    | Clock              | clock50                   (rising_edge)        |
    | Clock enable       | config_fsm$not0000        (negative)           |
    | Power Up State     | function_set                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <lcd_request_served>.
    Found 1-bit register for signal <lcd_display_ready>.
    Found 1-bit register for signal <byte_sent>.
    Found 8-bit register for signal <byte_to_send>.
    Found 8-bit register for signal <config_byte_to_send>.
    Found 1-bit register for signal <configuring>.
    Found 20-bit comparator lessequal for signal <configuring$cmp_le0000> created at line 215.
    Found 19-bit register for signal <counter>.
    Found 19-bit adder for signal <counter$add0000> created at line 158.
    Found 20-bit register for signal <counter0>.
    Found 20-bit adder for signal <counter0$add0000> created at line 222.
    Found 17-bit register for signal <counter1>.
    Found 17-bit adder for signal <counter1$add0000> created at line 275.
    Found 17-bit comparator greater for signal <counter1$cmp_gt0000> created at line 269.
    Found 16-bit register for signal <counter2>.
    Found 16-bit adder for signal <counter2$add0000> created at line 339.
    Found 1-bit register for signal <data_enabled>.
    Found 4-bit register for signal <data_nibble>.
    Found 8-bit register for signal <data_tmp>.
    Found 1-bit register for signal <init_enabled>.
    Found 20-bit comparator equal for signal <init_fsm$cmp_eq0000> created at line 198.
    Found 20-bit comparator greater for signal <init_fsm$cmp_gt0000> created at line 177.
    Found 20-bit comparator greater for signal <init_fsm$cmp_gt0001> created at line 186.
    Found 20-bit comparator greater for signal <init_fsm$cmp_gt0002> created at line 215.
    Found 1-bit register for signal <init_nibble>.
    Found 17-bit comparator lessequal for signal <lcd_display_ready$cmp_le0000> created at line 269.
    Found 1-bit register for signal <register_select>.
    Found 16-bit comparator greater for signal <send_byte_fsm$cmp_gt0000> created at line 331.
    Found 1-bit register for signal <send_config_byte_request>.
    Found 1-bit register for signal <send_request>.
    Found 2-bit register for signal <times_sent_number_three>.
    Found 2-bit adder for signal <times_sent_number_three$addsub0000> created at line 184.
    Found 18-bit register for signal <wait_time>.
    Found 18-bit 4-to-1 multiplexer for signal <wait_time$mux0000> created at line 192.
    Found 19-bit comparator greater for signal <write_fsm$cmp_gt0000> created at line 142.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred 130 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <lcd_controller> synthesized.


Synthesizing Unit <slave_fifo_stream_write_to_fx3>.
    Related source file is "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_stream_write_to_fx3_flag.vhd".
    Found finite state machine <FSM_4> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clock100                  (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | stream_in_idle                                 |
    | Power Up State     | stream_in_idle                                 |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <data_stream_in_get>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
Unit <slave_fifo_stream_write_to_fx3> synthesized.


Synthesizing Unit <slave_fifo_stream_read_from_fx3>.
    Related source file is "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_stream_read_from_fx3_1flag.vhd".
INFO:Xst:1799 - State stream_out_flagc_rcvd is never reached in FSM <current_state>.
INFO:Xst:1799 - State stream_out_wait_flagd is never reached in FSM <current_state>.
    Found finite state machine <FSM_5> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clock100                  (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | stream_out_idle                                |
    | Power Up State     | stream_out_idle                                |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 16-bit latch for signal <data_stream_out_to_show>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 2-bit down counter for signal <oe_delay_cnt>.
    Found 3-bit comparator greater for signal <oe_delay_cnt$cmp_gt0000> created at line 111.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <slave_fifo_stream_read_from_fx3> synthesized.


Synthesizing Unit <slave_fifo_dcm_1flag>.
    Related source file is "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_dcm_1flag.vhd".
Unit <slave_fifo_dcm_1flag> synthesized.


Synthesizing Unit <slave_fifo_loopback>.
    Related source file is "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_loopback_1flag.vhd".
WARNING:Xst:646 - Signal <buffer_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State loopback_wait_flagb is never reached in FSM <current_state>.
INFO:Xst:1799 - State loopback_read_oe_delay is never reached in FSM <current_state>.
    Found finite state machine <FSM_6> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 10                                             |
    | Clock              | clock100                  (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | loopback_idle                                  |
    | Power Up State     | loopback_idle                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 16-bit latch for signal <data_loopback_in_get>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 2-bit down counter for signal <address_cnt>.
    Found 2-bit down counter for signal <read_end_cnt>.
    Found 2-bit down counter for signal <write_end_cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
Unit <slave_fifo_loopback> synthesized.


Synthesizing Unit <slave_fifo_main>.
    Related source file is "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1 FLAG/Spartan 3E/slave_fifo_main_1flag.vhd".
WARNING:Xst:647 - Input <reset_from_fx3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:1799 - State clearscr is never reached in FSM <lcd_current_state>.
    Found finite state machine <FSM_7> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clock100                  (rising_edge)        |
    | Reset              | reset_fpga                (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_state                                     |
    | Power Up State     | idle_state                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <lcd_current_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 19                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | lcd_clock50               (rising_edge)        |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 16-bit latch for signal <data_out_get>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 2-bit register for signal <address>.
    Found 16-bit tristate buffer for signal <data>.
    Found 1-bit register for signal <slcs>.
    Found 1-bit register for signal <slwr>.
    Found 1-bit register for signal <slrd>.
    Found 1-bit register for signal <sloe>.
    Found 26-bit register for signal <counter>.
    Found 26-bit adder for signal <counter$add0000> created at line 569.
    Found 3-bit register for signal <current_mode>.
    Found 16-bit register for signal <data_in_get>.
    Found 16-bit register for signal <data_out_get2>.
    Found 1-bit register for signal <flag_get>.
    Found 1-bit register for signal <lcd_clear>.
    Found 26-bit comparator greater for signal <lcd_current_state$cmp_gt0000> created at line 526.
    Found 1-bit register for signal <lcd_data_request>.
    Found 8-bit register for signal <lcd_data_to_send>.
    Found 8-bit register for signal <lcd_goto>.
    Found 1-bit register for signal <lcd_goto_request>.
    Found 96-bit register for signal <lcd_text_line1<4:15>>.
    Found 128-bit register for signal <lcd_text_line2>.
    Found 32-bit register for signal <letter_index>.
    Found 32-bit adder for signal <letter_index$share0000> created at line 507.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred 119 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <slave_fifo_main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 19-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 26-bit adder                                          : 1
 32-bit adder                                          : 1
# Counters                                             : 4
 2-bit down counter                                    : 4
# Registers                                            : 65
 1-bit register                                        : 18
 16-bit register                                       : 4
 17-bit register                                       : 1
 18-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 2
 20-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 33
# Latches                                              : 3
 16-bit latch                                          : 3
# Comparators                                          : 11
 16-bit comparator greater                             : 1
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 1
 19-bit comparator greater                             : 1
 20-bit comparator equal                               : 1
 20-bit comparator greater                             : 3
 20-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 1
 18-bit 4-to-1 multiplexer                             : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <lcd_current_state/FSM> on signal <lcd_current_state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 start    | 000
 clearscr | unreached
 move1    | 010
 move2    | 100
 idle     | 001
 send1    | 011
 send2    | 101
----------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <current_state/FSM> on signal <current_state[1:2]> with user encoding.
----------------------------------------
 State                      | Encoding
----------------------------------------
 idle_state                 | 00
 loopback_state             | 01
 stream_read_from_fx3_state | 10
 stream_write_to_fx3_state  | 11
----------------------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <inst_loopback/current_state/FSM> on signal <current_state[1:4]> with gray encoding.
---------------------------------------
 State                     | Encoding
---------------------------------------
 loopback_idle             | 0000
 loopback_flagc_rcvd       | 0001
 loopback_wait_flagd       | 0011
 loopback_read             | 0010
 loopback_read_rd_oe_delay | 0110
 loopback_read_oe_delay    | unreached
 loopback_wait_flaga       | 0111
 loopback_wait_flagb       | unreached
 loopback_write            | 0101
 loopback_write_wr_delay   | 0100
 loopback_flush_fifo       | 1100
---------------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <int_stream_read_from_fx3/current_state/FSM> on signal <current_state[1:2]> with sequential encoding.
--------------------------------------
 State                    | Encoding
--------------------------------------
 stream_out_idle          | 00
 stream_out_flagc_rcvd    | unreached
 stream_out_wait_flagd    | unreached
 stream_out_read          | 01
 stream_out_read_oe_delay | 10
--------------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <inst_stream_write_to_fx3/current_state/FSM> on signal <current_state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 stream_in_idle     | 00
 stream_in_write    | 01
 stream_in_wr_delay | 10
--------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <inst_lcd_controller/config_fsm/FSM> on signal <config_fsm[1:3]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 function_set   | 000
 set_display    | 011
 display_clear  | 010
 entry_mode_set | 001
 finish         | 110
----------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <inst_lcd_controller/init_fsm/FSM> on signal <init_fsm[1:5]> with one-hot encoding.
------------------------------
 State            | Encoding
------------------------------
 waiting          | 00001
 send_three       | 00010
 wait_after_three | 00100
 conf_four_bits   | 01000
 wait_after_bits  | 10000
------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <inst_lcd_controller/write_fsm/FSM> on signal <write_fsm[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 clearing | 001
 moving   | 010
 writing  | 011
 waiting  | 100
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <inst_lcd_controller/send_byte_fsm/FSM> on signal <send_byte_fsm[1:7]> with one-hot encoding.
-------------------------------
 State             | Encoding
-------------------------------
 setup_high_nibble | 0000010
 send_high_nibble  | 0000100
 nibble_separation | 0001000
 setup_low_nibble  | 0010000
 send_low_nibble   | 0100000
 finish            | 1000000
 idle              | 0000001
-------------------------------
Reading core <ipcore_dir/slave_fifo_buffer_1flag.ngc>.
Loading core <slave_fifo_buffer_1flag> for timing and area information for instance <inst_fifo_buffer>.
INFO:Xst:2261 - The FF/Latch <data_stream_in_get_1> in Unit <inst_stream_write_to_fx3> is equivalent to the following FF/Latch, which will be removed : <data_stream_in_get_11> 
INFO:Xst:2261 - The FF/Latch <data_stream_in_get_6> in Unit <inst_stream_write_to_fx3> is equivalent to the following 2 FFs/Latches, which will be removed : <data_stream_in_get_12> <data_stream_in_get_14> 
INFO:Xst:2261 - The FF/Latch <data_stream_in_get_4> in Unit <inst_stream_write_to_fx3> is equivalent to the following 4 FFs/Latches, which will be removed : <data_stream_in_get_5> <data_stream_in_get_7> <data_stream_in_get_13> <data_stream_in_get_15> 
INFO:Xst:2261 - The FF/Latch <data_stream_in_get_0> in Unit <inst_stream_write_to_fx3> is equivalent to the following 5 FFs/Latches, which will be removed : <data_stream_in_get_2> <data_stream_in_get_3> <data_stream_in_get_8> <data_stream_in_get_9> <data_stream_in_get_10> 
WARNING:Xst:1426 - The value init of the FF/Latch configuring hinder the constant cleaning in the block inst_lcd_controller.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch lcd_display_ready hinder the constant cleaning in the block inst_lcd_controller.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line1_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <lcd_text_line1_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line1_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <4> has a constant value of 0 in block <lcd_text_line1_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <lcd_text_line1_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line1_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <6> has a constant value of 0 in block <lcd_text_line1_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <lcd_text_line1_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <lcd_text_line1_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line1_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line1_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <lcd_text_line1_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line2_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <lcd_text_line2_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <lcd_text_line2_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <6> has a constant value of 0 in block <lcd_text_line2_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line2_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <lcd_text_line2_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_goto_5> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_goto_4> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_goto_3> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_goto_2> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_goto_1> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_goto_0> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_data_to_send_7> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_clear> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line1_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <5> has a constant value of 0 in block <lcd_text_line1_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line1_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line1_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <5> has a constant value of 0 in block <lcd_text_line1_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line1_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <4> has a constant value of 0 in block <lcd_text_line1_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line1_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <5> has a constant value of 0 in block <lcd_text_line1_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line1_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <4> has a constant value of 0 in block <lcd_text_line1_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line1_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <lcd_text_line1_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line1_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <4> has a constant value of 0 in block <lcd_text_line1_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line2_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <lcd_text_line2_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line2_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <lcd_text_line2_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line2_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <lcd_text_line2_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line2_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <lcd_text_line2_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line1_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line1_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <lcd_text_line1_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line1_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line1_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <lcd_text_line1_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <lcd_text_line1_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_stream_in_get_1> (without init value) has a constant value of 0 in block <inst_stream_write_to_fx3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <config_byte_to_send_7> (without init value) has a constant value of 0 in block <inst_lcd_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <config_byte_to_send_6> (without init value) has a constant value of 0 in block <inst_lcd_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <config_byte_to_send_4> (without init value) has a constant value of 0 in block <inst_lcd_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <lcd_text_line2_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <6> has a constant value of 0 in block <lcd_text_line2_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <lcd_text_line2_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line2_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <lcd_text_line2_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line2_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <lcd_text_line2_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <lcd_text_line2_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line2_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <lcd_text_line2_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line2_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <lcd_text_line2_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <lcd_text_line2_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <lcd_text_line2_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <lcd_text_line2_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <lcd_text_line2_14>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 9
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 19-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 26-bit adder                                          : 1
 32-bit adder                                          : 1
# Counters                                             : 4
 2-bit down counter                                    : 4
# Registers                                            : 489
 Flip-Flops                                            : 489
# Latches                                              : 3
 16-bit latch                                          : 3
# Comparators                                          : 11
 16-bit comparator greater                             : 1
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 1
 19-bit comparator greater                             : 1
 20-bit comparator equal                               : 1
 20-bit comparator greater                             : 3
 20-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 1
 18-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch configuring hinder the constant cleaning in the block lcd_controller.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch lcd_display_ready hinder the constant cleaning in the block lcd_controller.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <config_byte_to_send_4> (without init value) has a constant value of 0 in block <lcd_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_byte_to_send_6> (without init value) has a constant value of 0 in block <lcd_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <config_byte_to_send_7> (without init value) has a constant value of 0 in block <lcd_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_stream_in_get_1> (without init value) has a constant value of 0 in block <slave_fifo_stream_write_to_fx3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_stream_in_get_11> (without init value) has a constant value of 0 in block <slave_fifo_stream_write_to_fx3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_goto_0> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_goto_1> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_goto_2> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_goto_3> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_goto_4> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_goto_5> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_stream_in_get_6> in Unit <slave_fifo_stream_write_to_fx3> is equivalent to the following 2 FFs/Latches, which will be removed : <data_stream_in_get_12> <data_stream_in_get_14> 
INFO:Xst:2261 - The FF/Latch <data_stream_in_get_4> in Unit <slave_fifo_stream_write_to_fx3> is equivalent to the following 4 FFs/Latches, which will be removed : <data_stream_in_get_5> <data_stream_in_get_7> <data_stream_in_get_13> <data_stream_in_get_15> 
INFO:Xst:2261 - The FF/Latch <data_stream_in_get_0> in Unit <slave_fifo_stream_write_to_fx3> is equivalent to the following 5 FFs/Latches, which will be removed : <data_stream_in_get_2> <data_stream_in_get_3> <data_stream_in_get_8> <data_stream_in_get_9> <data_stream_in_get_10> 
INFO:Xst:2261 - The FF/Latch <address_0> in Unit <slave_fifo_main> is equivalent to the following FF/Latch, which will be removed : <address_1> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_271> is equivalent to the following FF/Latch, which will be removed : <3> 
INFO:Xst:2261 - The FF/Latch <5> in Unit <LPM_DFF_271> is equivalent to the following FF/Latch, which will be removed : <7> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_262> is equivalent to the following FF/Latch, which will be removed : <3> 
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_262> is equivalent to the following FF/Latch, which will be removed : <4> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_262> is equivalent to the following FF/Latch, which will be removed : <6> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_253> is equivalent to the following FF/Latch, which will be removed : <6> 
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_253> is equivalent to the following FF/Latch, which will be removed : <1> 
INFO:Xst:2261 - The FF/Latch <5> in Unit <LPM_DFF_253> is equivalent to the following FF/Latch, which will be removed : <7> 
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_244> is equivalent to the following 2 FFs/Latches, which will be removed : <3> <6> 
INFO:Xst:2261 - The FF/Latch <4> in Unit <LPM_DFF_244> is equivalent to the following FF/Latch, which will be removed : <7> 
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_235> is equivalent to the following FF/Latch, which will be removed : <1> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_235> is equivalent to the following FF/Latch, which will be removed : <3> 
INFO:Xst:2261 - The FF/Latch <5> in Unit <LPM_DFF_235> is equivalent to the following FF/Latch, which will be removed : <7> 
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_226> is equivalent to the following 2 FFs/Latches, which will be removed : <1> <6> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_226> is equivalent to the following 3 FFs/Latches, which will be removed : <3> <4> <7> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_217> is equivalent to the following 2 FFs/Latches, which will be removed : <2> <6> 
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_217> is equivalent to the following 3 FFs/Latches, which will be removed : <3> <4> <7> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_208> is equivalent to the following FF/Latch, which will be removed : <3> 
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_208> is equivalent to the following FF/Latch, which will be removed : <6> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_208> is equivalent to the following 2 FFs/Latches, which will be removed : <4> <7> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_199> is equivalent to the following 2 FFs/Latches, which will be removed : <3> <4> 
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_199> is equivalent to the following 3 FFs/Latches, which will be removed : <2> <6> <7> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_190> is equivalent to the following 2 FFs/Latches, which will be removed : <3> <7> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_181> is equivalent to the following FF/Latch, which will be removed : <3> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_172> is equivalent to the following FF/Latch, which will be removed : <6> 
INFO:Xst:2261 - The FF/Latch <4> in Unit <LPM_DFF_172> is equivalent to the following FF/Latch, which will be removed : <5> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_172> is equivalent to the following 2 FFs/Latches, which will be removed : <3> <7> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_162> is equivalent to the following FF/Latch, which will be removed : <7> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_153> is equivalent to the following 4 FFs/Latches, which will be removed : <2> <3> <6> <7> 
INFO:Xst:2261 - The FF/Latch <4> in Unit <LPM_DFF_144> is equivalent to the following FF/Latch, which will be removed : <5> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_144> is equivalent to the following FF/Latch, which will be removed : <3> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_144> is equivalent to the following 2 FFs/Latches, which will be removed : <6> <7> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_134> is equivalent to the following FF/Latch, which will be removed : <6> 
INFO:Xst:2261 - The FF/Latch <4> in Unit <LPM_DFF_134> is equivalent to the following FF/Latch, which will be removed : <5> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_134> is equivalent to the following 2 FFs/Latches, which will be removed : <3> <7> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_124> is equivalent to the following FF/Latch, which will be removed : <6> 
INFO:Xst:2261 - The FF/Latch <4> in Unit <LPM_DFF_124> is equivalent to the following FF/Latch, which will be removed : <5> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_124> is equivalent to the following 2 FFs/Latches, which will be removed : <3> <7> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_115> is equivalent to the following 3 FFs/Latches, which will be removed : <2> <3> <6> 
INFO:Xst:2261 - The FF/Latch <4> in Unit <LPM_DFF_115> is equivalent to the following FF/Latch, which will be removed : <5> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_104> is equivalent to the following 2 FFs/Latches, which will be removed : <3> <6> 
INFO:Xst:2261 - The FF/Latch <4> in Unit <LPM_DFF_104> is equivalent to the following FF/Latch, which will be removed : <5> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_104> is equivalent to the following FF/Latch, which will be removed : <7> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_94> is equivalent to the following FF/Latch, which will be removed : <6> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_94> is equivalent to the following 2 FFs/Latches, which will be removed : <3> <7> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_85> is equivalent to the following FF/Latch, which will be removed : <6> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_85> is equivalent to the following 2 FFs/Latches, which will be removed : <3> <7> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_76> is equivalent to the following 3 FFs/Latches, which will be removed : <2> <3> <7> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_67> is equivalent to the following FF/Latch, which will be removed : <6> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_67> is equivalent to the following 2 FFs/Latches, which will be removed : <3> <7> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_57> is equivalent to the following FF/Latch, which will be removed : <6> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_57> is equivalent to the following 2 FFs/Latches, which will be removed : <3> <7> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_48> is equivalent to the following FF/Latch, which will be removed : <6> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_48> is equivalent to the following 2 FFs/Latches, which will be removed : <3> <7> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_38> is equivalent to the following FF/Latch, which will be removed : <6> 
INFO:Xst:2261 - The FF/Latch <4> in Unit <LPM_DFF_38> is equivalent to the following FF/Latch, which will be removed : <5> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_38> is equivalent to the following 2 FFs/Latches, which will be removed : <3> <7> 
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_29> is equivalent to the following FF/Latch, which will be removed : <2> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_29> is equivalent to the following 2 FFs/Latches, which will be removed : <3> <7> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_20> is equivalent to the following 2 FFs/Latches, which will be removed : <4> <6> 
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_20> is equivalent to the following 3 FFs/Latches, which will be removed : <1> <3> <7> 
WARNING:Xst:1293 - FF/Latch <5> has a constant value of 0 in block <LPM_DFF_271>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <LPM_DFF_262>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <5> has a constant value of 0 in block <LPM_DFF_253>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <4> has a constant value of 0 in block <LPM_DFF_244>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <5> has a constant value of 0 in block <LPM_DFF_235>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <LPM_DFF_226>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <LPM_DFF_217>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <LPM_DFF_208>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <LPM_DFF_199>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <LPM_DFF_190>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <LPM_DFF_181>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <LPM_DFF_172>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <LPM_DFF_162>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <LPM_DFF_153>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <LPM_DFF_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <LPM_DFF_134>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <LPM_DFF_124>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <LPM_DFF_115>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <LPM_DFF_104>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <LPM_DFF_94>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <LPM_DFF_85>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <LPM_DFF_76>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <LPM_DFF_67>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <LPM_DFF_57>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <LPM_DFF_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <LPM_DFF_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <LPM_DFF_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <LPM_DFF_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wait_time_0> has a constant value of 0 in block <lcd_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wait_time_1> has a constant value of 0 in block <lcd_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wait_time_2> has a constant value of 0 in block <lcd_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wait_time_5> has a constant value of 0 in block <lcd_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wait_time_7> has a constant value of 1 in block <lcd_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wait_time_11> has a constant value of 0 in block <lcd_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wait_time_14> has a constant value of 0 in block <lcd_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wait_time_15> has a constant value of 0 in block <lcd_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_clear> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_data_to_send_7> (without init value) has a constant value of 0 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lcd_text_line2_15_4> in Unit <slave_fifo_main> is equivalent to the following 3 FFs/Latches, which will be removed : <lcd_text_line2_13_4> <lcd_text_line2_12_4> <lcd_text_line2_11_5> 
INFO:Xst:2261 - The FF/Latch <lcd_text_line1_8_6> in Unit <slave_fifo_main> is equivalent to the following 5 FFs/Latches, which will be removed : <lcd_text_line1_7_2> <lcd_text_line1_6_6> <lcd_text_line1_4_5> <lcd_text_line2_6_5> <lcd_text_line2_5_4> 
INFO:Xst:2261 - The FF/Latch <lcd_text_line1_8_4> in Unit <slave_fifo_main> is equivalent to the following 5 FFs/Latches, which will be removed : <lcd_text_line1_14_2> <lcd_text_line1_7_4> <lcd_text_line1_6_0> <lcd_text_line1_11_2> <lcd_text_line1_9_0> 
INFO:Xst:2261 - The FF/Latch <lcd_text_line1_8_2> in Unit <slave_fifo_main> is equivalent to the following 5 FFs/Latches, which will be removed : <lcd_text_line1_7_3> <lcd_text_line1_6_2> <lcd_text_line1_12_0> <lcd_text_line1_10_1> <lcd_text_line1_9_4> 
INFO:Xst:2261 - The FF/Latch <lcd_text_line1_13_5> in Unit <slave_fifo_main> is equivalent to the following 13 FFs/Latches, which will be removed : <lcd_text_line1_5_1> <lcd_text_line1_11_5> <lcd_text_line1_10_5> <lcd_text_line2_9_6> <lcd_text_line2_8_2> <lcd_text_line2_7_6> <lcd_text_line2_5_1> <lcd_text_line2_4_2> <lcd_text_line2_3_2> <lcd_text_line2_2_1> <lcd_text_line2_1_2> <lcd_text_line2_10_2> <lcd_text_line1_9_5> 
INFO:Xst:2261 - The FF/Latch <lcd_text_line2_9_1> in Unit <slave_fifo_main> is equivalent to the following 2 FFs/Latches, which will be removed : <lcd_text_line2_7_1> <lcd_text_line2_11_2> 
INFO:Xst:2261 - The FF/Latch <lcd_text_line1_8_1> in Unit <slave_fifo_main> is equivalent to the following 17 FFs/Latches, which will be removed : <lcd_text_line1_13_0> <lcd_text_line1_5_5> <lcd_text_line1_11_0> <lcd_text_line1_4_1> <lcd_text_line1_10_6> <lcd_text_line2_9_5> <lcd_text_line2_8_4> <lcd_text_line2_7_5> <lcd_text_line2_6_4> <lcd_text_line2_4_4> <lcd_text_line2_3_4> <lcd_text_line2_2_4> <lcd_text_line2_1_4> <lcd_text_line2_16_4> <lcd_text_line2_14_4> <lcd_text_line2_10_4> <lcd_text_line1_9_6> 
INFO:Xst:2261 - The FF/Latch <lcd_text_line1_10_4> in Unit <slave_fifo_main> is equivalent to the following 7 FFs/Latches, which will be removed : <lcd_text_line2_9_2> <lcd_text_line2_7_3> <lcd_text_line2_16_2> <lcd_text_line2_15_2> <lcd_text_line2_14_6> <lcd_text_line2_13_2> <lcd_text_line2_12_1> 
INFO:Xst:2261 - The FF/Latch <lcd_text_line2_9_4> in Unit <slave_fifo_main> is equivalent to the following 7 FFs/Latches, which will be removed : <lcd_text_line2_7_4> <lcd_text_line2_16_5> <lcd_text_line2_15_5> <lcd_text_line2_14_5> <lcd_text_line2_13_5> <lcd_text_line2_12_5> <lcd_text_line2_11_4> 
INFO:Xst:2261 - The FF/Latch <lcd_text_line1_8_0> in Unit <slave_fifo_main> is equivalent to the following FF/Latch, which will be removed : <lcd_text_line1_7_0> 
INFO:Xst:2261 - The FF/Latch <lcd_text_line1_14_0> in Unit <slave_fifo_main> is equivalent to the following 2 FFs/Latches, which will be removed : <lcd_text_line1_13_2> <lcd_text_line1_15_2> 

Optimizing unit <slave_fifo_main> ...
WARNING:Xst:1426 - The value init of the FF/Latch lcd_text_line1_8_6 hinder the constant cleaning in the block slave_fifo_main.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <lcd_text_line1_8_0> in Unit <slave_fifo_main> is equivalent to the following FF/Latch, which will be removed : <lcd_text_line1_14_5> 
WARNING:Xst:1710 - FF/Latch <lcd_goto_7> (without init value) has a constant value of 1 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lcd_text_line1_13_5> in Unit <slave_fifo_main> is equivalent to the following FF/Latch, which will be removed : <slcs> 
INFO:Xst:2261 - The FF/Latch <lcd_text_line1_6_4> in Unit <slave_fifo_main> is equivalent to the following FF/Latch, which will be removed : <lcd_text_line1_12_5> 
WARNING:Xst:1710 - FF/Latch <lcd_goto_7> (without init value) has a constant value of 1 in block <slave_fifo_main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lcd_text_line1_13_5> in Unit <slave_fifo_main> is equivalent to the following FF/Latch, which will be removed : <slcs> 
INFO:Xst:2261 - The FF/Latch <lcd_text_line1_6_4> in Unit <slave_fifo_main> is equivalent to the following FF/Latch, which will be removed : <lcd_text_line1_12_5> 

Optimizing unit <lcd_controller> ...

Optimizing unit <slave_fifo_stream_write_to_fx3> ...

Optimizing unit <slave_fifo_stream_read_from_fx3> ...

Optimizing unit <slave_fifo_loopback> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block slave_fifo_main, actual ratio is 9.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <inst_loopback/inst_fifo_buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <inst_loopback/inst_fifo_buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <inst_loopback/inst_fifo_buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <inst_loopback/inst_fifo_buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 301
 Flip-Flops                                            : 301

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : slave_fifo_main.ngr
Top Level Output File Name         : slave_fifo_main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 43

Cell Usage :
# BELS                             : 1165
#      GND                         : 2
#      INV                         : 24
#      LUT1                        : 63
#      LUT2                        : 111
#      LUT2_D                      : 3
#      LUT2_L                      : 1
#      LUT3                        : 138
#      LUT3_D                      : 2
#      LUT3_L                      : 3
#      LUT4                        : 358
#      LUT4_D                      : 3
#      LUT4_L                      : 19
#      MUXCY                       : 259
#      MUXF5                       : 27
#      VCC                         : 2
#      XORCY                       : 150
# FlipFlops/Latches                : 405
#      FD                          : 67
#      FDC                         : 64
#      FDCE                        : 49
#      FDE                         : 137
#      FDP                         : 28
#      FDPE                        : 4
#      FDS                         : 8
#      LD                          : 16
#      LDCP_1                      : 16
#      LDE_1                       : 16
# RAMS                             : 1
#      RAMB16_S18_S18              : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 42
#      IBUF                        : 5
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 20
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      410  out of   4656     8%  
 Number of Slice Flip Flops:            373  out of   9312     4%  
 Number of 4 input LUTs:                725  out of   9312     7%  
 Number of IOs:                          43
 Number of bonded IOBs:                  42  out of    232    18%  
    IOB Flip Flops:                      32
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------+-------------------------------------------------------------+-------+
Clock Signal                                            | Clock buffer(FF name)                                       | Load  |
--------------------------------------------------------+-------------------------------------------------------------+-------+
clock50                                                 | inst_slave_fifo_dcm/DCM_SP_INST:CLK2X                       | 150   |
clock50                                                 | inst_slave_fifo_dcm/DCM_SP_INST:CLK0                        | 208   |
data_out_get_not0001(data_out_get_not0001_wg_cy<4>:O)   | NONE(*)(data_out_get_0)                                     | 16    |
stream_out_mode_active(lcd_text_line2_11_mux0001<0>11:O)| NONE(*)(int_stream_read_from_fx3/data_stream_out_to_show_15)| 16    |
slrd_loopback(inst_loopback/current_state_FSM_Out91:O)  | NONE(*)(inst_loopback/data_loopback_in_get_15)              | 16    |
--------------------------------------------------------+-------------------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                               | Buffer(FF name)                                                                                                                 | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
reset_from_slide                                                                                                                                                                             | IBUF                                                                                                                            | 99    |
inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i)| 22    |
inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)           | 20    |
inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i) | 2     |
inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2)                              | 1     |
inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                              | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_0__and0000(int_stream_read_from_fx3/data_stream_out_to_show_0__and00001:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_0)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_0__and0001(int_stream_read_from_fx3/data_stream_out_to_show_0__and00011:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_0)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_10__and0000(int_stream_read_from_fx3/data_stream_out_to_show_10__and00001:O)                                                                | NONE(int_stream_read_from_fx3/data_stream_out_to_show_10)                                                                       | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_10__and0001(int_stream_read_from_fx3/data_stream_out_to_show_10__and00011:O)                                                                | NONE(int_stream_read_from_fx3/data_stream_out_to_show_10)                                                                       | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_11__and0000(int_stream_read_from_fx3/data_stream_out_to_show_11__and00001:O)                                                                | NONE(int_stream_read_from_fx3/data_stream_out_to_show_11)                                                                       | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_11__and0001(int_stream_read_from_fx3/data_stream_out_to_show_11__and00011:O)                                                                | NONE(int_stream_read_from_fx3/data_stream_out_to_show_11)                                                                       | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_12__and0000(int_stream_read_from_fx3/data_stream_out_to_show_12__and00001:O)                                                                | NONE(int_stream_read_from_fx3/data_stream_out_to_show_12)                                                                       | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_12__and0001(int_stream_read_from_fx3/data_stream_out_to_show_12__and00011:O)                                                                | NONE(int_stream_read_from_fx3/data_stream_out_to_show_12)                                                                       | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_13__and0000(int_stream_read_from_fx3/data_stream_out_to_show_13__and00001:O)                                                                | NONE(int_stream_read_from_fx3/data_stream_out_to_show_13)                                                                       | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_13__and0001(int_stream_read_from_fx3/data_stream_out_to_show_13__and00011:O)                                                                | NONE(int_stream_read_from_fx3/data_stream_out_to_show_13)                                                                       | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_14__and0000(int_stream_read_from_fx3/data_stream_out_to_show_14__and00001:O)                                                                | NONE(int_stream_read_from_fx3/data_stream_out_to_show_14)                                                                       | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_14__and0001(int_stream_read_from_fx3/data_stream_out_to_show_14__and00011:O)                                                                | NONE(int_stream_read_from_fx3/data_stream_out_to_show_14)                                                                       | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_15__and0000(int_stream_read_from_fx3/data_stream_out_to_show_15__and00001:O)                                                                | NONE(int_stream_read_from_fx3/data_stream_out_to_show_15)                                                                       | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_15__and0001(int_stream_read_from_fx3/data_stream_out_to_show_15__and00011:O)                                                                | NONE(int_stream_read_from_fx3/data_stream_out_to_show_15)                                                                       | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_1__and0000(int_stream_read_from_fx3/data_stream_out_to_show_1__and00001:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_1)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_1__and0001(int_stream_read_from_fx3/data_stream_out_to_show_1__and00011:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_1)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_2__and0000(int_stream_read_from_fx3/data_stream_out_to_show_2__and00001:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_2)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_2__and0001(int_stream_read_from_fx3/data_stream_out_to_show_2__and00011:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_2)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_3__and0000(int_stream_read_from_fx3/data_stream_out_to_show_3__and00001:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_3)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_3__and0001(int_stream_read_from_fx3/data_stream_out_to_show_3__and00011:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_3)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_4__and0000(int_stream_read_from_fx3/data_stream_out_to_show_4__and00001:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_4)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_4__and0001(int_stream_read_from_fx3/data_stream_out_to_show_4__and00011:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_4)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_5__and0000(int_stream_read_from_fx3/data_stream_out_to_show_5__and00001:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_5)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_5__and0001(int_stream_read_from_fx3/data_stream_out_to_show_5__and00011:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_5)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_6__and0000(int_stream_read_from_fx3/data_stream_out_to_show_6__and00001:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_6)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_6__and0001(int_stream_read_from_fx3/data_stream_out_to_show_6__and00011:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_6)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_7__and0000(int_stream_read_from_fx3/data_stream_out_to_show_7__and00001:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_7)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_7__and0001(int_stream_read_from_fx3/data_stream_out_to_show_7__and00011:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_7)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_8__and0000(int_stream_read_from_fx3/data_stream_out_to_show_8__and00001:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_8)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_8__and0001(int_stream_read_from_fx3/data_stream_out_to_show_8__and00011:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_8)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_9__and0000(int_stream_read_from_fx3/data_stream_out_to_show_9__and00001:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_9)                                                                        | 1     |
int_stream_read_from_fx3/data_stream_out_to_show_9__and0001(int_stream_read_from_fx3/data_stream_out_to_show_9__and00011:O)                                                                  | NONE(int_stream_read_from_fx3/data_stream_out_to_show_9)                                                                        | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 14.254ns (Maximum Frequency: 70.156MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 8.286ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock50'
  Clock period: 14.254ns (frequency: 70.156MHz)
  Total number of paths / destination ports: 51095 / 531
-------------------------------------------------------------------------
Delay:               7.127ns (Levels of Logic = 4)
  Source:            inst_loopback/current_state_FSM_FFd3 (FF)
  Destination:       inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram (RAM)
  Source Clock:      clock50 rising 2.0X
  Destination Clock: clock50 rising 2.0X

  Data Path: inst_loopback/current_state_FSM_FFd3 to inst_loopback/inst_fifo_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.591   1.243  inst_loopback/current_state_FSM_FFd3 (inst_loopback/current_state_FSM_FFd3)
     LUT2_D:I0->LO         1   0.704   0.104  inst_loopback/sloe_loopback_get1 (N217)
     LUT4:I3->O            2   0.704   0.622  inst_loopback/buffer_write_enable_and00001 (inst_loopback/buffer_write_enable)
     begin scope: 'inst_loopback/inst_fifo_buffer'
     LUT2:I0->O           23   0.704   1.202  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     RAMB16_S18_S18:WEA        1.253          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
    ----------------------------------------
    Total                      7.127ns (3.956ns logic, 3.171ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock50'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            slide_select_mode<0> (PAD)
  Destination:       current_mode_0 (FF)
  Destination Clock: clock50 rising 2.0X

  Data Path: slide_select_mode<0> to current_mode_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  slide_select_mode_0_IBUF (slide_select_mode_0_IBUF)
     FDP:D                     0.308          current_mode_0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock50'
  Total number of paths / destination ports: 181 / 29
-------------------------------------------------------------------------
Offset:              8.286ns (Levels of Logic = 3)
  Source:            current_state_FSM_FFd2 (FF)
  Destination:       data<15> (PAD)
  Source Clock:      clock50 rising 2.0X

  Data Path: current_state_FSM_FFd2 to data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            121   0.591   1.465  current_state_FSM_FFd2 (current_state_FSM_FFd2)
     LUT4:I0->O            1   0.704   0.499  slwr_get_SW1 (N39)
     LUT4:I1->O           17   0.704   1.051  slwr_get (data_data_out_get2_not0000_inv)
     IOBUF:T->IO               3.272          data_15_IOBUF (data<15>)
    ----------------------------------------
    Total                      8.286ns (5.271ns logic, 3.015ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.58 secs
 
--> 

Total memory usage is 296548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  163 (   0 filtered)
Number of infos    :  104 (   0 filtered)

