Explicit|||23..27||then||0|then|||Temporal.Asynchronous|||||||||||8..21|0|has been read||||||||0..21;28..115|0|unit 7, has been read the shift registers and the transpose element 40 would be full if they were 8 bits deep|||||||||||||
Explicit|||117..127||thereafter||1|thereafter|||Temporal.Asynchronous|||||||||||0..115|0|unit 7, has been read, then the shift registers and the transpose element 40 would be full if they were 8 bits deep||||||||128..234|1|assume that the transpose element 40 is read broadside, one shift register after the other, to load ram 20|||||||||||||
Explicit|||91..93||if||0|if|||Contingency.Condition|||||||||||0..90|0|unit 7, has been read, then the shift registers and the transpose element 40 would be full||||||||94..115|0|they were 8 bits deep|||||||||||||
