==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 93652 ; free virtual = 515937
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 93652 ; free virtual = 515937
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:44).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:121).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 93645 ; free virtual = 515931
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 93640 ; free virtual = 515927
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 821-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:163) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:71:4) to (hcr_metadata_injector/hcr_metadata_injector.cpp:83:4) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i32P.i3' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:179).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 93619 ; free virtual = 515906
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 93615 ; free virtual = 515903
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.61 seconds; current allocated memory: 125.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 125.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 126.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 126.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 127.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 9861 ; free virtual = 470355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 9859 ; free virtual = 470353
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:44).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:121).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 8442 ; free virtual = 468938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 10647 ; free virtual = 471040
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:163) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:71:4) to (hcr_metadata_injector/hcr_metadata_injector.cpp:83:4) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i32P.i3' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:179).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 12680 ; free virtual = 473074
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 12396 ; free virtual = 472790
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.08 seconds; current allocated memory: 125.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 126.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 126.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 128.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369730 ; free virtual = 506001
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369727 ; free virtual = 505997
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:45).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:124).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369971 ; free virtual = 506243
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369967 ; free virtual = 506239
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:73:4) to (hcr_metadata_injector/hcr_metadata_injector.cpp:85:4) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:190).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369956 ; free virtual = 506229
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369942 ; free virtual = 506216
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.03 seconds; current allocated memory: 127.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 127.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 128.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 128.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 129.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369063 ; free virtual = 505546
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369069 ; free virtual = 505552
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:45).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:124).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369055 ; free virtual = 505539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369052 ; free virtual = 505537
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:73:4) to (hcr_metadata_injector/hcr_metadata_injector.cpp:85:4) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:190).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369027 ; free virtual = 505514
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369012 ; free virtual = 505498
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.77 seconds; current allocated memory: 127.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 128.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 128.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 129.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/flags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hcr_metadata_injector' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hcr_metadata_injector'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 132.706 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 365017 ; free virtual = 501530
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 365016 ; free virtual = 501530
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:45).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:124).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 364973 ; free virtual = 501488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 364963 ; free virtual = 501478
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:73:4) to (hcr_metadata_injector/hcr_metadata_injector.cpp:85:4) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:190).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 364885 ; free virtual = 501401
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 364882 ; free virtual = 501398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.86 seconds; current allocated memory: 127.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 128.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 128.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 129.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/flags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hcr_metadata_injector' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hcr_metadata_injector'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 132.639 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
