library ieee;
use ieee.std_logic_1164.all;
library work;
use work.globals.all;


entity MEMStage is
  port(MEMSigs: t_MEMSigs;
       )
