-seed 1
-fetch:ifqsize 1
-fetch:mplat 3
-bpred bimod
-bpred:bimod 2048
-bpred:2lev 1 1024 8
-decode:width 1
-issue:width 1
-commit:width 1
-issue:inorder true
-issue:wrongpath true
-ruu:size 8
-lsq:size 8
-cache:dl1 dl1:128:32:4:l
-cache:dl1lat 1
-cache:dl2 ul2:1024:64:4:l
-cache:dl2lat 6
-cache:il1 il1:512:32:1:l
-cache:il1lat 1
-cache:il2 dl2
-cache:il2lat 6
-cache:flush false
-cache:icompress false
-mem:lat 18 2
-mem:width 8
-tlb:itlb itlb:16:4096:4:l
-tlb:dtlb dtlb:32:4096:4:l
-tlb:lat 30
-res:ialu 4
-res:imult 4
-res:memport 1
-res:fpalu 4
-res:fpmult 4
-bugcompat false
