#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Mar 22 22:15:53 2021
# Process ID: 11984
# Current directory: C:/Users/User/ring_oscillator_zynq/simple_ro
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16036 C:\Users\User\ring_oscillator_zynq\simple_ro\simple_ro.xpr
# Log file: C:/Users/User/ring_oscillator_zynq/simple_ro/vivado.log
# Journal file: C:/Users/User/ring_oscillator_zynq/simple_ro\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name Frequency_counter_AXI4_v1_0_project -directory C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.tmp/Frequency_counter_AXI4_v1_0_project c:/Users/User/ring_oscillator_zynq/ip_repo/Frequency_counter_AXI4_1.0/component.xml
update_compile_order -fileset sources_1
ipx::add_register reg_data_out [ipx::get_address_blocks S00_AXI_reg -of_objects [ipx::get_memory_maps S00_AXI -of_objects [ipx::current_core]]]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/User/ring_oscillator_zynq/ip_repo/Frequency_counter_AXI4_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Frequency_counter_AXI4:1.0 [get_ips  design_1_Frequency_counter_AX_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Frequency_counter_AX_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Frequency_counter_AX_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Frequency_counter_AX_0_0_synth_1 -jobs 6
wait_on_run design_1_Frequency_counter_AX_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.ip_user_files -ipstatic_source_dir C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.cache/compile_simlib/modelsim} {questa=C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.cache/compile_simlib/questa} {riviera=C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.cache/compile_simlib/riviera} {activehdl=C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name Frequency_counter_AXI4_v1_0_project -directory C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.tmp/Frequency_counter_AXI4_v1_0_project c:/Users/User/ring_oscillator_zynq/ip_repo/Frequency_counter_AXI4_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
synth_design -rtl -name rtl_1
refresh_design
refresh_design
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/User/ring_oscillator_zynq/ip_repo/Frequency_counter_AXI4_1.0
ipx::unload_core c:/Users/User/ring_oscillator_zynq/ip_repo/Frequency_counter_AXI4_1.0/component.xml
close_project
ipx::edit_ip_in_project -upgrade true -name Frequency_counter_AXI4_v1_0_project -directory C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.tmp/Frequency_counter_AXI4_v1_0_project c:/Users/User/ring_oscillator_zynq/ip_repo/Frequency_counter_AXI4_1.0/component.xml
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::remove_register reg_data_out [ipx::get_address_blocks S00_AXI_reg -of_objects [ipx::get_memory_maps S00_AXI -of_objects [ipx::current_core]]]
ipx::add_register slv_reg0 [ipx::get_address_blocks S00_AXI_reg -of_objects [ipx::get_memory_maps S00_AXI -of_objects [ipx::current_core]]]
ipx::add_register slv_reg1 [ipx::get_address_blocks S00_AXI_reg -of_objects [ipx::get_memory_maps S00_AXI -of_objects [ipx::current_core]]]
ipx::add_register slv_reg2 [ipx::get_address_blocks S00_AXI_reg -of_objects [ipx::get_memory_maps S00_AXI -of_objects [ipx::current_core]]]
ipx::add_register slv_reg4 [ipx::get_address_blocks S00_AXI_reg -of_objects [ipx::get_memory_maps S00_AXI -of_objects [ipx::current_core]]]
ipx::add_register slv_reg3 [ipx::get_address_blocks S00_AXI_reg -of_objects [ipx::get_memory_maps S00_AXI -of_objects [ipx::current_core]]]
refresh_design
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/User/ring_oscillator_zynq/ip_repo/Frequency_counter_AXI4_1.0
report_ip_status -name ip_status 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property pfm_name {} [get_files -all {C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file C:/Users/User/ring_oscillator_zynq/simple_ro/design_1_wrapper.xsa
write_bd_tcl -force C:/Users/User/ring_oscillator_zynq/simple_ro/RO.tcl
write_bd_tcl -force C:/Users/User/ring_oscillator_zynq/simple_ro/RO.tcl
set_property pfm_name {} [get_files -all {C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -force -file C:/Users/User/ring_oscillator_zynq/simple_ro/design_1_wrapper.xsa
upgrade_ip -vlnv xilinx.com:user:Frequency_counter_AXI4:1.0 [get_ips  design_1_Frequency_counter_AX_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Frequency_counter_AX_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Frequency_counter_AX_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Frequency_counter_AX_0_0_synth_1 -jobs 6
wait_on_run design_1_Frequency_counter_AX_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.ip_user_files -ipstatic_source_dir C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.cache/compile_simlib/modelsim} {questa=C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.cache/compile_simlib/questa} {riviera=C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.cache/compile_simlib/riviera} {activehdl=C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name Frequency_counter_AXI4_v1_0_project -directory C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.tmp/Frequency_counter_AXI4_v1_0_project c:/Users/User/ring_oscillator_zynq/ip_repo/Frequency_counter_AXI4_1.0/component.xml
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
current_project simple_ro
current_project Frequency_counter_AXI4_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::remove_register slv_reg4 [ipx::get_address_blocks S00_AXI_reg -of_objects [ipx::get_memory_maps S00_AXI -of_objects [ipx::current_core]]]
ipx::add_register reg_data_out [ipx::get_address_blocks S00_AXI_reg -of_objects [ipx::get_memory_maps S00_AXI -of_objects [ipx::current_core]]]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/User/ring_oscillator_zynq/ip_repo/Frequency_counter_AXI4_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Frequency_counter_AXI4:1.0 [get_ips  design_1_Frequency_counter_AX_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Frequency_counter_AX_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.SIZE {1000}] [get_bd_cells Ring_Oscillator]
endgroup
write_bd_tcl -force C:/Users/User/ring_oscillator_zynq/simple_ro/RO.tcl
save_bd_design
reset_run synth_1
reset_run design_1_simple_ro_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
report_ip_status -name ip_status 
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
startgroup
create_pblock pblock_1
resize_pblock pblock_1 -add CLOCKREGION_X0Y0:CLOCKREGION_X0Y0
add_cells_to_pblock pblock_1 [get_cells [list {design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]} {design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2} design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3 {design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10} {design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2} {design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1} {design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]}]] -clear_locs
endgroup
startgroup
create_pblock pblock_Ring_Oscillator
resize_pblock pblock_Ring_Oscillator -add CLOCKREGION_X1Y1:CLOCKREGION_X1Y1
add_cells_to_pblock pblock_Ring_Oscillator [get_cells [list design_1_i/Ring_Oscillator]] -clear_locs
endgroup
delete_pblock [get_pblocks  pblock_Ring_Oscillator]
delete_pblock [get_pblocks  pblock_1]
startgroup
create_pblock pblock_Ring_Oscillator
resize_pblock pblock_Ring_Oscillator -add CLOCKREGION_X1Y1:CLOCKREGION_X1Y1
add_cells_to_pblock pblock_Ring_Oscillator [get_cells [list design_1_i/Ring_Oscillator]] -clear_locs
endgroup
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
startgroup
create_pblock pblock_Arm_Core_axi_periph
resize_pblock pblock_Arm_Core_axi_periph -add {SLICE_X26Y51:SLICE_X31Y149 RAMB18_X2Y22:RAMB18_X2Y59 RAMB36_X2Y11:RAMB36_X2Y29}
add_cells_to_pblock pblock_Arm_Core_axi_periph [get_cells [list design_1_i/Arm_Core_axi_periph]] -clear_locs
endgroup
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.SIZE {3000}] [get_bd_cells Ring_Oscillator]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_simple_ro_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
set_property pfm_name {} [get_files -all {C:/Users/User/ring_oscillator_zynq/simple_ro/simple_ro.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -force -file C:/Users/User/ring_oscillator_zynq/simple_ro/design_1_wrapper.xsa
