---
layout: default
title: schedule
---

The Portal Center organizes a monthly seminar that is open to industry affiliates and sponsors, typically on the first Wednesday of each month. If your company is an affiliate or sponsor and you wish to get access to the monthly meetings, then email Julie Hitchcock (julieh1@stanford.edu). The Portal center also runs a weekly internal seminar. Both internal and affiliate seminars are on Wednesdays at 12noon in the CoDa Building (389 Jane Stanford Way) Room E401.

In the following schedules external affiliate and sponsor talks are listed in bold text and internal talks with normal font.

# Winter 2026

| Date | Topic | Speaker |
| ---- | ----- | ------- |
| **March 4** |  | **Yuchen Mei** |
| **February 4** | **Pono 2.0: A Versatile SMT-Based Model Checker for Safety and Liveness** | **Áron Ricardo Perez-Lopez** |
| **January 7**|  | **Wonsuk Jang** |

# Fall 2025

| Date | Topic | Speaker |
| ---- | ----- | ------- |
| Dec. 22- Jan. 2 | Winter Break (no seminars) ||
| December&nbsp;17 | End of quarter (no seminar) ||
| December&nbsp;10 | Compiling Recurrences to Systolic Architectures | Shiv Sundram |
| **December&nbsp;3** | **The Sphinx Framework** | **Jeffrey Yu** |
| November&nbsp;26 | Thanksgiving Break (no seminar) | |
| November&nbsp;19 | Quantum Compilation and Simulation | Ritvik Sharma |
| November&nbsp;12 | Accelerating Database Processing with FPGAs | Stephen Neuendorffer (AMD) |
| CANCELED: **November&nbsp;5**  | **Pono 2.0: A Versatile SMT-Based Model Checker for Safety and Liveness** | **Áron Ricardo Perez-Lopez** |
| October&nbsp;29 | Mapping AI inference workloads to Heterogeneous Hardware at scale | Zain Asgar |
| October&nbsp;22 | Compiling Declarative Recurrences into Optimized Systolic Array Accelerators | Akhilesh Balasingam |
| October&nbsp;15 | Efficient Optimization with Encoded Ising Models | Devrath Iyer |
| October&nbsp;8 | Sparse ML Compilation Frameworks for CPUs and Dataflow Machines | Bobby Yan and Rubens Lacouture |
| **October 1** | **Towards Automated GPU Kernel Generation** | **Simon Guo** |
| September&nbsp;24 | Planning Meeting |  |


# Summer 2025

| Date | Topic | Speaker |
| ---- | ----- | ------- |
| **August 27-28** | **Yearly Portal Retreat** | |
| August&nbsp;13 | Abstract Machine Discussion (no zoom) | Mark Horowitz |
| August&nbsp;6 | Quantization Discussion (no zoom) | Thierry Tambe |
| July&nbsp;23 | High-Level IR Discussion (no zoom) | Fredrik Kjolstad |
| **July&nbsp;9** | **Voyager: A High-Level Synthesis Based Framework for Design Space Exploration and Generation of Neural Network Accelerators** | **Kartik Prabhu** |

# Spring 2025

| Date | Topic | Speaker |
| ---- | ----- | ------- |
| **June&nbsp;4** | **Task-based tensor computations on modern GPUs** | **Rohan Yadav** |
| May&nbsp;28 | LEGO: A compiler for tiling and mapping sparse tensor algebra expressions to heterogenous hardware stacks | Sai Gautham Ravipati |
| May&nbsp;21 | Zircon: Heterogeneous CGRA for Accelerating Machine Learning and Image Processing Applications | Yuchen Mei |
| May&nbsp;14 | µAgent: Energy-Efficient Edge SoC for LLM-based Agentic AI Reasoning | Wonsuk Jang and Christian Kubicka |
| **May&nbsp;7** | **Efficient Sparsity for Deep Learning** | **Trevor Gale (Google DeepMind)** |
| April&nbsp;30 | Sphinx: Accelerating Edge LLM Using 4-bit NormalFloat and On-the-Fly Outlier Handling | Jeffrey Yu |
| April&nbsp;23 | Compressing LLMs for Efficient Inference: Recent Advances in Low-Rank Methods, Quantization, and Structured Sparsity | Rajarshi Saha (AWS) |
| April&nbsp;16 | CPV: A Circuit-Based Program Verifier | Po-Chun Chien |
| April 9 | Ember: a Compiler for Efficient Embedding Operations on Decoupled Access-Execute Architectures | Marco Siracusa |
| **April 2** | **Deegen: A Meta-compiler Approach for High Performance VMs at Low Engineering Cost Abstract** | **Haoran Xu** |


# Winter 2025

| Date | Topic | Speaker |
| ---- | ----- | ------- |
| March&nbsp;26 | Spring Break (no seminar) ||
| March&nbsp;19 | Verification | Clark Barrett |
| March&nbsp;12 | Summer Goals | Discussion |
| **March&nbsp;5** | **Quantization Algorithms** | **Mert Pilanci**|
| February&nbsp;26 | HLS and VLSI Design | Thierry Tambe, Priyanka Raina, and Mark Horowitz |
| February&nbsp;19 | Collection IR | Fred Kjolstad |
| February&nbsp;12 | Voyager: A High-Level Synthesis Based Framework for Design Space Exploration and Generation of Neural Network Accelerators | Kartik Prabhu |
| **February&nbsp;5** | **ML Research Overview** | Ludwig Schmidt |
| January&nbsp;29 | Compiling Recurrences over Dense and Sparse Arrays | Shiv Sundram |
| January&nbsp;22 | Who is working on what? | Discussion |
| January&nbsp;15 | Apple-Portal Discussion | Eric Lee |
| **January&nbsp;8** | **Mapping Sparse Applications to Accelerated Computing Systems** | **Olivia Hsu** |

# Fall 2024

| Date | Topic | Speaker |
| ---- | ----- | ------- |
| December&nbsp;11 | AMD AIEngine Software | Joseph Melber (AMD) |
| **December&nbsp;4** | **LLM-aided code translation** | **Abdulrahman Mahmoud (MBZUAI)** |
| November&nbsp;27 | Thanksgiving Break (no seminar) | |
| November&nbsp;20 | Portable ML Compiler Design Discussion | Priyanka Raina and Fred Kjolstad |  |
| **November&nbsp;13** | **Quantization in Hardware** | **Thierry Tambe** |
| November&nbsp;6 | Introduction to AWS Trainium architecture and ISA | Ron Diamant (AWS), Serina Tan (AWS), and Jonathan Henson (AWS) |
| October&nbsp;30 | Current State of HW Quantization and Number Formats | Thierry Tambe |
| October&nbsp;23 | Chiplets | Mark Horowitz |
| October&nbsp;16 | AMD AIEngine | Steven Neuendorffer (AMD) and Sam Bayliss (AMD) |
| October&nbsp;9 | PyTorch Compiler for Internal Hardware | Jeffrey Yu |
| October&nbsp;2 | Current State of ML Compilers | Christophe Gyurgyik |
| Sepember&nbsp;25 | Round-Table Elevator Pitches | |
| September&nbsp;18 | Topic Planning | |
| September&nbsp;11 | Introductions | |

