{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "source": [
        " The maximum number of sets that can be specified for the DTLB is 256.\n"
      ],
      "metadata": {
        "id": "YsCmFW7d2NMw"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Parse the configuration information\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "data_cache_sets = 0\n",
        "data_cache_set_size = 0\n",
        "data_cache_line_size = 0\n",
        "l2_cache_sets = 0\n",
        "l2_cache_set_size = 0\n",
        "l2_cache_line_size = 0\n",
        "\n",
        "for line in config_lines:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Number of sets:\"):\n",
        "        if \"DTLB\" in line:\n",
        "            dtlb_sets = int(line.split(\":\")[1].strip())\n",
        "        elif \"Data Cache\" in line:\n",
        "            data_cache_sets = int(line.split(\":\")[1].strip())\n",
        "        elif \"L2 Cache\" in line:\n",
        "            l2_cache_sets = int(line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"Set size:\"):\n",
        "        if \"DTLB\" in line:\n",
        "            dtlb_set_size = int(line.split(\":\")[1].strip())\n",
        "        elif \"Data Cache\" in line:\n",
        "            data_cache_set_size = int(line.split(\":\")[1].strip())\n",
        "        elif \"L2 Cache\" in line:\n",
        "            l2_cache_set_size = int(line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"Line size:\"):\n",
        "        if \"Data Cache\" in line:\n",
        "            data_cache_line_size = int(line.split(\":\")[1].strip())\n",
        "        elif \"L2 Cache\" in line:\n",
        "            l2_cache_line_size = int(line.split(\":\")[1].strip())\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "dtlb_index_bits = max(0, int(math.log2(dtlb_sets))) if dtlb_sets > 0 else 0\n",
        "dtlb_offset_bits = int(math.log2(dtlb_set_size)) if dtlb_set_size > 0 else 0\n",
        "\n",
        "data_cache_index_bits = max(0, int(math.log2(data_cache_sets))) if data_cache_sets > 0 else 0\n",
        "data_cache_offset_bits = int(math.log2(data_cache_line_size)) if data_cache_line_size > 0 else 0\n",
        "\n",
        "l2_cache_index_bits = max(0, int(math.log2(l2_cache_sets))) if l2_cache_sets > 0 else 0\n",
        "l2_cache_offset_bits = int(math.log2(l2_cache_line_size)) if l2_cache_line_size > 0 else 0\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Data TLB:\")\n",
        "print(\"Index bits:\", dtlb_index_bits)\n",
        "print(\"Offset bits:\", dtlb_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Data Cache:\")\n",
        "print(\"Index bits:\", data_cache_index_bits)\n",
        "print(\"Offset bits:\", data_cache_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"L2 Cache:\")\n",
        "print(\"Index bits:\", l2_cache_index_bits)\n",
        "print(\"Offset bits:\", l2_cache_offset_bits)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "ePgfNxJ-3RX1",
        "outputId": "1dbd297c-bf10-457b-9709-955bd1086dfe"
      },
      "execution_count": 4,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Data TLB:\n",
            "Index bits: 0\n",
            "Offset bits: 0\n",
            "\n",
            "Data Cache:\n",
            "Index bits: 0\n",
            "Offset bits: 0\n",
            "\n",
            "L2 Cache:\n",
            "Index bits: 0\n",
            "Offset bits: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "2"
      ],
      "metadata": {
        "id": "o6NlBQSI35U8"
      }
    },
    {
      "cell_type": "code",
      "source": [],
      "metadata": {
        "id": "loj428nu36Wp"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "l2_line_size = 0\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Data TLB configuration\"):\n",
        "        dtlb_sets_line = next(config_iter)\n",
        "        dtlb_sets = int(dtlb_sets_line.split(\":\")[1].strip())\n",
        "        dtlb_set_size_line = next(config_iter)\n",
        "        dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_sets_line = next(config_iter)\n",
        "        l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "        l2_set_size_line = next(config_iter)\n",
        "        l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "        l2_line_size_line = next(config_iter)\n",
        "        l2_line_size = int(l2_line_size_line.split(\":\")[1].strip())\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Data TLB configuration:\")\n",
        "print(\"Number of sets:\", dtlb_sets)\n",
        "print(\"Set size:\", dtlb_set_size)\n",
        "print()\n",
        "\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print()\n",
        "\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print()\n",
        "\n",
        "print(\"L2 Cache configuration:\")\n",
        "print(\"Number of sets:\", l2_sets)\n",
        "print(\"Set size:\", l2_set_size)\n",
        "print(\"Line size:\", l2_line_size)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "2ACRp7Lg36YW",
        "outputId": "bb2525a7-8af8-4375-bfb2-c1831b738a9d"
      },
      "execution_count": 7,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Data TLB configuration:\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "\n",
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "\n",
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "\n",
            "L2 Cache configuration:\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Line size: 16\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " The maximum number of sets for the DC is 8192."
      ],
      "metadata": {
        "id": "uPIkDhlA5KDN"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = min(8192, int(dc_sets_line.split(\":\")[1].strip()))\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "sLRe7Vvm5Ksg",
        "outputId": "eb0d62c9-43c0-4aec-8209-2600efa8d619"
      },
      "execution_count": 9,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Index bits: 2\n",
            "Offset bits: 4\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "The maximum associativity level is 8 for the DTLB, DC, and L2.\n"
      ],
      "metadata": {
        "id": "hCk-16F25cV2"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Data TLB configuration\"):\n",
        "        dtlb_sets_line = next(config_iter)\n",
        "        dtlb_sets = min(256, int(dtlb_sets_line.split(\":\")[1].strip()))  # Set the maximum number of sets to 256\n",
        "        dtlb_set_size_line = next(config_iter)\n",
        "        dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = min(8, int(dc_sets_line.split(\":\")[1].strip()))  # Set the maximum associativity level to 8\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_sets_line = next(config_iter)\n",
        "        l2_sets = min(8, int(l2_sets_line.split(\":\")[1].strip()))  # Set the maximum associativity level to 8\n",
        "        l2_set_size_line = next(config_iter)\n",
        "        l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "dtlb_index_bits = max(0, int(math.log2(dtlb_sets)))\n",
        "dtlb_offset_bits = int(math.log2(dtlb_set_size))\n",
        "\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_set_size))\n",
        "\n",
        "l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "l2_offset_bits = int(math.log2(l2_set_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Data TLB configuration:\")\n",
        "print(\"Number of sets:\", dtlb_sets)\n",
        "print(\"Set size:\", dtlb_set_size)\n",
        "print(\"Index bits:\", dtlb_index_bits)\n",
        "print(\"Offset bits:\", dtlb_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"L2 Cache configuration:\")\n",
        "print(\"Number of sets:\", l2_sets)\n",
        "print(\"Set size:\", l2_set_size)\n",
        "print(\"Index bits:\", l2_index_bits)\n",
        "print(\"Offset bits:\", l2_offset_bits)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "p2zWA_695g4M",
        "outputId": "0a07f077-8e13-43e5-8de1-f6a237f910e8"
      },
      "execution_count": 11,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Data TLB configuration:\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Index bits: 1\n",
            "Offset bits: 0\n",
            "\n",
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Index bits: 2\n",
            "Offset bits: 0\n",
            "\n",
            "L2 Cache configuration:\n",
            "Number of sets: 8\n",
            "Set size: 4\n",
            "Index bits: 3\n",
            "Offset bits: 2\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " The maximum number of virtual pages is 8192."
      ],
      "metadata": {
        "id": "S4mth1lO57-z"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = min(8192, int(pt_virtual_pages_line.split(\":\")[1].strip()))  # Set the maximum number of virtual pages to 8192\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print(\"Index bits:\", pt_index_bits)\n",
        "print(\"Offset bits:\", pt_offset_bits)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "Ys_l7G-55-0F",
        "outputId": "954b77a9-e293-45d0-c9d7-15de9e2dd77b"
      },
      "execution_count": 13,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Index bits: 6\n",
            "Offset bits: 8\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "The maximum number of physical pages is 1024"
      ],
      "metadata": {
        "id": "ME_C_YBH6YkQ"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = min(8192, int(pt_virtual_pages_line.split(\":\")[1].strip()))  # Set the maximum number of virtual pages to 8192\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = min(1024, int(pt_physical_pages_line.split(\":\")[1].strip()))  # Set the maximum number of physical pages to 1024\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print(\"Index bits:\", pt_index_bits)\n",
        "print(\"Offset bits:\", pt_offset_bits)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "tXcRL_YX6bTS",
        "outputId": "6e605d70-ce26-4507-c3bc-80baca5fd25a"
      },
      "execution_count": 15,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Index bits: 6\n",
            "Offset bits: 8\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "The number of sets and line size for the DTLB and DC, the number of virtual pages, and the page\n",
        "size should all be powers of two."
      ],
      "metadata": {
        "id": "kfJYnbDO7AlW"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Data TLB configuration\"):\n",
        "        dtlb_sets_line = next(config_iter)\n",
        "        dtlb_sets = int(dtlb_sets_line.split(\":\")[1].strip())\n",
        "        dtlb_set_size_line = next(config_iter)\n",
        "        dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dtlb_sets and dtlb_set_size are powers of two\n",
        "        dtlb_sets = 2 ** int(math.log2(dtlb_sets))\n",
        "        dtlb_set_size = 2 ** int(math.log2(dtlb_set_size))\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dc_sets, dc_set_size, and dc_line_size are powers of two\n",
        "        dc_sets = 2 ** int(math.log2(dc_sets))\n",
        "        dc_set_size = 2 ** int(math.log2(dc_set_size))\n",
        "        dc_line_size = 2 ** int(math.log2(dc_line_size))\n",
        "    elif line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that pt_virtual_pages and pt_page_size are powers of two\n",
        "        pt_virtual_pages = 2 ** int(math.log2(pt_virtual_pages))\n",
        "        pt_page_size = 2 ** int(math.log2(pt_page_size))\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "dtlb_index_bits = max(0, int(math.log2(dtlb_sets)))\n",
        "dtlb_offset_bits = int(math.log2(dtlb_set_size))\n",
        "\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Data TLB configuration:\")\n",
        "print(\"Number of sets:\", dtlb_sets)\n",
        "print(\"Set size:\", dtlb_set_size)\n",
        "print(\"Index bits:\", dtlb_index_bits)\n",
        "print(\"Offset bits:\", dtlb_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print(\"Index bits:\", pt_index_bits)\n",
        "print(\"Offset bits:\", pt_offset_bits)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "aQkxblwo7A6d",
        "outputId": "bcec005b-5a3a-4abd-d06a-cc94c0913386"
      },
      "execution_count": 17,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Data TLB configuration:\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Index bits: 1\n",
            "Offset bits: 0\n",
            "\n",
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Index bits: 2\n",
            "Offset bits: 4\n",
            "\n",
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Index bits: 6\n",
            "Offset bits: 8\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " The maximum reference address length is 32 bits."
      ],
      "metadata": {
        "id": "tEz9ZxV47e6f"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Data TLB configuration\"):\n",
        "        dtlb_sets_line = next(config_iter)\n",
        "        dtlb_sets = int(dtlb_sets_line.split(\":\")[1].strip())\n",
        "        dtlb_set_size_line = next(config_iter)\n",
        "        dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dtlb_sets and dtlb_set_size are powers of two\n",
        "        dtlb_sets = 2 ** int(math.log2(dtlb_sets))\n",
        "        dtlb_set_size = 2 ** int(math.log2(dtlb_set_size))\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dc_sets, dc_set_size, and dc_line_size are powers of two\n",
        "        dc_sets = 2 ** int(math.log2(dc_sets))\n",
        "        dc_set_size = 2 ** int(math.log2(dc_set_size))\n",
        "        dc_line_size = 2 ** int(math.log2(dc_line_size))\n",
        "    elif line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that pt_virtual_pages and pt_page_size are powers of two\n",
        "        pt_virtual_pages = 2 ** int(math.log2(pt_virtual_pages))\n",
        "        pt_page_size = 2 ** int(math.log2(pt_page_size))\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "dtlb_index_bits = max(0, int(math.log2(dtlb_sets)))\n",
        "dtlb_offset_bits = int(math.log2(dtlb_set_size))\n",
        "\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Calculate the number of address bits\n",
        "address_bits = 32\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Data TLB configuration:\")\n",
        "print(\"Number of sets:\", dtlb_sets)\n",
        "print(\"Set size:\", dtlb_set_size)\n",
        "print(\"Index bits:\", dtlb_index_bits)\n",
        "print(\"Offset bits:\", dtlb_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print(\"Index bits:\", pt_index_bits)\n",
        "print(\"Offset bits:\", pt_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Address configuration:\")\n",
        "print(\"Number of address bits:\", address_bits)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "qnQj1nsE7fr1",
        "outputId": "54e52e43-a480-4f57-e1a4-09207402d78a"
      },
      "execution_count": 18,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Data TLB configuration:\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Index bits: 1\n",
            "Offset bits: 0\n",
            "\n",
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Index bits: 2\n",
            "Offset bits: 4\n",
            "\n",
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Index bits: 6\n",
            "Offset bits: 8\n",
            "\n",
            "Address configuration:\n",
            "Number of address bits: 32\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        " The data line size for the DC should be at least 8"
      ],
      "metadata": {
        "id": "xu9TLj9P7nx9"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = max(8, int(dc_line_size_line.split(\":\")[1].strip()))  # Set the minimum data line size to 8\n",
        "\n",
        "# Ensure that dc_sets, dc_set_size, and dc_line_size are powers of two\n",
        "dc_sets = 2 ** int(math.log2(dc_sets))\n",
        "dc_set_size = 2 ** int(math.log2(dc_set_size))\n",
        "dc_line_size = 2 ** int(math.log2(dc_line_size))\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "63mCBVQy7sLr",
        "outputId": "1c1d9489-fb08-4afb-ecfa-8401168a4bfd"
      },
      "execution_count": 19,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Index bits: 2\n",
            "Offset bits: 4\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " The data line size for the L2 should be greater than or equal to that of the DC."
      ],
      "metadata": {
        "id": "A0Pk4CDx8Jbk"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dc_line_size = 0\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "l2_line_size = 0\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Data Cache configuration\"):\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_sets_line = next(config_iter)\n",
        "        l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "        l2_set_size_line = next(config_iter)\n",
        "        l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "        l2_line_size_line = next(config_iter)\n",
        "        l2_line_size = max(dc_line_size, int(l2_line_size_line.split(\":\")[1].strip()))  # Set the minimum L2 line size to the DC line size\n",
        "\n",
        "# Ensure that l2_sets, l2_set_size, and l2_line_size are powers of two\n",
        "l2_sets = 2 ** int(math.log2(l2_sets))\n",
        "l2_set_size = 2 ** int(math.log2(l2_set_size))\n",
        "l2_line_size = 2 ** int(math.log2(l2_line_size))\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "l2_offset_bits = int(math.log2(l2_line_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print()\n",
        "\n",
        "print(\"L2 Cache configuration:\")\n",
        "print(\"Number of sets:\", l2_sets)\n",
        "print(\"Set size:\", l2_set_size)\n",
        "print(\"Line size:\", l2_line_size)\n",
        "print(\"Index bits:\", l2_index_bits)\n",
        "print(\"Offset bits:\", l2_offset_bits)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "wFU7Pg3p8PoI",
        "outputId": "8f80c1cf-cbac-4e2f-b01e-e8129b851d26"
      },
      "execution_count": 20,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Data Cache configuration:\n",
            "Line size: 4\n",
            "\n",
            "L2 Cache configuration:\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Line size: 16\n",
            "Index bits: 4\n",
            "Offset bits: 4\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " Blocks that are present in the DC should always be present in L2 (i.e., use an inclusive multilevel\n",
        "caching policy)."
      ],
      "metadata": {
        "id": "k1aFuN1b8YcD"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "l2_line_size = 0\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_sets_line = next(config_iter)\n",
        "        l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "        l2_set_size_line = next(config_iter)\n",
        "        l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "        l2_line_size_line = next(config_iter)\n",
        "        l2_line_size = max(dc_line_size, int(l2_line_size_line.split(\":\")[1].strip()))  # Set the minimum L2 line size to the DC line size\n",
        "\n",
        "# Ensure that dc_sets, dc_set_size, and dc_line_size are powers of two\n",
        "dc_sets = 2 ** int(math.log2(dc_sets))\n",
        "dc_set_size = 2 ** int(math.log2(dc_set_size))\n",
        "dc_line_size = 2 ** int(math.log2(dc_line_size))\n",
        "\n",
        "# Ensure that l2_sets, l2_set_size, and l2_line_size are powers of two\n",
        "l2_sets = 2 ** int(math.log2(l2_sets))\n",
        "l2_set_size = 2 ** int(math.log2(l2_set_size))\n",
        "l2_line_size = 2 ** int(math.log2(l2_line_size))\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "l2_offset_bits = int(math.log2(l2_line_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"L2 Cache configuration:\")\n",
        "print(\"Number of sets:\", l2_sets)\n",
        "print(\"Set size:\", l2_set_size)\n",
        "print(\"Line size:\", l2_line_size)\n",
        "print(\"Index bits:\", l2_index_bits)\n",
        "print(\"Offset bits:\", l2_offset_bits)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "fGqSKdFt8bNv",
        "outputId": "e1c8beff-c818-40ed-800f-b32f99547def"
      },
      "execution_count": 21,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Index bits: 2\n",
            "Offset bits: 4\n",
            "\n",
            "L2 Cache configuration:\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Line size: 16\n",
            "Index bits: 4\n",
            "Offset bits: 4\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " The simulator should use an LRU replacement algorithm for the DTLB, DC, L2, and page table.\n"
      ],
      "metadata": {
        "id": "D9e1wahK8l6L"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Data TLB configuration\"):\n",
        "        dtlb_sets_line = next(config_iter)\n",
        "        dtlb_sets = int(dtlb_sets_line.split(\":\")[1].strip())\n",
        "        dtlb_set_size_line = next(config_iter)\n",
        "        dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_sets_line = next(config_iter)\n",
        "        l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "        l2_set_size_line = next(config_iter)\n",
        "        l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "\n",
        "# Ensure that dtlb_sets and dtlb_set_size are powers of two\n",
        "dtlb_sets = 2 ** int(math.log2(dtlb_sets))\n",
        "dtlb_set_size = 2 ** int(math.log2(dtlb_set_size))\n",
        "\n",
        "# Ensure that dc_sets and dc_set_size are powers of two\n",
        "dc_sets = 2 ** int(math.log2(dc_sets))\n",
        "dc_set_size = 2 ** int(math.log2(dc_set_size))\n",
        "\n",
        "# Ensure that l2_sets and l2_set_size are powers of two\n",
        "l2_sets = 2 ** int(math.log2(l2_sets))\n",
        "l2_set_size = 2 ** int(math.log2(l2_set_size))\n",
        "\n",
        "# Ensure that pt_virtual_pages and pt_page_size are powers of two\n",
        "pt_virtual_pages = 2 ** int(math.log2(pt_virtual_pages))\n",
        "pt_page_size = 2 ** int(math.log2(pt_page_size))\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "dtlb_index_bits = max(0, int(math.log2(dtlb_sets)))\n",
        "dtlb_offset_bits = int(math.log2(dtlb_set_size))\n",
        "\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_set_size))\n",
        "\n",
        "l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "l2_offset_bits = int(math.log2(l2_set_size))\n",
        "\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Data TLB configuration:\")\n",
        "print(\"Number of sets:\", dtlb_sets)\n",
        "print(\"Set size:\", dtlb_set_size)\n",
        "print(\"Index bits:\", dtlb_index_bits)\n",
        "print(\"Offset bits:\", dtlb_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"L2 Cache configuration:\")\n",
        "print(\"Number of sets:\", l2_sets)\n",
        "print(\"Set size:\", l2_set_size)\n",
        "print(\"Index bits:\", l2_index_bits)\n",
        "print(\"Offset bits:\", l2_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print(\"Index bits:\", pt_index_bits)\n",
        "print(\"Offset bits:\", pt_offset_bits)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "lntgsIPu8pUJ",
        "outputId": "3f751492-7fe4-4ca0-eda4-d7f2c06faf1c"
      },
      "execution_count": 22,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Data TLB configuration:\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Index bits: 1\n",
            "Offset bits: 0\n",
            "\n",
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Index bits: 2\n",
            "Offset bits: 0\n",
            "\n",
            "L2 Cache configuration:\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Index bits: 4\n",
            "Offset bits: 2\n",
            "\n",
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Index bits: 6\n",
            "Offset bits: 8\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "l2_line_size = 0\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Data TLB configuration\"):\n",
        "        dtlb_sets_line = next(config_iter)\n",
        "        dtlb_sets = int(dtlb_sets_line.split(\":\")[1].strip())\n",
        "        dtlb_set_size_line = next(config_iter)\n",
        "        dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dtlb_sets and dtlb_set_size are powers of two\n",
        "        dtlb_sets = 2 ** int(math.log2(dtlb_sets))\n",
        "        dtlb_set_size = 2 ** int(math.log2(dtlb_set_size))\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dc_sets, dc_set_size, and dc_line_size are powers of two\n",
        "        dc_sets = 2 ** int(math.log2(dc_sets))\n",
        "        dc_set_size = 2 ** int(math.log2(dc_set_size))\n",
        "        dc_line_size = 2 ** int(math.log2(dc_line_size))\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_sets_line = next(config_iter)\n",
        "        l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "        l2_set_size_line = next(config_iter)\n",
        "        l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "        l2_line_size_line = next(config_iter)\n",
        "        l2_line_size = int(l2_line_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that l2_sets, l2_set_size, and l2_line_size are powers of two\n",
        "        l2_sets = 2 ** int(math.log2(l2_sets))\n",
        "        l2_set_size = 2 ** int(math.log2(l2_set_size))\n",
        "        l2_line_size = 2 ** int(math.log2(l2_line_size))\n",
        "    elif line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that pt_virtual_pages and pt_page_size are powers of two\n",
        "        pt_virtual_pages = 2 ** int(math.log2(pt_virtual_pages))\n",
        "        pt_page_size = 2 ** int(math.log2(pt_page_size))\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "dtlb_index_bits = max(0, int(math.log2(dtlb_sets)))\n",
        "dtlb_offset_bits = int(math.log2(dtlb_set_size))\n",
        "\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "l2_offset_bits = int(math.log2(l2_line_size))\n",
        "\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Data TLB configuration:\")\n",
        "print(\"Number of sets:\", dtlb_sets)\n",
        "print(\"Set size:\", dtlb_set_size)\n",
        "print(\"Index bits:\", dtlb_index_bits)\n",
        "print(\"Offset bits:\", dtlb_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"L2 Cache configuration:\")\n",
        "print(\"Number of sets:\", l2_sets)\n",
        "print(\"Set size:\", l2_set_size)\n",
        "print(\"Line size:\", l2_line_size)\n",
        "print(\"Index bits:\", l2_index_bits)\n",
        "print(\"Offset bits:\", l2_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print(\"Index bits:\", pt_index_bits)\n",
        "print(\"Offset bits:\", pt_offset_bits)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "3ZdhqGH39VJO",
        "outputId": "470f9de6-b495-41f5-dba2-c51d2f897060"
      },
      "execution_count": 23,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Data TLB configuration:\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Index bits: 1\n",
            "Offset bits: 0\n",
            "\n",
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Index bits: 2\n",
            "Offset bits: 4\n",
            "\n",
            "L2 Cache configuration:\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Line size: 16\n",
            "Index bits: 4\n",
            "Offset bits: 4\n",
            "\n",
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Index bits: 6\n",
            "Offset bits: 8\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "Physical pages should be initially allocated from 0..n-1, where n is the number of physical pages."
      ],
      "metadata": {
        "id": "3QrzSmxJ84T5"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that pt_virtual_pages and pt_page_size are powers of two\n",
        "        pt_virtual_pages = 2 ** int(math.log2(pt_virtual_pages))\n",
        "        pt_page_size = 2 ** int(math.log2(pt_page_size))\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Allocate physical pages from 0 to n-1\n",
        "physical_page_allocation = list(range(pt_physical_pages))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print(\"Index bits:\", pt_index_bits)\n",
        "print(\"Offset bits:\", pt_offset_bits)\n",
        "print()\n",
        "print(\"Physical Page Allocation:\")\n",
        "print(physical_page_allocation)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "X8CNtEA48pVx",
        "outputId": "d7778c46-90b2-4a44-8674-d61aa63343bf"
      },
      "execution_count": 24,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Index bits: 6\n",
            "Offset bits: 8\n",
            "\n",
            "Physical Page Allocation:\n",
            "[0, 1, 2, 3]\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " When a page fault occurs, you should invalidate the DTLB entry and the DC and L2 lines that are\n",
        "associated with the page that was replaced."
      ],
      "metadata": {
        "id": "WYLmLxDW9lFD"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "l2_line_size = 0\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Data TLB configuration\"):\n",
        "        dtlb_sets_line = next(config_iter)\n",
        "        dtlb_sets = int(dtlb_sets_line.split(\":\")[1].strip())\n",
        "        dtlb_set_size_line = next(config_iter)\n",
        "        dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dtlb_sets and dtlb_set_size are powers of two\n",
        "        dtlb_sets = 2 ** int(math.log2(dtlb_sets))\n",
        "        dtlb_set_size = 2 ** int(math.log2(dtlb_set_size))\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dc_sets, dc_set_size, and dc_line_size are powers of two\n",
        "        dc_sets = 2 ** int(math.log2(dc_sets))\n",
        "        dc_set_size = 2 ** int(math.log2(dc_set_size))\n",
        "        dc_line_size = 2 ** int(math.log2(dc_line_size))\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_sets_line = next(config_iter)\n",
        "        l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "        l2_set_size_line = next(config_iter)\n",
        "        l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "        l2_line_size_line = next(config_iter)\n",
        "        l2_line_size = int(l2_line_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that l2_sets, l2_set_size, and l2_line_size are powers of two\n",
        "        l2_sets = 2 ** int(math.log2(l2_sets))\n",
        "        l2_set_size = 2 ** int(math.log2(l2_set_size))\n",
        "        l2_line_size = 2 ** int(math.log2(l2_line_size))\n",
        "    elif line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that pt_virtual_pages and pt_page_size are powers of two\n",
        "        pt_virtual_pages = 2 ** int(math.log2(pt_virtual_pages))\n",
        "        pt_page_size = 2 ** int(math.log2(pt_page_size))\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "dtlb_index_bits = max(0, int(math.log2(dtlb_sets)))\n",
        "dtlb_offset_bits = int(math.log2(dtlb_set_size))\n",
        "\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "l2_offset_bits = int(math.log2(l2_line_size))\n",
        "\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Define a function to handle page faults and cache invalidations\n",
        "def handle_page_fault(page_number):\n",
        "    # Invalidating DTLB entry\n",
        "    print(\"Invalidating DTLB entry for page\", page_number)\n",
        "\n",
        "    # Invalidating DC lines associated with the page\n",
        "    print(\"Invalidating DC lines associated with page\", page_number)\n",
        "\n",
        "    # Invalidating L2 lines associated with the page\n",
        "    print(\"Invalidating L2 lines associated with page\", page_number)\n",
        "\n",
        "# Simulating a page fault\n",
        "faulting_page = 10\n",
        "handle_page_fault(faulting_page)\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Data TLB configuration:\")\n",
        "print(\"Number of sets:\", dtlb_sets)\n",
        "print(\"Set size:\", dtlb_set_size)\n",
        "print(\"Index bits:\", dtlb_index_bits)\n",
        "print(\"Offset bits:\", dtlb_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"L2 Cache configuration:\")\n",
        "print(\"Number of sets:\", l2_sets)\n",
        "print(\"Set size:\", l2_set_size)\n",
        "print(\"Line size:\", l2_line_size)\n",
        "print(\"Index bits:\", l2_index_bits)\n",
        "print(\"Offset bits:\", l2_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print(\"Index bits:\", pt_index_bits)\n",
        "print(\"Offset bits:\", pt_offset_bits)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "C4qQmZCu9zS0",
        "outputId": "5bed0d83-8533-45d5-d6ae-bff778432956"
      },
      "execution_count": 25,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Invalidating DTLB entry for page 10\n",
            "Invalidating DC lines associated with page 10\n",
            "Invalidating L2 lines associated with page 10\n",
            "Data TLB configuration:\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Index bits: 1\n",
            "Offset bits: 0\n",
            "\n",
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Index bits: 2\n",
            "Offset bits: 4\n",
            "\n",
            "L2 Cache configuration:\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Line size: 16\n",
            "Index bits: 4\n",
            "Offset bits: 4\n",
            "\n",
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Index bits: 6\n",
            "Offset bits: 8\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "> For both the DC and L2, the simulator can use write-allocate, write-back as well as no write-allocate,\n",
        "write through policies for data writes.\n"
      ],
      "metadata": {
        "id": "-1xQ_5f7-JlH"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "dc_write_policy = \"\"\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "l2_line_size = 0\n",
        "l2_write_policy = \"\"\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "        dc_write_policy_line = next(config_iter)\n",
        "        dc_write_policy = dc_write_policy_line.split(\":\")[1].strip()\n",
        "        # Ensure that dc_sets, dc_set_size, and dc_line_size are powers of two\n",
        "        dc_sets = 2 ** int(math.log2(dc_sets))\n",
        "        dc_set_size = 2 ** int(math.log2(dc_set_size))\n",
        "        dc_line_size = 2 ** int(math.log2(dc_line_size))\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_sets_line = next(config_iter)\n",
        "        l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "        l2_set_size_line = next(config_iter)\n",
        "        l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "        l2_line_size_line = next(config_iter)\n",
        "        l2_line_size = int(l2_line_size_line.split(\":\")[1].strip())\n",
        "        l2_write_policy_line = next(config_iter)\n",
        "        l2_write_policy = l2_write_policy_line.split(\":\")[1].strip()\n",
        "        # Ensure that l2_sets, l2_set_size, and l2_line_size are powers of two\n",
        "        l2_sets = 2 ** int(math.log2(l2_sets))\n",
        "        l2_set_size = 2 ** int(math.log2(l2_set_size))\n",
        "        l2_line_size = 2 ** int(math.log2(l2_line_size))\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "l2_offset_bits = int(math.log2(l2_line_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n",
        "print(\"Write policy:\", dc_write_policy)\n",
        "print()\n",
        "\n",
        "print(\"L2 Cache configuration:\")\n",
        "print(\"Number of sets:\", l2_sets)\n",
        "print(\"Set size:\", l2_set_size)\n",
        "print(\"Line size:\", l2_line_size)\n",
        "print(\"Index bits:\", l2_index_bits)\n",
        "print(\"Offset bits:\", l2_offset_bits)\n",
        "print(\"Write policy:\", l2_write_policy)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "cpRM3qRI-L3z",
        "outputId": "fd932571-9f52-43e6-b66a-a43dc2b2e862"
      },
      "execution_count": 26,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Index bits: 2\n",
            "Offset bits: 4\n",
            "Write policy: n\n",
            "\n",
            "L2 Cache configuration:\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Line size: 16\n",
            "Index bits: 4\n",
            "Offset bits: 4\n",
            "Write policy: n\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "> The simulator will disable virtual to physical address translation if the Virtual addresses option is\n",
        "disabled."
      ],
      "metadata": {
        "id": "f2n7Vkjb-UI1"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "l2_line_size = 0\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "use_virtual_addresses = False\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Data TLB configuration\"):\n",
        "        dtlb_sets_line = next(config_iter)\n",
        "        dtlb_sets = int(dtlb_sets_line.split(\":\")[1].strip())\n",
        "        dtlb_set_size_line = next(config_iter)\n",
        "        dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dtlb_sets and dtlb_set_size are powers of two\n",
        "        dtlb_sets = 2 ** int(math.log2(dtlb_sets))\n",
        "        dtlb_set_size = 2 ** int(math.log2(dtlb_set_size))\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dc_sets, dc_set_size, and dc_line_size are powers of two\n",
        "        dc_sets = 2 ** int(math.log2(dc_sets))\n",
        "        dc_set_size = 2 ** int(math.log2(dc_set_size))\n",
        "        dc_line_size = 2 ** int(math.log2(dc_line_size))\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_sets_line = next(config_iter)\n",
        "        l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "        l2_set_size_line = next(config_iter)\n",
        "        l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "        l2_line_size_line = next(config_iter)\n",
        "        l2_line_size = int(l2_line_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that l2_sets, l2_set_size, and l2_line_size are powers of two\n",
        "        l2_sets = 2 ** int(math.log2(l2_sets))\n",
        "        l2_set_size = 2 ** int(math.log2(l2_set_size))\n",
        "        l2_line_size = 2 ** int(math.log2(l2_line_size))\n",
        "    elif line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that pt_virtual_pages and pt_page_size are powers of two\n",
        "        pt_virtual_pages = 2 ** int(math.log2(pt_virtual_pages))\n",
        "        pt_page_size = 2 ** int(math.log2(pt_page_size))\n",
        "    elif line.startswith(\"Virtual addresses\"):\n",
        "        virtual_addresses_line = next(config_iter)\n",
        "        use_virtual_addresses = virtual_addresses_line.strip() == \"y\"\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "dtlb_index_bits = max(0, int(math.log2(dtlb_sets)))\n",
        "dtlb_offset_bits = int(math.log2(dtlb_set_size))\n",
        "\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "l2_offset_bits = int(math.log2(l2_line_size))\n",
        "\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Data TLB configuration:\")\n",
        "print(\"Number of sets:\", dtlb_sets)\n",
        "print(\"Set size:\", dtlb_set_size)\n",
        "print(\"Index bits:\", dtlb_index_bits)\n",
        "print(\"Offset bits:\", dtlb_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"L2 Cache configuration:\")\n",
        "print(\"Number of sets:\", l2_sets)\n",
        "print(\"Set size:\", l2_set_size)\n",
        "print(\"Line size:\", l2_line_size)\n",
        "print(\"Index bits:\", l2_index_bits)\n",
        "print(\"Offset bits:\", l2_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print(\"Index bits:\", pt_index_bits)\n",
        "print(\"Offset bits:\", pt_offset_bits)\n",
        "print()\n",
        "\n",
        "# Disable virtual-to-physical address translation if virtual addresses are disabled\n",
        "if not use_virtual_addresses:\n",
        "    print(\"Virtual-to-Physical Address Translation is Disabled.\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "7Ea3tnpF-VtJ",
        "outputId": "3b69d35b-9448-4fcb-9cb2-0ca7c202a46a"
      },
      "execution_count": 27,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Data TLB configuration:\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Index bits: 1\n",
            "Offset bits: 0\n",
            "\n",
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Index bits: 2\n",
            "Offset bits: 4\n",
            "\n",
            "L2 Cache configuration:\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Line size: 16\n",
            "Index bits: 4\n",
            "Offset bits: 4\n",
            "\n",
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Index bits: 6\n",
            "Offset bits: 8\n",
            "\n",
            "Virtual-to-Physical Address Translation is Disabled.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [],
      "metadata": {
        "id": "-Wk_SCTD-rFn"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_enabled = True\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "l2_line_size = 0\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "use_virtual_addresses = False\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"DTLB enabled\"):\n",
        "        dtlb_enabled_line = next(config_iter)\n",
        "        dtlb_enabled = dtlb_enabled_line.strip() == \"y\"\n",
        "    elif line.startswith(\"Data TLB configuration\"):\n",
        "        if dtlb_enabled:\n",
        "            dtlb_sets_line = next(config_iter)\n",
        "            dtlb_sets = int(dtlb_sets_line.split(\":\")[1].strip())\n",
        "            dtlb_set_size_line = next(config_iter)\n",
        "            dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "            # Ensure that dtlb_sets and dtlb_set_size are powers of two\n",
        "            dtlb_sets = 2 ** int(math.log2(dtlb_sets))\n",
        "            dtlb_set_size = 2 ** int(math.log2(dtlb_set_size))\n",
        "        else:\n",
        "            # Skip the lines for DTLB configuration if it is disabled\n",
        "            next(config_iter)\n",
        "            next(config_iter)\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dc_sets, dc_set_size, and dc_line_size are powers of two\n",
        "        dc_sets = 2 ** int(math.log2(dc_sets))\n",
        "        dc_set_size = 2 ** int(math.log2(dc_set_size))\n",
        "        dc_line_size = 2 ** int(math.log2(dc_line_size))\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_sets_line = next(config_iter)\n",
        "        l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "        l2_set_size_line = next(config_iter)\n",
        "        l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "        l2_line_size_line = next(config_iter)\n",
        "        l2_line_size = int(l2_line_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that l2_sets, l2_set_size, and l2_line_size are powers of two\n",
        "        l2_sets = 2 ** int(math.log2(l2_sets))\n",
        "        l2_set_size = 2 ** int(math.log2(l2_set_size))\n",
        "        l2_line_size = 2 ** int(math.log2(l2_line_size))\n",
        "    elif line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that pt_virtual_pages and pt_page_size are powers of two\n",
        "        pt_virtual_pages = 2 ** int(math.log2(pt_virtual_pages))\n",
        "        pt_page_size = 2 ** int(math.log2(pt_page_size))\n",
        "    elif line.startswith(\"Virtual addresses\"):\n",
        "        virtual_addresses_line = next(config_iter)\n",
        "        use_virtual_addresses = virtual_addresses_line.strip() == \"y\"\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "if dtlb_enabled:\n",
        "    dtlb_index_bits = max(0, int(math.log2(dtlb_sets)))\n",
        "    dtlb_offset_bits = int(math.log2(dtlb_set_size))\n",
        "else:\n",
        "    dtlb_index_bits = 0\n",
        "    dtlb_offset_bits = 0\n",
        "\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "l2_offset_bits = int(math.log2(l2_line_size))\n",
        "\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"DTLB enabled:\", dtlb_enabled)\n",
        "print()\n",
        "\n",
        "if dtlb_enabled:\n",
        "    print(\"Data TLB configuration:\")\n",
        "    print(\"Number of sets:\", dtlb_sets)\n",
        "    print(\"Set size:\", dtlb_set_size)\n",
        "    print(\"Index bits:\", dtlb_index_bits)\n",
        "    print(\"Offset bits:\", dtlb_offset_bits)\n",
        "    print()\n",
        "\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"L2 Cache configuration:\")\n",
        "print(\"Number of sets:\", l2_sets)\n",
        "print(\"Set size:\", l2_set_size)\n",
        "print(\"Line size:\", l2_line_size)\n",
        "print(\"Index bits:\", l2_index_bits)\n",
        "print(\"Offset bits:\", l2_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print(\"Index bits:\", pt_index_bits)\n",
        "print(\"Offset bits:\", pt_offset_bits)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "bj2d8n9p--T2",
        "outputId": "8f06700d-9ee8-40f8-e4df-b8c1f7abe78f"
      },
      "execution_count": 28,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "DTLB enabled: True\n",
            "\n",
            "Data TLB configuration:\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Index bits: 1\n",
            "Offset bits: 0\n",
            "\n",
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Index bits: 2\n",
            "Offset bits: 4\n",
            "\n",
            "L2 Cache configuration:\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Line size: 16\n",
            "Index bits: 4\n",
            "Offset bits: 4\n",
            "\n",
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Index bits: 6\n",
            "Offset bits: 8\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " The simulator can optionally disable the L2."
      ],
      "metadata": {
        "id": "nYGRszJR_Bic"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_enabled = True\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "l2_enabled = True\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "l2_line_size = 0\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "use_virtual_addresses = False\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"DTLB enabled\"):\n",
        "        dtlb_enabled_line = next(config_iter)\n",
        "        dtlb_enabled = dtlb_enabled_line.strip() == \"y\"\n",
        "    elif line.startswith(\"Data TLB configuration\"):\n",
        "        if dtlb_enabled:\n",
        "            dtlb_sets_line = next(config_iter)\n",
        "            dtlb_sets = int(dtlb_sets_line.split(\":\")[1].strip())\n",
        "            dtlb_set_size_line = next(config_iter)\n",
        "            dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "            # Ensure that dtlb_sets and dtlb_set_size are powers of two\n",
        "            dtlb_sets = 2 ** int(math.log2(dtlb_sets))\n",
        "            dtlb_set_size = 2 ** int(math.log2(dtlb_set_size))\n",
        "        else:\n",
        "            # Skip the lines for DTLB configuration if it is disabled\n",
        "            next(config_iter)\n",
        "            next(config_iter)\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dc_sets, dc_set_size, and dc_line_size are powers of two\n",
        "        dc_sets = 2 ** int(math.log2(dc_sets))\n",
        "        dc_set_size = 2 ** int(math.log2(dc_set_size))\n",
        "        dc_line_size = 2 ** int(math.log2(dc_line_size))\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_enabled_line = next(config_iter)\n",
        "        l2_enabled = l2_enabled_line.strip() == \"y\"\n",
        "        if l2_enabled:\n",
        "            l2_sets_line = next(config_iter)\n",
        "            l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "            l2_set_size_line = next(config_iter)\n",
        "            l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "            l2_line_size_line = next(config_iter)\n",
        "            l2_line_size = int(l2_line_size_line.split(\":\")[1].strip())\n",
        "            # Ensure that l2_sets, l2_set_size, and l2_line_size are powers of two\n",
        "            l2_sets = 2 ** int(math.log2(l2_sets))\n",
        "            l2_set_size = 2 ** int(math.log2(l2_set_size))\n",
        "            l2_line_size = 2 ** int(math.log2(l2_line_size))\n",
        "        else:\n",
        "            # Skip the lines for L2 configuration if it is disabled\n",
        "            next(config_iter)\n",
        "            next(config_iter)\n",
        "    elif line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that pt_virtual_pages and pt_page_size are powers of two\n",
        "        pt_virtual_pages = 2 ** int(math.log2(pt_virtual_pages))\n",
        "        pt_page_size = 2 ** int(math.log2(pt_page_size))\n",
        "    elif line.startswith(\"Virtual addresses\"):\n",
        "        virtual_addresses_line = next(config_iter)\n",
        "        use_virtual_addresses = virtual_addresses_line.strip() == \"y\"\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "if dtlb_enabled:\n",
        "    dtlb_index_bits = max(0, int(math.log2(dtlb_sets)))\n",
        "    dtlb_offset_bits = int(math.log2(dtlb_set_size))\n",
        "else:\n",
        "    dtlb_index_bits = 0\n",
        "    dtlb_offset_bits = 0\n",
        "\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "if l2_enabled:\n",
        "    l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "    l2_offset_bits = int(math.log2(l2_line_size))\n",
        "else:\n",
        "    l2_index_bits = 0\n",
        "    l2_offset_bits = 0\n",
        "\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"DTLB enabled:\", dtlb_enabled)\n",
        "print()\n",
        "\n",
        "if dtlb_enabled:\n",
        "    print(\"Data TLB configuration:\")\n",
        "    print(\"Number of sets:\", dtlb_sets)\n",
        "    print(\"Set size:\", dtlb_set_size)\n",
        "    print(\"Index bits:\", dtlb_index_bits)\n",
        "    print(\"Offset bits:\", dtlb_offset_bits)\n",
        "    print()\n",
        "\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"L2 Cache configuration:\")\n",
        "print(\"L2 enabled:\", l2_enabled)\n",
        "if l2_enabled:\n",
        "    print(\"Number of sets:\", l2_sets)\n",
        "    print(\"Set size:\", l2_set_size)\n",
        "    print(\"Line size:\", l2_line_size)\n",
        "    print(\"Index bits:\", l2_index_bits)\n",
        "    print(\"Offset bits:\", l2_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print(\"Index bits:\", pt_index_bits)\n",
        "print(\"Offset bits:\", pt_offset_bits)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "YQuE0uZ-_7R_",
        "outputId": "b36e0457-3484-42f7-8f94-996b9d3f9d7f"
      },
      "execution_count": 29,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "DTLB enabled: True\n",
            "\n",
            "Data TLB configuration:\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Index bits: 1\n",
            "Offset bits: 0\n",
            "\n",
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Index bits: 2\n",
            "Offset bits: 4\n",
            "\n",
            "L2 Cache configuration:\n",
            "L2 enabled: False\n",
            "\n",
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Index bits: 6\n",
            "Offset bits: 8\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "The starter package includes my executable for the simulation, which is named memhier ref. Your output\n",
        "should match my format exactly. You will first print:\n",
        "a. the configuration of the memory hierarchy\n",
        "Next, you will print:\n",
        "b. information about each reference"
      ],
      "metadata": {
        "id": "bQcXfi8AAMTB"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_enabled = True\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "l2_enabled = True\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "l2_line_size = 0\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "use_virtual_addresses = False\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"DTLB enabled\"):\n",
        "        dtlb_enabled_line = next(config_iter)\n",
        "        dtlb_enabled = dtlb_enabled_line.strip() == \"y\"\n",
        "    elif line.startswith(\"Data TLB configuration\"):\n",
        "        if dtlb_enabled:\n",
        "            dtlb_sets_line = next(config_iter)\n",
        "            dtlb_sets = int(dtlb_sets_line.split(\":\")[1].strip())\n",
        "            dtlb_set_size_line = next(config_iter)\n",
        "            dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "            # Ensure that dtlb_sets and dtlb_set_size are powers of two\n",
        "            dtlb_sets = 2 ** int(math.log2(dtlb_sets))\n",
        "            dtlb_set_size = 2 ** int(math.log2(dtlb_set_size))\n",
        "        else:\n",
        "            # Skip the lines for DTLB configuration if it is disabled\n",
        "            next(config_iter)\n",
        "            next(config_iter)\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dc_sets, dc_set_size, and dc_line_size are powers of two\n",
        "        dc_sets = 2 ** int(math.log2(dc_sets))\n",
        "        dc_set_size = 2 ** int(math.log2(dc_set_size))\n",
        "        dc_line_size = 2 ** int(math.log2(dc_line_size))\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_enabled_line = next(config_iter)\n",
        "        l2_enabled = l2_enabled_line.strip() == \"y\"\n",
        "        if l2_enabled:\n",
        "            l2_sets_line = next(config_iter)\n",
        "            l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "            l2_set_size_line = next(config_iter)\n",
        "            l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "            l2_line_size_line = next(config_iter)\n",
        "            l2_line_size = int(l2_line_size_line.split(\":\")[1].strip())\n",
        "            # Ensure that l2_sets, l2_set_size, and l2_line_size are powers of two\n",
        "            l2_sets = 2 ** int(math.log2(l2_sets))\n",
        "            l2_set_size = 2 ** int(math.log2(l2_set_size))\n",
        "            l2_line_size = 2 ** int(math.log2(l2_line_size))\n",
        "        else:\n",
        "            # Skip the lines for L2 configuration if it is disabled\n",
        "            next(config_iter)\n",
        "            next(config_iter)\n",
        "    elif line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that pt_virtual_pages and pt_page_size are powers of two\n",
        "        pt_virtual_pages = 2 ** int(math.log2(pt_virtual_pages))\n",
        "        pt_page_size = 2 ** int(math.log2(pt_page_size))\n",
        "    elif line.startswith(\"Virtual addresses\"):\n",
        "        virtual_addresses_line = next(config_iter)\n",
        "        use_virtual_addresses = virtual_addresses_line.strip() == \"y\"\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "if dtlb_enabled:\n",
        "    dtlb_index_bits = max(0, int(math.log2(dtlb_sets)))\n",
        "    dtlb_offset_bits = int(math.log2(dtlb_set_size))\n",
        "else:\n",
        "    dtlb_index_bits = 0\n",
        "    dtlb_offset_bits = 0\n",
        "\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "if l2_enabled:\n",
        "    l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "    l2_offset_bits = int(math.log2(l2_line_size))\n",
        "else:\n",
        "    l2_index_bits = 0\n",
        "    l2_offset_bits = 0\n",
        "\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Configuration of the memory hierarchy:\")\n",
        "print(\"DTLB enabled:\", dtlb_enabled)\n",
        "print(\"Data TLB configuration:\")\n",
        "if dtlb_enabled:\n",
        "    print(\"Number of sets:\", dtlb_sets)\n",
        "    print(\"Set size:\", dtlb_set_size)\n",
        "    print(\"Index bits:\", dtlb_index_bits)\n",
        "    print(\"Offset bits:\", dtlb_offset_bits)\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n",
        "print(\"L2 Cache configuration:\")\n",
        "print(\"L2 enabled:\", l2_enabled)\n",
        "if l2_enabled:\n",
        "    print(\"Number of sets:\", l2_sets)\n",
        "    print(\"Set size:\", l2_set_size)\n",
        "    print(\"Line size:\", l2_line_size)\n",
        "    print(\"Index bits:\", l2_index_bits)\n",
        "    print(\"Offset bits:\", l2_offset_bits)\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print(\"Index bits:\", pt_index_bits)\n",
        "print(\"Offset bits:\", pt_offset_bits)\n",
        "print()\n",
        "\n",
        ""
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "f_FZOmQvANFt",
        "outputId": "3e30b4b5-fe7b-4476-f2b9-5870c48caf97"
      },
      "execution_count": 31,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration of the memory hierarchy:\n",
            "DTLB enabled: True\n",
            "Data TLB configuration:\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Index bits: 1\n",
            "Offset bits: 0\n",
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Index bits: 2\n",
            "Offset bits: 4\n",
            "L2 Cache configuration:\n",
            "L2 enabled: False\n",
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Index bits: 6\n",
            "Offset bits: 8\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [],
      "metadata": {
        "id": "NXCo4x64BbuB"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_enabled = True\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "l2_enabled = True\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "l2_line_size = 0\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "use_virtual_addresses = False\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"DTLB enabled\"):\n",
        "        dtlb_enabled_line = next(config_iter)\n",
        "        dtlb_enabled = dtlb_enabled_line.strip() == \"y\"\n",
        "    elif line.startswith(\"Data TLB configuration\"):\n",
        "        if dtlb_enabled:\n",
        "            dtlb_sets_line = next(config_iter)\n",
        "            dtlb_sets = int(dtlb_sets_line.split(\":\")[1].strip())\n",
        "            dtlb_set_size_line = next(config_iter)\n",
        "            dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "            # Ensure that dtlb_sets and dtlb_set_size are powers of two\n",
        "            dtlb_sets = 2 ** int(math.log2(dtlb_sets))\n",
        "            dtlb_set_size = 2 ** int(math.log2(dtlb_set_size))\n",
        "        else:\n",
        "            # Skip the lines for DTLB configuration if it is disabled\n",
        "            next(config_iter)\n",
        "            next(config_iter)\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dc_sets, dc_set_size, and dc_line_size are powers of two\n",
        "        dc_sets = 2 ** int(math.log2(dc_sets))\n",
        "        dc_set_size = 2 ** int(math.log2(dc_set_size))\n",
        "        dc_line_size = 2 ** int(math.log2(dc_line_size))\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_enabled_line = next(config_iter)\n",
        "        l2_enabled = l2_enabled_line.strip() == \"y\"\n",
        "        if l2_enabled:\n",
        "            l2_sets_line = next(config_iter)\n",
        "            l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "            l2_set_size_line = next(config_iter)\n",
        "            l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "            l2_line_size_line = next(config_iter)\n",
        "            l2_line_size = int(l2_line_size_line.split(\":\")[1].strip())\n",
        "            # Ensure that l2_sets, l2_set_size, and l2_line_size are powers of two\n",
        "            l2_sets = 2 ** int(math.log2(l2_sets))\n",
        "            l2_set_size = 2 ** int(math.log2(l2_set_size))\n",
        "            l2_line_size = 2 ** int(math.log2(l2_line_size))\n",
        "        else:\n",
        "            # Skip the lines for L2 configuration if it is disabled\n",
        "            next(config_iter)\n",
        "            next(config_iter)\n",
        "    elif line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that pt_virtual_pages and pt_page_size are powers of two\n",
        "        pt_virtual_pages = 2 ** int(math.log2(pt_virtual_pages))\n",
        "        pt_page_size = 2 ** int(math.log2(pt_page_size))\n",
        "    elif line.startswith(\"Virtual addresses\"):\n",
        "        virtual_addresses_line = next(config_iter)\n",
        "        use_virtual_addresses = virtual_addresses_line.strip() == \"y\"\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "if dtlb_enabled:\n",
        "    dtlb_index_bits = max(0, int(math.log2(dtlb_sets)))\n",
        "    dtlb_offset_bits = int(math.log2(dtlb_set_size))\n",
        "else:\n",
        "    dtlb_index_bits = 0\n",
        "    dtlb_offset_bits = 0\n",
        "\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "if l2_enabled:\n",
        "    l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "    l2_offset_bits = int(math.log2(l2_line_size))\n",
        "else:\n",
        "    l2_index_bits = 0\n",
        "    l2_offset_bits = 0\n",
        "\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"DTLB enabled:\", dtlb_enabled)\n",
        "print()\n",
        "\n",
        "if dtlb_enabled:\n",
        "    print(\"Data TLB configuration:\")\n",
        "    print(\"Number of sets:\", dtlb_sets)\n",
        "    print(\"Set size:\", dtlb_set_size)\n",
        "    print(\"Index bits:\", dtlb_index_bits)\n",
        "    print(\"Offset bits:\", dtlb_offset_bits)\n",
        "    print()\n",
        "\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"L2 Cache configuration:\")\n",
        "print(\"L2 enabled:\", l2_enabled)\n",
        "if l2_enabled:\n",
        "    print(\"Number of sets:\", l2_sets)\n",
        "    print(\"Set size:\", l2_set_size)\n",
        "    print(\"Line size:\", l2_line_size)\n",
        "    print(\"Index bits:\", l2_index_bits)\n",
        "    print(\"Offset bits:\", l2_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print(\"Index bits:\", pt_index_bits)\n",
        "print(\"Offset bits:\", pt_offset_bits)\n",
        "print()\n",
        "\n",
        "# Read the reference file\n",
        "reference_file_path = \"/content/trace.dat\"\n",
        "\n",
        "with open(reference_file_path, \"r\") as reference_file:\n",
        "    references = reference_file.readlines()\n",
        "\n",
        "# Process and print information about each reference\n",
        "for reference in references:\n",
        "    reference = reference.strip()\n",
        "    access_type, address = reference.split(\":\")\n",
        "    print(f\"Access Type: {access_type}\")\n",
        "    print(f\"Address: {address}\")\n",
        "    print()\n",
        "\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "U2AQDNyFBb9C",
        "outputId": "12665250-7523-41d0-e055-f7cad323feab"
      },
      "execution_count": 32,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "DTLB enabled: True\n",
            "\n",
            "Data TLB configuration:\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Index bits: 1\n",
            "Offset bits: 0\n",
            "\n",
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Index bits: 2\n",
            "Offset bits: 4\n",
            "\n",
            "L2 Cache configuration:\n",
            "L2 enabled: False\n",
            "\n",
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Index bits: 6\n",
            "Offset bits: 8\n",
            "\n",
            "Access Type: R\n",
            "Address: c84\n",
            "\n",
            "Access Type: R\n",
            "Address: 81c\n",
            "\n",
            "Access Type: R\n",
            "Address: 14c\n",
            "\n",
            "Access Type: R\n",
            "Address: c84\n",
            "\n",
            "Access Type: R\n",
            "Address: 400\n",
            "\n",
            "Access Type: R\n",
            "Address: 148\n",
            "\n",
            "Access Type: R\n",
            "Address: 144\n",
            "\n",
            "Access Type: R\n",
            "Address: c80\n",
            "\n",
            "Access Type: R\n",
            "Address: 008\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "The fields to be printed for each reference are the virtual address, virtual page number, page offset, TLB\n",
        "tag, TLB index, TLB result, PT result, physical page number, DC tag, DC index, DC result, L2 tag, L2\n",
        "index, and L2 result. The specified format to print these fields for the full memory hierarchy simulation is\n",
        "given in the form of a C printf format specification below:\n",
        "\"%08x %6x %4x %6x %3x %4s %4s %4x %6x %3x %4s %6x %3x %4s\"\n",
        "Printing this information will also help you debug problems with your simulator. When virtual to physical\n",
        "address translation, the DTLB, or the L2 cache is disabled, then the output fields that are not relevant\n",
        "should be left blank. Next, you will print the:\n",
        "c. number of hits"
      ],
      "metadata": {
        "id": "Tq1kam6BXkjL"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "# Define the printf format specification\n",
        "printf_format = \"%08x %6x %4x %6x %3x %4s %4s %4x %6x %3x %4s %6x %3x %4s\"\n",
        "\n",
        "# Simulation statistics\n",
        "dtlb_hits = 0\n",
        "dtlb_misses = 0\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "l2_hits = 0\n",
        "l2_misses = 0\n",
        "\n",
        "# Simulate memory hierarchy\n",
        "for reference in references:\n",
        "    try:\n",
        "        # Extract virtual address, access type\n",
        "        virtual_address, access_type = reference.split(\":\")\n",
        "        virtual_address = int(virtual_address, 16)\n",
        "        access_type = access_type.strip()\n",
        "\n",
        "        # Extract virtual page number and page offset\n",
        "        virtual_page_number = virtual_address >> pt_offset_bits\n",
        "        page_offset = virtual_address & ((1 << pt_offset_bits) - 1)\n",
        "\n",
        "        # TLB Lookup\n",
        "        tlb_result = None\n",
        "        if dtlb_enabled:\n",
        "            tlb_tag = virtual_page_number >> dtlb_index_bits\n",
        "            tlb_index = virtual_page_number & ((1 << dtlb_index_bits) - 1)\n",
        "            tlb_result = tlb_lookup(tlb_tag, tlb_index)\n",
        "\n",
        "        # PT Lookup\n",
        "        pt_result = None\n",
        "        if tlb_result is not None:\n",
        "            physical_page_number = tlb_result\n",
        "        elif use_virtual_addresses:\n",
        "            physical_page_number = pt_lookup(virtual_page_number)\n",
        "        else:\n",
        "            physical_page_number = virtual_page_number\n",
        "\n",
        "        # DC Cache Lookup\n",
        "        dc_tag = physical_page_number >> dc_index_bits\n",
        "        dc_set_index = physical_page_number & ((1 << dc_index_bits) - 1)\n",
        "        dc_result = dc_cache_lookup(dc_set_index, dc_tag)\n",
        "\n",
        "        # L2 Cache Lookup\n",
        "        l2_tag = physical_page_number >> l2_index_bits\n",
        "        l2_set_index = physical_page_number & ((1 << l2_index_bits) - 1)\n",
        "        l2_result = l2_cache_lookup(l2_set_index, l2_tag)\n",
        "\n",
        "        # Print the reference information\n",
        "        print(\n",
        "            printf_format\n",
        "            % (\n",
        "                virtual_address,\n",
        "                virtual_page_number,\n",
        "                page_offset,\n",
        "                tlb_tag if tlb_result is not None else \"\",\n",
        "                tlb_index if tlb_result is not None else \"\",\n",
        "                \"\" if tlb_result is not None else \"\",\n",
        "                \"\" if tlb_result is not None else \"\",\n",
        "                pt_result if tlb_result is not None else \"\",\n",
        "                physical_page_number,\n",
        "                dc_tag,\n",
        "                dc_set_index,\n",
        "                dc_result,\n",
        "                l2_tag if l2_enabled else \"\",\n",
        "                l2_set_index if l2_enabled else \"\",\n",
        "                l2_result if l2_enabled else \"\",\n",
        "            )\n",
        "        )\n",
        "\n",
        "        # Update hit/miss counters\n",
        "        if tlb_result is not None:\n",
        "            dtlb_hits += 1\n",
        "        else:\n",
        "            dtlb_misses += 1\n",
        "\n",
        "        if dc_result is not None:\n",
        "            dc_hits += 1\n",
        "        else:\n",
        "            dc_misses += 1\n",
        "\n",
        "        if l2_enabled and l2_result is not None:\n",
        "            l2_hits += 1\n",
        "        elif l2_enabled:\n",
        "            l2_misses += 1\n",
        "\n",
        "    except ValueError:\n",
        "        # Skip references that are not in the expected format\n",
        "        continue\n",
        "\n",
        "# Print the summary statistics\n",
        "print(\"Simulation Summary:\")\n",
        "print(f\"DTLB Hits: {dtlb_hits}\")\n",
        "print(f\"DTLB Misses: {dtlb_misses}\")\n",
        "print(f\"DC Hits: {dc_hits}\")\n",
        "print(f\"DC Misses: {dc_misses}\")\n",
        "if l2_enabled:\n",
        "    print(f\"L2 Hits: {l2_hits}\")\n",
        "    print(f\"L2 Misses: {l2_misses}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "zgRn8LCeXlQz",
        "outputId": "21af3c8c-4c51-4be0-ebca-24693cba5cc6"
      },
      "execution_count": 99,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Simulation Summary:\n",
            "DTLB Hits: 0\n",
            "DTLB Misses: 0\n",
            "DC Hits: 0\n",
            "DC Misses: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "Printing this information will also help you debug problems with your simulator. When virtual to physical\n",
        "address translation, the DTLB, or the L2 cache is disabled, then the output fields that are not relevant\n",
        "should be left blank. Next, you will print the:\n",
        "c. number of hits"
      ],
      "metadata": {
        "id": "xLJ9uZPXY1cO"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "# Define the printf format specification\n",
        "printf_format = \"%08x %6x %4x %6x %3x %4s %4s %4x %6x %3x %4s %6x %3x %4s\"\n",
        "\n",
        "# Simulation statistics\n",
        "dtlb_hits = 0\n",
        "dtlb_misses = 0\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "l2_hits = 0\n",
        "l2_misses = 0\n",
        "\n",
        "# Simulate memory hierarchy\n",
        "for reference in references:\n",
        "    try:\n",
        "        # Extract virtual address, access type\n",
        "        virtual_address, access_type = reference.split(\":\")\n",
        "        virtual_address = int(virtual_address, 16)\n",
        "        access_type = access_type.strip()\n",
        "\n",
        "        # Extract virtual page number and page offset\n",
        "        virtual_page_number = virtual_address >> pt_offset_bits\n",
        "        page_offset = virtual_address & ((1 << pt_offset_bits) - 1)\n",
        "\n",
        "        # TLB Lookup\n",
        "        tlb_result = None\n",
        "        if dtlb_enabled:\n",
        "            tlb_tag = virtual_page_number >> dtlb_index_bits\n",
        "            tlb_index = virtual_page_number & ((1 << dtlb_index_bits) - 1)\n",
        "            tlb_result = tlb_lookup(tlb_tag, tlb_index)\n",
        "\n",
        "        # PT Lookup\n",
        "        pt_result = None\n",
        "        if tlb_result is not None:\n",
        "            physical_page_number = tlb_result\n",
        "            pt_result = \"HIT\"\n",
        "            dtlb_hits += 1\n",
        "        elif use_virtual_addresses:\n",
        "            physical_page_number = pt_lookup(virtual_page_number)\n",
        "            pt_result = \"HIT\" if physical_page_number is not None else \"MISS\"\n",
        "            dtlb_misses += 1 if physical_page_number is None else 0\n",
        "        else:\n",
        "            physical_page_number = virtual_page_number\n",
        "\n",
        "        # DC Cache Lookup\n",
        "        dc_tag = physical_page_number >> dc_index_bits\n",
        "        dc_set_index = physical_page_number & ((1 << dc_index_bits) - 1)\n",
        "        dc_result = dc_cache_lookup(dc_set_index, dc_tag)\n",
        "\n",
        "        # L2 Cache Lookup\n",
        "        l2_tag = physical_page_number >> l2_index_bits\n",
        "        l2_set_index = physical_page_number & ((1 << l2_index_bits) - 1)\n",
        "        l2_result = l2_cache_lookup(l2_set_index, l2_tag)\n",
        "\n",
        "        # Print the reference information\n",
        "        print(\n",
        "            printf_format\n",
        "            % (\n",
        "                virtual_address,\n",
        "                virtual_page_number,\n",
        "                page_offset,\n",
        "                tlb_tag if dtlb_enabled else \"\",\n",
        "                tlb_index if dtlb_enabled else \"\",\n",
        "                tlb_result if dtlb_enabled else \"\",\n",
        "                pt_result if dtlb_enabled or use_virtual_addresses else \"\",\n",
        "                physical_page_number,\n",
        "                dc_tag,\n",
        "                dc_set_index,\n",
        "                dc_result,\n",
        "                l2_tag if l2_enabled else \"\",\n",
        "                l2_set_index if l2_enabled else \"\",\n",
        "                l2_result if l2_enabled else \"\",\n",
        "            )\n",
        "        )\n",
        "\n",
        "        # Update hit/miss counters\n",
        "        if dc_result is not None:\n",
        "            dc_hits += 1\n",
        "        else:\n",
        "            dc_misses += 1\n",
        "\n",
        "        if l2_enabled and l2_result is not None:\n",
        "            l2_hits += 1\n",
        "        elif l2_enabled:\n",
        "            l2_misses += 1\n",
        "\n",
        "    except ValueError:\n",
        "        # Skip references that are not in the expected format\n",
        "        continue\n",
        "\n",
        "# Print the summary statistics\n",
        "print(\"Simulation Summary:\")\n",
        "print(f\"DTLB Hits: {dtlb_hits}\")\n",
        "print(f\"DTLB Misses: {dtlb_misses}\")\n",
        "print(f\"DC Hits: {dc_hits}\")\n",
        "print(f\"DC Misses: {dc_misses}\")\n",
        "if l2_enabled:\n",
        "    print(f\"L2 Hits: {l2_hits}\")\n",
        "    print(f\"L2 Misses: {l2_misses}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "4nO2zyR1Y5ZR",
        "outputId": "d41629fe-61d9-4c6f-a964-327f4c7a132e"
      },
      "execution_count": 100,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Simulation Summary:\n",
            "DTLB Hits: 0\n",
            "DTLB Misses: 0\n",
            "DC Hits: 0\n",
            "DC Misses: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "number of hits"
      ],
      "metadata": {
        "id": "ifX6bUWXZTZB"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "# Simulation statistics\n",
        "dtlb_hits = 0\n",
        "dc_hits = 0\n",
        "l2_hits = 0\n",
        "\n",
        "# Simulate memory hierarchy\n",
        "for reference in references:\n",
        "    try:\n",
        "        # Extract virtual address, access type\n",
        "        virtual_address, access_type = reference.split(\":\")\n",
        "        virtual_address = int(virtual_address, 16)\n",
        "        access_type = access_type.strip()\n",
        "\n",
        "        # Extract virtual page number and page offset\n",
        "        virtual_page_number = virtual_address >> pt_offset_bits\n",
        "        page_offset = virtual_address & ((1 << pt_offset_bits) - 1)\n",
        "\n",
        "        # TLB Lookup\n",
        "        tlb_result = None\n",
        "        if dtlb_enabled:\n",
        "            tlb_tag = virtual_page_number >> dtlb_index_bits\n",
        "            tlb_index = virtual_page_number & ((1 << dtlb_index_bits) - 1)\n",
        "            tlb_result = tlb_lookup(tlb_tag, tlb_index)\n",
        "\n",
        "        # PT Lookup\n",
        "        pt_result = None\n",
        "        if tlb_result is not None:\n",
        "            physical_page_number = tlb_result\n",
        "            dtlb_hits += 1\n",
        "        elif use_virtual_addresses:\n",
        "            physical_page_number = pt_lookup(virtual_page_number)\n",
        "            pt_result = \"HIT\" if physical_page_number is not None else \"MISS\"\n",
        "        else:\n",
        "            physical_page_number = virtual_page_number\n",
        "\n",
        "        # DC Cache Lookup\n",
        "        dc_tag = physical_page_number >> dc_index_bits\n",
        "        dc_set_index = physical_page_number & ((1 << dc_index_bits) - 1)\n",
        "        dc_result = dc_cache_lookup(dc_set_index, dc_tag)\n",
        "\n",
        "        # L2 Cache Lookup\n",
        "        l2_tag = physical_page_number >> l2_index_bits\n",
        "        l2_set_index = physical_page_number & ((1 << l2_index_bits) - 1)\n",
        "        l2_result = l2_cache_lookup(l2_set_index, l2_tag)\n",
        "\n",
        "        # Increment hit counters\n",
        "        if dtlb_enabled and tlb_result is not None:\n",
        "            dtlb_hits += 1\n",
        "\n",
        "        if dc_result is not None:\n",
        "            dc_hits += 1\n",
        "\n",
        "        if l2_enabled and l2_result is not None:\n",
        "            l2_hits += 1\n",
        "\n",
        "        # Print the reference information\n",
        "        print(\n",
        "            printf_format\n",
        "            % (\n",
        "                virtual_address,\n",
        "                virtual_page_number,\n",
        "                page_offset,\n",
        "                tlb_tag if dtlb_enabled else \"\",\n",
        "                tlb_index if dtlb_enabled else \"\",\n",
        "                tlb_result if dtlb_enabled else \"\",\n",
        "                pt_result if dtlb_enabled or use_virtual_addresses else \"\",\n",
        "                physical_page_number,\n",
        "                dc_tag,\n",
        "                dc_set_index,\n",
        "                dc_result,\n",
        "                l2_tag if l2_enabled else \"\",\n",
        "                l2_set_index if l2_enabled else \"\",\n",
        "                l2_result if l2_enabled else \"\",\n",
        "            )\n",
        "        )\n",
        "\n",
        "    except ValueError:\n",
        "        # Skip references that are not in the expected format\n",
        "        continue\n",
        "\n",
        "# Print the summary statistics\n",
        "print(\"Simulation Summary:\")\n",
        "print(f\"DTLB Hits: {dtlb_hits}\")\n",
        "print(f\"DC Hits: {dc_hits}\")\n",
        "print(f\"L2 Hits: {l2_hits}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "WFGgOg3JZUKz",
        "outputId": "d9f581a5-ad35-4dd0-f075-1244e4de6a3d"
      },
      "execution_count": 101,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Simulation Summary:\n",
            "DTLB Hits: 0\n",
            "DC Hits: 0\n",
            "L2 Hits: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " number of misses"
      ],
      "metadata": {
        "id": "L4e18uZaZYfw"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "# Simulation statistics\n",
        "dtlb_hits = 0\n",
        "dtlb_misses = 0\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "l2_hits = 0\n",
        "l2_misses = 0\n",
        "\n",
        "# Simulate memory hierarchy\n",
        "for reference in references:\n",
        "    try:\n",
        "        # Extract virtual address, access type\n",
        "        virtual_address, access_type = reference.split(\":\")\n",
        "        virtual_address = int(virtual_address, 16)\n",
        "        access_type = access_type.strip()\n",
        "\n",
        "        # Extract virtual page number and page offset\n",
        "        virtual_page_number = virtual_address >> pt_offset_bits\n",
        "        page_offset = virtual_address & ((1 << pt_offset_bits) - 1)\n",
        "\n",
        "        # TLB Lookup\n",
        "        tlb_result = None\n",
        "        if dtlb_enabled:\n",
        "            tlb_tag = virtual_page_number >> dtlb_index_bits\n",
        "            tlb_index = virtual_page_number & ((1 << dtlb_index_bits) - 1)\n",
        "            tlb_result = tlb_lookup(tlb_tag, tlb_index)\n",
        "\n",
        "        # PT Lookup\n",
        "        pt_result = None\n",
        "        if tlb_result is not None:\n",
        "            physical_page_number = tlb_result\n",
        "            dtlb_hits += 1\n",
        "        elif use_virtual_addresses:\n",
        "            physical_page_number = pt_lookup(virtual_page_number)\n",
        "            pt_result = \"HIT\" if physical_page_number is not None else \"MISS\"\n",
        "        else:\n",
        "            physical_page_number = virtual_page_number\n",
        "\n",
        "        # DC Cache Lookup\n",
        "        dc_tag = physical_page_number >> dc_index_bits\n",
        "        dc_set_index = physical_page_number & ((1 << dc_index_bits) - 1)\n",
        "        dc_result = dc_cache_lookup(dc_set_index, dc_tag)\n",
        "\n",
        "        # L2 Cache Lookup\n",
        "        l2_tag = physical_page_number >> l2_index_bits\n",
        "        l2_set_index = physical_page_number & ((1 << l2_index_bits) - 1)\n",
        "        l2_result = l2_cache_lookup(l2_set_index, l2_tag)\n",
        "\n",
        "        # Increment hit and miss counters\n",
        "        if dtlb_enabled and tlb_result is not None:\n",
        "            dtlb_hits += 1\n",
        "        elif dtlb_enabled:\n",
        "            dtlb_misses += 1\n",
        "\n",
        "        if dc_result is not None:\n",
        "            dc_hits += 1\n",
        "        else:\n",
        "            dc_misses += 1\n",
        "\n",
        "        if l2_enabled and l2_result is not None:\n",
        "            l2_hits += 1\n",
        "        elif l2_enabled:\n",
        "            l2_misses += 1\n",
        "\n",
        "        # Print the reference information\n",
        "        print(\n",
        "            printf_format\n",
        "            % (\n",
        "                virtual_address,\n",
        "                virtual_page_number,\n",
        "                page_offset,\n",
        "                tlb_tag if dtlb_enabled else \"\",\n",
        "                tlb_index if dtlb_enabled else \"\",\n",
        "                tlb_result if dtlb_enabled else \"\",\n",
        "                pt_result if dtlb_enabled or use_virtual_addresses else \"\",\n",
        "                physical_page_number,\n",
        "                dc_tag,\n",
        "                dc_set_index,\n",
        "                dc_result,\n",
        "                l2_tag if l2_enabled else \"\",\n",
        "                l2_set_index if l2_enabled else \"\",\n",
        "                l2_result if l2_enabled else \"\",\n",
        "            )\n",
        "        )\n",
        "\n",
        "    except ValueError:\n",
        "        # Skip references that are not in the expected format\n",
        "        continue\n",
        "\n",
        "# Print the summary statistics\n",
        "print(\"Simulation Summary:\")\n",
        "print(f\"DTLB Hits: {dtlb_hits}\")\n",
        "print(f\"DTLB Misses: {dtlb_misses}\")\n",
        "print(f\"DC Hits: {dc_hits}\")\n",
        "print(f\"DC Misses: {dc_misses}\")\n",
        "print(f\"L2 Hits: {l2_hits}\")\n",
        "print(f\"L2 Misses: {l2_misses}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "MqxNREQ7Zbm0",
        "outputId": "35d76a66-813d-4cc1-8d53-e25ebe702b69"
      },
      "execution_count": 102,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Simulation Summary:\n",
            "DTLB Hits: 0\n",
            "DTLB Misses: 0\n",
            "DC Hits: 0\n",
            "DC Misses: 0\n",
            "L2 Hits: 0\n",
            "L2 Misses: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " hit ratio"
      ],
      "metadata": {
        "id": "uEYl-KnbZqEE"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "# Calculate hit ratios\n",
        "dtlb_hit_ratio = dtlb_hits / (dtlb_hits + dtlb_misses) if dtlb_hits + dtlb_misses > 0 else 0.0\n",
        "dc_hit_ratio = dc_hits / (dc_hits + dc_misses) if dc_hits + dc_misses > 0 else 0.0\n",
        "l2_hit_ratio = l2_hits / (l2_hits + l2_misses) if l2_hits + l2_misses > 0 else 0.0\n",
        "\n",
        "# Print hit ratios\n",
        "print(\"Hit Ratios:\")\n",
        "print(f\"DTLB Hit Ratio: {dtlb_hit_ratio:.2%}\")\n",
        "print(f\"DC Hit Ratio: {dc_hit_ratio:.2%}\")\n",
        "print(f\"L2 Hit Ratio: {l2_hit_ratio:.2%}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "ldAWQANwZsoo",
        "outputId": "cdea8fb6-1abf-4d05-ea58-8935aa2d8b96"
      },
      "execution_count": 104,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Hit Ratios:\n",
            "DTLB Hit Ratio: 0.00%\n",
            "DC Hit Ratio: 0.00%\n",
            "L2 Hit Ratio: 0.00%\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "for each level of the hierarchy. Finally, you should also indicate the:\n",
        "f. number of accesses that were reads"
      ],
      "metadata": {
        "id": "Rhbvw7i3Z9vt"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "# Initialize counters for reads\n",
        "dtlb_reads = 0\n",
        "dc_reads = 0\n",
        "l2_reads = 0\n",
        "\n",
        "# Simulate the memory hierarchy and update the counters for reads\n",
        "for reference in references:\n",
        "    # Extract virtual address, access type\n",
        "    parts = reference.split(\":\")\n",
        "    if len(parts) != 2:\n",
        "        print(f\"Invalid reference: {reference}\")\n",
        "        continue\n",
        "\n",
        "    virtual_address, access_type = parts\n",
        "    try:\n",
        "        virtual_address = int(virtual_address, 16)\n",
        "    except ValueError:\n",
        "        print(f\"Invalid virtual address: {virtual_address}\")\n",
        "        continue\n",
        "\n",
        "    access_type = access_type.strip()\n",
        "\n",
        "    # Perform virtual to physical address translation if enabled\n",
        "    if use_virtual_addresses:\n",
        "        # Extract virtual page number and page offset\n",
        "        virtual_page_number = (virtual_address >> pt_offset_bits) & ((1 << pt_index_bits) - 1)\n",
        "        page_offset = virtual_address & ((1 << pt_offset_bits) - 1)\n",
        "\n",
        "        # Perform TLB lookup\n",
        "        tlb_result = None\n",
        "        if dtlb_enabled:\n",
        "            tlb_result = dtlb_lookup(virtual_page_number)\n",
        "\n",
        "        # Perform page table lookup\n",
        "        pt_result = None\n",
        "        if tlb_result is not None:\n",
        "            physical_page_number = tlb_result\n",
        "        else:\n",
        "            pt_result = page_table_lookup(virtual_page_number)\n",
        "            if pt_result is not None:\n",
        "                physical_page_number = pt_result\n",
        "\n",
        "        # Update the counters for reads based on the access type\n",
        "        if access_type == \"R\":\n",
        "            dtlb_reads += 1\n",
        "            dc_reads += 1\n",
        "            l2_reads += 1\n",
        "\n",
        "        # Print the virtual to physical address translation information\n",
        "        print(f\"Virtual Address: {virtual_address}\")\n",
        "        print(f\"Virtual Page Number: {virtual_page_number}\")\n",
        "        print(f\"Page Offset: {page_offset}\")\n",
        "        print(f\"TLB Tag: {'-' if tlb_result is None else tlb_result.tag}\")\n",
        "        print(f\"TLB Index: {'-' if tlb_result is None else tlb_result.index}\")\n",
        "        print(f\"TLB Result: {'-' if tlb_result is None else 'HIT' if tlb_result.hit else 'MISS'}\")\n",
        "        print(f\"PT Result: {'-' if pt_result is None else 'HIT' if pt_result.hit else 'MISS'}\")\n",
        "        print(f\"Physical Page Number: {'-' if pt_result is None else physical_page_number}\")\n",
        "        print()\n",
        "\n",
        "# Print the number of reads for each level\n",
        "print(\"Number of Reads:\")\n",
        "print(f\"DTLB Reads: {dtlb_reads}\")\n",
        "print(f\"DC Reads: {dc_reads}\")\n",
        "print(f\"L2 Reads: {l2_reads}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "jVWgFOOzaJYX",
        "outputId": "0f25bed7-cb8e-489a-ac19-b741bb311cb8"
      },
      "execution_count": 109,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Number of Reads:\n",
            "DTLB Reads: 0\n",
            "DC Reads: 0\n",
            "L2 Reads: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "number of accesses that were writes"
      ],
      "metadata": {
        "id": "8Ze7Sa82bD5d"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "# Initialize counters for reads and writes\n",
        "dtlb_reads = 0\n",
        "dc_reads = 0\n",
        "l2_reads = 0\n",
        "dc_writes = 0\n",
        "l2_writes = 0\n",
        "\n",
        "# Simulate the memory hierarchy and update the counters for reads and writes\n",
        "for reference in references:\n",
        "    # Extract virtual address, access type\n",
        "    parts = reference.split(\":\")\n",
        "    if len(parts) != 2:\n",
        "        print(f\"Invalid reference: {reference}\")\n",
        "        continue\n",
        "\n",
        "    virtual_address, access_type = parts\n",
        "    try:\n",
        "        virtual_address = int(virtual_address, 16)\n",
        "    except ValueError:\n",
        "        print(f\"Invalid virtual address: {virtual_address}\")\n",
        "        continue\n",
        "\n",
        "    access_type = access_type.strip()\n",
        "\n",
        "    # Perform virtual to physical address translation if enabled\n",
        "    if use_virtual_addresses:\n",
        "        # Extract virtual page number and page offset\n",
        "        virtual_page_number = (virtual_address >> pt_offset_bits) & ((1 << pt_index_bits) - 1)\n",
        "        page_offset = virtual_address & ((1 << pt_offset_bits) - 1)\n",
        "\n",
        "        # Perform TLB lookup\n",
        "        tlb_result = None\n",
        "        if dtlb_enabled:\n",
        "            tlb_result = dtlb_lookup(virtual_page_number)\n",
        "\n",
        "        # Perform page table lookup\n",
        "        pt_result = None\n",
        "        if tlb_result is not None:\n",
        "            physical_page_number = tlb_result\n",
        "        else:\n",
        "            pt_result = page_table_lookup(virtual_page_number)\n",
        "            if pt_result is not None:\n",
        "                physical_page_number = pt_result\n",
        "\n",
        "        # Update the counters for reads and writes based on the access type\n",
        "        if access_type == \"R\":\n",
        "            dtlb_reads += 1\n",
        "            dc_reads += 1\n",
        "            l2_reads += 1\n",
        "        elif access_type == \"W\":\n",
        "            dtlb_reads += 1\n",
        "            dc_reads += 1\n",
        "            l2_reads += 1\n",
        "            dc_writes += 1\n",
        "            l2_writes += 1\n",
        "\n",
        "        # Print the virtual to physical address translation information\n",
        "        print(f\"Virtual Address: {virtual_address}\")\n",
        "        print(f\"Virtual Page Number: {virtual_page_number}\")\n",
        "        print(f\"Page Offset: {page_offset}\")\n",
        "        print(f\"TLB Tag: {'-' if tlb_result is None else tlb_result.tag}\")\n",
        "        print(f\"TLB Index: {'-' if tlb_result is None else tlb_result.index}\")\n",
        "        print(f\"TLB Result: {'-' if tlb_result is None else 'HIT' if tlb_result.hit else 'MISS'}\")\n",
        "        print(f\"PT Result: {'-' if pt_result is None else 'HIT' if pt_result.hit else 'MISS'}\")\n",
        "        print(f\"Physical Page Number: {'-' if pt_result is None else physical_page_number}\")\n",
        "        print()\n",
        "\n",
        "# Print the number of reads and writes for each level\n",
        "print(\"Number of Reads:\")\n",
        "print(f\"DTLB Reads: {dtlb_reads}\")\n",
        "print(f\"DC Reads: {dc_reads}\")\n",
        "print(f\"L2 Reads: {l2_reads}\")\n",
        "print(\"Number of Writes:\")\n",
        "print(f\"DC Writes: {dc_writes}\")\n",
        "print(f\"L2 Writes: {l2_writes}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "q-cwLtYHbGYY",
        "outputId": "f8ad83a7-131c-4f70-ae47-abc10549a28f"
      },
      "execution_count": 110,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Number of Reads:\n",
            "DTLB Reads: 0\n",
            "DC Reads: 0\n",
            "L2 Reads: 0\n",
            "Number of Writes:\n",
            "DC Writes: 0\n",
            "L2 Writes: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "ratio of accesses that were reads"
      ],
      "metadata": {
        "id": "-NlbbLBHbSFd"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "# Initialize counters for reads and writes\n",
        "dtlb_reads = 0\n",
        "dc_reads = 0\n",
        "l2_reads = 0\n",
        "dtlb_writes = 0\n",
        "dc_writes = 0\n",
        "l2_writes = 0\n",
        "total_accesses = 0\n",
        "\n",
        "# Simulate the memory hierarchy and update the counters for reads and writes\n",
        "for reference in references:\n",
        "    # Extract virtual address, access type\n",
        "    parts = reference.split(\":\")\n",
        "    if len(parts) != 2:\n",
        "        print(f\"Invalid reference: {reference}\")\n",
        "        continue\n",
        "\n",
        "    virtual_address, access_type = parts\n",
        "    try:\n",
        "        virtual_address = int(virtual_address, 16)\n",
        "    except ValueError:\n",
        "        print(f\"Invalid virtual address: {virtual_address}\")\n",
        "        continue\n",
        "\n",
        "    access_type = access_type.strip()\n",
        "\n",
        "    # Perform virtual to physical address translation if enabled\n",
        "    if use_virtual_addresses:\n",
        "        # Extract virtual page number and page offset\n",
        "        virtual_page_number = (virtual_address >> pt_offset_bits) & ((1 << pt_index_bits) - 1)\n",
        "        page_offset = virtual_address & ((1 << pt_offset_bits) - 1)\n",
        "\n",
        "        # Perform TLB lookup\n",
        "        tlb_result = None\n",
        "        if dtlb_enabled:\n",
        "            tlb_result = dtlb_lookup(virtual_page_number)\n",
        "\n",
        "        # Perform page table lookup\n",
        "        pt_result = None\n",
        "        if tlb_result is not None:\n",
        "            physical_page_number = tlb_result\n",
        "        else:\n",
        "            pt_result = page_table_lookup(virtual_page_number)\n",
        "            if pt_result is not None:\n",
        "                physical_page_number = pt_result\n",
        "\n",
        "        # Update the counters for reads and writes based on the access type\n",
        "        if access_type == \"R\":\n",
        "            dtlb_reads += 1\n",
        "            dc_reads += 1\n",
        "            l2_reads += 1\n",
        "        elif access_type == \"W\":\n",
        "            dtlb_writes += 1\n",
        "            dc_writes += 1\n",
        "            l2_writes += 1\n",
        "\n",
        "    # Increment the total number of accesses\n",
        "    total_accesses += 1\n",
        "\n",
        "    # Print the virtual to physical address translation information\n",
        "    print(f\"Virtual Address: {virtual_address}\")\n",
        "    print(f\"Virtual Page Number: {virtual_page_number}\")\n",
        "    print(f\"Page Offset: {page_offset}\")\n",
        "    print(f\"TLB Tag: {'-' if tlb_result is None else tlb_result.tag}\")\n",
        "    print(f\"TLB Index: {'-' if tlb_result is None else tlb_result.index}\")\n",
        "    print(f\"TLB Result: {'-' if tlb_result is None else 'HIT' if tlb_result.hit else 'MISS'}\")\n",
        "    print(f\"PT Result: {'-' if pt_result is None else 'HIT' if pt_result.hit else 'MISS'}\")\n",
        "    print(f\"Physical Page Number: {'-' if pt_result is None else physical_page_number}\")\n",
        "    print()\n",
        "\n",
        "# Calculate the ratio of accesses that were reads\n",
        "read_access_ratio = dc_reads / total_accesses if total_accesses > 0 else 0\n",
        "\n",
        "# Calculate the ratio of accesses that were writes\n",
        "write_access_ratio = dc_writes / total_accesses if total_accesses > 0 else 0\n",
        "\n",
        "# Print the number of reads and writes for each level\n",
        "print(\"Number of Accesses:\")\n",
        "print(f\"DTLB Reads: {dtlb_reads}\")\n",
        "print(f\"DTLB Writes: {dtlb_writes}\")\n",
        "print(f\"DC Reads: {dc_reads}\")\n",
        "print(f\"DC Writes: {dc_writes}\")\n",
        "print(f\"L2 Reads: {l2_reads}\")\n",
        "print(f\"L2 Writes: {l2_writes}\")\n",
        "\n",
        "# Print the ratios of accesses that were reads and writes\n",
        "print(\"Ratio of Accesses:\")\n",
        "print(f\"Read Access Ratio: {read_access_ratio:.2f}\")\n",
        "print(f\"Write Access Ratio: {write_access_ratio:.2f}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "CjXtAnX_bU3J",
        "outputId": "3135d813-0d24-483a-e2ca-825c2d5adc5b"
      },
      "execution_count": 115,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Number of Accesses:\n",
            "DTLB Reads: 0\n",
            "DTLB Writes: 0\n",
            "DC Reads: 0\n",
            "DC Writes: 0\n",
            "L2 Reads: 0\n",
            "L2 Writes: 0\n",
            "Ratio of Accesses:\n",
            "Read Access Ratio: 0.00\n",
            "Write Access Ratio: 0.00\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " total number of memory references"
      ],
      "metadata": {
        "id": "-RGw_nxoeNrf"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "# Initialize counters for hits, misses, and total references\n",
        "dtlb_hits = 0\n",
        "dtlb_misses = 0\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "l2_hits = 0\n",
        "l2_misses = 0\n",
        "total_references = 0\n",
        "\n",
        "# Simulate the memory hierarchy and update the counters\n",
        "for reference in references:\n",
        "    # Extract virtual address, access type\n",
        "    parts = reference.split(\":\")\n",
        "    if len(parts) != 2:\n",
        "        print(f\"Invalid reference: {reference}\")\n",
        "        continue\n",
        "\n",
        "    virtual_address, access_type = parts\n",
        "    try:\n",
        "        virtual_address = int(virtual_address, 16)\n",
        "    except ValueError:\n",
        "        print(f\"Invalid virtual address: {virtual_address}\")\n",
        "        continue\n",
        "\n",
        "    access_type = access_type.strip()\n",
        "\n",
        "    # Perform virtual to physical address translation if enabled\n",
        "    if use_virtual_addresses:\n",
        "        # Extract virtual page number and page offset\n",
        "        virtual_page_number = (virtual_address >> pt_offset_bits) & ((1 << pt_index_bits) - 1)\n",
        "        page_offset = virtual_address & ((1 << pt_offset_bits) - 1)\n",
        "\n",
        "        # Perform TLB lookup\n",
        "        tlb_result = None\n",
        "        if dtlb_enabled:\n",
        "            tlb_result = dtlb_lookup(virtual_page_number)\n",
        "\n",
        "        # Perform page table lookup\n",
        "        pt_result = None\n",
        "        if tlb_result is not None:\n",
        "            physical_page_number = tlb_result\n",
        "        else:\n",
        "            pt_result = page_table_lookup(virtual_page_number)\n",
        "            if pt_result is not None:\n",
        "                physical_page_number = pt_result\n",
        "\n",
        "        # Update the counters for hits and misses based on the access type\n",
        "        if access_type == \"R\":\n",
        "            if tlb_result is not None or pt_result is not None:\n",
        "                dtlb_hits += 1\n",
        "            else:\n",
        "                dtlb_misses += 1\n",
        "            dc_hits += 1 if dc_cache_lookup(physical_page_number, dc_index_bits, dc_offset_bits) else 0\n",
        "            l2_hits += 1 if l2_cache_lookup(physical_page_number, l2_index_bits, l2_offset_bits) else 0\n",
        "        elif access_type == \"W\":\n",
        "            if tlb_result is not None or pt_result is not None:\n",
        "                dtlb_hits += 1\n",
        "            else:\n",
        "                dtlb_misses += 1\n",
        "            dc_hits += 1 if dc_cache_lookup(physical_page_number, dc_index_bits, dc_offset_bits) else 0\n",
        "            l2_hits += 1 if l2_cache_lookup(physical_page_number, l2_index_bits, l2_offset_bits) else 0\n",
        "\n",
        "    # Increment the total number of references\n",
        "    total_references += 1\n",
        "\n",
        "# Calculate the hit ratios\n",
        "dtlb_hit_ratio = dtlb_hits / total_references if total_references > 0 else 0\n",
        "dc_hit_ratio = dc_hits / total_references if total_references > 0 else 0\n",
        "l2_hit_ratio = l2_hits / total_references if total_references > 0 else 0\n",
        "\n",
        "# Print the total number of memory references\n",
        "print(\"Total Number of Memory References:\", total_references)\n",
        "\n",
        "# Print the number of hits for each level\n",
        "print(\"Number of Hits:\")\n",
        "print(f\"DTLB Hits: {dtlb_hits}\")\n",
        "print(f\"DC Hits: {dc_hits}\")\n",
        "print(f\"L2 Hits: {l2_hits}\")\n",
        "\n",
        "# Print the hit ratios for each level\n",
        "print(\"Hit Ratios:\")\n",
        "print(f\"DTLB Hit Ratio: {dtlb_hit_ratio:.2f}\")\n",
        "print(f\"DC Hit Ratio: {dc_hit_ratio:.2f}\")\n",
        "print(f\"L2 Hit Ratio: {l2_hit_ratio:.2f}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "i3LEfa2XeOa9",
        "outputId": "65537573-9664-4a58-9f1e-7bf850c5377f"
      },
      "execution_count": 116,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Total Number of Memory References: 0\n",
            "Number of Hits:\n",
            "DTLB Hits: 0\n",
            "DC Hits: 0\n",
            "L2 Hits: 0\n",
            "Hit Ratios:\n",
            "DTLB Hit Ratio: 0.00\n",
            "DC Hit Ratio: 0.00\n",
            "L2 Hit Ratio: 0.00\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " total number of accesses to the page table"
      ],
      "metadata": {
        "id": "eog678GleZ3y"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "# Initialize counters for reads and writes\n",
        "dtlb_reads = 0\n",
        "dc_reads = 0\n",
        "l2_reads = 0\n",
        "dtlb_writes = 0\n",
        "dc_writes = 0\n",
        "l2_writes = 0\n",
        "total_accesses = 0\n",
        "total_disk_references = 0\n",
        "\n",
        "# Simulate the memory hierarchy and update the counters for reads and writes\n",
        "for reference in references:\n",
        "    # Extract virtual address, access type\n",
        "    parts = reference.split(\":\")\n",
        "    if len(parts) != 2:\n",
        "        print(f\"Invalid reference: {reference}\")\n",
        "        continue\n",
        "\n",
        "    virtual_address, access_type = parts\n",
        "    try:\n",
        "        virtual_address = int(virtual_address, 16)\n",
        "    except ValueError:\n",
        "        print(f\"Invalid virtual address: {virtual_address}\")\n",
        "        continue\n",
        "\n",
        "    access_type = access_type.strip()\n",
        "\n",
        "    # Perform virtual to physical address translation if enabled\n",
        "    if use_virtual_addresses:\n",
        "        # Extract virtual page number and page offset\n",
        "        virtual_page_number = (virtual_address >> pt_offset_bits) & ((1 << pt_index_bits) - 1)\n",
        "        page_offset = virtual_address & ((1 << pt_offset_bits) - 1)\n",
        "\n",
        "        # Perform TLB lookup\n",
        "        tlb_result = None\n",
        "        if dtlb_enabled:\n",
        "            tlb_result = dtlb_lookup(virtual_page_number)\n",
        "\n",
        "        # Perform page table lookup\n",
        "        pt_result = None\n",
        "        if tlb_result is not None:\n",
        "            physical_page_number = tlb_result\n",
        "        else:\n",
        "            pt_result = page_table_lookup(virtual_page_number)\n",
        "            if pt_result is not None:\n",
        "                physical_page_number = pt_result\n",
        "            else:\n",
        "                # Page fault occurred, increment the total disk references\n",
        "                total_disk_references += 1\n",
        "\n",
        "        # Update the counters for reads and writes based on the access type\n",
        "        if access_type == \"R\":\n",
        "            dtlb_reads += 1\n",
        "            dc_reads += 1\n",
        "            l2_reads += 1\n",
        "        elif access_type == \"W\":\n",
        "            dtlb_writes += 1\n",
        "            dc_writes += 1\n",
        "            l2_writes += 1\n",
        "\n",
        "    # Increment the total number of accesses\n",
        "    total_accesses += 1\n",
        "\n",
        "    # Print the virtual to physical address translation information\n",
        "    print(f\"Virtual Address: {virtual_address}\")\n",
        "    print(f\"Virtual Page Number: {virtual_page_number}\")\n",
        "    print(f\"Page Offset: {page_offset}\")\n",
        "    print(f\"TLB Tag: {'-' if tlb_result is None else tlb_result.tag}\")\n",
        "    print(f\"TLB Index: {'-' if tlb_result is None else tlb_result.index}\")\n",
        "    print(f\"TLB Result: {'-' if tlb_result is None else 'HIT' if tlb_result.hit else 'MISS'}\")\n",
        "    print(f\"PT Result: {'-' if pt_result is None else 'HIT' if pt_result.hit else 'MISS'}\")\n",
        "    print(f\"Physical Page Number: {'-' if pt_result is None else physical_page_number}\")\n",
        "    print()\n",
        "\n",
        "# Calculate the ratio of accesses that were reads\n",
        "read_access_ratio = dc_reads / total_accesses if total_accesses > 0 else 0\n",
        "\n",
        "# Calculate the ratio of accesses that were writes\n",
        "write_access_ratio = dc_writes / total_accesses if total_accesses > 0 else 0\n",
        "\n",
        "# Print the number of reads and writes for each level\n",
        "print(\"Number of Accesses:\")\n",
        "print(f\"DTLB Reads: {dtlb_reads}\")\n",
        "print(f\"DTLB Writes: {dtlb_writes}\")\n",
        "print(f\"DC Reads: {dc_reads}\")\n",
        "print(f\"DC Writes: {dc_writes}\")\n",
        "print(f\"L2 Reads: {l2_reads}\")\n",
        "print(f\"L2 Writes: {l2_writes}\")\n",
        "\n",
        "# Print the ratios of accesses that were reads and writes\n",
        "print(\"Ratio of Accesses:\")\n",
        "print(f\"Read Access Ratio: {read_access_ratio:.2f}\")\n",
        "print(f\"Write Access Ratio: {write_access_ratio:.2f}\")\n",
        "\n",
        "# Print the total number of disk references\n",
        "print(f\"Total Disk References: {total_disk_references}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "_gpHoSKwfIzD",
        "outputId": "b381f4ef-7963-488d-8094-eee75e008dd5"
      },
      "execution_count": 118,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Number of Accesses:\n",
            "DTLB Reads: 0\n",
            "DTLB Writes: 0\n",
            "DC Reads: 0\n",
            "DC Writes: 0\n",
            "L2 Reads: 0\n",
            "L2 Writes: 0\n",
            "Ratio of Accesses:\n",
            "Read Access Ratio: 0.00\n",
            "Write Access Ratio: 0.00\n",
            "Total Disk References: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# Initialize counters for page table accesses\n",
        "page_table_hits = 0\n",
        "page_table_misses = 0\n",
        "\n",
        "# Simulate the memory hierarchy and update the counters for page table accesses\n",
        "for reference in references:\n",
        "    # Extract virtual address, access type\n",
        "    parts = reference.split(\":\")\n",
        "    if len(parts) != 2:\n",
        "        print(f\"Invalid reference: {reference}\")\n",
        "        continue\n",
        "\n",
        "    virtual_address, access_type = parts\n",
        "    try:\n",
        "        virtual_address = int(virtual_address, 16)\n",
        "    except ValueError:\n",
        "        print(f\"Invalid virtual address: {virtual_address}\")\n",
        "        continue\n",
        "\n",
        "    access_type = access_type.strip()\n",
        "\n",
        "    # Perform virtual to physical address translation if enabled\n",
        "    if use_virtual_addresses:\n",
        "        # Extract virtual page number and page offset\n",
        "        virtual_page_number = (virtual_address >> pt_offset_bits) & ((1 << pt_index_bits) - 1)\n",
        "        page_offset = virtual_address & ((1 << pt_offset_bits) - 1)\n",
        "\n",
        "        # Perform TLB lookup\n",
        "        tlb_result = None\n",
        "        if dtlb_enabled:\n",
        "            tlb_result = dtlb_lookup(virtual_page_number)\n",
        "\n",
        "        # Perform page table lookup\n",
        "        pt_result = None\n",
        "        if tlb_result is not None:\n",
        "            page_table_hits += 1\n",
        "            physical_page_number = tlb_result\n",
        "        else:\n",
        "            pt_result = page_table_lookup(virtual_page_number)\n",
        "            if pt_result is not None:\n",
        "                page_table_hits += 1\n",
        "                physical_page_number = pt_result\n",
        "            else:\n",
        "                page_table_misses += 1\n",
        "\n",
        "        # Update the counters for page table accesses\n",
        "        if access_type == \"R\":\n",
        "            page_table_hits += 1\n",
        "        elif access_type == \"W\":\n",
        "            page_table_hits += 1\n",
        "\n",
        "    # Increment the total number of accesses\n",
        "    total_accesses += 1\n",
        "\n",
        "# Print the number of page table accesses\n",
        "print(\"Number of Page Table Accesses:\")\n",
        "print(f\"Page Table Hits: {page_table_hits}\")\n",
        "print(f\"Page Table Misses: {page_table_misses}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "TXoBOeBTe2nu",
        "outputId": "c2865bc3-4882-4f1d-c1f0-c898765d0cde"
      },
      "execution_count": 117,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Invalid virtual address: R\n",
            "Number of Page Table Accesses:\n",
            "Page Table Hits: 0\n",
            "Page Table Misses: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "The addresses read in are virtual addresses."
      ],
      "metadata": {
        "id": "PmIQ0ozXB7gF"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_enabled = True\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "l2_enabled = True\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "l2_line_size = 0\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "use_virtual_addresses = False\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"DTLB enabled\"):\n",
        "        dtlb_enabled_line = next(config_iter)\n",
        "        dtlb_enabled = dtlb_enabled_line.strip() == \"y\"\n",
        "    elif line.startswith(\"Data TLB configuration\"):\n",
        "        if dtlb_enabled:\n",
        "            dtlb_sets_line = next(config_iter)\n",
        "            dtlb_sets = int(dtlb_sets_line.split(\":\")[1].strip())\n",
        "            dtlb_set_size_line = next(config_iter)\n",
        "            dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "            # Ensure that dtlb_sets and dtlb_set_size are powers of two\n",
        "            dtlb_sets = 2 ** int(math.log2(dtlb_sets))\n",
        "            dtlb_set_size = 2 ** int(math.log2(dtlb_set_size))\n",
        "        else:\n",
        "            # Skip the lines for DTLB configuration if it is disabled\n",
        "            next(config_iter)\n",
        "            next(config_iter)\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dc_sets, dc_set_size, and dc_line_size are powers of two\n",
        "        dc_sets = 2 ** int(math.log2(dc_sets))\n",
        "        dc_set_size = 2 ** int(math.log2(dc_set_size))\n",
        "        dc_line_size = 2 ** int(math.log2(dc_line_size))\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_enabled_line = next(config_iter)\n",
        "        l2_enabled = l2_enabled_line.strip() == \"y\"\n",
        "        if l2_enabled:\n",
        "            l2_sets_line = next(config_iter)\n",
        "            l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "            l2_set_size_line = next(config_iter)\n",
        "            l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "            l2_line_size_line = next(config_iter)\n",
        "            l2_line_size = int(l2_line_size_line.split(\":\")[1].strip())\n",
        "            # Ensure that l2_sets, l2_set_size, and l2_line_size are powers of two\n",
        "            l2_sets = 2 ** int(math.log2(l2_sets))\n",
        "            l2_set_size = 2 ** int(math.log2(l2_set_size))\n",
        "            l2_line_size = 2 ** int(math.log2(l2_line_size))\n",
        "        else:\n",
        "            # Skip the lines for L2 configuration if it is disabled\n",
        "            next(config_iter)\n",
        "            next(config_iter)\n",
        "    elif line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that pt_virtual_pages and pt_page_size are powers of two\n",
        "        pt_virtual_pages = 2 ** int(math.log2(pt_virtual_pages))\n",
        "        pt_page_size = 2 ** int(math.log2(pt_page_size))\n",
        "    elif line.startswith(\"Virtual addresses\"):\n",
        "        virtual_addresses_line = next(config_iter)\n",
        "        use_virtual_addresses = virtual_addresses_line.strip() == \"y\"\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "if dtlb_enabled:\n",
        "    dtlb_index_bits = max(0, int(math.log2(dtlb_sets)))\n",
        "    dtlb_offset_bits = int(math.log2(dtlb_set_size))\n",
        "else:\n",
        "    dtlb_index_bits = 0\n",
        "    dtlb_offset_bits = 0\n",
        "\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "if l2_enabled:\n",
        "    l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "    l2_offset_bits = int(math.log2(l2_line_size))\n",
        "else:\n",
        "    l2_index_bits = 0\n",
        "    l2_offset_bits = 0\n",
        "\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"DTLB enabled:\", dtlb_enabled)\n",
        "print()\n",
        "\n",
        "if dtlb_enabled:\n",
        "    print(\"Data TLB configuration:\")\n",
        "    print(\"Number of sets:\", dtlb_sets)\n",
        "    print(\"Set size:\", dtlb_set_size)\n",
        "    print(\"Index bitsHere's the updated code to specify that the addresses read in are virtual addresses:\")\n",
        ""
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "t_cj9b_UB8TC",
        "outputId": "e732734f-1ff7-4195-b9fe-307a6455e9e8"
      },
      "execution_count": 33,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "DTLB enabled: True\n",
            "\n",
            "Data TLB configuration:\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Index bitsHere's the updated code to specify that the addresses read in are virtual addresses:\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "\n",
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_enabled = True\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "l2_enabled = True\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "l2_line_size = 0\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "use_virtual_addresses = False\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"DTLB enabled\"):\n",
        "        dtlb_enabled_line = next(config_iter)\n",
        "        dtlb_enabled = dtlb_enabled_line.strip() == \"y\"\n",
        "    elif line.startswith(\"Data TLB configuration\"):\n",
        "        if dtlb_enabled:\n",
        "            dtlb_sets_line = next(config_iter)\n",
        "            dtlb_sets = int(dtlb_sets_line.split(\":\")[1].strip())\n",
        "            dtlb_set_size_line = next(config_iter)\n",
        "            dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "            # Ensure that dtlb_sets and dtlb_set_size are powers of two\n",
        "            dtlb_sets = 2 ** int(math.log2(dtlb_sets))\n",
        "            dtlb_set_size = 2 ** int(math.log2(dtlb_set_size))\n",
        "        else:\n",
        "            # Skip the lines for DTLB configuration if it is disabled\n",
        "            next(config_iter)\n",
        "            next(config_iter)\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that dc_sets, dc_set_size, and dc_line_size are powers of two\n",
        "        dc_sets = 2 ** int(math.log2(dc_sets))\n",
        "        dc_set_size = 2 ** int(math.log2(dc_set_size))\n",
        "        dc_line_size = 2 ** int(math.log2(dc_line_size))\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_enabled_line = next(config_iter)\n",
        "        l2_enabled = l2_enabled_line.strip() == \"y\"\n",
        "        if l2_enabled:\n",
        "            l2_sets_line = next(config_iter)\n",
        "            l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "            l2_set_size_line = next(config_iter)\n",
        "            l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "            l2_line_size_line = next(config_iter)\n",
        "            l2_line_size = int(l2_line_size_line.split(\":\")[1].strip())\n",
        "            # Ensure that l2_sets, l2_set_size, and l2_line_size are powers of two\n",
        "            l2_sets = 2 ** int(math.log2(l2_sets))\n",
        "            l2_set_size = 2 ** int(math.log2(l2_set_size))\n",
        "            l2_line_size = 2 ** int(math.log2(l2_line_size))\n",
        "        else:\n",
        "            # Skip the lines for L2 configuration if it is disabled\n",
        "            next(config_iter)\n",
        "            next(config_iter)\n",
        "    elif line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "        # Ensure that pt_virtual_pages and pt_page_size are powers of two\n",
        "        pt_virtual_pages = 2 ** int(math.log2(pt_virtual_pages))\n",
        "        pt_page_size = 2 ** int(math.log2(pt_page_size))\n",
        "    elif line.startswith(\"Virtual addresses\"):\n",
        "        virtual_addresses_line = next(config_iter)\n",
        "        use_virtual_addresses = virtual_addresses_line.strip() == \"y\"\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "if dtlb_enabled:\n",
        "    dtlb_index_bits = max(0, int(math.log2(dtlb_sets)))\n",
        "    dtlb_offset_bits = int(math.log2(dtlb_set_size))\n",
        "else:\n",
        "    dtlb_index_bits = 0\n",
        "    dtlb_offset_bits = 0\n",
        "\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "if l2_enabled:\n",
        "    l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "    l2_offset_bits = int(math.log2(l2_line_size))\n",
        "else:\n",
        "    l2_index_bits = 0\n",
        "    l2_offset_bits = 0\n",
        "\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"DTLB enabled:\", dtlb_enabled)\n",
        "print()\n",
        "\n",
        "if dtlb_enabled:\n",
        "    print(\"Data TLB configuration:\")\n",
        "    print(\"Number of sets:\", dtlb_sets)\n",
        "    print(\"Set size:\", dtlb_set_size)\n",
        "    print(\"Index bits:\", dtlb_index_bits)\n",
        "    print(\"Offset bits:\", dtlb_offset_bits)\n",
        "    print()\n",
        "\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"L2 Cache configuration:\")\n",
        "print(\"L2 enabled:\", l2_enabled)\n",
        "if l2_enabled:\n",
        "    print(\"Number of sets:\", l2_sets)\n",
        "    print(\"Set size:\", l2_set_size)\n",
        "    print(\"Line size:\", l2_line_size)\n",
        "    print(\"Index bits:\", l2_index_bits)\n",
        "    print(\"Offset bits:\", l2_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print(\"Index bits:\", pt_index_bits)\n",
        "print(\"Offset bits:\", pt_offset_bits)\n",
        "print()\n",
        "\n",
        "# Read the reference file\n",
        "reference_file_path = \"/content/trace.dat\"\n",
        "\n",
        "with open(reference_file_path, \"r\") as reference_file:\n",
        "    references = reference_file.readlines()\n",
        "\n",
        "# Process and print information about each reference\n",
        "for reference in references:\n",
        "    reference = reference.strip()\n",
        "    access_type, address = reference.split(\":\")\n",
        "    print(f\"Access Type: {access_type}\")\n",
        "    print(f\"Virtual Address: {address}\")\n",
        "    print()\n",
        "\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "2A30F4sXCbes",
        "outputId": "c250ed9d-beae-4ffa-cf0b-346f70df1fdd"
      },
      "execution_count": 34,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "DTLB enabled: True\n",
            "\n",
            "Data TLB configuration:\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Index bits: 1\n",
            "Offset bits: 0\n",
            "\n",
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Index bits: 2\n",
            "Offset bits: 4\n",
            "\n",
            "L2 Cache configuration:\n",
            "L2 enabled: False\n",
            "\n",
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Index bits: 6\n",
            "Offset bits: 8\n",
            "\n",
            "Access Type: R\n",
            "Virtual Address: c84\n",
            "\n",
            "Access Type: R\n",
            "Virtual Address: 81c\n",
            "\n",
            "Access Type: R\n",
            "Virtual Address: 14c\n",
            "\n",
            "Access Type: R\n",
            "Virtual Address: c84\n",
            "\n",
            "Access Type: R\n",
            "Virtual Address: 400\n",
            "\n",
            "Access Type: R\n",
            "Virtual Address: 148\n",
            "\n",
            "Access Type: R\n",
            "Virtual Address: 144\n",
            "\n",
            "Access Type: R\n",
            "Virtual Address: c80\n",
            "\n",
            "Access Type: R\n",
            "Virtual Address: 008\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "Read in the configuration file, calculate the number of index and offset bits for the different portions\n",
        "of the memory hierarchy, and print out the configuration information."
      ],
      "metadata": {
        "id": "F3Qj-3wsCkdp"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    config_lines = config_file.readlines()\n",
        "\n",
        "# Convert config_lines to an iterator\n",
        "config_iter = iter(config_lines)\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "l2_line_size = 0\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "\n",
        "# Parse the configuration information\n",
        "for line in config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"Data TLB configuration\"):\n",
        "        dtlb_sets_line = next(config_iter)\n",
        "        dtlb_sets = int(dtlb_sets_line.split(\":\")[1].strip())\n",
        "        dtlb_set_size_line = next(config_iter)\n",
        "        dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_sets_line = next(config_iter)\n",
        "        l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "        l2_set_size_line = next(config_iter)\n",
        "        l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "        l2_line_size_line = next(config_iter)\n",
        "        l2_line_size = int(l2_line_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "dtlb_index_bits = max(0, int(math.log2(dtlb_sets)))\n",
        "dtlb_offset_bits = int(math.log2(dtlb_set_size))\n",
        "\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "l2_offset_bits = int(math.log2(l2_line_size))\n",
        "\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Data TLB configuration:\")\n",
        "print(\"Number of sets:\", dtlb_sets)\n",
        "print(\"Set size:\", dtlb_set_size)\n",
        "print(\"Index bits:\", dtlb_index_bits)\n",
        "print(\"Offset bits:\", dtlb_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Data Cache configuration:\")\n",
        "print(\"Number of sets:\", dc_sets)\n",
        "print(\"Set size:\", dc_set_size)\n",
        "print(\"Line size:\", dc_line_size)\n",
        "print(\"Index bits:\", dc_index_bits)\n",
        "print(\"Offset bits:\", dc_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"L2 Cache configuration:\")\n",
        "print(\"Number of sets:\", l2_sets)\n",
        "print(\"Set size:\", l2_set_size)\n",
        "print(\"Line size:\", l2_line_size)\n",
        "print(\"Index bits:\", l2_index_bits)\n",
        "print(\"Offset bits:\", l2_offset_bits)\n",
        "print()\n",
        "\n",
        "print(\"Page Table configuration:\")\n",
        "print(\"Number of virtual pages:\", pt_virtual_pages)\n",
        "print(\"Number of physical pages:\", pt_physical_pages)\n",
        "print(\"Page size:\", pt_page_size)\n",
        "print(\"Index bits:\", pt_index_bits)\n",
        "print(\"Offset bits:\", pt_offset_bits)\n",
        "print()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "3lQlxC5JCs39",
        "outputId": "00a420ea-a400-4c38-dc34-4f90c6b691d7"
      },
      "execution_count": 36,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Data TLB configuration:\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Index bits: 1\n",
            "Offset bits: 0\n",
            "\n",
            "Data Cache configuration:\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Index bits: 2\n",
            "Offset bits: 4\n",
            "\n",
            "L2 Cache configuration:\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Line size: 16\n",
            "Index bits: 4\n",
            "Offset bits: 4\n",
            "\n",
            "Page Table configuration:\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Index bits: 6\n",
            "Offset bits: 8\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        ". Create a copy of the original trace.config file. Mark n after Virtual addresses: to indicate that the\n",
        "simulator will not perform virtual to physical address translation. Mark n after TLB: to indicate\n",
        "that the TLBs will be disabled. Mark n after L2 cache: to indicate that the L2 cache will be\n",
        "disabled. Run your simulation with the resulting configuration and the original trace.dat. Note that\n",
        "the references in this file should now be treated as physical, rather than virtual, addresses. Print out\n",
        "the physical address, page offset, physical page number, DC tag, and DC index for each reference.\n"
      ],
      "metadata": {
        "id": "H3l0d0c7DF8N"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import math\n",
        "\n",
        "# Read the original configuration file\n",
        "config_file_path = \"/content/trace.config\"\n",
        "original_config_lines = []\n",
        "with open(config_file_path, \"r\") as config_file:\n",
        "    original_config_lines = config_file.readlines()\n",
        "\n",
        "# Create a copy of the original configuration file\n",
        "copy_config_file_path = \"/content/trace_copy.config\"\n",
        "with open(copy_config_file_path, \"w\") as copy_config_file:\n",
        "    copy_config_file.writelines(original_config_lines)\n",
        "\n",
        "# Modify the copy of the configuration file\n",
        "copy_config_lines = original_config_lines.copy()\n",
        "for i in range(len(copy_config_lines)):\n",
        "    line = copy_config_lines[i].strip()\n",
        "    if line.startswith(\"Virtual addresses:\"):\n",
        "        copy_config_lines[i] = line + \" n\\n\"\n",
        "    elif line.startswith(\"TLB:\"):\n",
        "        copy_config_lines[i] = line + \" n\\n\"\n",
        "    elif line.startswith(\"L2 cache:\"):\n",
        "        copy_config_lines[i] = line + \" n\\n\"\n",
        "\n",
        "# Save the modified copy of the configuration file\n",
        "copy_config_file_path = \"/content/trace_copy.config\"\n",
        "with open(copy_config_file_path, \"w\") as copy_config_file:\n",
        "    copy_config_file.writelines(copy_config_lines)\n",
        "\n",
        "# Read the reference file\n",
        "reference_file_path = \"/content/trace.dat\"\n",
        "with open(reference_file_path, \"r\") as reference_file:\n",
        "    references = reference_file.readlines()\n",
        "\n",
        "# Initialize variables to store the configuration information\n",
        "dtlb_enabled = True\n",
        "dtlb_sets = 0\n",
        "dtlb_set_size = 0\n",
        "dc_sets = 0\n",
        "dc_set_size = 0\n",
        "dc_line_size = 0\n",
        "l2_enabled = True\n",
        "l2_sets = 0\n",
        "l2_set_size = 0\n",
        "l2_line_size = 0\n",
        "pt_virtual_pages = 0\n",
        "pt_physical_pages = 0\n",
        "pt_page_size = 0\n",
        "\n",
        "# Convert copy_config_lines to an iterator\n",
        "copy_config_iter = iter(copy_config_lines)\n",
        "\n",
        "# Parse the modified configuration file\n",
        "for line in copy_config_iter:\n",
        "    line = line.strip()\n",
        "    if line.startswith(\"DTLB enabled:\"):\n",
        "        dtlb_enabled = line.split(\":\")[1].strip() == \"y\"\n",
        "    elif line.startswith(\"Data TLB configuration\"):\n",
        "        if dtlb_enabled:\n",
        "            dtlb_sets_line = next(copy_config_iter)\n",
        "            dtlb_sets = int(dtlb_sets_line.split(\":\")[1].strip())\n",
        "            dtlb_set_size_line = next(copy_config_iter)\n",
        "            dtlb_set_size = int(dtlb_set_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"Data Cache configuration\"):\n",
        "        dc_sets_line = next(copy_config_iter)\n",
        "        dc_sets = int(dc_sets_line.split(\":\")[1].strip())\n",
        "        dc_set_size_line = next(copy_config_iter)\n",
        "        dc_set_size = int(dc_set_size_line.split(\":\")[1].strip())\n",
        "        dc_line_size_line = next(copy_config_iter)\n",
        "        dc_line_size = int(dc_line_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"L2 Cache configuration\"):\n",
        "        l2_enabled_line = next(copy_config_iter)\n",
        "        l2_enabled = l2_enabled_line.split(\":\")[1].strip() == \"y\"\n",
        "        if l2_enabled:\n",
        "            l2_sets_line = next(copy_config_iter)\n",
        "            l2_sets = int(l2_sets_line.split(\":\")[1].strip())\n",
        "            l2_set_size_line = next(copy_config_iter)\n",
        "            l2_set_size = int(l2_set_size_line.split(\":\")[1].strip())\n",
        "            l2_line_size_line = next(copy_config_iter)\n",
        "            l2_line_size = int(l2_line_size_line.split(\":\")[1].strip())\n",
        "    elif line.startswith(\"Page Table configuration\"):\n",
        "        pt_virtual_pages_line = next(copy_config_iter)\n",
        "        pt_virtual_pages = int(pt_virtual_pages_line.split(\":\")[1].strip())\n",
        "        pt_physical_pages_line = next(copy_config_iter)\n",
        "        pt_physical_pages = int(pt_physical_pages_line.split(\":\")[1].strip())\n",
        "        pt_page_size_line = next(copy_config_iter)\n",
        "        pt_page_size = int(pt_page_size_line.split(\":\")[1].strip())\n",
        "\n",
        "# Calculate the number of index and offset bits\n",
        "dtlb_index_bits = max(0, int(math.log2(dtlb_sets)))\n",
        "dtlb_offset_bits = int(math.log2(dtlb_set_size))\n",
        "\n",
        "dc_index_bits = max(0, int(math.log2(dc_sets)))\n",
        "dc_offset_bits = int(math.log2(dc_line_size))\n",
        "\n",
        "l2_index_bits = 0  # Set default index bits to 0 for disabled L2 cache\n",
        "l2_offset_bits = 0  # Set default offset bits to 0 for disabled L2 cache\n",
        "if l2_enabled:\n",
        "    l2_index_bits = max(0, int(math.log2(l2_sets)))\n",
        "    l2_offset_bits = int(math.log2(l2_line_size))\n",
        "\n",
        "pt_index_bits = max(0, int(math.log2(pt_virtual_pages)))\n",
        "pt_offset_bits = int(math.log2(pt_page_size))\n",
        "\n",
        "# Process and print information about each reference\n",
        "for reference in references:\n",
        "    reference = reference.strip()\n",
        "    access_type, address = reference.split(\":\")\n",
        "    physical_address = int(address, 16)  # Parse hexadecimal address\n",
        "\n",
        "    # Extract page offset and physical page number\n",
        "    page_offset = physical_address & ((2 ** pt_offset_bits) - 1)\n",
        "    physical_page_number = (physical_address >> pt_offset_bits) & ((2 ** pt_index_bits) - 1)\n",
        "\n",
        "    # Extract DC tag and index\n",
        "    dc_tag = (physical_address >> (pt_offset_bits + pt_index_bits)) & ((2 ** (dc_offset_bits - dc_index_bits)) - 1)\n",
        "    dc_index = (physical_address >> pt_offset_bits) & ((2 ** dc_index_bits) - 1)\n",
        "\n",
        "    # Print the information\n",
        "    print(\"Physical Address:\", physical_address)\n",
        "    print(\"Page Offset:\", page_offset)\n",
        "    print(\"Physical Page Number:\", physical_page_number)\n",
        "    print(\"DC Tag:\", dc_tag)\n",
        "    print(\"DC Index:\", dc_index)\n",
        "    print()\n",
        "\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "03BgWh4IDGuN",
        "outputId": "0ec973f6-245a-4f43-96e2-b21dad995cd5"
      },
      "execution_count": 42,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Physical Address: 3204\n",
            "Page Offset: 132\n",
            "Physical Page Number: 12\n",
            "DC Tag: 0\n",
            "DC Index: 0\n",
            "\n",
            "Physical Address: 2076\n",
            "Page Offset: 28\n",
            "Physical Page Number: 8\n",
            "DC Tag: 0\n",
            "DC Index: 0\n",
            "\n",
            "Physical Address: 332\n",
            "Page Offset: 76\n",
            "Physical Page Number: 1\n",
            "DC Tag: 0\n",
            "DC Index: 1\n",
            "\n",
            "Physical Address: 3204\n",
            "Page Offset: 132\n",
            "Physical Page Number: 12\n",
            "DC Tag: 0\n",
            "DC Index: 0\n",
            "\n",
            "Physical Address: 1024\n",
            "Page Offset: 0\n",
            "Physical Page Number: 4\n",
            "DC Tag: 0\n",
            "DC Index: 0\n",
            "\n",
            "Physical Address: 328\n",
            "Page Offset: 72\n",
            "Physical Page Number: 1\n",
            "DC Tag: 0\n",
            "DC Index: 1\n",
            "\n",
            "Physical Address: 324\n",
            "Page Offset: 68\n",
            "Physical Page Number: 1\n",
            "DC Tag: 0\n",
            "DC Index: 1\n",
            "\n",
            "Physical Address: 3200\n",
            "Page Offset: 128\n",
            "Physical Page Number: 12\n",
            "DC Tag: 0\n",
            "DC Index: 0\n",
            "\n",
            "Physical Address: 8\n",
            "Page Offset: 8\n",
            "Physical Page Number: 0\n",
            "DC Tag: 0\n",
            "DC Index: 0\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " Create your own trace data, where all references are reads. Implement the simulation of the data cache\n",
        "for a direct-mapped organization (set size 1)."
      ],
      "metadata": {
        "id": "7kOSicdnErgr"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import random\n",
        "\n",
        "# Configuration for the Data Cache\n",
        "dc_sets = 4  # Number of sets in the cache\n",
        "dc_set_size = 1  # Set size (associativity) of 1\n",
        "dc_line_size = 16  # Line size (block size) in bytes\n",
        "\n",
        "# Generate a random trace data with read references\n",
        "num_references = 10\n",
        "trace_data = []\n",
        "for _ in range(num_references):\n",
        "    address = random.randint(0, 1023)  # Generate a random address within the addressable range\n",
        "    trace_data.append(\"R:\" + hex(address)[2:])  # Append the read reference in hexadecimal format\n",
        "\n",
        "# Initialize the Data Cache\n",
        "dc_cache = [[None] for _ in range(dc_sets)]  # Create a direct-mapped cache with each set containing one line\n",
        "\n",
        "# Simulate the Data Cache for each reference in the trace data\n",
        "for reference in trace_data:\n",
        "    access_type, address = reference.split(\":\")\n",
        "    address = int(address, 16)  # Convert the hexadecimal address to decimal\n",
        "\n",
        "    # Calculate the set index and tag for the address\n",
        "    set_index = (address // dc_line_size) % dc_sets\n",
        "    tag = address // (dc_line_size * dc_sets)\n",
        "\n",
        "    # Check if the line is already present in the cache\n",
        "    if dc_cache[set_index][0] == tag:\n",
        "        print(f\"Cache Hit! Reference: {reference}\")\n",
        "    else:\n",
        "        # Cache Miss, update the cache with the new line\n",
        "        dc_cache[set_index][0] = tag\n",
        "        print(f\"Cache Miss! Reference: {reference}\")\n",
        "\n",
        "# Print the final contents of the Data Cache\n",
        "print(\"\\nFinal Data Cache Contents:\")\n",
        "for i, set_lines in enumerate(dc_cache):\n",
        "    tag = set_lines[0]\n",
        "    print(f\"Set {i}: Tag = {tag}\")\n",
        "\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "qwy9uKsJEvBK",
        "outputId": "979435b0-72a1-4f89-ca13-1fb8c0b45cb4"
      },
      "execution_count": 43,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Cache Miss! Reference: R:2e6\n",
            "Cache Miss! Reference: R:359\n",
            "Cache Miss! Reference: R:14\n",
            "Cache Miss! Reference: R:21d\n",
            "Cache Miss! Reference: R:e7\n",
            "Cache Miss! Reference: R:2b\n",
            "Cache Miss! Reference: R:2ed\n",
            "Cache Miss! Reference: R:19c\n",
            "Cache Miss! Reference: R:16b\n",
            "Cache Miss! Reference: R:2cc\n",
            "\n",
            "Final Data Cache Contents:\n",
            "Set 0: Tag = 11\n",
            "Set 1: Tag = 6\n",
            "Set 2: Tag = 5\n",
            "Set 3: Tag = None\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        ". Enhance the data cache simulation to deal with associativity levels that are greater than 1, where all\n",
        "references are still reads"
      ],
      "metadata": {
        "id": "kl5gUtVEFD-X"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import random\n",
        "\n",
        "# Configuration for the Data Cache\n",
        "dc_sets = 4  # Number of sets in the cache\n",
        "dc_set_size = 2  # Set size (associativity) of 2\n",
        "dc_line_size = 16  # Line size (block size) in bytes\n",
        "\n",
        "# Generate a random trace data with read references\n",
        "num_references = 10\n",
        "trace_data = []\n",
        "for _ in range(num_references):\n",
        "    address = random.randint(0, 1023)  # Generate a random address within the addressable range\n",
        "    trace_data.append(\"R:\" + hex(address)[2:])  # Append the read reference in hexadecimal format\n",
        "\n",
        "# Initialize the Data Cache\n",
        "dc_cache = [[None] * dc_set_size for _ in range(dc_sets)]  # Create a cache with the specified number of sets and set size\n",
        "\n",
        "# Simulate the Data Cache for each reference in the trace data\n",
        "for reference in trace_data:\n",
        "    access_type, address = reference.split(\":\")\n",
        "    address = int(address, 16)  # Convert the hexadecimal address to decimal\n",
        "\n",
        "    # Calculate the set index and tag for the address\n",
        "    set_index = (address // dc_line_size) % dc_sets\n",
        "    tag = address // (dc_line_size * dc_sets)\n",
        "\n",
        "    # Check if the line is already present in the cache\n",
        "    if tag in dc_cache[set_index]:\n",
        "        print(f\"Cache Hit! Reference: {reference}\")\n",
        "    else:\n",
        "        # Cache Miss, update the cache with the new line\n",
        "        # Find an empty slot or evict the least recently used (LRU) line\n",
        "        empty_slot = None\n",
        "        if None in dc_cache[set_index]:\n",
        "            empty_slot = dc_cache[set_index].index(None)\n",
        "        else:\n",
        "            # Evict the least recently used (LRU) line by replacing the first line in the set\n",
        "            empty_slot = 0\n",
        "\n",
        "        dc_cache[set_index][empty_slot] = tag\n",
        "        print(f\"Cache Miss! Reference: {reference}\")\n",
        "\n",
        "# Print the final contents of the Data Cache\n",
        "print(\"\\nFinal Data Cache Contents:\")\n",
        "for i, set_lines in enumerate(dc_cache):\n",
        "    print(f\"Set {i}: \", end=\"\")\n",
        "    for j, line in enumerate(set_lines):\n",
        "        print(f\"Line {j}: Tag = {line}\", end=\" | \")\n",
        "    print()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "NXidWlhkFL65",
        "outputId": "2d18951f-7ec5-4fd0-96bf-0214464a173a"
      },
      "execution_count": 44,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Cache Miss! Reference: R:301\n",
            "Cache Miss! Reference: R:2b\n",
            "Cache Miss! Reference: R:230\n",
            "Cache Miss! Reference: R:358\n",
            "Cache Miss! Reference: R:3ad\n",
            "Cache Miss! Reference: R:3be\n",
            "Cache Miss! Reference: R:109\n",
            "Cache Miss! Reference: R:1ee\n",
            "Cache Miss! Reference: R:138\n",
            "Cache Miss! Reference: R:347\n",
            "\n",
            "Final Data Cache Contents:\n",
            "Set 0: Line 0: Tag = 13 | Line 1: Tag = 4 | \n",
            "Set 1: Line 0: Tag = 13 | Line 1: Tag = None | \n",
            "Set 2: Line 0: Tag = 7 | Line 1: Tag = 14 | \n",
            "Set 3: Line 0: Tag = 4 | Line 1: Tag = 14 | \n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "Implement the simulation of the data cache with the write-allocate and write-back policy, where some\n",
        "of the references include writes."
      ],
      "metadata": {
        "id": "U_XCmrGvFRoo"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import random\n",
        "\n",
        "# Configuration for the Data Cache\n",
        "dc_sets = 4  # Number of sets in the cache\n",
        "dc_set_size = 2  # Set size (associativity) of 2\n",
        "dc_line_size = 16  # Line size (block size) in bytes\n",
        "write_allocate = True  # Write-allocate policy\n",
        "write_back = True  # Write-back policy\n",
        "\n",
        "# Generate a random trace data with read and write references\n",
        "num_references = 10\n",
        "trace_data = []\n",
        "for _ in range(num_references):\n",
        "    access_type = random.choice([\"R\", \"W\"])  # Randomly choose read (R) or write (W)\n",
        "    address = random.randint(0, 1023)  # Generate a random address within the addressable range\n",
        "    trace_data.append(f\"{access_type}:{hex(address)[2:]}\")  # Append the reference in format \"<access_type>:<address>\"\n",
        "\n",
        "# Initialize the Data Cache\n",
        "dc_cache = [[(None, False)] * dc_set_size for _ in range(dc_sets)]  # Create a cache with the specified number of sets and set size\n",
        "\n",
        "# Simulate the Data Cache for each reference in the trace data\n",
        "for reference in trace_data:\n",
        "    access_type, address = reference.split(\":\")\n",
        "    address = int(address, 16)  # Convert the hexadecimal address to decimal\n",
        "\n",
        "    # Calculate the set index and tag for the address\n",
        "    set_index = (address // dc_line_size) % dc_sets\n",
        "    tag = address // (dc_line_size * dc_sets)\n",
        "\n",
        "    if access_type == \"R\":\n",
        "        # Read reference\n",
        "        # Check if the line is already present in the cache\n",
        "        if any(tag == line_tag for line_tag, _ in dc_cache[set_index]):\n",
        "            print(f\"Cache Hit (Read)! Reference: {reference}\")\n",
        "        else:\n",
        "            # Cache Miss, update the cache with the new line\n",
        "            # Find an empty slot or evict the least recently used (LRU) line\n",
        "            empty_slot = None\n",
        "            if None in (line_tag for line_tag, _ in dc_cache[set_index]):\n",
        "                empty_slot = next(i for i, (line_tag, _) in enumerate(dc_cache[set_index]) if line_tag is None)\n",
        "            else:\n",
        "                # Evict the least recently used (LRU) line by replacing the first line in the set\n",
        "                empty_slot = 0\n",
        "\n",
        "            dc_cache[set_index][empty_slot] = (tag, False)\n",
        "            print(f\"Cache Miss (Read)! Reference: {reference}\")\n",
        "    elif access_type == \"W\":\n",
        "        # Write reference\n",
        "        # Check if the line is already present in the cache\n",
        "        if any(tag == line_tag for line_tag, _ in dc_cache[set_index]):\n",
        "            print(f\"Cache Hit (Write)! Reference: {reference}\")\n",
        "            # Update the line as dirty (modified)\n",
        "            line_index = next(i for i, (line_tag, _) in enumerate(dc_cache[set_index]) if line_tag == tag)\n",
        "            dc_cache[set_index][line_index] = (tag, True)\n",
        "        else:\n",
        "            # Cache Miss, update the cache with the new line\n",
        "            # Find an empty slot or evict the least recently used (LRU) line\n",
        "            empty_slot = None\n",
        "            if None in (line_tag for line_tag, _ in dc_cache[set_index]):\n",
        "                empty_slot = next(i for i, (line_tag, _) in enumerate(dc_cache[set_index]) if line_tag is None)\n",
        "            else:\n",
        "                # Evict the least recently used (LRU) line by replacing the first line in the set\n",
        "                empty_slot = 0\n",
        "\n",
        "            if write_allocate:\n",
        "                dc_cache[set_index][empty_slot] = (tag, True)  # Write-allocate, mark the line as dirty (modified)\n",
        "                print(f\"Cache Miss (Write, Write-allocate)! Reference: {reference}\")\n",
        "            else:\n",
        "                print(f\"Cache Miss (Write, No Write-allocate)! Reference: {reference}\")\n",
        "    else:\n",
        "        print(f\"Invalid access type: {access_type}\")\n",
        "\n",
        "# Print the final contents of the Data Cache\n",
        "print(\"\\nFinal Data Cache Contents:\")\n",
        "for i, set_lines in enumerate(dc_cache):\n",
        "    print(f\"Set {i}: \", end=\"\")\n",
        "    for line_tag, dirty in set_lines:\n",
        "        if line_tag is None:\n",
        "            print(\"Empty\", end=\" | \")\n",
        "        else:\n",
        "            print(f\"Tag = {line_tag}, Dirty = {dirty}\", end=\" | \")\n",
        "    print()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "BouWikQRFbZh",
        "outputId": "d7ccc974-dde6-43b2-b39a-851786dcefff"
      },
      "execution_count": 46,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Cache Miss (Read)! Reference: R:2bf\n",
            "Cache Miss (Read)! Reference: R:37a\n",
            "Cache Miss (Write, Write-allocate)! Reference: W:12b\n",
            "Cache Miss (Write, Write-allocate)! Reference: W:296\n",
            "Cache Miss (Write, Write-allocate)! Reference: W:357\n",
            "Cache Miss (Write, Write-allocate)! Reference: W:22d\n",
            "Cache Miss (Read)! Reference: R:37\n",
            "Cache Miss (Read)! Reference: R:3b8\n",
            "Cache Miss (Write, Write-allocate)! Reference: W:3f\n",
            "Cache Miss (Read)! Reference: R:1e\n",
            "\n",
            "Final Data Cache Contents:\n",
            "Set 0: Empty | Empty | \n",
            "Set 1: Tag = 0, Dirty = False | Tag = 13, Dirty = True | \n",
            "Set 2: Tag = 4, Dirty = True | Tag = 8, Dirty = True | \n",
            "Set 3: Tag = 0, Dirty = True | Tag = 13, Dirty = False | \n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import random\n",
        "\n",
        "# Configuration for the Data Cache\n",
        "dc_sets = 4  # Number of sets in the cache\n",
        "dc_set_size = 2  # Set size (associativity) of 2\n",
        "dc_line_size = 16  # Line size (block size) in bytes\n",
        "write_allocate = True  # Write-allocate policy\n",
        "write_back = True  # Write-back policy\n",
        "\n",
        "# Generate a random trace data with read and write references\n",
        "num_references = 10\n",
        "trace_data = []\n",
        "for _ in range(num_references):\n",
        "    access_type = random.choice([\"R\", \"W\"])  # Randomly choose read (R) or write (W)\n",
        "    address = random.randint(0, 1023)  # Generate a random address within the addressable range\n",
        "    trace_data.append(f\"{access_type}:{hex(address)[2:]}\")  # Append the reference in format \"<access_type>:<address>\"\n",
        "\n",
        "# Initialize the Data Cache\n",
        "dc_cache = [[(None, False)] * dc_set_size for _ in range(dc_sets)]  # Create a cache with the specified number of sets and set size\n",
        "\n",
        "# Simulate the Data Cache for each reference in the trace data\n",
        "for reference in trace_data:\n",
        "    access_type, address = reference.split(\":\")\n",
        "    address = int(address, 16)  # Convert the hexadecimal address to decimal\n",
        "\n",
        "    # Calculate the set index and tag for the address\n",
        "    set_index = (address // dc_line_size) % dc_sets\n",
        "    tag = address // (dc_line_size * dc_sets)\n",
        "\n",
        "    if access_type == \"R\":\n",
        "        # Read reference\n",
        "        # Check if the line is already present in the cache\n",
        "        if any(tag == line_tag for line_tag, _ in dc_cache[set_index]):\n",
        "            print(f\"Cache Hit (Read)! Reference: {reference}\")\n",
        "        else:\n",
        "            # Cache Miss, update the cache with the new line\n",
        "            # Find an empty slot or evict the least recently used (LRU) line\n",
        "            empty_slot = None\n",
        "            if None in (line_tag for line_tag, _ in dc_cache[set_index]):\n",
        "                empty_slot = next(i for i, (line_tag, _) in enumerate(dc_cache[set_index]) if line_tag is None)\n",
        "            else:\n",
        "                # Evict the least recently used (LRU) line by replacing the first line in the set\n",
        "                empty_slot = 0\n",
        "\n",
        "            dc_cache[set_index][empty_slot] = (tag, False)\n",
        "            print(f\"Cache Miss (Read)! Reference: {reference}\")\n",
        "    elif access_type == \"W\":\n",
        "        # Write reference\n",
        "        # Check if the line is already present in the cache\n",
        "        if any(tag == line_tag for line_tag, _ in dc_cache[set_index]):\n",
        "            print(f\"Cache Hit (Write)! Reference: {reference}\")\n",
        "            # Update the line as dirty (modified)\n",
        "            line_index = next(i for i, (line_tag, _) in enumerate(dc_cache[set_index]) if line_tag == tag)\n",
        "            dc_cache[set_index][line_index] = (tag, True)\n",
        "        else:\n",
        "            # Cache Miss, update the cache with the new line\n",
        "            # Find an empty slot or evict the least recently used (LRU) line\n",
        "            empty_slot = None\n",
        "            if None in (line_tag for line_tag, _ in dc_cache[set_index]):\n",
        "                empty_slot = next(i for i, (line_tag, _) in enumerate(dc_cache[set_index]) if line_tag is None)\n",
        "            else:\n",
        "                # Evict the least recently used (LRU) line by replacing the first line in the set\n",
        "                empty_slot = 0\n",
        "\n",
        "            if write_allocate:\n",
        "                dc_cache[set_index][empty_slot] = (tag, True)  # Write-allocate, mark the line as dirty (modified)\n",
        "                print(f\"Cache Miss (Write, Write-allocate)! Reference: {reference}\")\n",
        "            else:\n",
        "                print(f\"Cache Miss (Write, No Write-allocate)! Reference: {reference}\")\n",
        "    else:\n",
        "        print(f\"Invalid access type: {access_type}\")\n",
        "\n",
        "# Print the final contents of the Data Cache\n",
        "print(\"\\nFinal Data Cache Contents:\")\n",
        "for i, set_lines in enumerate(dc_cache):\n",
        "    print(f\"Set {i}: \", end=\"\")\n",
        "    for line_tag, dirty in set_lines:\n",
        "        if line_tag is None:\n",
        "            print(\"Empty\", end=\" | \")\n",
        "        else:\n",
        "            print(f\"Tag = {line_tag}, Dirty = {dirty}\", end=\" | \")\n",
        "    print()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "36eEvm0jF7hX",
        "outputId": "733bda99-edbf-43da-ee3c-d94bd204bf87"
      },
      "execution_count": 47,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Cache Miss (Write, Write-allocate)! Reference: W:348\n",
            "Cache Miss (Write, Write-allocate)! Reference: W:71\n",
            "Cache Miss (Write, Write-allocate)! Reference: W:57\n",
            "Cache Miss (Write, Write-allocate)! Reference: W:320\n",
            "Cache Miss (Write, Write-allocate)! Reference: W:9a\n",
            "Cache Miss (Read)! Reference: R:29b\n",
            "Cache Miss (Read)! Reference: R:113\n",
            "Cache Miss (Write, Write-allocate)! Reference: W:3d0\n",
            "Cache Miss (Write, Write-allocate)! Reference: W:359\n",
            "Cache Miss (Read)! Reference: R:bf\n",
            "\n",
            "Final Data Cache Contents:\n",
            "Set 0: Tag = 13, Dirty = True | Empty | \n",
            "Set 1: Tag = 13, Dirty = True | Tag = 2, Dirty = True | \n",
            "Set 2: Tag = 12, Dirty = True | Empty | \n",
            "Set 3: Tag = 1, Dirty = True | Tag = 2, Dirty = False | \n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " Mark y after L2 cache: to indicate that the L2 cache is enabled. Implement the simulation of the\n",
        "L2 cache with the write-allocate, write-back policy. Test using the same set size and line size as the\n",
        "DC with both reads and writes in the reference trace."
      ],
      "metadata": {
        "id": "YwEGABFYFucI"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import random\n",
        "\n",
        "# Configuration for the Data Cache\n",
        "dc_sets = 4  # Number of sets in the DC\n",
        "dc_set_size = 2  # Set size (associativity) of the DC\n",
        "dc_line_size = 16  # Line size (block size) in bytes\n",
        "write_allocate_dc = True  # Write-allocate policy for the DC\n",
        "write_back_dc = True  # Write-back policy for the DC\n",
        "\n",
        "# Configuration for the L2 Cache\n",
        "l2_enabled = True  # Indicator for enabling the L2 cache\n",
        "l2_sets = 4  # Number of sets in the L2\n",
        "l2_set_size = 2  # Set size (associativity) of the L2\n",
        "l2_line_size = 16  # Line size (block size) in bytes\n",
        "write_allocate_l2 = True  # Write-allocate policy for the L2\n",
        "write_back_l2 = True  # Write-back policy for the L2\n",
        "\n",
        "# Generate a random trace data with read and write references\n",
        "num_references = 10\n",
        "trace_data = []\n",
        "for _ in range(num_references):\n",
        "    access_type = random.choice([\"R\", \"W\"])  # Randomly choose read (R) or write (W)\n",
        "    address = random.randint(0, 1023)  # Generate a random address within the addressable range\n",
        "    trace_data.append(f\"{access_type}:{hex(address)[2:]}\")  # Append the reference in format \"<access_type>:<address>\"\n",
        "\n",
        "# Initialize the Data Cache\n",
        "dc_cache = [[(None, False)] * dc_set_size for _ in range(dc_sets)]  # Create the DC cache with the specified number of sets and set size\n",
        "\n",
        "# Initialize the L2 Cache\n",
        "if l2_enabled:\n",
        "    l2_cache = [[(None, False)] * l2_set_size for _ in range(l2_sets)]  # Create the L2 cache with the specified number of sets and set size\n",
        "\n",
        "# Simulate the Caches for each reference in the trace data\n",
        "for reference in trace_data:\n",
        "    access_type, address = reference.split(\":\")\n",
        "    address = int(address, 16)  # Convert the hexadecimal address to decimal\n",
        "\n",
        "    # Calculate the set index and tag for the address in the DC\n",
        "    dc_set_index = (address // dc_line_size) % dc_sets\n",
        "    dc_tag = address // (dc_line_size * dc_sets)\n",
        "\n",
        "    # Calculate the set index and tag for the address in the L2 (if enabled)\n",
        "    l2_set_index = None\n",
        "    l2_tag = None\n",
        "    if l2_enabled:\n",
        "        l2_set_index = (address // l2_line_size) % l2_sets\n",
        "        l2_tag = address // (l2_line_size * l2_sets)\n",
        "\n",
        "    if access_type == \"R\":\n",
        "        # Read reference\n",
        "        # Check if the line is already present in the DC cache\n",
        "        if any(dc_tag == line_tag for line_tag, _ in dc_cache[dc_set_index]):\n",
        "            print(f\"DC Cache Hit (Read)! Reference: {reference}\")\n",
        "            if l2_enabled:\n",
        "                # Check if the line is already present in the L2 cache\n",
        "                if any(l2_tag == line_tag for line_tag, _ in l2_cache[l2_set_index]):\n",
        "                    print(f\"L2 Cache Hit (Read)! Reference: {reference}\")\n",
        "                else:\n",
        "                    # L2 Cache Miss, update the L2 cache with the new line from the DC cache\n",
        "                    # Find an empty slot or evict the least recently used (LRU) line from the L2 cache\n",
        "                    empty_slot = None\n",
        "                    if None in (line_tag for line_tag, _ in l2_cache[l2_set_index]):\n",
        "                        empty_slot = next(i for i, (line_tag, _) in enumerate(l2_cache[l2_set_index]) if line_tag is None)\n",
        "                    else:\n",
        "                        # Evict the least recently used (LRU) line by replacing the first line in the set\n",
        "                        empty_slot = 0\n",
        "\n",
        "                    l2_cache[l2_set_index][empty_slot] = (l2_tag, False)\n",
        "                    print(f\"L2 Cache Miss (Read)! Reference: {reference}\")\n",
        "        else:\n",
        "            # DC Cache Miss, update the DC cache with the new line\n",
        "            # Find an empty slot or evict the least recently used (LRU) line from the DC cache\n",
        "            empty_slot = None\n",
        "            if None in (line_tag for line_tag, _ in dc_cache[dc_set_index]):\n",
        "                empty_slot = next(i for i, (line_tag, _) in enumerate(dc_cache[dc_set_index]) if line_tag is None)\n",
        "            else:\n",
        "                # Evict the least recently used (LRU) line by replacing the first line in the set\n",
        "                empty_slot = 0\n",
        "\n",
        "            dc_cache[dc_set_index][empty_slot] = (dc_tag, False)\n",
        "            print(f\"DC Cache Miss (Read)! Reference: {reference}\")\n",
        "    elif access_type == \"W\":\n",
        "        # Write reference\n",
        "        # Check if the line is already present in the DC cache\n",
        "        if any(dc_tag == line_tag for line_tag, _ in dc_cache[dc_set_index]):\n",
        "            print(f\"DC Cache Hit (Write)! Reference: {reference}\")\n",
        "            # Update the line as dirty (modified) in the DC cache\n",
        "            line_index = next(i for i, (line_tag, _) in enumerate(dc_cache[dc_set_index]) if line_tag == dc_tag)\n",
        "            dc_cache[dc_set_index][line_index] = (dc_tag, True)\n",
        "\n",
        "            if l2_enabled:\n",
        "                # Check if the line is already present in the L2 cache\n",
        "                if any(l2_tag == line_tag for line_tag, _ in l2_cache[l2_set_index]):\n",
        "                    print(f\"L2 Cache Hit (Write)! Reference: {reference}\")\n",
        "                    # Update the line as dirty (modified) in the L2 cache\n",
        "                    line_index = next(i for i, (line_tag, _) in enumerate(l2_cache[l2_set_index]) if line_tag == l2_tag)\n",
        "                    l2_cache[l2_set_index][line_index] = (l2_tag, True)\n",
        "                else:\n",
        "                    # L2 Cache Miss, update the L2 cache with the new line from the DC cache\n",
        "                    # Find an empty slot or evict the least recently used (LRU) line from the L2 cache\n",
        "                    empty_slot = None\n",
        "                    if None in (line_tag for line_tag, _ in l2_cache[l2_set_index]):\n",
        "                        empty_slot = next(i for i, (line_tag, _) in enumerate(l2_cache[l2_set_index]) if line_tag is None)\n",
        "                    else:\n",
        "                        # Evict the least recently used (LRU) line by replacing the first line in the set\n",
        "                        empty_slot = 0\n",
        "\n",
        "                    l2_cache[l2_set_index][empty_slot] = (l2_tag, True)\n",
        "                    print(f\"L2 Cache Miss (Write)! Reference: {reference}\")\n",
        "        else:\n",
        "          empty_slot = 0\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "b8jY_dStFxUt",
        "outputId": "5abd553a-112e-45b0-bb5b-c737d48f1c1a"
      },
      "execution_count": 56,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "DC Cache Miss (Read)! Reference: R:10c\n",
            "DC Cache Miss (Read)! Reference: R:19d\n",
            "DC Cache Miss (Read)! Reference: R:b0\n",
            "DC Cache Miss (Read)! Reference: R:34c\n",
            "DC Cache Hit (Read)! Reference: R:109\n",
            "L2 Cache Miss (Read)! Reference: R:109\n",
            "DC Cache Miss (Read)! Reference: R:330\n",
            "DC Cache Miss (Read)! Reference: R:3ab\n",
            "DC Cache Hit (Read)! Reference: R:19a\n",
            "L2 Cache Miss (Read)! Reference: R:19a\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "\n",
        "\n",
        "import random\n",
        "\n",
        "# Configuration for the Data Cache\n",
        "dc_sets = 4  # Number of sets in the DC\n",
        "dc_set_size = 2  # Set size (associativity) of the DC\n",
        "dc_line_size = 16  # Line size (block size) in bytes\n",
        "write_allocate_dc = True  # Write-allocate policy for the DC\n",
        "write_back_dc = True  # Write-back policy for the DC\n",
        "\n",
        "# Configuration for the L2 Cache\n",
        "l2_enabled = True  # Indicator for enabling the L2 cache\n",
        "l2_sets = 4  # Number of sets in the L2\n",
        "l2_set_size = 2  # Set size (associativity) of the L2\n",
        "l2_line_size = 16  # Line size (block size) in bytes\n",
        "write_allocate_l2 = True  # Write-allocate policy for the L2\n",
        "write_back_l2 = True  # Write-back policy for the L2\n",
        "\n",
        "# Generate a random trace data with read and write references\n",
        "num_references = 10\n",
        "trace_data = []\n",
        "for _ in range(num_references):\n",
        "    access_type = random.choice([\"R\", \"W\"])  # Randomly choose read (R) or write (W)\n",
        "    address = random.randint(0, 1023)  # Generate a random address within the addressable range\n",
        "    trace_data.append(f\"{access_type}:{hex(address)[2:]}\")  # Append the reference in format \"<access_type>:<address>\"\n",
        "\n",
        "# Initialize the Data Cache\n",
        "dc_cache = [[(None, False)] * dc_set_size for _ in range(dc_sets)]  # Create the DC cache with the specified number of sets and set size\n",
        "\n",
        "# Initialize the L2 Cache\n",
        "if l2_enabled:\n",
        "    l2_cache = [[(None, False)] * l2_set_size for _ in range(l2_sets)]  # Create the L2 cache with the specified number of sets and set size\n",
        "\n",
        "# Simulate the Caches for each reference in the trace data\n",
        "for reference in trace_data:\n",
        "    access_type, address = reference.split(\":\")\n",
        "    address = int(address, 16)  # Convert the hexadecimal address to decimal\n",
        "\n",
        "    # Calculate the set index and tag for the address in the DC\n",
        "    dc_set_index = (address // dc_line_size) % dc_sets\n",
        "    dc_tag = address // (dc_line_size * dc_sets)\n",
        "\n",
        "    # Calculate the set index and tag for the address in the L2 (if enabled)\n",
        "    l2_set_index = None\n",
        "    l2_tag = None\n",
        "    if l2_enabled:\n",
        "        l2_set_index = (address // l2_line_size) % l2_sets\n",
        "        l2_tag = address // (l2_line_size * l2_sets)\n",
        "\n",
        "    if access_type == \"R\":\n",
        "        # Read reference\n",
        "        # Check if the line is already present in the DC cache\n",
        "        if any(dc_tag == line_tag for line_tag, _ in dc_cache[dc_set_index]):\n",
        "            print(f\"DC Cache Hit (Read)! Reference: {reference}\")\n",
        "            if l2_enabled:\n",
        "                # Check if the line is already present in the L2 cache\n",
        "                if any(l2_tag == line_tag for line_tag, _ in l2_cache[l2_set_index]):\n",
        "                    print(f\"L2 Cache Hit (Read)! Reference: {reference}\")\n",
        "                else:\n",
        "                    # L2 Cache Miss, update the L2 cache with the new line from the DC cache\n",
        "                    # Find an empty slot or evict the least recently used (LRU) line from the L2 cache\n",
        "                    empty_slot = None\n",
        "                    if None in (line_tag for line_tag, _ in l2_cache[l2_set_index]):\n",
        "                        empty_slot = next(i for i, (line_tag, _) in enumerate(l2_cache[l2_set_index]) if line_tag is None)\n",
        "                    else:\n",
        "                        # Evict the least recently used (LRU) line by replacing the first line in the set\n",
        "                        empty_slot = 0\n",
        "\n",
        "                    l2_cache[l2_set_index][empty_slot] = (l2_tag, False)\n",
        "                    print(f\"L2 Cache Miss (Read)! Reference: {reference}\")\n",
        "        else:\n",
        "            # DC Cache Miss, update the DC cache with the new line\n",
        "            # Find an empty slot or evict the least recently used (LRU) line from the DC cache\n",
        "            empty_slot = None\n",
        "            if None in (line_tag for line_tag, _ in dc_cache[dc_set_index]):\n",
        "                empty_slot = next(i for i, (line_tag, _) in enumerate(dc_cache[dc_set_index]) if line_tag is None)\n",
        "            else:\n",
        "                # Evict the least recently used (LRU) line by replacing the first line in the set\n",
        "                empty_slot = 0\n",
        "\n",
        "            dc_cache[dc_set_index][empty_slot] = (dc_tag, False)\n",
        "            print(f\"DC Cache Miss (Read)! Reference: {reference}\")\n",
        "    elif access_type == \"W\":\n",
        "        # Write reference\n",
        "        # Check if the line is already present in the DC cache\n",
        "        if any(dc_tag == line_tag for line_tag, _ in dc_cache[dc_set_index]):\n",
        "            print(f\"DC Cache Hit (Write)! Reference: {reference}\")\n",
        "            # Update the line as dirty (modified) in the DC cache\n",
        "            line_index = next(i for i, (line_tag, _) in enumerate(dc_cache[dc_set_index]) if line_tag == dc_tag)\n",
        "            dc_cache[dc_set_index][line_index] = (dc_tag, True)\n",
        "\n",
        "            if l2_enabled:\n",
        "                # Check if the line is already present in the L2 cache\n",
        "                if any(l2_tag == line_tag for line_tag, _ in l2_cache[l2_set_index]):\n",
        "                    print(f\"L2 Cache Hit (Write)! Reference: {reference}\")\n",
        ""
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "6bD-STd8GsP4",
        "outputId": "18b7ec28-16ec-4f45-c88e-a867f3d125fd"
      },
      "execution_count": 53,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "DC Cache Miss (Read)! Reference: R:3ed\n",
            "DC Cache Miss (Read)! Reference: R:1b1\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " With the L2 cache still enabled, mark y after Virtual addresses: in the configuration file to indicate\n",
        "that you will be processing virtual addresses. Mark n after TLB: to indicate that the TLB will be\n",
        "disabled. Implement the simulation of the page table.\n"
      ],
      "metadata": {
        "id": "5PIM_ytFHGJx"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import random\n",
        "\n",
        "# Configuration for the Data Cache\n",
        "dc_sets = 4  # Number of sets in the DC\n",
        "dc_set_size = 1  # Set size (associativity) of the DC\n",
        "dc_line_size = 16  # Line size (block size) in bytes\n",
        "write_allocate_dc = True  # Write-allocate policy for the DC\n",
        "write_back_dc = True  # Write-back policy for the DC\n",
        "\n",
        "# Generate a random trace data\n",
        "num_references = 10\n",
        "trace_data = []\n",
        "for _ in range(num_references):\n",
        "    access_type = random.choice([\"R\", \"W\"])  # Randomly choose read (R) or write (W)\n",
        "    address = random.randint(0, 1023)  # Generate a random address\n",
        "    trace_data.append(f\"{access_type}:{hex(address)[2:]}\")  # Append the reference in format \"<access_type>:<address>\"\n",
        "\n",
        "# Initialize the Data Cache\n",
        "dc_cache = [[(None, False)] for _ in range(dc_sets)]  # Create the DC cache with the specified number of sets\n",
        "\n",
        "# Simulate the Data Cache for each reference in the trace data\n",
        "for reference in trace_data:\n",
        "    access_type, address = reference.split(\":\")\n",
        "    address = int(address, 16)  # Convert the hexadecimal address to decimal\n",
        "\n",
        "    # Calculate the set index and tag for the address in the DC\n",
        "    dc_set_index = (address // dc_line_size) % dc_sets\n",
        "    dc_tag = address // (dc_line_size * dc_sets)\n",
        "\n",
        "    if access_type == \"R\":\n",
        "        # Read reference\n",
        "        # Check if the line is already present in the DC cache\n",
        "        if any(dc_tag == line_tag for line_tag, _ in dc_cache[dc_set_index]):\n",
        "            print(f\"DC Cache Hit (Read)! Reference: {reference}\")\n",
        "        else:\n",
        "            # DC Cache Miss, update the DC cache with the new line\n",
        "            # Find an empty slot or evict the least recently used (LRU) line from the DC cache\n",
        "            empty_slot = None\n",
        "            if None in (line_tag for line_tag, _ in dc_cache[dc_set_index]):\n",
        "                empty_slot = next(i for i, (line_tag, _) in enumerate(dc_cache[dc_set_index]) if line_tag is None)\n",
        "            else:\n",
        "                # Evict the least recently used (LRU) line by replacing the first line in the set\n",
        "                empty_slot = 0\n",
        "\n",
        "            dc_cache[dc_set_index][empty_slot] = (dc_tag, False)\n",
        "            print(f\"DC Cache Miss (Read)! Reference: {reference}\")\n",
        "    elif access_type == \"W\":\n",
        "        # Write reference\n",
        "        # Check if the line is already present in the DC cache\n",
        "        if any(dc_tag == line_tag for line_tag, _ in dc_cache[dc_set_index]):\n",
        "            print(f\"DC Cache Hit (Write)! Reference: {reference}\")\n",
        "            if write_back_dc:\n",
        "                # Set the dirty bit for the line in the DC cache\n",
        "                line_index = next(\n",
        "                    i for i, (line_tag, _) in enumerate(dc_cache[dc_set_index]) if line_tag == dc_tag)\n",
        "                dc_cache[dc_set_index][line_index] = (dc_tag, True)\n",
        "        else:\n",
        "            # DC Cache Miss, update the DC cache with the new line\n",
        "            # Find an empty slot or evict the least recently used (LRU) line from the DC cache\n",
        "            empty_slot = None\n",
        "            if None in (line_tag for line_tag, _ in dc_cache[dc_set_index]):\n",
        "                empty_slot = next(i for i, (line_tag, _) in enumerate(dc_cache[dc_set_index]) if line_tag is None)\n",
        "            else:\n",
        "                # Evict the least recently used (LRU) line by replacing the first line in the set\n",
        "                empty_slot = 0\n",
        "\n",
        "            dc_cache[dc_set_index][empty_slot] = (dc_tag, False)\n",
        "            print(f\"DC Cache Miss (Write)! Reference: {reference}\")\n",
        "\n",
        "# Print the final contents of the Data Cache\n",
        "print(\"\\nFinal Data Cache Contents:\")\n",
        "for i, set_lines in enumerate(dc_cache):\n",
        "    print(f\"Set {i}: \", end=\"\")\n",
        "    for line_tag, dirty in set_lines:\n",
        "        if line_tag is None:\n",
        "            print(\"Empty\", end=\" | \")\n",
        "        else:\n",
        "            print(f\"Tag = {line_tag}, Dirty = {dirty}\", end=\" | \")\n",
        "    print()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "M5k4tlw2JNJn",
        "outputId": "08b4f1ff-e7d6-458b-83e0-d9c06425a28a"
      },
      "execution_count": 62,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "DC Cache Miss (Read)! Reference: R:2e2\n",
            "DC Cache Miss (Read)! Reference: R:348\n",
            "DC Cache Miss (Read)! Reference: R:30b\n",
            "DC Cache Miss (Read)! Reference: R:2a2\n",
            "DC Cache Miss (Read)! Reference: R:292\n",
            "DC Cache Miss (Read)! Reference: R:98\n",
            "DC Cache Miss (Write)! Reference: W:34e\n",
            "DC Cache Miss (Read)! Reference: R:2e5\n",
            "DC Cache Miss (Read)! Reference: R:2dd\n",
            "DC Cache Miss (Write)! Reference: W:1fe\n",
            "\n",
            "Final Data Cache Contents:\n",
            "Set 0: Tag = 13, Dirty = False | \n",
            "Set 1: Tag = 11, Dirty = False | \n",
            "Set 2: Tag = 11, Dirty = False | \n",
            "Set 3: Tag = 7, Dirty = False | \n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "With the L2 cache and virtual addresses still enabled, Mark y after TLB: to indicate that the TLB\n",
        "will be enabled. Implement the simulation of the data TLB.\n"
      ],
      "metadata": {
        "id": "gvZz5AoWJUWY"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import random\n",
        "\n",
        "# Configuration for the Data TLB\n",
        "dtlb_sets = 2  # Number of sets in the DTLB\n",
        "dtlb_set_size = 1  # Set size (associativity) of the DTLB\n",
        "\n",
        "# Configuration for the Data Cache\n",
        "dc_sets = 4  # Number of sets in the DC\n",
        "dc_set_size = 1  # Set size (associativity) of the DC\n",
        "dc_line_size = 16  # Line size (block size) in bytes\n",
        "\n",
        "# Configuration for the L2 Cache\n",
        "l2_sets = 16  # Number of sets in the L2\n",
        "l2_set_size = 4  # Set size (associativity) of the L2\n",
        "l2_line_size = 16  # Line size (block size) in bytes\n",
        "\n",
        "# Configuration for Address Translation\n",
        "virtual_addresses_enabled = True  # Indicator for enabling virtual addresses\n",
        "tlb_enabled = True  # Indicator for enabling the TLB\n",
        "\n",
        "# Generate a random trace data with both read and write references\n",
        "num_references = 10\n",
        "trace_data = []\n",
        "for _ in range(num_references):\n",
        "    access_type = random.choice([\"R\", \"W\"])  # Randomly choose read (R) or write (W)\n",
        "    address = random.randint(0, 1023)  # Generate a random address\n",
        "    trace_data.append(f\"{access_type}:{address}\")  # Append the reference in format \"<access_type>:<address>\"\n",
        "\n",
        "# Initialize the Data TLB\n",
        "dtlb = [[None] for _ in range(dtlb_sets)]  # Create the DTLB with the specified number of sets\n",
        "\n",
        "# Initialize the Data Cache\n",
        "dc_cache = [[(None, False)] for _ in range(dc_sets)]  # Create the DC cache with the specified number of sets\n",
        "\n",
        "# Initialize the L2 Cache\n",
        "l2_cache = [[(None, False)] for _ in range(l2_sets)]  # Create the L2 cache with the specified number of sets\n",
        "\n",
        "# Function to perform the TLB lookup\n",
        "def tlb_lookup(virtual_page_number):\n",
        "    # Placeholder implementation: Simply return the virtual page number as the physical page number\n",
        "    return virtual_page_number\n",
        "\n",
        "# Function to perform the page table lookup\n",
        "def page_table_lookup(virtual_page_number):\n",
        "    # Placeholder implementation: Simply return the virtual page number as the physical page number\n",
        "    return virtual_page_number\n",
        "\n",
        "# Simulate the TLB, Data Cache, and L2 Cache for each reference in the trace data\n",
        "for reference in trace_data:\n",
        "    access_type, address = reference.split(\":\")\n",
        "    address = int(address)\n",
        "\n",
        "    if virtual_addresses_enabled:\n",
        "        # Translate the virtual address to the physical address using the TLB\n",
        "        physical_page_number = tlb_lookup(address)\n",
        "\n",
        "        if physical_page_number is not None:\n",
        "            print(f\"Translated Virtual Address: {address} -> Physical Page Number: {physical_page_number}\")\n",
        "        else:\n",
        "            print(f\"TLB Miss! Virtual Address: {address}\")\n",
        "            continue  # Skip the cache simulation for this reference\n",
        "\n",
        "        # Calculate the physical address by combining the physical page number and page offset\n",
        "        physical_address = (physical_page_number << 8) + (address & 0xFF)\n",
        "    else:\n",
        "        physical_address = address\n",
        "\n",
        "    # Calculate the page offset and physical page number\n",
        "    page_offset = physical_address & 0xFF\n",
        "    physical_page_number = physical_address >> 8\n",
        "\n",
        "    # Calculate the set index and tag for the address in the Data Cache\n",
        "    dc_set_index = (physical_page_number % dc_sets) % dc_set_size\n",
        "    dc_tag = physical_page_number // (dc_sets * dc_set_size)\n",
        "\n",
        "    # Calculate the set index and tag for the address in the L2 Cache\n",
        "    l2_set_index = (physical_page_number % l2_sets) % l2_set_size\n",
        "    l2_tag = physical_page_number // (l2_sets * l2_set_size)\n",
        "\n",
        "    if access_type == \"R\":\n",
        "        # Read reference\n",
        "        # Check if the line is already present in the Data Cache\n",
        "        if any(dc_tag == line_tag for line_tag, _ in dc_cache[dc_set_index]):\n",
        "            print(f\"Data Cache Hit (Read)! Reference: {reference}\")\n",
        "        else:\n",
        "            print(f\"Data Cache Miss (Read)! Reference: {reference}\")\n",
        "\n",
        "        # Check if the line is already present in the L2 Cache\n",
        "        if any(l2_tag == line_tag for line_tag, _ in l2_cache[l2_set_index]):\n",
        "            print(f\"L2 Cache Hit (Read)! Reference: {reference}\")\n",
        "        else:\n",
        "            print(f\"L2 Cache Miss (Read)! Reference: {reference}\")\n",
        "    elif access_type == \"W\":\n",
        "        # Write reference\n",
        "        # Check if the line is already present in the Data Cache\n",
        "        if any(dc_tag == line_tag for line_tag, _ in dc_cache[dc_set_index]):\n",
        "            print(f\"Data Cache Hit (Write)! Reference: {reference}\")\n",
        "        else:\n",
        "            print(f\"Data Cache Miss (Write)! Reference: {reference}\")\n",
        "\n",
        "        # Check if the line is already present in the L2 Cache\n",
        "        if any(l2_tag == line_tag for line_tag, _ in l2_cache[l2_set_index]):\n",
        "            print(f\"L2 Cache Hit (Write)! Reference: {reference}\")\n",
        "        else:\n",
        "            print(f\"L2 Cache Miss (Write)! Reference: {reference}\")\n",
        "\n",
        "# Print the final contents of the Data Cache\n",
        "print(\"\\nFinal Data Cache Contents:\")\n",
        "for i, set_lines in enumerate(dc_cache):\n",
        "    print(f\"Set {i}: \", end=\"\")\n",
        "    for line_tag, dirty in set_lines:\n",
        "        if line_tag is None:\n",
        "            print(\"Empty\", end=\" | \")\n",
        "        else:\n",
        "            print(f\"Tag = {line_tag}, Dirty = {dirty}\", end=\" | \")\n",
        "    print()\n",
        "\n",
        "# Print the final contents of the L2 Cache\n",
        "print(\"\\nFinal L2 Cache Contents:\")\n",
        "for i, set_lines in enumerate(l2_cache):\n",
        "    print(f\"Set {i}: \", end=\"\")\n",
        "    for line_tag, dirty in set_lines:\n",
        "        if line_tag is None:\n",
        "            print(\"Empty\", end=\" | \")\n",
        "        else:\n",
        "            print(f\"Tag = {line_tag}, Dirty = {dirty}\", end=\" | \")\n",
        "    print()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "-d33wG1yJVH3",
        "outputId": "bb4ed3ab-9b3e-4631-c39c-a315eb9f9bc8"
      },
      "execution_count": 69,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Translated Virtual Address: 350 -> Physical Page Number: 350\n",
            "Data Cache Miss (Read)! Reference: R:350\n",
            "L2 Cache Miss (Read)! Reference: R:350\n",
            "Translated Virtual Address: 395 -> Physical Page Number: 395\n",
            "Data Cache Miss (Write)! Reference: W:395\n",
            "L2 Cache Miss (Write)! Reference: W:395\n",
            "Translated Virtual Address: 504 -> Physical Page Number: 504\n",
            "Data Cache Miss (Write)! Reference: W:504\n",
            "L2 Cache Miss (Write)! Reference: W:504\n",
            "Translated Virtual Address: 873 -> Physical Page Number: 873\n",
            "Data Cache Miss (Write)! Reference: W:873\n",
            "L2 Cache Miss (Write)! Reference: W:873\n",
            "Translated Virtual Address: 241 -> Physical Page Number: 241\n",
            "Data Cache Miss (Write)! Reference: W:241\n",
            "L2 Cache Miss (Write)! Reference: W:241\n",
            "Translated Virtual Address: 995 -> Physical Page Number: 995\n",
            "Data Cache Miss (Read)! Reference: R:995\n",
            "L2 Cache Miss (Read)! Reference: R:995\n",
            "Translated Virtual Address: 667 -> Physical Page Number: 667\n",
            "Data Cache Miss (Write)! Reference: W:667\n",
            "L2 Cache Miss (Write)! Reference: W:667\n",
            "Translated Virtual Address: 635 -> Physical Page Number: 635\n",
            "Data Cache Miss (Write)! Reference: W:635\n",
            "L2 Cache Miss (Write)! Reference: W:635\n",
            "Translated Virtual Address: 225 -> Physical Page Number: 225\n",
            "Data Cache Miss (Write)! Reference: W:225\n",
            "L2 Cache Miss (Write)! Reference: W:225\n",
            "Translated Virtual Address: 719 -> Physical Page Number: 719\n",
            "Data Cache Miss (Write)! Reference: W:719\n",
            "L2 Cache Miss (Write)! Reference: W:719\n",
            "\n",
            "Final Data Cache Contents:\n",
            "Set 0: Empty | \n",
            "Set 1: Empty | \n",
            "Set 2: Empty | \n",
            "Set 3: Empty | \n",
            "\n",
            "Final L2 Cache Contents:\n",
            "Set 0: Empty | \n",
            "Set 1: Empty | \n",
            "Set 2: Empty | \n",
            "Set 3: Empty | \n",
            "Set 4: Empty | \n",
            "Set 5: Empty | \n",
            "Set 6: Empty | \n",
            "Set 7: Empty | \n",
            "Set 8: Empty | \n",
            "Set 9: Empty | \n",
            "Set 10: Empty | \n",
            "Set 11: Empty | \n",
            "Set 12: Empty | \n",
            "Set 13: Empty | \n",
            "Set 14: Empty | \n",
            "Set 15: Empty | \n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " Increment counters during the simulation and print out the summary statistics at the end of the\n",
        "simulation."
      ],
      "metadata": {
        "id": "ynsi_cV2NrMd"
      }
    },
    {
      "cell_type": "code",
      "source": [],
      "metadata": {
        "id": "8dVPXadDOMzQ"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "# Initialize counters for cache hits and misses\n",
        "dc_cache_hits = 0\n",
        "dc_cache_misses = 0\n",
        "l2_cache_hits = 0\n",
        "l2_cache_misses = 0\n",
        "\n",
        "# Simulate the TLB, Data Cache (DC), and L2 Cache for each reference in the trace data\n",
        "for reference in trace_data:\n",
        "    access_type, address = reference.split(\":\")\n",
        "    address = int(address)\n",
        "\n",
        "    if virtual_addresses_enabled:\n",
        "        # Translate the virtual address to the physical address using the TLB\n",
        "        physical_address = tlb_lookup(address)\n",
        "\n",
        "        if physical_address is not None:\n",
        "            print(f\"Translated Virtual Address: {address} -> Physical Address: {physical_address}\")\n",
        "        else:\n",
        "            print(f\"Page Fault! Virtual Address: {address}\")\n",
        "            continue  # Skip the cache simulation for this reference\n",
        "\n",
        "    # Calculate the set index and tag for the address in the DC\n",
        "    dc_set_index = (address // dc_line_size) % dc_sets\n",
        "    dc_tag = address // (dc_line_size * dc_sets)\n",
        "\n",
        "    # Calculate the set index and tag for the address in the L2\n",
        "    l2_set_index = (address // l2_line_size) % l2_sets\n",
        "    l2_tag = address // (l2_line_size * l2_sets)\n",
        "\n",
        "    if access_type == \"R\":\n",
        "        # Read reference\n",
        "        # Check if the line is already present in the DC cache\n",
        "        if any(dc_tag == line_tag for line_tag, _ in dc_cache[dc_set_index]):\n",
        "            print(f\"DC Cache Hit (Read)! Reference: {reference}\")\n",
        "            dc_cache_hits += 1\n",
        "            # Check if the line is already present in the L2 cache\n",
        "            if any(l2_tag == line_tag for line_tag, _ in l2_cache[l2_set_index]):\n",
        "                print(f\"L2 Cache Hit (Read)! Reference: {reference}\")\n",
        "                l2_cache_hits += 1\n",
        "            else:\n",
        "                print(f\"L2 Cache Miss (Read)! Reference: {reference}\")\n",
        "                l2_cache_misses += 1\n",
        "        else:\n",
        "            print(f\"DC Cache Miss (Read)! Reference: {reference}\")\n",
        "            dc_cache_misses += 1\n",
        "            # Check if the line is already present in the L2 cache\n",
        "            if any(l2_tag == line_tag for line_tag, _ in l2_cache[l2_set_index]):\n",
        "                print(f\"L2 Cache Hit (Read)! Reference: {reference}\")\n",
        "                l2_cache_hits += 1\n",
        "            else:\n",
        "                print(f\"L2 Cache Miss (Read)! Reference: {reference}\")\n",
        "                l2_cache_misses += 1\n",
        "    elif access_type == \"W\":\n",
        "        # Write reference\n",
        "        # Check if the line is already present in the DC cache\n",
        "        if any(dc_tag == line_tag for line_tag, _ in dc_cache[dc_set_index]):\n",
        "            print(f\"DC Cache Hit (Write)! Reference: {reference}\")\n",
        "            dc_cache_hits += 1\n",
        "            # Update the dirty bit of the DC cache line\n",
        "            dc_line_index = next(i for i, (line_tag, _) in enumerate(dc_cache[dc_set_index]) if line_tag == dc_tag)\n",
        "            dc_cache[dc_set_index][dc_line_index] = (dc_tag, True)\n",
        "            # Check if the line is already present in the L2 cache\n",
        "            if any(l2_tag == line_tag for line_tag, _ in l2_cache[l2_set_index]):\n",
        "                print(f\"L2 Cache Hit (Write)! Reference: {reference}\")\n",
        "                l2_cache_hits += 1\n",
        "                # Update the dirty bit of the L2 cache line\n",
        "                l2_line_index = next(i for i, (line_tag, _) in enumerate(l2_cache[l2_set_index]) if line_tag == l2_tag)\n",
        "                l2_cache[l2_set_index][l2_line_index] = (l2_tag, True)\n",
        "            else:\n",
        "                print(f\"L2 Cache Miss (Write)! Reference: {reference}\")\n",
        "                l2_cache_misses += 1\n",
        "        else:\n",
        "            print(f\"DC Cache Miss (Write)! Reference: {reference}\")\n",
        "            dc_cache_misses += 1\n",
        "            # Check if the line is already present in the L2 cache\n",
        "            if any(l2_tag == line_tag for line_tag, _ in l2_cache[l2_set_index]):\n",
        "                print(f\"L2 Cache Hit (Write)! Reference: {reference}\")\n",
        "                l2_cache_hits += 1\n",
        "                # Update the dirty bit of the L2 cache line\n",
        "                l2_line_index = next(i for i, (line_tag, _) in enumerate(l2_cache[l2_set_index]) if line_tag == l2_tag)\n",
        "                l2_cache[l2_set_index][l2_line_index] = (l2_tag, True)\n",
        "            else:\n",
        "                print(f\"L2 Cache Miss (Write)! Reference: {reference}\")\n",
        "                l2_cache_misses += 1\n",
        "\n",
        "# Print the summary statistics\n",
        "print(\"\\nSummary Statistics:\")\n",
        "print(f\"DC Cache Hits: {dc_cache_hits}\")\n",
        "print(f\"DC Cache Misses: {dc_cache_misses}\")\n",
        "print(f\"L2 Cache Hits: {l2_cache_hits}\")\n",
        "print(f\"L2 Cache Misses: {l2_cache_misses}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "Chn6zce_ONVe",
        "outputId": "804f48d8-b744-4b67-e5a4-df788df698ed"
      },
      "execution_count": 86,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Translated Virtual Address: 350 -> Physical Address: 350\n",
            "DC Cache Miss (Read)! Reference: R:350\n",
            "L2 Cache Miss (Read)! Reference: R:350\n",
            "Translated Virtual Address: 395 -> Physical Address: 395\n",
            "DC Cache Miss (Write)! Reference: W:395\n",
            "L2 Cache Miss (Write)! Reference: W:395\n",
            "Translated Virtual Address: 504 -> Physical Address: 504\n",
            "DC Cache Miss (Write)! Reference: W:504\n",
            "L2 Cache Miss (Write)! Reference: W:504\n",
            "Translated Virtual Address: 873 -> Physical Address: 873\n",
            "DC Cache Miss (Write)! Reference: W:873\n",
            "L2 Cache Miss (Write)! Reference: W:873\n",
            "Translated Virtual Address: 241 -> Physical Address: 241\n",
            "DC Cache Miss (Write)! Reference: W:241\n",
            "L2 Cache Miss (Write)! Reference: W:241\n",
            "Translated Virtual Address: 995 -> Physical Address: 995\n",
            "DC Cache Miss (Read)! Reference: R:995\n",
            "L2 Cache Miss (Read)! Reference: R:995\n",
            "Translated Virtual Address: 667 -> Physical Address: 667\n",
            "DC Cache Miss (Write)! Reference: W:667\n",
            "L2 Cache Miss (Write)! Reference: W:667\n",
            "Translated Virtual Address: 635 -> Physical Address: 635\n",
            "DC Cache Miss (Write)! Reference: W:635\n",
            "L2 Cache Miss (Write)! Reference: W:635\n",
            "Translated Virtual Address: 225 -> Physical Address: 225\n",
            "DC Cache Miss (Write)! Reference: W:225\n",
            "L2 Cache Miss (Write)! Reference: W:225\n",
            "Translated Virtual Address: 719 -> Physical Address: 719\n",
            "DC Cache Miss (Write)! Reference: W:719\n",
            "L2 Cache Miss (Write)! Reference: W:719\n",
            "\n",
            "Summary Statistics:\n",
            "DC Cache Hits: 0\n",
            "DC Cache Misses: 10\n",
            "L2 Cache Hits: 0\n",
            "L2 Cache Misses: 10\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "Implement the simulation of the no write-allocate, write-through policy for both the DC and L2 caches.\n"
      ],
      "metadata": {
        "id": "7MW98kRUTKh6"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "# Initialize counters for cache hits and misses\n",
        "dc_cache_hits = 0\n",
        "dc_cache_misses = 0\n",
        "l2_cache_hits = 0\n",
        "l2_cache_misses = 0\n",
        "\n",
        "# Simulate the TLB, Data Cache (DC), and L2 Cache for each reference in the trace data\n",
        "for reference in trace_data:\n",
        "    access_type, address = reference.split(\":\")\n",
        "    address = int(address)\n",
        "\n",
        "    if virtual_addresses_enabled:\n",
        "        # Translate the virtual address to the physical address using the TLB\n",
        "        physical_address = tlb_lookup(address)\n",
        "\n",
        "        if physical_address is not None:\n",
        "            print(f\"Translated Virtual Address: {address} -> Physical Address: {physical_address}\")\n",
        "        else:\n",
        "            print(f\"Page Fault! Virtual Address: {address}\")\n",
        "            continue  # Skip the cache simulation for this reference\n",
        "\n",
        "    # Calculate the set index and tag for the address in the DC\n",
        "    dc_set_index = (address // dc_line_size) % dc_sets\n",
        "    dc_tag = address // (dc_line_size * dc_sets)\n",
        "\n",
        "    # Calculate the set index and tag for the address in the L2\n",
        "    l2_set_index = (address // l2_line_size) % l2_sets\n",
        "    l2_tag = address // (l2_line_size * l2_sets)\n",
        "\n",
        "    if access_type == \"R\":\n",
        "        # Read reference\n",
        "        # Check if the line is already present in the DC cache\n",
        "        if any(dc_tag == line_tag for line_tag, _ in dc_cache[dc_set_index]):\n",
        "            print(f\"DC Cache Hit (Read)! Reference: {reference}\")\n",
        "            dc_cache_hits += 1\n",
        "            # Check if the line is already present in the L2 cache\n",
        "            if any(l2_tag == line_tag for line_tag, _ in l2_cache[l2_set_index]):\n",
        "                print(f\"L2 Cache Hit (Read)! Reference: {reference}\")\n",
        "                l2_cache_hits += 1\n",
        "            else:\n",
        "                print(f\"L2 Cache Miss (Read)! Reference: {reference}\")\n",
        "                l2_cache_misses += 1\n",
        "        else:\n",
        "            print(f\"DC Cache Miss (Read)! Reference: {reference}\")\n",
        "            dc_cache_misses += 1\n",
        "            # Check if the line is already present in the L2 cache\n",
        "            if any(l2_tag == line_tag for line_tag, _ in l2_cache[l2_set_index]):\n",
        "                print(f\"L2 Cache Hit (Read)! Reference: {reference}\")\n",
        "                l2_cache_hits += 1\n",
        "            else:\n",
        "                print(f\"L2 Cache Miss (Read)! Reference: {reference}\")\n",
        "                l2_cache_misses += 1\n",
        "    elif access_type == \"W\":\n",
        "        # Write reference\n",
        "        # Check if the line is already present in the DC cache\n",
        "        dc_line_index = next((i for i, (line_tag, _) in enumerate(dc_cache[dc_set_index]) if line_tag == dc_tag), None)\n",
        "        if dc_line_index is not None:\n",
        "            print(f\"DC Cache Hit (Write)! Reference: {reference}\")\n",
        "            dc_cache_hits += 1\n",
        "            # Update the value directly in memory (write-through policy)\n",
        "            print(f\"Updated Value in Memory! Reference: {reference}\")\n",
        "            # Update the value in the L2 cache as well\n",
        "            l2_line_index = next((i for i, (line_tag, _) in enumerate(l2_cache[l2_set_index]) if line_tag == l2_tag), None)\n",
        "            if l2_line_index is not None:\n",
        "                print(f\"L2 Cache Hit (Write)! Reference: {reference}\")\n",
        "                l2_cache_hits += 1\n",
        "                # Update the value directly in memory (write-through policy)\n",
        "                print(f\"Updated Value in Memory! Reference: {reference}\")\n",
        "            else:\n",
        "                print(f\"L2 Cache Miss (Write)! Reference: {reference}\")\n",
        "                l2_cache_misses += 1\n",
        "        else:\n",
        "            print(f\"DC Cache Miss (Write)! Reference: {reference}\")\n",
        "            dc_cache_misses += 1\n",
        "            # Update the value directly in memory (write-through policy)\n",
        "            print(f\"Updated Value in Memory! Reference: {reference}\")\n",
        "            # Update the value in the L2 cache as well\n",
        "            l2_line_index = next((i for i, (line_tag, _) in enumerate(l2_cache[l2_set_index]) if line_tag == l2_tag), None)\n",
        "            if l2_line_index is not None:\n",
        "                print(f\"L2 Cache Hit (Write)! Reference: {reference}\")\n",
        "                l2_cache_hits += 1\n",
        "                # Update the value directly in memory (write-through policy)\n",
        "                print(f\"Updated Value in Memory! Reference: {reference}\")\n",
        "            else:\n",
        "                print(f\"L2 Cache Miss (Write)! Reference: {reference}\")\n",
        "                l2_cache_misses += 1\n",
        "\n",
        "# Print the summary statistics\n",
        "print(\"\\nSummary Statistics:\")\n",
        "print(f\"DC Cache Hits: {dc_cache_hits}\")\n",
        "print(f\"DC Cache Misses: {dc_cache_misses}\")\n",
        "print(f\"L2 Cache Hits: {l2_cache_hits}\")\n",
        "print(f\"L2 Cache Misses: {l2_cache_misses}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "AipyKABtTNWx",
        "outputId": "55d75536-d758-493f-e5ae-6ac7da4dbf84"
      },
      "execution_count": 88,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Translated Virtual Address: 350 -> Physical Address: 350\n",
            "DC Cache Miss (Read)! Reference: R:350\n",
            "L2 Cache Miss (Read)! Reference: R:350\n",
            "Translated Virtual Address: 395 -> Physical Address: 395\n",
            "DC Cache Miss (Write)! Reference: W:395\n",
            "Updated Value in Memory! Reference: W:395\n",
            "L2 Cache Miss (Write)! Reference: W:395\n",
            "Translated Virtual Address: 504 -> Physical Address: 504\n",
            "DC Cache Miss (Write)! Reference: W:504\n",
            "Updated Value in Memory! Reference: W:504\n",
            "L2 Cache Miss (Write)! Reference: W:504\n",
            "Translated Virtual Address: 873 -> Physical Address: 873\n",
            "DC Cache Miss (Write)! Reference: W:873\n",
            "Updated Value in Memory! Reference: W:873\n",
            "L2 Cache Miss (Write)! Reference: W:873\n",
            "Translated Virtual Address: 241 -> Physical Address: 241\n",
            "DC Cache Miss (Write)! Reference: W:241\n",
            "Updated Value in Memory! Reference: W:241\n",
            "L2 Cache Miss (Write)! Reference: W:241\n",
            "Translated Virtual Address: 995 -> Physical Address: 995\n",
            "DC Cache Miss (Read)! Reference: R:995\n",
            "L2 Cache Miss (Read)! Reference: R:995\n",
            "Translated Virtual Address: 667 -> Physical Address: 667\n",
            "DC Cache Miss (Write)! Reference: W:667\n",
            "Updated Value in Memory! Reference: W:667\n",
            "L2 Cache Miss (Write)! Reference: W:667\n",
            "Translated Virtual Address: 635 -> Physical Address: 635\n",
            "DC Cache Miss (Write)! Reference: W:635\n",
            "Updated Value in Memory! Reference: W:635\n",
            "L2 Cache Miss (Write)! Reference: W:635\n",
            "Translated Virtual Address: 225 -> Physical Address: 225\n",
            "DC Cache Miss (Write)! Reference: W:225\n",
            "Updated Value in Memory! Reference: W:225\n",
            "L2 Cache Miss (Write)! Reference: W:225\n",
            "Translated Virtual Address: 719 -> Physical Address: 719\n",
            "DC Cache Miss (Write)! Reference: W:719\n",
            "Updated Value in Memory! Reference: W:719\n",
            "L2 Cache Miss (Write)! Reference: W:719\n",
            "\n",
            "Summary Statistics:\n",
            "DC Cache Hits: 0\n",
            "DC Cache Misses: 10\n",
            "L2 Cache Hits: 0\n",
            "L2 Cache Misses: 10\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " Test the DTLB, DC, and L2 caches with alternative numbers of sets and associativity levels. Test\n",
        "configurations where L2 uses a larger line size than the DC"
      ],
      "metadata": {
        "id": "MF1vyLhfUMuG"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "# Function to simulate the memory hierarchy with different configurations\n",
        "def simulate_memory_hierarchy(dtlb_enabled, dc_sets, dc_set_size, dc_line_size, l2_sets, l2_set_size, l2_line_size):\n",
        "    # Simulate the memory hierarchy with the given configurations\n",
        "    # ...\n",
        "\n",
        "    # Print the configuration information\n",
        "    print(\"Memory Hierarchy Configuration:\")\n",
        "    print(f\"DTLB: {'Enabled' if dtlb_enabled else 'Disabled'}\")\n",
        "    print(f\"Data Cache: Sets = {dc_sets}, Set Size = {dc_set_size}, Line Size = {dc_line_size}\")\n",
        "    print(f\"L2 Cache: Sets = {l2_sets}, Set Size = {l2_set_size}, Line Size = {l2_line_size}\")\n",
        "\n",
        "    # Perform the simulation logic\n",
        "    # ...\n",
        "\n",
        "# Test different configurations of the memory hierarchy\n",
        "\n",
        "# Configuration 1\n",
        "print(\"Configuration 1:\")\n",
        "simulate_memory_hierarchy(dtlb_enabled=True, dc_sets=4, dc_set_size=1, dc_line_size=16, l2_sets=16, l2_set_size=4, l2_line_size=16)\n",
        "\n",
        "# Configuration 2\n",
        "print(\"Configuration 2:\")\n",
        "simulate_memory_hierarchy(dtlb_enabled=True, dc_sets=8, dc_set_size=2, dc_line_size=16, l2_sets=32, l2_set_size=4, l2_line_size=32)\n",
        "\n",
        "# Configuration 3\n",
        "print(\"Configuration 3:\")\n",
        "simulate_memory_hierarchy(dtlb_enabled=True, dc_sets=16, dc_set_size=2, dc_line_size=32, l2_sets=64, l2_set_size=4, l2_line_size=64)\n",
        "\n",
        "# Configuration 4\n",
        "print(\"Configuration 4:\")\n",
        "simulate_memory_hierarchy(dtlb_enabled=True, dc_sets=8, dc_set_size=4, dc_line_size=64, l2_sets=32, l2_set_size=8, l2_line_size=128)\n",
        "\n",
        "# Configuration 5\n",
        "print(\"Configuration 5:\")\n",
        "simulate_memory_hierarchy(dtlb_enabled=True, dc_sets=16, dc_set_size=4, dc_line_size=128, l2_sets=64, l2_set_size=8, l2_line_size=256)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "YK6SW3D6UQQq",
        "outputId": "67e09878-8b92-4747-f239-3533f54c29e0"
      },
      "execution_count": 91,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration 1:\n",
            "Memory Hierarchy Configuration:\n",
            "DTLB: Enabled\n",
            "Data Cache: Sets = 4, Set Size = 1, Line Size = 16\n",
            "L2 Cache: Sets = 16, Set Size = 4, Line Size = 16\n",
            "Configuration 2:\n",
            "Memory Hierarchy Configuration:\n",
            "DTLB: Enabled\n",
            "Data Cache: Sets = 8, Set Size = 2, Line Size = 16\n",
            "L2 Cache: Sets = 32, Set Size = 4, Line Size = 32\n",
            "Configuration 3:\n",
            "Memory Hierarchy Configuration:\n",
            "DTLB: Enabled\n",
            "Data Cache: Sets = 16, Set Size = 2, Line Size = 32\n",
            "L2 Cache: Sets = 64, Set Size = 4, Line Size = 64\n",
            "Configuration 4:\n",
            "Memory Hierarchy Configuration:\n",
            "DTLB: Enabled\n",
            "Data Cache: Sets = 8, Set Size = 4, Line Size = 64\n",
            "L2 Cache: Sets = 32, Set Size = 8, Line Size = 128\n",
            "Configuration 5:\n",
            "Memory Hierarchy Configuration:\n",
            "DTLB: Enabled\n",
            "Data Cache: Sets = 16, Set Size = 4, Line Size = 128\n",
            "L2 Cache: Sets = 64, Set Size = 8, Line Size = 256\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        " Test for invalidating lines in the DC and L2 when a page is replaced."
      ],
      "metadata": {
        "id": "xmpKnc_FVLDx"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "# Function to simulate the memory hierarchy with different configurations\n",
        "def simulate_memory_hierarchy(dtlb_enabled, dc_sets, dc_set_size, dc_line_size, l2_enabled, l2_sets, l2_set_size, l2_line_size):\n",
        "    # Initialize cache hit and miss counters\n",
        "    dtlb_hits = 0\n",
        "    dtlb_misses = 0\n",
        "    dc_hits = 0\n",
        "    dc_misses = 0\n",
        "    l2_cache_hits = 0\n",
        "    l2_cache_misses = 0\n",
        "\n",
        "    # Simulate the memory hierarchy with the given configurations\n",
        "    # ...\n",
        "\n",
        "    # Perform the simulation logic\n",
        "    # ...\n",
        "\n",
        "    # Print the summary statistics\n",
        "    print(\"Simulation Summary:\")\n",
        "    print(f\"DTLB Hits: {dtlb_hits}\")\n",
        "    print(f\"DTLB Misses: {dtlb_misses}\")\n",
        "    print(f\"DC Hits: {dc_hits}\")\n",
        "    print(f\"DC Misses: {dc_misses}\")\n",
        "    print(f\"L2 Cache Hits: {l2_cache_hits}\")\n",
        "    print(f\"L2 Cache Misses: {l2_cache_misses}\")\n",
        "\n",
        "# Test different configurations of the memory hierarchy\n",
        "\n",
        "# Configuration 1\n",
        "print(\"Configuration 1:\")\n",
        "simulate_memory_hierarchy(dtlb_enabled=True, dc_sets=4, dc_set_size=1, dc_line_size=16, l2_enabled=True, l2_sets=16, l2_set_size=4, l2_line_size=16)\n",
        "\n",
        "# Configuration 2\n",
        "print(\"Configuration 2:\")\n",
        "simulate_memory_hierarchy(dtlb_enabled=True, dc_sets=8, dc_set_size=2, dc_line_size=16, l2_enabled=True, l2_sets=32, l2_set_size=4, l2_line_size=32)\n",
        "\n",
        "# Configuration 3\n",
        "print(\"Configuration 3:\")\n",
        "simulate_memory_hierarchy(dtlb_enabled=True, dc_sets=16, dc_set_size=2, dc_line_size=32, l2_enabled=True, l2_sets=64, l2_set_size=4, l2_line_size=64)\n",
        "\n",
        "# Configuration 4\n",
        "print(\"Configuration 4:\")\n",
        "simulate_memory_hierarchy(dtlb_enabled=True, dc_sets=8, dc_set_size=4, dc_line_size=64, l2_enabled=True, l2_sets=32, l2_set_size=8, l2_line_size=128)\n",
        "\n",
        "# Configuration 5\n",
        "print(\"Configuration 5:\")\n",
        "simulate_memory_hierarchy(dtlb_enabled=True, dc_sets=16, dc_set_size=4, dc_line_size=128, l2_enabled=True, l2_sets=64, l2_set_size=8, l2_line_size=256)\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "2y9klpTeVPZ4",
        "outputId": "a6255109-9cb0-4618-bb5e-bf0b5410ffab"
      },
      "execution_count": 93,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration 1:\n",
            "Simulation Summary:\n",
            "DTLB Hits: 0\n",
            "DTLB Misses: 0\n",
            "DC Hits: 0\n",
            "DC Misses: 0\n",
            "L2 Cache Hits: 0\n",
            "L2 Cache Misses: 0\n",
            "Configuration 2:\n",
            "Simulation Summary:\n",
            "DTLB Hits: 0\n",
            "DTLB Misses: 0\n",
            "DC Hits: 0\n",
            "DC Misses: 0\n",
            "L2 Cache Hits: 0\n",
            "L2 Cache Misses: 0\n",
            "Configuration 3:\n",
            "Simulation Summary:\n",
            "DTLB Hits: 0\n",
            "DTLB Misses: 0\n",
            "DC Hits: 0\n",
            "DC Misses: 0\n",
            "L2 Cache Hits: 0\n",
            "L2 Cache Misses: 0\n",
            "Configuration 4:\n",
            "Simulation Summary:\n",
            "DTLB Hits: 0\n",
            "DTLB Misses: 0\n",
            "DC Hits: 0\n",
            "DC Misses: 0\n",
            "L2 Cache Hits: 0\n",
            "L2 Cache Misses: 0\n",
            "Configuration 5:\n",
            "Simulation Summary:\n",
            "DTLB Hits: 0\n",
            "DTLB Misses: 0\n",
            "DC Hits: 0\n",
            "DC Misses: 0\n",
            "L2 Cache Hits: 0\n",
            "L2 Cache Misses: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [],
      "metadata": {
        "id": "237V3hsUfpD4"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import random\n",
        "\n",
        "# Configuration options\n",
        "virtual_addresses_enabled = True\n",
        "write_allocate_dc = True\n",
        "write_back_dc = True\n",
        "write_allocate_l2 = True\n",
        "write_back_l2 = True\n",
        "dtlb_enabled = True\n",
        "l2_enabled = True\n",
        "\n",
        "# Helper functions\n",
        "def translate_virtual_to_physical(address):\n",
        "    # Simulated virtual to physical address translation\n",
        "    # Replace this with your own implementation\n",
        "    return random.randint(0, 1023)\n",
        "\n",
        "def access_dc(address):\n",
        "    # Simulated data cache access\n",
        "    # Replace this with your own implementation\n",
        "    return random.choice(['HIT', 'MISS'])\n",
        "\n",
        "def access_l2(address):\n",
        "    # Simulated L2 cache access\n",
        "    # Replace this with your own implementation\n",
        "    return random.choice(['HIT', 'MISS'])\n",
        "\n",
        "def access_memory(address):\n",
        "    # Simulated memory access\n",
        "    # Replace this with your own implementation\n",
        "    return\n",
        "\n",
        "# Print configuration of memory hierarchy\n",
        "print(\"Configuration:\")\n",
        "print(f\"Virtual addresses: {'Enabled' if virtual_addresses_enabled else 'Disabled'}\")\n",
        "print(f\"Write allocate (DC): {'Enabled' if write_allocate_dc else 'Disabled'}\")\n",
        "print(f\"Write back (DC): {'Enabled' if write_back_dc else 'Disabled'}\")\n",
        "print(f\"Write allocate (L2): {'Enabled' if write_allocate_l2 else 'Disabled'}\")\n",
        "print(f\"Write back (L2): {'Enabled' if write_back_l2 else 'Disabled'}\")\n",
        "print(f\"DTLB: {'Enabled' if dtlb_enabled else 'Disabled'}\")\n",
        "print(f\"L2 Cache: {'Enabled' if l2_enabled else 'Disabled'}\")\n",
        "\n",
        "# Generate sample references\n",
        "references = [(0x12345678, 'R'), (0xabcdef12, 'W'), (0x34567890, 'R')]\n",
        "\n",
        "# Process each reference\n",
        "for address, access_type in references:\n",
        "    # Virtual to physical address translation\n",
        "    if virtual_addresses_enabled:\n",
        "        physical_address = translate_virtual_to_physical(address)\n",
        "        vpn = (address >> 12) & 0xFFFFF\n",
        "        offset = address & 0xFFF\n",
        "        tlb_tag = (address >> 20) & 0xFFF\n",
        "        tlb_index = (address >> 12) & 0xFF\n",
        "        tlb_result = str(physical_address) if dtlb_enabled else ''\n",
        "        pt_result = str(physical_address) if dtlb_enabled else ''\n",
        "    else:\n",
        "        physical_address = address\n",
        "        vpn = ''\n",
        "        offset = ''\n",
        "        tlb_tag = ''\n",
        "        tlb_index = ''\n",
        "        tlb_result = ''\n",
        "        pt_result = ''\n",
        "\n",
        "    # Data cache access\n",
        "    dc_tag = (physical_address >> 6) & 0xFFF\n",
        "    dc_index = (physical_address >> 3) & 0x7\n",
        "    dc_result = access_dc(physical_address) if l2_enabled else ''\n",
        "\n",
        "    # L2 cache access\n",
        "    l2_tag = (physical_address >> 9) & 0x7F\n",
        "    l2_index = (physical_address >> 6) & 0x7\n",
        "    l2_result = access_l2(physical_address) if l2_enabled else ''\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"%08x %6x %4x %6x %3x %4s %4s %4x %6x %3x %4s %6x %3x %4s\" % (\n",
        "        address, vpn, offset, tlb_tag, tlb_index, tlb_result, pt_result, physical_address,\n",
        "        dc_tag, dc_index, dc_result, l2_tag, l2_index, l2_result\n",
        "    ))\n",
        "\n",
        "# Calculate statistics\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "l2_hits = 0\n",
        "l2_misses = 0\n",
        "reads = 0\n",
        "writes = 0\n",
        "memory_references = len(references)\n",
        "page_table_accesses = 0\n",
        "disk_references = 0\n",
        "\n",
        "for address, access_type in references:\n",
        "    if access_type == 'R':\n",
        "        reads += 1\n",
        "    else:\n",
        "        writes += 1\n",
        "\n",
        "    # Simulated cache access\n",
        "    if l2_enabled:\n",
        "        l2_result = access_l2(translate_virtual_to_physical(address))\n",
        "        if l2_result == 'HIT':\n",
        "            l2_hits += 1\n",
        "        else:\n",
        "            l2_misses += 1\n",
        "\n",
        "    if l2_result == 'MISS' or not l2_enabled:\n",
        "        dc_result = access_dc(translate_virtual_to_physical(address))\n",
        "        if dc_result == 'HIT':\n",
        "            dc_hits += 1\n",
        "        else:\n",
        "            dc_misses += 1\n",
        "\n",
        "    # Simulated memory access\n",
        "    access_memory(translate_virtual_to_physical(address))\n",
        "\n",
        "# Calculate hit ratios\n",
        "dc_hit_ratio = dc_hits / (dc_hits + dc_misses) if (dc_hits + dc_misses) > 0 else 0\n",
        "l2_hit_ratio = l2_hits / (l2_hits + l2_misses) if (l2_hits + l2_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Statistics:\")\n",
        "print(f\"DC Hits: {dc_hits}\")\n",
        "print(f\"DC Misses: {dc_misses}\")\n",
        "print(f\"DC Hit Ratio: {dc_hit_ratio}\")\n",
        "print(f\"L2 Hits: {l2_hits}\")\n",
        "print(f\"L2 Misses: {l2_misses}\")\n",
        "print(f\"L2 Hit Ratio: {l2_hit_ratio}\")\n",
        "print(f\"Reads: {reads}\")\n",
        "print(f\"Writes: {writes}\")\n",
        "print(f\"Read Ratio: {reads / memory_references}\")\n",
        "print(f\"Total Memory References: {memory_references}\")\n",
        "print(f\"Page Table Accesses: {page_table_accesses}\")\n",
        "print(f\"Disk References: {disk_references}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "QwOY0nQFfrzc",
        "outputId": "218f5f6e-626f-407a-f242-82093220b41e"
      },
      "execution_count": 119,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration:\n",
            "Virtual addresses: Enabled\n",
            "Write allocate (DC): Enabled\n",
            "Write back (DC): Enabled\n",
            "Write allocate (L2): Enabled\n",
            "Write back (L2): Enabled\n",
            "DTLB: Enabled\n",
            "L2 Cache: Enabled\n",
            "12345678  12345  678    123  45  203  203   cb      3   1 MISS      0   3 MISS\n",
            "abcdef12  abcde  f12    abc  de  183  183   b7      2   6  HIT      0   2 MISS\n",
            "34567890  34567  890    345  67  240  240   f0      3   6 MISS      0   3 MISS\n",
            "Statistics:\n",
            "DC Hits: 1\n",
            "DC Misses: 2\n",
            "DC Hit Ratio: 0.3333333333333333\n",
            "L2 Hits: 0\n",
            "L2 Misses: 3\n",
            "L2 Hit Ratio: 0.0\n",
            "Reads: 2\n",
            "Writes: 1\n",
            "Read Ratio: 0.6666666666666666\n",
            "Total Memory References: 3\n",
            "Page Table Accesses: 0\n",
            "Disk References: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import random\n",
        "\n",
        "# Configuration options\n",
        "virtual_addresses_enabled = True\n",
        "write_allocate_dc = False\n",
        "write_back_dc = True\n",
        "write_allocate_l2 = False\n",
        "write_back_l2 = True\n",
        "dtlb_enabled = True\n",
        "l2_enabled = True\n",
        "\n",
        "# TLB configuration\n",
        "dtlb_num_sets = 2\n",
        "dtlb_set_size = 1\n",
        "\n",
        "# Page table configuration\n",
        "num_virtual_pages = 64\n",
        "num_physical_pages = 4\n",
        "page_size = 256\n",
        "\n",
        "# Data cache configuration\n",
        "dc_num_sets = 4\n",
        "dc_set_size = 1\n",
        "line_size = 16\n",
        "\n",
        "# L2 cache configuration\n",
        "l2_num_sets = 16\n",
        "l2_set_size = 4\n",
        "l2_line_size = 16\n",
        "\n",
        "# Helper functions\n",
        "def translate_virtual_to_physical(address):\n",
        "    # Simulated virtual to physical address translation\n",
        "    # Replace this with your own implementation\n",
        "    return random.randint(0, num_physical_pages * page_size - 1)\n",
        "\n",
        "def access_dc(address):\n",
        "    # Simulated data cache access\n",
        "    # Replace this with your own implementation\n",
        "    return random.choice(['HIT', 'MISS'])\n",
        "\n",
        "def access_l2(address):\n",
        "    # Simulated L2 cache access\n",
        "    # Replace this with your own implementation\n",
        "    return random.choice(['HIT', 'MISS'])\n",
        "\n",
        "def access_memory(address):\n",
        "    # Simulated memory access\n",
        "    # Replace this with your own implementation\n",
        "    return\n",
        "\n",
        "# Print configuration of memory hierarchy\n",
        "print(\"Configuration:\")\n",
        "print(f\"Virtual addresses: {'Enabled' if virtual_addresses_enabled else 'Disabled'}\")\n",
        "print(f\"Write allocate (DC): {'Enabled' if write_allocate_dc else 'Disabled'}\")\n",
        "print(f\"Write back (DC): {'Enabled' if write_back_dc else 'Disabled'}\")\n",
        "print(f\"Write allocate (L2): {'Enabled' if write_allocate_l2 else 'Disabled'}\")\n",
        "print(f\"Write back (L2): {'Enabled' if write_back_l2 else 'Disabled'}\")\n",
        "print(f\"DTLB: {'Enabled' if dtlb_enabled else 'Disabled'}\")\n",
        "print(f\"L2 Cache: {'Enabled' if l2_enabled else 'Disabled'}\")\n",
        "\n",
        "# Print memory hierarchy configuration\n",
        "print(\"Data TLB configuration\")\n",
        "print(f\"Number of sets: {dtlb_num_sets}\")\n",
        "print(f\"Set size: {dtlb_set_size}\")\n",
        "print(\"Page Table configuration\")\n",
        "print(f\"Number of virtual pages: {num_virtual_pages}\")\n",
        "print(f\"Number of physical pages: {num_physical_pages}\")\n",
        "print(f\"Page size: {page_size}\")\n",
        "print(\"Data Cache configuration\")\n",
        "print(f\"Number of sets: {dc_num_sets}\")\n",
        "print(f\"Set size: {dc_set_size}\")\n",
        "print(f\"Line size: {line_size}\")\n",
        "print(f\"Write through/no write allocate: {'y' if not write_allocate_dc else 'n'}\")\n",
        "print(\"L2 Cache configuration\")\n",
        "print(f\"Number of sets: {l2_num_sets}\")\n",
        "print(f\"Set size: {l2_set_size}\")\n",
        "print(f\"Line size: {l2_line_size}\")\n",
        "print(f\"Write through/no write allocate: {'y' if not write_allocate_l2 else 'n'}\")\n",
        "print(f\"Virtual addresses: {'y' if virtual_addresses_enabled else 'n'}\")\n",
        "print(f\"TLB: {'y' if dtlb_enabled else 'n'}\")\n",
        "print(f\"L2 cache: {'y' if l2_enabled else 'n'}\")\n",
        "\n",
        "# Generate sample references\n",
        "references = [(\"R\", 0xc84), (\"R\", 0x81c), (\"R\", 0x14c), (\"R\", 0xc84), (\"R\", 0x400), (\"R\", 0x148),\n",
        "              (\"R\", 0x144), (\"R\", 0xc80), (\"R\", 0x008)]\n",
        "\n",
        "# Process each reference\n",
        "for access_type, address in references:\n",
        "    # Virtual to physical address translation\n",
        "    if virtual_addresses_enabled:\n",
        "        physical_address = translate_virtual_to_physical(address)\n",
        "        vpn = (address >> 12) & (num_virtual_pages - 1)\n",
        "        offset = address & (page_size - 1)\n",
        "        tlb_tag = (address >> 12) & (dtlb_num_sets - 1)\n",
        "        tlb_index = (address >> 9) & (dtlb_set_size - 1)\n",
        "        tlb_result = str(physical_address) if dtlb_enabled else ''\n",
        "        pt_result = str(physical_address) if dtlb_enabled else ''\n",
        "    else:\n",
        "        physical_address = address\n",
        "        vpn = ''\n",
        "        offset = ''\n",
        "        tlb_tag = ''\n",
        "        tlb_index = ''\n",
        "        tlb_result = ''\n",
        "        pt_result = ''\n",
        "\n",
        "    # Data cache access\n",
        "    dc_tag = (physical_address >> 4) & (dc_num_sets - 1)\n",
        "    dc_index = (physical_address >> 2) & (dc_set_size - 1)\n",
        "    dc_result = access_dc(physical_address) if l2_enabled else ''\n",
        "\n",
        "    # L2 cache access\n",
        "    l2_tag = (physical_address >> 4) & (l2_num_sets - 1)\n",
        "    l2_index = (physical_address >> 2) & (l2_set_size - 1)\n",
        "    l2_result = access_l2(physical_address) if l2_enabled else ''\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"%08x %6x %4x %6x %3x %4s %4s %4x %6x %3x %4s %6x %3x %4s\" % (\n",
        "        address, vpn, offset, tlb_tag, tlb_index, tlb_result, pt_result, physical_address,\n",
        "        dc_tag, dc_index, dc_result, l2_tag, l2_index, l2_result\n",
        "    ))\n",
        "\n",
        "# Calculate statistics\n",
        "dtlb_hits = 0\n",
        "dtlb_misses = 0\n",
        "pt_hits = 0\n",
        "pt_faults = 0\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "l2_hits = 0\n",
        "l2_misses = 0\n",
        "reads = len(references)\n",
        "writes = 0\n",
        "memory_references = len(references)\n",
        "page_table_accesses = 0\n",
        "disk_references = 0\n",
        "\n",
        "for access_type, address in references:\n",
        "    if access_type == 'R':\n",
        "        reads += 1\n",
        "    else:\n",
        "        writes += 1\n",
        "\n",
        "    # Simulated cache access\n",
        "    if dtlb_enabled:\n",
        "        dtlb_result = access_l2(translate_virtual_to_physical(address))\n",
        "        if dtlb_result == 'HIT':\n",
        "            dtlb_hits += 1\n",
        "        else:\n",
        "            dtlb_misses += 1\n",
        "\n",
        "    if dtlb_result == 'MISS' or not dtlb_enabled:\n",
        "        pt_result = access_dc(translate_virtual_to_physical(address))\n",
        "        if pt_result == 'HIT':\n",
        "            pt_hits += 1\n",
        "        else:\n",
        "            pt_faults += 1\n",
        "\n",
        "    if pt_result == 'MISS' or not dtlb_enabled:\n",
        "        dc_result = access_dc(translate_virtual_to_physical(address))\n",
        "        if dc_result == 'HIT':\n",
        "            dc_hits += 1\n",
        "        else:\n",
        "            dc_misses += 1\n",
        "\n",
        "    if dc_result == 'MISS' or not l2_enabled:\n",
        "\n",
        "        l2_result = access_l2(translate_virtual_to_physical(address))\n",
        "        if l2_result == 'HIT':\n",
        "            l2_hits += 1\n",
        "        else:\n",
        "            l2_misses += 1\n",
        "\n",
        "    # Simulated memory access\n",
        "    access_memory(translate_virtual_to_physical(address))\n",
        "\n",
        "# Calculate hit ratios\n",
        "dtlb_hit_ratio = dtlb_hits / (dtlb_hits + dtlb_misses) if (dtlb_hits + dtlb_misses) > 0 else 0\n",
        "pt_hit_ratio = pt_hits / (pt_hits + pt_faults) if (pt_hits + pt_faults) > 0 else 0\n",
        "dc_hit_ratio = dc_hits / (dc_hits + dc_misses) if (dc_hits + dc_misses) > 0 else 0\n",
        "l2_hit_ratio = l2_hits / (l2_hits + l2_misses) if (l2_hits + l2_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Simulation statistics\")\n",
        "print(f\"dtlb hits: {dtlb_hits}\")\n",
        "print(f\"dtlb misses: {dtlb_misses}\")\n",
        "print(f\"dtlb hit ratio: {dtlb_hit_ratio}\")\n",
        "print(f\"pt hits: {pt_hits}\")\n",
        "print(f\"pt faults: {pt_faults}\")\n",
        "print(f\"pt hit ratio: {pt_hit_ratio}\")\n",
        "print(f\"dc hits: {dc_hits}\")\n",
        "print(f\"dc misses: {dc_misses}\")\n",
        "print(f\"dc hit ratio: {dc_hit_ratio}\")\n",
        "print(f\"L2 hits: {l2_hits}\")\n",
        "print(f\"L2 misses: {l2_misses}\")\n",
        "print(f\"L2 hit ratio: {l2_hit_ratio}\")\n",
        "print(f\"Total reads: {reads}\")\n",
        "print(f\"Total writes: {writes}\")\n",
        "print(f\"Ratio of reads: {reads / memory_references}\")\n",
        "print(f\"Main memory refs: {memory_references}\")\n",
        "print(f\"Page table refs: {page_table_accesses}\")\n",
        "print(f\"Disk refs: {disk_references}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "Bj0zrlQWfu52",
        "outputId": "3ebdcbff-8cee-49fb-a5ca-01b114cce239"
      },
      "execution_count": 120,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration:\n",
            "Virtual addresses: Enabled\n",
            "Write allocate (DC): Disabled\n",
            "Write back (DC): Enabled\n",
            "Write allocate (L2): Disabled\n",
            "Write back (L2): Enabled\n",
            "DTLB: Enabled\n",
            "L2 Cache: Enabled\n",
            "Data TLB configuration\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Page Table configuration\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Data Cache configuration\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Write through/no write allocate: y\n",
            "L2 Cache configuration\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Line size: 16\n",
            "Write through/no write allocate: y\n",
            "Virtual addresses: y\n",
            "TLB: y\n",
            "L2 cache: y\n",
            "00000c84      0   84      0   0    7    7    7      0   0 MISS      0   1  HIT\n",
            "0000081c      0   1c      0   0   70   70   46      0   0  HIT      4   1  HIT\n",
            "0000014c      0   4c      0   0  662  662  296      1   0 MISS      9   1  HIT\n",
            "00000c84      0   84      0   0  700  700  2bc      3   0  HIT      b   3  HIT\n",
            "00000400      0    0      0   0  486  486  1e6      2   0  HIT      e   1  HIT\n",
            "00000148      0   48      0   0  663  663  297      1   0  HIT      9   1  HIT\n",
            "00000144      0   44      0   0    3    3    3      0   0  HIT      0   0  HIT\n",
            "00000c80      0   80      0   0  938  938  3aa      2   0  HIT      a   2  HIT\n",
            "00000008      0    8      0   0  702  702  2be      3   0 MISS      b   3 MISS\n",
            "Simulation statistics\n",
            "dtlb hits: 7\n",
            "dtlb misses: 2\n",
            "dtlb hit ratio: 0.7777777777777778\n",
            "pt hits: 0\n",
            "pt faults: 2\n",
            "pt hit ratio: 0.0\n",
            "dc hits: 3\n",
            "dc misses: 3\n",
            "dc hit ratio: 0.5\n",
            "L2 hits: 3\n",
            "L2 misses: 3\n",
            "L2 hit ratio: 0.5\n",
            "Total reads: 18\n",
            "Total writes: 0\n",
            "Ratio of reads: 2.0\n",
            "Main memory refs: 9\n",
            "Page table refs: 0\n",
            "Disk refs: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import random\n",
        "\n",
        "# Configuration options\n",
        "virtual_addresses_enabled = True\n",
        "write_allocate_dc = True\n",
        "write_back_dc = True\n",
        "write_allocate_l2 = True\n",
        "write_back_l2 = True\n",
        "dtlb_enabled = True\n",
        "l2_enabled = True\n",
        "\n",
        "# Helper functions\n",
        "def translate_virtual_to_physical(address):\n",
        "    # Simulated virtual to physical address translation\n",
        "    # Replace this with your own implementation\n",
        "    return random.randint(0, 1023)\n",
        "\n",
        "def access_dc(address):\n",
        "    # Simulated data cache access\n",
        "    # Replace this with your own implementation\n",
        "    return random.choice(['HIT', 'MISS'])\n",
        "\n",
        "def access_l2(address):\n",
        "    # Simulated L2 cache access\n",
        "    # Replace this with your own implementation\n",
        "    return random.choice(['HIT', 'MISS'])\n",
        "\n",
        "def access_memory(address):\n",
        "    # Simulated memory access\n",
        "    # Replace this with your own implementation\n",
        "    return\n",
        "\n",
        "# Step 1: Read configuration file and calculate index and offset bits\n",
        "print(\"Step 1: Read configuration file and calculate index and offset bits\")\n",
        "# Read the configuration file\n",
        "config_data = {}\n",
        "with open('trace.config', 'r') as config_file:\n",
        "    lines = config_file.readlines()\n",
        "\n",
        "# Process each line in the configuration file\n",
        "for line in lines:\n",
        "    line = line.strip()\n",
        "    if line and ':' in line:\n",
        "        key, value = line.split(':')\n",
        "        config_data[key.strip()] = value.strip()\n",
        "\n",
        "# Extract configuration parameters\n",
        "dtlb_num_sets = int(config_data.get('Number of sets', 0))\n",
        "dtlb_set_size = int(config_data.get('Set size', 0))\n",
        "\n",
        "num_virtual_pages = int(config_data.get('Number of virtual pages', 0))\n",
        "num_physical_pages = int(config_data.get('Number of physical pages', 0))\n",
        "page_size = int(config_data.get('Page size', 0))\n",
        "\n",
        "dc_num_sets = int(config_data.get('Number of sets', 0))\n",
        "dc_set_size = int(config_data.get('Set size', 0))\n",
        "line_size = int(config_data.get('Line size', 0))\n",
        "\n",
        "l2_num_sets = int(config_data.get('Number of sets', 0))\n",
        "l2_set_size = int(config_data.get('Set size', 0))\n",
        "l2_line_size = int(config_data.get('Line size', 0))\n",
        "\n",
        "# Calculate index and offset bits for each level of the memory hierarchy\n",
        "dtlb_index_bits = len(bin(dtlb_num_sets - 1)[2:]) if dtlb_num_sets else 0\n",
        "dtlb_offset_bits = len(bin(page_size - 1)[2:]) if page_size else 0\n",
        "\n",
        "page_table_index_bits = len(bin(num_virtual_pages - 1)[2:]) if num_virtual_pages else 0\n",
        "page_table_offset_bits = len(bin(page_size - 1)[2:]) if page_size else 0\n",
        "\n",
        "dc_index_bits = len(bin(dc_num_sets - 1)[2:]) if dc_num_sets else 0\n",
        "dc_offset_bits = len(bin(line_size - 1)[2:]) if line_size else 0\n",
        "\n",
        "l2_index_bits = len(bin(l2_num_sets - 1)[2:]) if l2_num_sets else 0\n",
        "l2_offset_bits = len(bin(l2_line_size - 1)[2:]) if l2_line_size else 0\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Configuration:\")\n",
        "print(\"Data TLB configuration\")\n",
        "print(f\"Number of sets: {dtlb_num_sets}\")\n",
        "print(f\"Set size: {dtlb_set_size}\")\n",
        "print(f\"Number of bits used for the index: {dtlb_index_bits}\")\n",
        "print(f\"Number of bits used for the offset: {dtlb_offset_bits}\")\n",
        "print(\"Page Table configuration\")\n",
        "print(f\"Number of virtual pages: {num_virtual_pages}\")\n",
        "print(f\"Number of physical pages: {num_physical_pages}\")\n",
        "print(f\"Page size: {page_size}\")\n",
        "print(f\"Number of bits used for the index: {page_table_index_bits}\")\n",
        "print(f\"Number of bits used for the offset: {page_table_offset_bits}\")\n",
        "print(\"Data Cache configuration\")\n",
        "print(f\"Number of sets: {dc_num_sets}\")\n",
        "print(f\"Set size: {dc_set_size}\")\n",
        "print(f\"Line size: {line_size}\")\n",
        "print(f\"Number of bits used for the index: {dc_index_bits}\")\n",
        "print(f\"Number of bits used for the offset: {dc_offset_bits}\")\n",
        "print(\"L2 Cache configuration\")\n",
        "print(f\"Number of sets: {l2_num_sets}\")\n",
        "print(f\"Set size: {l2_set_size}\")\n",
        "print(f\"Line size: {l2_line_size}\")\n",
        "print(f\"Number of bits used for the index: {l2_index_bits}\")\n",
        "print(f\"Number of bits used for the offset: {l2_offset_bits}\")\n",
        "\n",
        "\n",
        "# Step 2: Simulation with disabled translation, TLBs, and L2 cache\n",
        "print(\"Step 2: Simulation with disabled translation, TLBs, and L2 cache\")\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Disable translation, TLBs, and L2 cache based on the modified configuration\n",
        "virtual_addresses_enabled = False\n",
        "dtlb_enabled = False\n",
        "l2_enabled = False\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    physical_address = address\n",
        "\n",
        "    # Calculate page offset and physical page number\n",
        "    page_offset = physical_address & 0xFF\n",
        "    physical_page_number = physical_address >> 8\n",
        "\n",
        "    # Data cache access\n",
        "    dc_tag = (physical_address >> 4) & 0xF\n",
        "    dc_index = (physical_address >> 2) & 0x3\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"Reference:\")\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    print(f\"Page Offset: {page_offset:02x}\")\n",
        "    print(f\"Physical Page Number: {physical_page_number:02x}\")\n",
        "    print(f\"DC Tag: {dc_tag:01x}\")\n",
        "    print(f\"DC Index: {dc_index:01x}\")\n",
        "\n",
        "    # Simulated memory access\n",
        "    access_memory(physical_address)\n",
        "\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Disable translation, TLBs, and L2 cache based on the modified configuration\n",
        "virtual_addresses_enabled = False\n",
        "dtlb_enabled = False\n",
        "l2_enabled = False\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    physical_address = address\n",
        "\n",
        "    # Calculate page offset and physical page number\n",
        "    page_offset = physical_address & 0xFF\n",
        "    physical_page_number = physical_address >> 8\n",
        "\n",
        "    # Data cache access\n",
        "    dc_tag = (physical_address >> 4) & 0xF\n",
        "    dc_index = (physical_address >> 2) & 0x3\n",
        "    dc_result = access_dc(physical_address)\n",
        "\n",
        "    # Print reference information\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    print(f\"Page Offset: {page_offset:02x}\")\n",
        "    print(f\"Physical Page Number: {physical_page_number:02x}\")\n",
        "    print(f\"DC Tag: {dc_tag:01x}\")\n",
        "    print(f\"DC Index: {dc_index:01x}\")\n",
        "    print(f\"DC Result: {dc_result}\")\n",
        "\n",
        "    # Simulated memory access\n",
        "    access_memory(physical_address)\n",
        "\n",
        "# Step 3: Simulation of data cache for direct-mapped organization with all reads\n",
        "\n",
        "print(\"Step 3: Simulation of data cache for direct-mapped organization with all reads\")\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Disable translation and TLBs based on the modified configuration\n",
        "virtual_addresses_enabled = False\n",
        "dtlb_enabled = False\n",
        "\n",
        "# Set data cache parameters for direct-mapped organization\n",
        "dc_num_sets = 4\n",
        "dc_set_size = 1\n",
        "line_size = 16\n",
        "\n",
        "# Calculate index and offset bits for data cache\n",
        "dc_index_bits = len(bin(dc_num_sets - 1)[2:])\n",
        "dc_offset_bits = len(bin(line_size - 1)[2:])\n",
        "\n",
        "# Data cache variables\n",
        "dc_cache = [None] * dc_num_sets\n",
        "\n",
        "# Statistics variables\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    physical_address = address\n",
        "\n",
        "    # Calculate DC index and DC tag\n",
        "    dc_index = (physical_address >> dc_offset_bits) & (dc_num_sets - 1)\n",
        "    dc_tag = physical_address >> (dc_index_bits + dc_offset_bits)\n",
        "\n",
        "    # Check if the cache line is a hit or miss\n",
        "    if dc_cache[dc_index] == dc_tag:\n",
        "        dc_hits += 1\n",
        "    else:\n",
        "        dc_misses += 1\n",
        "        dc_cache[dc_index] = dc_tag\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"Reference:\")\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    print(f\"DC Index: {dc_index:01x}\")\n",
        "    print(f\"DC Tag: {dc_tag:01x}\")\n",
        "    print(\"Result: HIT\" if dc_cache[dc_index] == dc_tag else \"Result: MISS\")\n",
        "\n",
        "    # Simulated memory access (read operation)\n",
        "    access_memory(physical_address)\n",
        "\n",
        "# Calculate hit ratio\n",
        "dc_hit_ratio = dc_hits / (dc_hits + dc_misses) if (dc_hits + dc_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Simulation statistics\")\n",
        "print(f\"DC Hits: {dc_hits}\")\n",
        "print(f\"DC Misses: {dc_misses}\")\n",
        "print(f\"DC Hit Ratio: {dc_hit_ratio}\")\n",
        "\n",
        "\n",
        "# Step 4: Simulation of data cache with higher associativity levels and all reads\n",
        "print(\"Step 4: Simulation of data cache with higher associativity levels and all reads\")\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Disable translation and TLBs based on the modified configuration\n",
        "virtual_addresses_enabled = False\n",
        "dtlb_enabled = False\n",
        "\n",
        "# Set data cache parameters for higher associativity levels\n",
        "dc_num_sets = 4\n",
        "dc_set_size = 2\n",
        "line_size = 16\n",
        "\n",
        "# Calculate index and offset bits for data cache\n",
        "dc_index_bits = len(bin(dc_num_sets - 1)[2:])\n",
        "dc_offset_bits = len(bin(line_size - 1)[2:])\n",
        "\n",
        "# Data cache variables\n",
        "dc_cache = [[None] * dc_set_size for _ in range(dc_num_sets)]\n",
        "\n",
        "# Statistics variables\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    physical_address = address\n",
        "\n",
        "    # Calculate DC index and DC tag\n",
        "    dc_index = (physical_address >> dc_offset_bits) & (dc_num_sets - 1)\n",
        "    dc_tag = physical_address >> (dc_index_bits + dc_offset_bits)\n",
        "\n",
        "    # Check if the cache line is a hit or miss\n",
        "    if dc_tag in dc_cache[dc_index]:\n",
        "        dc_hits += 1\n",
        "    else:\n",
        "        dc_misses += 1\n",
        "        # Replace the least recently used line with the current tag\n",
        "        dc_cache[dc_index].pop(0)\n",
        "        dc_cache[dc_index].append(dc_tag)\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"Reference:\")\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    print(f\"DC Index: {dc_index:01x}\")\n",
        "    print(f\"DC Tag: {dc_tag:01x}\")\n",
        "    print(\"Result: HIT\" if dc_tag in dc_cache[dc_index] else \"Result: MISS\")\n",
        "\n",
        "    # Simulated memory access (read operation)\n",
        "    access_memory(physical_address)\n",
        "\n",
        "# Calculate hit ratio\n",
        "dc_hit_ratio = dc_hits / (dc_hits + dc_misses) if (dc_hits + dc_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Simulation statistics\")\n",
        "print(f\"DC Hits: {dc_hits}\")\n",
        "print(f\"DC Misses: {dc_misses}\")\n",
        "print(f\"DC Hit Ratio: {dc_hit_ratio}\")\n",
        "\n",
        "\n",
        "# Step 5: Simulation of data cache with write-allocate and write-back policy\n",
        "print(\"Step 5: Simulation of data cache with write-allocate and write-back policy\")\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Disable translation and TLBs based on the modified configuration\n",
        "virtual_addresses_enabled = False\n",
        "dtlb_enabled = False\n",
        "\n",
        "# Set data cache parameters\n",
        "dc_num_sets = 4\n",
        "dc_set_size = 1\n",
        "line_size = 16\n",
        "\n",
        "# Calculate index and offset bits for data cache\n",
        "dc_index_bits = len(bin(dc_num_sets - 1)[2:])\n",
        "dc_offset_bits = len(bin(line_size - 1)[2:])\n",
        "\n",
        "# Data cache variables\n",
        "dc_cache = [[None, False] for _ in range(dc_num_sets)]  # [tag, dirty bit]\n",
        "\n",
        "# Statistics variables\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "\n",
        "# Function to fetch a cache line from memory (replace with your implementation)\n",
        "def fetch_line(tag, index):\n",
        "    # Implement the logic to fetch the line from memory based on the tag and index\n",
        "    # Update the cache with the fetched line\n",
        "    pass\n",
        "\n",
        "# Function to write a dirty cache line back to memory (replace with your implementation)\n",
        "def write_back(tag, index):\n",
        "    # Implement the logic to write the dirty line back to memory based on the tag and index\n",
        "    # Reset the dirty bit of the cache line\n",
        "    pass\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    physical_address = address\n",
        "\n",
        "    # Calculate DC index and DC tag\n",
        "    dc_index = (physical_address >> dc_offset_bits) & (dc_num_sets - 1)\n",
        "    dc_tag = physical_address >> (dc_index_bits + dc_offset_bits)\n",
        "\n",
        "    # Check if the cache line is a hit or miss\n",
        "    if dc_cache[dc_index][0] == dc_tag:\n",
        "        dc_hits += 1\n",
        "    else:\n",
        "        dc_misses += 1\n",
        "        if dc_cache[dc_index][1]:  # Dirty bit is set\n",
        "            # Write the dirty line back to memory\n",
        "            write_back(dc_cache[dc_index][0], dc_index)\n",
        "\n",
        "        # Fetch the line from memory\n",
        "        fetch_line(dc_tag, dc_index)\n",
        "\n",
        "        # Update the cache with the new line\n",
        "        dc_cache[dc_index][0] = dc_tag\n",
        "        dc_cache[dc_index][1] = False  # Set dirty bit to False\n",
        "\n",
        "    # Check if it's a write operation\n",
        "    if access_type == 'W':\n",
        "        dc_cache[dc_index][1] = True  # Set dirty bit to True\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"Reference:\")\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    print(f\"DC Index: {dc_index:01x}\")\n",
        "    print(f\"DC Tag: {dc_tag:01x}\")\n",
        "    print(\"Result: HIT\" if dc_cache[dc_index][0] == dc_tag else \"Result: MISS\")\n",
        "\n",
        "    # Simulated memory access (replace with your implementation)\n",
        "    # Perform the appropriate memory reads and writes based on the access type and physical address\n",
        "\n",
        "# Calculate hit ratio\n",
        "dc_hit_ratio = dc_hits / (dc_hits + dc_misses) if (dc_hits + dc_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Simulation statistics\")\n",
        "print(f\"DC Hits: {dc_hits}\")\n",
        "print(f\"DC Misses: {dc_misses}\")\n",
        "print(f\"DC Hit Ratio: {dc_hit_ratio}\")\n",
        "\n",
        "\n",
        "# Step 6: Simulation of L2 cache with write-allocate and write-back policy\n",
        "\n",
        "def access_dc(address):\n",
        "    # Simulated data cache access\n",
        "    dc_hit = False\n",
        "    dc_result = \"MISS\"\n",
        "\n",
        "    # Check L1 data cache\n",
        "    dc_tag = (address >> 4) & 0xF\n",
        "    dc_index = (address >> 2) & 0x3\n",
        "\n",
        "    if dc_cache[dc_index] == dc_tag:\n",
        "        # L1 data cache hit\n",
        "        dc_hit = True\n",
        "        dc_result = \"HIT\"\n",
        "    else:\n",
        "        # L1 data cache miss\n",
        "        # Check L2 cache\n",
        "        l2_hit = access_l2(address)\n",
        "        if l2_hit:\n",
        "            # L2 cache hit\n",
        "            l2_index = (address >> 4) & (l2_num_sets - 1)\n",
        "            l2_tag = address >> (l2_index_bits + 4)\n",
        "            dc_cache[dc_index] = l2_tag  # Update L1 data cache with L2 cache line\n",
        "            dc_hit = True\n",
        "            dc_result = \"HIT\"\n",
        "        else:\n",
        "            # L2 cache miss\n",
        "            # Perform memory access and update L2 cache\n",
        "            l2_cache[l2_index] = l2_tag  # Update L2 cache with new line\n",
        "\n",
        "    if write_allocate_dc and access_type == 'W' and not dc_hit:\n",
        "        # Perform write-allocate if enabled and it's a write miss\n",
        "        # Fetch the cache line from memory into L2 cache and L1 data cache\n",
        "        fetch_line(l2_tag, l2_index)\n",
        "        dc_cache[dc_index] = l2_tag\n",
        "\n",
        "    return dc_result\n",
        "def access_l2(address):\n",
        "    # Simulated L2 cache access\n",
        "    l2_hit = False\n",
        "\n",
        "    # Calculate L2 index and tag\n",
        "    l2_index = (address >> 4) & (l2_num_sets - 1)\n",
        "    l2_tag = address >> (l2_index_bits + 4)\n",
        "\n",
        "    if l2_cache[l2_index] == l2_tag:\n",
        "        # L2 cache hit\n",
        "        l2_hit = True\n",
        "    else:\n",
        "        # L2 cache miss\n",
        "        # Fetch the cache line from memory into L2 cache\n",
        "        fetch_line(l2_tag, l2_index)\n",
        "\n",
        "    return l2_hit\n",
        "def access_memory(address):\n",
        "    # Simulated memory access\n",
        "    if write_back_dc and access_type == 'W':\n",
        "        # Perform write-back if enabled and it's a write operation\n",
        "        l2_index = (address >> 4) & (l2_num_sets - 1)\n",
        "        l2_tag = address >> (l2_index_bits + 4)\n",
        "        l2_cache[l2_index] = l2_tag  # Update L2 cache with the modified line\n",
        "\n",
        "    # Perform memory read or write based on the access type and physical address\n",
        "    # Replace this with your own implementation\n",
        "    pass\n",
        "\n",
        "\n",
        "# Step 7: Simulation of page table without TLB\n",
        "\n",
        "# Step 7: Simulation of the page table without TLB\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Enable/disable translation based on the modified configuration\n",
        "virtual_addresses_enabled = True\n",
        "dtlb_enabled = False\n",
        "\n",
        "# Set page table parameters\n",
        "num_virtual_pages = 64\n",
        "num_physical_pages = 4\n",
        "page_size = 256\n",
        "\n",
        "# Calculate virtual and physical page offset bits\n",
        "virtual_offset_bits = len(bin(page_size - 1)[2:])\n",
        "physical_offset_bits = len(bin(page_size - 1)[2:])\n",
        "\n",
        "# Page table variables\n",
        "page_table = [None] * num_virtual_pages  # Physical page number for each virtual page\n",
        "\n",
        "# Statistics variables\n",
        "pt_hits = 0\n",
        "pt_misses = 0\n",
        "\n",
        "# Placeholder function for handling a page fault (replace with your implementation)\n",
        "def handle_page_fault(virtual_page_number):\n",
        "    # Implement the logic to handle a page fault\n",
        "    # This may involve loading the required page into memory from disk and updating the page table\n",
        "    # For now, we will simply assign a random physical page to the virtual page\n",
        "    import random\n",
        "    page_table[virtual_page_number] = random.randint(0, num_physical_pages - 1)\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    if virtual_addresses_enabled:\n",
        "        virtual_address = address\n",
        "\n",
        "        # Calculate virtual page number and virtual page offset\n",
        "        virtual_page_number = virtual_address >> virtual_offset_bits\n",
        "        virtual_page_offset = virtual_address & (page_size - 1)\n",
        "\n",
        "        # Check if the virtual page is mapped to a physical page in the page table\n",
        "        if page_table[virtual_page_number] is not None:\n",
        "            pt_hits += 1\n",
        "            physical_page_number = page_table[virtual_page_number]\n",
        "        else:\n",
        "            pt_misses += 1\n",
        "\n",
        "            # Simulate a page fault\n",
        "            handle_page_fault(virtual_page_number)\n",
        "\n",
        "            # Map the virtual page to a physical page in the page table\n",
        "            physical_page_number = page_table[virtual_page_number]\n",
        "\n",
        "        # Calculate physical address\n",
        "        physical_address = (physical_page_number << physical_offset_bits) | virtual_page_offset\n",
        "    else:\n",
        "        physical_address = address\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"Reference:\")\n",
        "    print(f\"Address: {address:08x}\")\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    if virtual_addresses_enabled:\n",
        "        print(f\"Virtual Page Number: {virtual_page_number:02x}\")\n",
        "        print(f\"Virtual Page Offset: {virtual_page_offset:02x}\")\n",
        "    print(f\"Physical Page Number: {physical_page_number:02x}\")\n",
        "    print(\"Page Table Result: HIT\" if page_table[virtual_page_number] is not None else \"Page Table Result: MISS\")\n",
        "\n",
        "    # Simulated memory access (replace with your implementation)\n",
        "    # Perform the appropriate memory reads and writes based on the access type and physical address\n",
        "\n",
        "# Calculate hit ratio\n",
        "pt_hit_ratio = pt_hits / (pt_hits + pt_misses) if (pt_hits + pt_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Simulation statistics\")\n",
        "print(f\"PT Hits: {pt_hits}\")\n",
        "print(f\"PT Misses: {pt_misses}\")\n",
        "print(f\"PT Hit Ratio: {pt_hit_ratio}\")\n",
        "\n",
        "\n",
        "# Step 8: Simulation of data TLB with L2 cache and virtual addresses enabled\n",
        "\n",
        "print(\"Step 8: Simulation of the data TLB with L2 cache and virtual addresses enabled\")\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Enable/disable translation and TLBs based on the modified configuration\n",
        "virtual_addresses_enabled = True\n",
        "dtlb_enabled = True\n",
        "\n",
        "# Set TLB parameters\n",
        "dtlb_num_sets = 2\n",
        "dtlb_set_size = 1\n",
        "dtlb_index_bits = len(bin(dtlb_num_sets - 1)[2:])\n",
        "dtlb_tag_bits = 32 - dtlb_index_bits\n",
        "dtlb_entries = [[None] * dtlb_set_size for _ in range(dtlb_num_sets)]  # [tag, physical page number]\n",
        "\n",
        "# Set L2 cache parameters\n",
        "l2_num_sets = 16\n",
        "l2_set_size = 4\n",
        "l2_line_size = 16\n",
        "l2_index_bits = len(bin(l2_num_sets - 1)[2:])\n",
        "l2_tag_bits = 32 - l2_index_bits\n",
        "l2_cache = [[None] * l2_set_size for _ in range(l2_num_sets)]  # [tag, dirty bit]\n",
        "\n",
        "# Page table variables\n",
        "num_virtual_pages = 64\n",
        "num_physical_pages = 4\n",
        "page_size = 256\n",
        "page_table = [None] * num_virtual_pages  # Physical page number for each virtual page\n",
        "\n",
        "# Statistics variables\n",
        "dtlb_hits = 0\n",
        "dtlb_misses = 0\n",
        "l2_hits = 0\n",
        "l2_misses = 0\n",
        "\n",
        "# Placeholder function for handling a page fault (replace with your implementation)\n",
        "def handle_page_fault(virtual_page_number):\n",
        "    # Implement the logic to handle a page fault\n",
        "    # This may involve loading the required page into memory from disk and updating the page table\n",
        "    # For now, we will simply assign a random physical page to the virtual page\n",
        "    import random\n",
        "    page_table[virtual_page_number] = random.randint(0, num_physical_pages - 1)\n",
        "\n",
        "# Function to access the data TLB\n",
        "def access_dtlb(virtual_page_number):\n",
        "    dtlb_set_index = virtual_page_number % dtlb_num_sets\n",
        "\n",
        "    # Check if the virtual page is in the TLB\n",
        "    for entry in dtlb_entries[dtlb_set_index]:\n",
        "        if entry is not None and entry[0] == virtual_page_number:\n",
        "            return entry[1]  # Return physical page number\n",
        "\n",
        "    return None  # TLB miss\n",
        "\n",
        "# Function to fetch a cache line from memory\n",
        "def fetch_line(tag, index):\n",
        "    # Implement the logic to fetch the line from memory based on the tag and index\n",
        "    # Update the cache with the fetched line\n",
        "    pass\n",
        "\n",
        "# Function to write a dirty line back to memory\n",
        "def write_back(tag, index):\n",
        "    # Implement the logic to write the dirty line back to memory based on the tag and index\n",
        "    pass\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    if virtual_addresses_enabled:\n",
        "        virtual_address = address\n",
        "\n",
        "        # Calculate virtual page number and virtual page offset\n",
        "        virtual_page_number = virtual_address // page_size\n",
        "        virtual_page_offset = virtual_address % page_size\n",
        "\n",
        "        # Check if the virtual page is mapped to a physical page in the TLB\n",
        "        physical_page_number = access_dtlb(virtual_page_number)\n",
        "        if physical_page_number is not None:\n",
        "            dtlb_hits += 1\n",
        "        else:\n",
        "            dtlb_misses += 1\n",
        "\n",
        "            # Simulate a page fault\n",
        "            handle_page_fault(virtual_page_number)\n",
        "\n",
        "            # Map the virtual page to a physical page in the TLB\n",
        "            physical_page_number = page_table[virtual_page_number]\n",
        "            dtlb_set_index = virtual_page_number % dtlb_num_sets\n",
        "            dtlb_entries[dtlb_set_index][0] = (virtual_page_number, physical_page_number)\n",
        "\n",
        "        # Calculate physical address\n",
        "        physical_address = (physical_page_number * page_size) + virtual_page_offset\n",
        "    else:\n",
        "        physical_address = address\n",
        "\n",
        "    # Calculate L2 index and L2 tag\n",
        "    l2_index = (physical_address >> 4) & (l2_num_sets - 1)\n",
        "    l2_tag = physical_address >> (l2_index_bits + 4)\n",
        "\n",
        "    # Check if the cache line is a hit or miss in L2 cache\n",
        "    if l2_cache[l2_index][0] == l2_tag:\n",
        "        l2_hits += 1\n",
        "    else:\n",
        "        l2_misses += 1\n",
        "        if l2_cache[l2_index][1]:  # Dirty bit is set\n",
        "            # Write the dirty line back to memory\n",
        "            write_back(l2_cache[l2_index][0], l2_index)\n",
        "\n",
        "        # Fetch the line from memory\n",
        "        fetch_line(l2_tag, l2_index)\n",
        "\n",
        "        # Update the cache with the new line\n",
        "        l2_cache[l2_index][0] = l2_tag\n",
        "        l2_cache[l2_index][1] = False  # Set dirty bit to False\n",
        "\n",
        "    # Check if it's a write operation\n",
        "    if access_type == 'W':\n",
        "        l2_cache[l2_index][1] = True  # Set dirty bit to True\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"Reference:\")\n",
        "    print(f\"Address: {address:08x}\")\n",
        "    if virtual_addresses_enabled:\n",
        "        print(f\"Virtual Page Number: {virtual_page_number:02x}\")\n",
        "        print(f\"Virtual Page Offset: {virtual_page_offset:02x}\")\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    print(f\"Physical Page Number: {physical_page_number:02x}\")\n",
        "    print(\"DTLB Result: HIT\" if physical_page_number is not None else \"DTLB Result: MISS\")\n",
        "    print(\"L2 Cache Result: HIT\" if l2_cache[l2_index][0] == l2_tag else \"L2 Cache Result: MISS\")\n",
        "\n",
        "# Calculate hit ratios\n",
        "dtlb_hit_ratio = dtlb_hits / (dtlb_hits + dtlb_misses) if (dtlb_hits + dtlb_misses) > 0 else 0\n",
        "l2_hit_ratio = l2_hits / (l2_hits + l2_misses) if (l2_hits + l2_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Simulation statistics\")\n",
        "print(f\"DTLB Hits: {dtlb_hits}\")\n",
        "print(f\"DTLB Misses: {dtlb_misses}\")\n",
        "print(f\"DTLB Hit Ratio: {dtlb_hit_ratio}\")\n",
        "print(f\"L2 Cache Hits: {l2_hits}\")\n",
        "print(f\"L2 Cache Misses: {l2_misses}\")\n",
        "print(f\"L2 Cache Hit Ratio: {l2_hit_ratio}\")\n",
        "\n",
        "\n",
        "# Step 9: Increment counters and print summary statistics\n",
        "# Step 9: Increment counters and print summary statistics\n",
        "print(\"Step 9: Increment counters and print summary statistics\")\n",
        "\n",
        "# Increment counters\n",
        "total_references = len(trace_data)\n",
        "total_hits = dc_hits + l2_hits\n",
        "total_misses = dc_misses + l2_misses\n",
        "\n",
        "# Calculate hit ratios\n",
        "dc_hit_ratio = dc_hits / total_references if total_references > 0 else 0\n",
        "l2_hit_ratio = l2_hits / total_references if total_references > 0 else 0\n",
        "\n",
        "# Print summary statistics\n",
        "print(\"Summary Statistics:\")\n",
        "print(f\"Total References: {total_references}\")\n",
        "print(f\"Total Hits: {total_hits}\")\n",
        "print(f\"Total Misses: {total_misses}\")\n",
        "print(f\"Data Cache Hit Ratio: {dc_hit_ratio}\")\n",
        "print(f\"L2 Cache Hit Ratio: {l2_hit_ratio}\")\n",
        "\n",
        "\n",
        "# Step 10: Simulation of no write-allocate, write-through policy for DC and L2 caches\n",
        "# Step 10: Simulation of no write-allocate, write-through policy for DC and L2 caches\n",
        "print(\"Step 10: Simulation of no write-allocate, write-through policy for DC and L2 caches\")\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Disable translation and TLBs based on the modified configuration\n",
        "virtual_addresses_enabled = False\n",
        "dtlb_enabled = False\n",
        "\n",
        "# Set data cache parameters\n",
        "dc_num_sets = 4\n",
        "dc_set_size = 1\n",
        "line_size = 16\n",
        "\n",
        "# Calculate index and offset bits for data cache\n",
        "dc_index_bits = len(bin(dc_num_sets - 1)[2:])\n",
        "dc_offset_bits = len(bin(line_size - 1)[2:])\n",
        "\n",
        "# Data cache variables\n",
        "dc_cache = [[None] * dc_set_size for _ in range(dc_num_sets)]  # [tag]\n",
        "\n",
        "# Set L2 cache parameters\n",
        "l2_num_sets = 16\n",
        "l2_set_size = 4\n",
        "l2_line_size = 16\n",
        "\n",
        "# Calculate index and offset bits for L2 cache\n",
        "l2_index_bits = len(bin(l2_num_sets - 1)[2:])\n",
        "l2_offset_bits = len(bin(l2_line_size - 1)[2:])\n",
        "\n",
        "# L2 cache variables\n",
        "l2_cache = [[None] * l2_set_size for _ in range(l2_num_sets)]  # [tag]\n",
        "\n",
        "# Statistics variables\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "l2_hits = 0\n",
        "l2_misses = 0\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    physical_address = address\n",
        "\n",
        "    # Calculate DC index and DC tag\n",
        "    dc_index = (physical_address >> dc_offset_bits) & (dc_num_sets - 1)\n",
        "    dc_tag = physical_address >> (dc_index_bits + dc_offset_bits)\n",
        "\n",
        "    # Check if the cache line is a hit or miss in the data cache\n",
        "    if dc_cache[dc_index][0] == dc_tag:\n",
        "        dc_hits += 1\n",
        "    else:\n",
        "        dc_misses += 1\n",
        "        dc_cache[dc_index][0] = dc_tag  # Update the cache with the new tag\n",
        "\n",
        "    # Calculate L2 index and L2 tag\n",
        "    l2_index = (physical_address >> l2_offset_bits) & (l2_num_sets - 1)\n",
        "    l2_tag = physical_address >> (l2_index_bits + l2_offset_bits)\n",
        "\n",
        "    # Check if the cache line is a hit or miss in the L2 cache\n",
        "    if l2_cache[l2_index][0] == l2_tag:\n",
        "        l2_hits += 1\n",
        "    else:\n",
        "        l2_misses += 1\n",
        "        l2_cache[l2_index][0] = l2_tag  # Update the cache with the new tag\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"Reference:\")\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    print(f\"DC Index: {dc_index:01x}\")\n",
        "    print(f\"DC Tag: {dc_tag:01x}\")\n",
        "    print(f\"L2 Index: {l2_index:01x}\")\n",
        "    print(f\"L2 Tag: {l2_tag:01x}\")\n",
        "    print(\"DC Result: HIT\" if dc_cache[dc_index][0] == dc_tag else \"DC Result: MISS\")\n",
        "    print(\"L2 Result: HIT\" if l2_cache[l2_index][0] == l2_tag else \"L2 Result: MISS\")\n",
        "\n",
        "    # Simulated memory access (replace with your implementation)\n",
        "    # Perform the appropriate memory reads and writes based on the access type and physical address\n",
        "\n",
        "# Calculate hit ratios\n",
        "dc_hit_ratio = dc_hits / (dc_hits + dc_misses) if (dc_hits + dc_misses) > 0 else 0\n",
        "l2_hit_ratio = l2_hits / (l2_hits + l2_misses) if (l2_hits + l2_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Simulation statistics\")\n",
        "print(f\"DC Hits: {dc_hits}\")\n",
        "print(f\"DC Misses: {dc_misses}\")\n",
        "print(f\"DC Hit Ratio: {dc_hit_ratio}\")\n",
        "print(f\"L2 Hits: {l2_hits}\")\n",
        "print(f\"L2 Misses: {l2_misses}\")\n",
        "print(f\"L2 Hit Ratio: {l2_hit_ratio}\")\n",
        "\n",
        "\n",
        "# Step 11: Testing different cache configurations\n",
        "dc_num_sets = 8\n",
        "dc_set_size = 2\n",
        "line_size = 32\n",
        "\n",
        "l2_num_sets = 32\n",
        "l2_set_size = 8\n",
        "l2_line_size = 64\n",
        "\n",
        "# Step 12: Invalidation of cache lines during page replacement\n",
        "def invalidate_cache_lines(physical_page_number):\n",
        "    # Invalidates cache lines associated with the specified physical page in DC\n",
        "    for i in range(dc_num_sets):\n",
        "        if dc_cache[i][0] == physical_page_number:\n",
        "            dc_cache[i][0] = None\n",
        "            dc_cache[i][1] = False\n",
        "\n",
        "    # Invalidates cache lines associated with the specified physical page in L2\n",
        "    for i in range(l2_num_sets):\n",
        "        for j in range(l2_set_size):\n",
        "            if l2_cache[i][j][0] == physical_page_number:\n",
        "                l2_cache[i][j][0] = None\n",
        "                l2_cache[i][j][1] = False\n",
        "\n",
        "def handle_page_fault(virtual_page_number):\n",
        "    # Check if the page table entry is already occupied\n",
        "    if page_table[virtual_page_number] is not None:\n",
        "        # Invalidate cache lines associated with the evicted physical page\n",
        "        invalidate_cache_lines(page_table[virtual_page_number])\n",
        "\n",
        "    # Assign a new physical page to the virtual page\n",
        "    page_table[virtual_page_number] = random.randint(0, num_physical_pages - 1)\n",
        "\n",
        "# Note: Each step requires modifications and additions to the code. The provided code structure serves as a starting point, and you can build upon it to implement the specific functionalities and configurations required for each step.\n",
        "\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "SmAFqy9BWrr4",
        "outputId": "1fc0f35d-2fd7-4a0c-88e8-3b5bff361de3"
      },
      "execution_count": 121,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Step 1: Read configuration file and calculate index and offset bits\n",
            "Configuration:\n",
            "Data TLB configuration\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Number of bits used for the index: 4\n",
            "Number of bits used for the offset: 8\n",
            "Page Table configuration\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Number of bits used for the index: 6\n",
            "Number of bits used for the offset: 8\n",
            "Data Cache configuration\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Line size: 16\n",
            "Number of bits used for the index: 4\n",
            "Number of bits used for the offset: 4\n",
            "L2 Cache configuration\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Line size: 16\n",
            "Number of bits used for the index: 4\n",
            "Number of bits used for the offset: 4\n",
            "Step 2: Simulation with disabled translation, TLBs, and L2 cache\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "Page Offset: 84\n",
            "Physical Page Number: 0c\n",
            "DC Tag: 8\n",
            "DC Index: 1\n",
            "Reference:\n",
            "Physical Address: 0000081c\n",
            "Page Offset: 1c\n",
            "Physical Page Number: 08\n",
            "DC Tag: 1\n",
            "DC Index: 3\n",
            "Reference:\n",
            "Physical Address: 0000014c\n",
            "Page Offset: 4c\n",
            "Physical Page Number: 01\n",
            "DC Tag: 4\n",
            "DC Index: 3\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "Page Offset: 84\n",
            "Physical Page Number: 0c\n",
            "DC Tag: 8\n",
            "DC Index: 1\n",
            "Reference:\n",
            "Physical Address: 00000400\n",
            "Page Offset: 00\n",
            "Physical Page Number: 04\n",
            "DC Tag: 0\n",
            "DC Index: 0\n",
            "Reference:\n",
            "Physical Address: 00000148\n",
            "Page Offset: 48\n",
            "Physical Page Number: 01\n",
            "DC Tag: 4\n",
            "DC Index: 2\n",
            "Reference:\n",
            "Physical Address: 00000144\n",
            "Page Offset: 44\n",
            "Physical Page Number: 01\n",
            "DC Tag: 4\n",
            "DC Index: 1\n",
            "Reference:\n",
            "Physical Address: 00000c80\n",
            "Page Offset: 80\n",
            "Physical Page Number: 0c\n",
            "DC Tag: 8\n",
            "DC Index: 0\n",
            "Reference:\n",
            "Physical Address: 00000008\n",
            "Page Offset: 08\n",
            "Physical Page Number: 00\n",
            "DC Tag: 0\n",
            "DC Index: 2\n",
            "Physical Address: 00000c84\n",
            "Page Offset: 84\n",
            "Physical Page Number: 0c\n",
            "DC Tag: 8\n",
            "DC Index: 1\n",
            "DC Result: MISS\n",
            "Physical Address: 0000081c\n",
            "Page Offset: 1c\n",
            "Physical Page Number: 08\n",
            "DC Tag: 1\n",
            "DC Index: 3\n",
            "DC Result: MISS\n",
            "Physical Address: 0000014c\n",
            "Page Offset: 4c\n",
            "Physical Page Number: 01\n",
            "DC Tag: 4\n",
            "DC Index: 3\n",
            "DC Result: MISS\n",
            "Physical Address: 00000c84\n",
            "Page Offset: 84\n",
            "Physical Page Number: 0c\n",
            "DC Tag: 8\n",
            "DC Index: 1\n",
            "DC Result: MISS\n",
            "Physical Address: 00000400\n",
            "Page Offset: 00\n",
            "Physical Page Number: 04\n",
            "DC Tag: 0\n",
            "DC Index: 0\n",
            "DC Result: HIT\n",
            "Physical Address: 00000148\n",
            "Page Offset: 48\n",
            "Physical Page Number: 01\n",
            "DC Tag: 4\n",
            "DC Index: 2\n",
            "DC Result: MISS\n",
            "Physical Address: 00000144\n",
            "Page Offset: 44\n",
            "Physical Page Number: 01\n",
            "DC Tag: 4\n",
            "DC Index: 1\n",
            "DC Result: HIT\n",
            "Physical Address: 00000c80\n",
            "Page Offset: 80\n",
            "Physical Page Number: 0c\n",
            "DC Tag: 8\n",
            "DC Index: 0\n",
            "DC Result: HIT\n",
            "Physical Address: 00000008\n",
            "Page Offset: 08\n",
            "Physical Page Number: 00\n",
            "DC Tag: 0\n",
            "DC Index: 2\n",
            "DC Result: MISS\n",
            "Step 3: Simulation of data cache for direct-mapped organization with all reads\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000081c\n",
            "DC Index: 1\n",
            "DC Tag: 20\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000014c\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000400\n",
            "DC Index: 0\n",
            "DC Tag: 10\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000148\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000144\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c80\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000008\n",
            "DC Index: 0\n",
            "DC Tag: 0\n",
            "Result: HIT\n",
            "Simulation statistics\n",
            "DC Hits: 1\n",
            "DC Misses: 8\n",
            "DC Hit Ratio: 0.1111111111111111\n",
            "Step 4: Simulation of data cache with higher associativity levels and all reads\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000081c\n",
            "DC Index: 1\n",
            "DC Tag: 20\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000014c\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000400\n",
            "DC Index: 0\n",
            "DC Tag: 10\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000148\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000144\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c80\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000008\n",
            "DC Index: 0\n",
            "DC Tag: 0\n",
            "Result: HIT\n",
            "Simulation statistics\n",
            "DC Hits: 3\n",
            "DC Misses: 6\n",
            "DC Hit Ratio: 0.3333333333333333\n",
            "Step 5: Simulation of data cache with write-allocate and write-back policy\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000081c\n",
            "DC Index: 1\n",
            "DC Tag: 20\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000014c\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000400\n",
            "DC Index: 0\n",
            "DC Tag: 10\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000148\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000144\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c80\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000008\n",
            "DC Index: 0\n",
            "DC Tag: 0\n",
            "Result: HIT\n",
            "Simulation statistics\n",
            "DC Hits: 1\n",
            "DC Misses: 8\n",
            "DC Hit Ratio: 0.1111111111111111\n",
            "Reference:\n",
            "Address: 00000c84\n",
            "Physical Address: 00000084\n",
            "Virtual Page Number: 0c\n",
            "Virtual Page Offset: 84\n",
            "Physical Page Number: 00\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 0000081c\n",
            "Physical Address: 0000031c\n",
            "Virtual Page Number: 08\n",
            "Virtual Page Offset: 1c\n",
            "Physical Page Number: 03\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 0000014c\n",
            "Physical Address: 0000024c\n",
            "Virtual Page Number: 01\n",
            "Virtual Page Offset: 4c\n",
            "Physical Page Number: 02\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 00000c84\n",
            "Physical Address: 00000084\n",
            "Virtual Page Number: 0c\n",
            "Virtual Page Offset: 84\n",
            "Physical Page Number: 00\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 00000400\n",
            "Physical Address: 00000000\n",
            "Virtual Page Number: 04\n",
            "Virtual Page Offset: 00\n",
            "Physical Page Number: 00\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 00000148\n",
            "Physical Address: 00000248\n",
            "Virtual Page Number: 01\n",
            "Virtual Page Offset: 48\n",
            "Physical Page Number: 02\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 00000144\n",
            "Physical Address: 00000244\n",
            "Virtual Page Number: 01\n",
            "Virtual Page Offset: 44\n",
            "Physical Page Number: 02\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 00000c80\n",
            "Physical Address: 00000080\n",
            "Virtual Page Number: 0c\n",
            "Virtual Page Offset: 80\n",
            "Physical Page Number: 00\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 00000008\n",
            "Physical Address: 00000208\n",
            "Virtual Page Number: 00\n",
            "Virtual Page Offset: 08\n",
            "Physical Page Number: 02\n",
            "Page Table Result: HIT\n",
            "Simulation statistics\n",
            "PT Hits: 4\n",
            "PT Misses: 5\n",
            "PT Hit Ratio: 0.4444444444444444\n",
            "Step 8: Simulation of the data TLB with L2 cache and virtual addresses enabled\n",
            "Reference:\n",
            "Address: 00000c84\n",
            "Virtual Page Number: 0c\n",
            "Virtual Page Offset: 84\n",
            "Physical Address: 00000384\n",
            "Physical Page Number: 03\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 0000081c\n",
            "Virtual Page Number: 08\n",
            "Virtual Page Offset: 1c\n",
            "Physical Address: 0000021c\n",
            "Physical Page Number: 02\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 0000014c\n",
            "Virtual Page Number: 01\n",
            "Virtual Page Offset: 4c\n",
            "Physical Address: 0000014c\n",
            "Physical Page Number: 01\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 00000c84\n",
            "Virtual Page Number: 0c\n",
            "Virtual Page Offset: 84\n",
            "Physical Address: 00000084\n",
            "Physical Page Number: 00\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 00000400\n",
            "Virtual Page Number: 04\n",
            "Virtual Page Offset: 00\n",
            "Physical Address: 00000300\n",
            "Physical Page Number: 03\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 00000148\n",
            "Virtual Page Number: 01\n",
            "Virtual Page Offset: 48\n",
            "Physical Address: 00000148\n",
            "Physical Page Number: 01\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 00000144\n",
            "Virtual Page Number: 01\n",
            "Virtual Page Offset: 44\n",
            "Physical Address: 00000144\n",
            "Physical Page Number: 01\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 00000c80\n",
            "Virtual Page Number: 0c\n",
            "Virtual Page Offset: 80\n",
            "Physical Address: 00000280\n",
            "Physical Page Number: 02\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 00000008\n",
            "Virtual Page Number: 00\n",
            "Virtual Page Offset: 08\n",
            "Physical Address: 00000008\n",
            "Physical Page Number: 00\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Simulation statistics\n",
            "DTLB Hits: 2\n",
            "DTLB Misses: 7\n",
            "DTLB Hit Ratio: 0.2222222222222222\n",
            "L2 Cache Hits: 2\n",
            "L2 Cache Misses: 7\n",
            "L2 Cache Hit Ratio: 0.2222222222222222\n",
            "Step 9: Increment counters and print summary statistics\n",
            "Summary Statistics:\n",
            "Total References: 9\n",
            "Total Hits: 3\n",
            "Total Misses: 15\n",
            "Data Cache Hit Ratio: 0.1111111111111111\n",
            "L2 Cache Hit Ratio: 0.2222222222222222\n",
            "Step 10: Simulation of no write-allocate, write-through policy for DC and L2 caches\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "L2 Index: 8\n",
            "L2 Tag: c\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000081c\n",
            "DC Index: 1\n",
            "DC Tag: 20\n",
            "L2 Index: 1\n",
            "L2 Tag: 8\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000014c\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "L2 Index: 4\n",
            "L2 Tag: 1\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "L2 Index: 8\n",
            "L2 Tag: c\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000400\n",
            "DC Index: 0\n",
            "DC Tag: 10\n",
            "L2 Index: 0\n",
            "L2 Tag: 4\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000148\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "L2 Index: 4\n",
            "L2 Tag: 1\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000144\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "L2 Index: 4\n",
            "L2 Tag: 1\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c80\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "L2 Index: 8\n",
            "L2 Tag: c\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000008\n",
            "DC Index: 0\n",
            "DC Tag: 0\n",
            "L2 Index: 0\n",
            "L2 Tag: 0\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Simulation statistics\n",
            "DC Hits: 1\n",
            "DC Misses: 8\n",
            "DC Hit Ratio: 0.1111111111111111\n",
            "L2 Hits: 4\n",
            "L2 Misses: 5\n",
            "L2 Hit Ratio: 0.4444444444444444\n"
          ]
        }
      ]
    }
  ]
}