static void F_1 ( void * V_1 )\r\n{\r\nunsigned long V_2 , * V_3 = V_1 ;\r\n__asm__ __volatile__("ldxa [%%g0] %1, %0"\r\n: "=&r" (ret)\r\n: "i" (ASI_SAFARI_CONFIG));\r\n* V_3 = V_2 ;\r\n}\r\nstatic void F_2 ( void * V_1 )\r\n{\r\nunsigned long V_4 , * V_5 = V_1 ;\r\nF_1 ( & V_4 ) ;\r\nV_4 &= ~ V_6 ;\r\nV_4 |= * V_5 ;\r\n__asm__ __volatile__("stxa %0, [%%g0] %1\n\t"\r\n"membar #Sync"\r\n:\r\n: "r" (reg), "i" (ASI_SAFARI_CONFIG)\r\n: "memory");\r\n}\r\nstatic unsigned long F_3 ( unsigned int V_7 , unsigned long V_8 )\r\n{\r\nunsigned long V_9 = F_4 ( V_7 ) / 1000 ;\r\nunsigned long V_2 ;\r\nswitch ( V_8 & V_6 ) {\r\ncase V_10 :\r\nV_2 = V_9 / 1 ;\r\nbreak;\r\ncase V_11 :\r\nV_2 = V_9 / 2 ;\r\nbreak;\r\ncase V_12 :\r\nV_2 = V_9 / 32 ;\r\nbreak;\r\ndefault:\r\nF_5 () ;\r\n}\r\nreturn V_2 ;\r\n}\r\nstatic unsigned int F_6 ( unsigned int V_7 )\r\n{\r\nunsigned long V_4 ;\r\nif ( F_7 ( V_7 , F_1 , & V_4 , 1 ) )\r\nreturn 0 ;\r\nreturn F_3 ( V_7 , V_4 ) ;\r\n}\r\nstatic int F_8 ( struct V_13 * V_14 , unsigned int V_15 )\r\n{\r\nunsigned int V_7 = V_14 -> V_7 ;\r\nunsigned long V_5 , V_16 ;\r\nV_16 = F_4 ( V_7 ) / 1000 ;\r\nswitch ( V_15 ) {\r\ncase 0 :\r\nV_5 = V_10 ;\r\nV_16 /= 1 ;\r\nbreak;\r\ncase 1 :\r\nV_5 = V_11 ;\r\nV_16 /= 2 ;\r\nbreak;\r\ncase 2 :\r\nV_5 = V_12 ;\r\nV_16 /= 32 ;\r\nbreak;\r\ndefault:\r\nF_5 () ;\r\n}\r\nreturn F_7 ( V_7 , F_2 , & V_5 , 1 ) ;\r\n}\r\nstatic int T_1 F_9 ( struct V_13 * V_14 )\r\n{\r\nunsigned int V_7 = V_14 -> V_7 ;\r\nunsigned long V_9 = F_4 ( V_7 ) / 1000 ;\r\nstruct V_17 * V_18 =\r\n& V_19 [ V_7 ] . V_18 [ 0 ] ;\r\nV_18 [ 0 ] . V_20 = 0 ;\r\nV_18 [ 0 ] . V_21 = V_9 / 1 ;\r\nV_18 [ 1 ] . V_20 = 1 ;\r\nV_18 [ 1 ] . V_21 = V_9 / 2 ;\r\nV_18 [ 2 ] . V_20 = 2 ;\r\nV_18 [ 2 ] . V_21 = V_9 / 32 ;\r\nV_18 [ 3 ] . V_20 = 0 ;\r\nV_18 [ 3 ] . V_21 = V_22 ;\r\nV_14 -> V_23 . V_24 = 0 ;\r\nV_14 -> V_25 = V_9 ;\r\nreturn F_10 ( V_14 , V_18 ) ;\r\n}\r\nstatic int F_11 ( struct V_13 * V_14 )\r\n{\r\nif ( V_26 )\r\nF_8 ( V_14 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_12 ( void )\r\n{\r\nunsigned long V_27 , V_28 , V_29 ;\r\nint V_2 ;\r\nif ( V_30 != V_31 && V_30 != V_32 )\r\nreturn - V_33 ;\r\n__asm__("rdpr %%ver, %0" : "=r" (ver));\r\nV_27 = ( ( V_29 >> 48 ) & 0xffff ) ;\r\nV_28 = ( ( V_29 >> 32 ) & 0xffff ) ;\r\nif ( V_27 == V_34 &&\r\n( V_28 == V_35 ||\r\nV_28 == V_36 ||\r\nV_28 == V_37 ||\r\nV_28 == V_38 ) ) {\r\nstruct V_39 * V_40 ;\r\nV_2 = - V_41 ;\r\nV_40 = F_13 ( sizeof( * V_40 ) , V_42 ) ;\r\nif ( ! V_40 )\r\ngoto V_43;\r\nV_19 = F_13 ( ( V_44 * sizeof( * V_19 ) ) ,\r\nV_42 ) ;\r\nif ( ! V_19 )\r\ngoto V_43;\r\nV_40 -> V_45 = F_9 ;\r\nV_40 -> V_46 = V_47 ;\r\nV_40 -> V_48 = F_8 ;\r\nV_40 -> V_49 = F_6 ;\r\nV_40 -> exit = F_11 ;\r\nstrcpy ( V_40 -> V_50 , L_1 ) ;\r\nV_26 = V_40 ;\r\nV_2 = F_14 ( V_40 ) ;\r\nif ( V_2 )\r\ngoto V_43;\r\nreturn 0 ;\r\nV_43:\r\nif ( V_40 ) {\r\nF_15 ( V_40 ) ;\r\nV_26 = NULL ;\r\n}\r\nF_15 ( V_19 ) ;\r\nV_19 = NULL ;\r\nreturn V_2 ;\r\n}\r\nreturn - V_33 ;\r\n}\r\nstatic void T_2 F_16 ( void )\r\n{\r\nif ( V_26 ) {\r\nF_17 ( V_26 ) ;\r\nF_15 ( V_26 ) ;\r\nV_26 = NULL ;\r\nF_15 ( V_19 ) ;\r\nV_19 = NULL ;\r\n}\r\n}
