Simulator report for Lab3
Tue Oct 06 17:05:58 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ALTSYNCRAM
  6. |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 us       ;
; Simulation Netlist Size     ; 304 nodes    ;
; Simulation Coverage         ;      49.09 % ;
; Total Number of Transitions ; 5450         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; End time                                                                                   ; 2 us       ;               ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; test.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------------------+
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------------------------------------------+
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      49.09 % ;
; Total nodes checked                                 ; 304          ;
; Total output ports checked                          ; 328          ;
; Total output ports with complete 1/0-value coverage ; 161          ;
; Total output ports with no 1/0-value coverage       ; 101          ;
; Total output ports with no 1-value coverage         ; 157          ;
; Total output ports with no 0-value coverage         ; 111          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                        ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab3|data[0]                                                                                                          ; |Lab3|data[0]                                                                                                           ; pin_out          ;
; |Lab3|data~7                                                                                                           ; |Lab3|data~7                                                                                                            ; out0             ;
; |Lab3|CLK                                                                                                              ; |Lab3|CLK                                                                                                               ; out              ;
; |Lab3|start                                                                                                            ; |Lab3|start                                                                                                             ; out              ;
; |Lab3|address[3]                                                                                                       ; |Lab3|address[3]                                                                                                        ; out              ;
; |Lab3|address[0]                                                                                                       ; |Lab3|address[0]                                                                                                        ; out              ;
; |Lab3|RAM:inst2|inst24                                                                                                 ; |Lab3|RAM:inst2|inst24                                                                                                  ; out0             ;
; |Lab3|RAM:inst2|inst19                                                                                                 ; |Lab3|RAM:inst2|inst19                                                                                                  ; out0             ;
; |Lab3|RAM:inst2|inst8                                                                                                  ; |Lab3|RAM:inst2|inst8                                                                                                   ; out0             ;
; |Lab3|RAM:inst2|inst7~0                                                                                                ; |Lab3|RAM:inst2|inst7~0                                                                                                 ; out0             ;
; |Lab3|RAM:inst2|inst21                                                                                                 ; |Lab3|RAM:inst2|inst21                                                                                                  ; regout           ;
; |Lab3|RAM:inst2|inst16                                                                                                 ; |Lab3|RAM:inst2|inst16                                                                                                  ; regout           ;
; |Lab3|RAM:inst2|inst16~0                                                                                               ; |Lab3|RAM:inst2|inst16~0                                                                                                ; out0             ;
; |Lab3|RAM:inst2|inst23                                                                                                 ; |Lab3|RAM:inst2|inst23                                                                                                  ; out0             ;
; |Lab3|RAM:inst2|inst6                                                                                                  ; |Lab3|RAM:inst2|inst6                                                                                                   ; regout           ;
; |Lab3|RAM:inst2|inst6~0                                                                                                ; |Lab3|RAM:inst2|inst6~0                                                                                                 ; out0             ;
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ram_block1a0           ; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|q_a[0]                  ; portadataout0    ;
; |Lab3|RAM:inst2|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]~0     ; |Lab3|RAM:inst2|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]~0      ; out0             ;
; |Lab3|RAM:inst2|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]       ; |Lab3|RAM:inst2|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]        ; out0             ;
; |Lab3|RAM:inst2|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[2]              ; |Lab3|RAM:inst2|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[2]               ; out0             ;
; |Lab3|RAM:inst2|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[1]              ; |Lab3|RAM:inst2|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[1]               ; out0             ;
; |Lab3|RAM:inst2|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[0]              ; |Lab3|RAM:inst2|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[0]               ; out0             ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita0        ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita0         ; sumout           ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita0        ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita0~COUT    ; cout             ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita1        ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita1         ; sumout           ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita1        ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita1~COUT    ; cout             ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita2        ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita2         ; sumout           ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita2        ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita2~COUT    ; cout             ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita3        ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita3         ; sumout           ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita3        ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita3~COUT    ; cout             ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita4        ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita4         ; sumout           ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita4        ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita4~COUT    ; cout             ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita5        ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita5         ; sumout           ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[5]      ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[5]                  ; regout           ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[4]      ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[4]                  ; regout           ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[3]      ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[3]                  ; regout           ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[2]      ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[2]                  ; regout           ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[1]      ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[1]                  ; regout           ;
; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[0]      ; |Lab3|RAM:inst2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[0]                  ; regout           ;
; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|aeb_int~0                 ; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|aeb_int~0                  ; out0             ;
; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|ageb                      ; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|ageb                       ; out0             ;
; |Lab3|RAM:inst2|lpm_compare6:inst22|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|_~0                      ; |Lab3|RAM:inst2|lpm_compare6:inst22|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|_~0                       ; out0             ;
; |Lab3|RAM:inst2|lpm_compare6:inst22|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]~0    ; |Lab3|RAM:inst2|lpm_compare6:inst22|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]~0     ; out0             ;
; |Lab3|RAM:inst2|lpm_compare6:inst22|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]      ; |Lab3|RAM:inst2|lpm_compare6:inst22|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]       ; out0             ;
; |Lab3|RAM:inst2|lpm_compare6:inst22|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[2]             ; |Lab3|RAM:inst2|lpm_compare6:inst22|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[2]              ; out0             ;
; |Lab3|RAM:inst2|lpm_compare6:inst22|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[1]             ; |Lab3|RAM:inst2|lpm_compare6:inst22|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[1]              ; out0             ;
; |Lab3|RAM:inst2|lpm_compare6:inst22|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[0]             ; |Lab3|RAM:inst2|lpm_compare6:inst22|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[0]              ; out0             ;
; |Lab3|RAM:inst2|lpm_compare8:inst17|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|_~0                      ; |Lab3|RAM:inst2|lpm_compare8:inst17|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|_~0                       ; out0             ;
; |Lab3|RAM:inst2|lpm_compare8:inst17|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]~0    ; |Lab3|RAM:inst2|lpm_compare8:inst17|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]~0     ; out0             ;
; |Lab3|RAM:inst2|lpm_compare8:inst17|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]      ; |Lab3|RAM:inst2|lpm_compare8:inst17|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]       ; out0             ;
; |Lab3|RAM:inst2|lpm_compare8:inst17|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[2]             ; |Lab3|RAM:inst2|lpm_compare8:inst17|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[2]              ; out0             ;
; |Lab3|RAM:inst2|lpm_compare8:inst17|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[1]             ; |Lab3|RAM:inst2|lpm_compare8:inst17|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[1]              ; out0             ;
; |Lab3|RAM:inst2|lpm_compare8:inst17|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[0]             ; |Lab3|RAM:inst2|lpm_compare8:inst17|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[0]              ; out0             ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0       ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0        ; sumout           ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0       ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1       ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1        ; sumout           ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1       ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1~COUT   ; cout             ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2       ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2        ; sumout           ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2       ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2~COUT   ; cout             ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3       ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3        ; sumout           ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3       ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3~COUT   ; cout             ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4       ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4        ; sumout           ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4       ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4~COUT   ; cout             ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5       ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5        ; sumout           ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5       ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5~COUT   ; cout             ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6       ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6        ; sumout           ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6       ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6~COUT   ; cout             ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7       ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7        ; sumout           ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[6]     ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]                 ; regout           ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[5]     ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]                 ; regout           ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[4]     ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                 ; regout           ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[3]     ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                 ; regout           ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[2]     ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                 ; regout           ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[1]     ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                 ; regout           ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[0]     ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                 ; regout           ;
; |Lab3|RAM:inst2|lpm_compare9:inst20|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|_~0                      ; |Lab3|RAM:inst2|lpm_compare9:inst20|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|_~0                       ; out0             ;
; |Lab3|RAM:inst2|lpm_compare9:inst20|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]~0    ; |Lab3|RAM:inst2|lpm_compare9:inst20|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]~0     ; out0             ;
; |Lab3|RAM:inst2|lpm_compare9:inst20|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]      ; |Lab3|RAM:inst2|lpm_compare9:inst20|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]       ; out0             ;
; |Lab3|RAM:inst2|lpm_compare9:inst20|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[2]             ; |Lab3|RAM:inst2|lpm_compare9:inst20|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[2]              ; out0             ;
; |Lab3|RAM:inst2|lpm_compare9:inst20|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[1]             ; |Lab3|RAM:inst2|lpm_compare9:inst20|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[1]              ; out0             ;
; |Lab3|RAM:inst2|lpm_compare9:inst20|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[0]             ; |Lab3|RAM:inst2|lpm_compare9:inst20|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[0]              ; out0             ;
; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                              ; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                               ; out              ;
; |Lab3|buffer:inst1|inst8                                                                                               ; |Lab3|buffer:inst1|inst8                                                                                                ; regout           ;
; |Lab3|buffer:inst1|inst8~0                                                                                             ; |Lab3|buffer:inst1|inst8~0                                                                                              ; out0             ;
; |Lab3|buffer:inst1|inst18                                                                                              ; |Lab3|buffer:inst1|inst18                                                                                               ; out0             ;
; |Lab3|buffer:inst1|inst16                                                                                              ; |Lab3|buffer:inst1|inst16                                                                                               ; out0             ;
; |Lab3|buffer:inst1|inst13                                                                                              ; |Lab3|buffer:inst1|inst13                                                                                               ; out0             ;
; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|aeb_int~0             ; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|aeb_int~0              ; out0             ;
; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|ageb                  ; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|ageb                   ; out0             ;
; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|_~0                   ; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|_~0                    ; out0             ;
; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]~0 ; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]~0  ; out0             ;
; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]   ; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]    ; out0             ;
; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[1]          ; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[1]           ; out0             ;
; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[0]          ; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[0]           ; out0             ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0     ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0      ; sumout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0     ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1     ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1      ; sumout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1     ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2     ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2      ; sumout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2     ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3     ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3      ; sumout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3     ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4     ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4      ; sumout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[3]   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]               ; regout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[2]   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]               ; regout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[1]   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]               ; regout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[0]   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]               ; regout           ;
; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|aeb_int~0             ; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|aeb_int~0              ; out0             ;
; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|ageb                  ; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|ageb                   ; out0             ;
; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~0                    ; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~0                     ; out0             ;
; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~1                    ; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~1                     ; out0             ;
; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~2                    ; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~2                     ; out0             ;
; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~3                    ; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~3                     ; out0             ;
; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~4                    ; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~4                     ; out0             ;
; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~5                    ; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~5                     ; out0             ;
; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~6                    ; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~6                     ; out0             ;
; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~7                    ; |Lab3|RAM:inst2|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~7                     ; out0             ;
; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~0                ; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~0                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~1                ; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~1                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~2                ; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~2                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~3                ; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~3                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~4                ; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~4                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~5                ; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~5                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~6                ; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~6                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~7                ; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~7                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~8                ; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~8                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~9                ; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~9                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~10               ; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~10                ; out0             ;
; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~11               ; |Lab3|buffer:inst1|lpm_compare2:inst12|lpm_compare:lpm_compare_component|cmpr_tbj:auto_generated|op_1~11                ; out0             ;
; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~0                ; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~0                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~1                ; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~1                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~2                ; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~2                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~3                ; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~3                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~4                ; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~4                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~5                ; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~5                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~6                ; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~6                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~7                ; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~7                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~8                ; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~8                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~9                ; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~9                 ; out0             ;
; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~10               ; |Lab3|buffer:inst1|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_7mj:auto_generated|op_1~10                ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0                 ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0                  ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1                 ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1                  ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2                 ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2                  ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3                 ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3                  ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4                 ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4                  ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5                 ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5                  ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6                 ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6                  ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7                 ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7                  ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8                 ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8                  ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11                ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11                 ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12                ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12                 ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13                ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13                 ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14                ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14                 ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15                ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15                 ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16                ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16                 ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17                ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17                 ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18                ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18                 ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21                ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21                 ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22                ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22                 ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0                  ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12                 ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12                  ; out0             ;
+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                                        ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab3|data[7]                                                                                                        ; |Lab3|data[7]                                                                                                           ; pin_out          ;
; |Lab3|data[6]                                                                                                        ; |Lab3|data[6]                                                                                                           ; pin_out          ;
; |Lab3|data[5]                                                                                                        ; |Lab3|data[5]                                                                                                           ; pin_out          ;
; |Lab3|data[4]                                                                                                        ; |Lab3|data[4]                                                                                                           ; pin_out          ;
; |Lab3|data[3]                                                                                                        ; |Lab3|data[3]                                                                                                           ; pin_out          ;
; |Lab3|data[2]                                                                                                        ; |Lab3|data[2]                                                                                                           ; pin_out          ;
; |Lab3|data[1]                                                                                                        ; |Lab3|data[1]                                                                                                           ; pin_out          ;
; |Lab3|data~0                                                                                                         ; |Lab3|data~0                                                                                                            ; out0             ;
; |Lab3|data~1                                                                                                         ; |Lab3|data~1                                                                                                            ; out0             ;
; |Lab3|data~2                                                                                                         ; |Lab3|data~2                                                                                                            ; out0             ;
; |Lab3|data~3                                                                                                         ; |Lab3|data~3                                                                                                            ; out0             ;
; |Lab3|data~4                                                                                                         ; |Lab3|data~4                                                                                                            ; out0             ;
; |Lab3|data~5                                                                                                         ; |Lab3|data~5                                                                                                            ; out0             ;
; |Lab3|data~6                                                                                                         ; |Lab3|data~6                                                                                                            ; out0             ;
; |Lab3|ROM/RAM                                                                                                        ; |Lab3|ROM/RAM                                                                                                           ; out              ;
; |Lab3|address[5]                                                                                                     ; |Lab3|address[5]                                                                                                        ; out              ;
; |Lab3|address[4]                                                                                                     ; |Lab3|address[4]                                                                                                        ; out              ;
; |Lab3|address[2]                                                                                                     ; |Lab3|address[2]                                                                                                        ; out              ;
; |Lab3|address[1]                                                                                                     ; |Lab3|address[1]                                                                                                        ; out              ;
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ram_block1a1         ; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|q_a[1]                  ; portadataout0    ;
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ram_block1a2         ; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|q_a[2]                  ; portadataout0    ;
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ram_block1a3         ; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|q_a[3]                  ; portadataout0    ;
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ram_block1a4         ; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|q_a[4]                  ; portadataout0    ;
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ram_block1a5         ; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|q_a[5]                  ; portadataout0    ;
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ram_block1a6         ; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|q_a[6]                  ; portadataout0    ;
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ram_block1a7         ; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|q_a[7]                  ; portadataout0    ;
; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                            ; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                               ; out              ;
; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                            ; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                               ; out              ;
; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                            ; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                               ; out              ;
; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                            ; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                               ; out              ;
; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                            ; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                               ; out              ;
; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                            ; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                               ; out              ;
; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                            ; |Lab3|RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                               ; out              ;
; |Lab3|ROM:inst|inst7                                                                                                 ; |Lab3|ROM:inst|inst7                                                                                                    ; out0             ;
; |Lab3|ROM:inst|inst8                                                                                                 ; |Lab3|ROM:inst|inst8                                                                                                    ; out0             ;
; |Lab3|ROM:inst|inst6                                                                                                 ; |Lab3|ROM:inst|inst6                                                                                                    ; regout           ;
; |Lab3|ROM:inst|inst6~0                                                                                               ; |Lab3|ROM:inst|inst6~0                                                                                                  ; out0             ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a0             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[0]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a1             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[1]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a2             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[2]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a3             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[3]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a4             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[4]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a5             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[5]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a6             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[6]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a7             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[7]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]~0    ; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]~0       ; out0             ;
; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]      ; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]         ; out0             ;
; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[2]             ; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[2]                ; out0             ;
; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[1]             ; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[1]                ; out0             ;
; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[0]             ; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[0]                ; out0             ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita0       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita0          ; sumout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita0       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita0~COUT     ; cout             ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita1       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita1          ; sumout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita1       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita1~COUT     ; cout             ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita2       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita2          ; sumout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita2       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita2~COUT     ; cout             ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita3       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita3          ; sumout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita3       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita3~COUT     ; cout             ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita4       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita4          ; sumout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita4       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita4~COUT     ; cout             ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita5       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita5          ; sumout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[5]     ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[5]                   ; regout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[4]     ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[4]                   ; regout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[3]     ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[3]                   ; regout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[2]     ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[2]                   ; regout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[1]     ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[1]                   ; regout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[0]     ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[0]                   ; regout           ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|aeb_int~0                ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|aeb_int~0                   ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|ageb                     ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|ageb                        ; out0             ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                                ; out              ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                                ; out              ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                                ; out              ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                                ; out              ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                                ; out              ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                                ; out              ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                                ; out              ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                                ; out              ;
; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[3]        ; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[3]           ; out0             ;
; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[2]        ; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[2]           ; out0             ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5      ; sumout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6      ; sumout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7      ; sumout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[7] ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]               ; regout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[6] ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]               ; regout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[5] ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]               ; regout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[4] ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]               ; regout           ;
; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                         ; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                            ; out              ;
; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                            ; out              ;
; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                            ; out              ;
; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                            ; out              ;
; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~0                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~0                      ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~1                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~1                      ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~2                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~2                      ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~3                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~3                      ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~4                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~4                      ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~5                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~5                      ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~6                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~6                      ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~7                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~7                      ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9               ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9                  ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10              ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10                 ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19              ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19                 ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20              ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20                 ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22                  ; out0             ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                                        ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab3|ROM/RAM                                                                                                        ; |Lab3|ROM/RAM                                                                                                           ; out              ;
; |Lab3|address[5]                                                                                                     ; |Lab3|address[5]                                                                                                        ; out              ;
; |Lab3|address[4]                                                                                                     ; |Lab3|address[4]                                                                                                        ; out              ;
; |Lab3|address[2]                                                                                                     ; |Lab3|address[2]                                                                                                        ; out              ;
; |Lab3|address[1]                                                                                                     ; |Lab3|address[1]                                                                                                        ; out              ;
; |Lab3|RAM:inst2|inst7                                                                                                ; |Lab3|RAM:inst2|inst7                                                                                                   ; regout           ;
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ram_block1a1         ; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|q_a[1]                  ; portadataout0    ;
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ram_block1a2         ; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|q_a[2]                  ; portadataout0    ;
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ram_block1a3         ; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|q_a[3]                  ; portadataout0    ;
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ram_block1a4         ; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|q_a[4]                  ; portadataout0    ;
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ram_block1a5         ; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|q_a[5]                  ; portadataout0    ;
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ram_block1a6         ; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|q_a[6]                  ; portadataout0    ;
; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|ram_block1a7         ; |Lab3|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_6sb1:auto_generated|q_a[7]                  ; portadataout0    ;
; |Lab3|RAM:inst2|lpm_compare6:inst22|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[3]           ; |Lab3|RAM:inst2|lpm_compare6:inst22|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[3]              ; out0             ;
; |Lab3|RAM:inst2|lpm_compare8:inst17|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[3]           ; |Lab3|RAM:inst2|lpm_compare8:inst17|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[3]              ; out0             ;
; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[7]   ; |Lab3|RAM:inst2|lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]                 ; regout           ;
; |Lab3|RAM:inst2|lpm_compare9:inst20|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[3]           ; |Lab3|RAM:inst2|lpm_compare9:inst20|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[3]              ; out0             ;
; |Lab3|ROM:inst|inst7                                                                                                 ; |Lab3|ROM:inst|inst7                                                                                                    ; out0             ;
; |Lab3|ROM:inst|inst8                                                                                                 ; |Lab3|ROM:inst|inst8                                                                                                    ; out0             ;
; |Lab3|ROM:inst|inst6                                                                                                 ; |Lab3|ROM:inst|inst6                                                                                                    ; regout           ;
; |Lab3|ROM:inst|inst6~0                                                                                               ; |Lab3|ROM:inst|inst6~0                                                                                                  ; out0             ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a0             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[0]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a1             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[1]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a2             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[2]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a3             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[3]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a4             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[4]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a5             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[5]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a6             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[6]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|ram_block1a7             ; |Lab3|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gb71:auto_generated|q_a[7]                      ; portadataout0    ;
; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]~0    ; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]~0       ; out0             ;
; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]      ; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|aneb_result_wire[0]         ; out0             ;
; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[2]             ; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[2]                ; out0             ;
; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[1]             ; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[1]                ; out0             ;
; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[0]             ; |Lab3|ROM:inst|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_k8j:auto_generated|data_wire[0]                ; out0             ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita0       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita0          ; sumout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita0       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita0~COUT     ; cout             ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita1       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita1          ; sumout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita1       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita1~COUT     ; cout             ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita2       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita2          ; sumout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita2       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita2~COUT     ; cout             ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita3       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita3          ; sumout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita3       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita3~COUT     ; cout             ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita4       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita4          ; sumout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita4       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita4~COUT     ; cout             ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita5       ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_comb_bita5          ; sumout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[5]     ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[5]                   ; regout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[4]     ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[4]                   ; regout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[3]     ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[3]                   ; regout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[2]     ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[2]                   ; regout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[1]     ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[1]                   ; regout           ;
; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|counter_reg_bit1a[0]     ; |Lab3|ROM:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_bii:auto_generated|safe_q[0]                   ; regout           ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|aeb_int~0                ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|aeb_int~0                   ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|ageb                     ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|ageb                        ; out0             ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                                ; out              ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                                ; out              ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                                ; out              ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                                ; out              ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                                ; out              ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                                ; out              ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                                ; out              ;
; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                             ; |Lab3|ROM:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                                ; out              ;
; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |Lab3|buffer:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[3]        ; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[3]           ; out0             ;
; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[2]        ; |Lab3|buffer:inst1|lpm_compare4:inst19|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[2]           ; out0             ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5      ; sumout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6      ; sumout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7   ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7      ; sumout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[7] ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]               ; regout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[6] ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]               ; regout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[5] ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]               ; regout           ;
; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[4] ; |Lab3|buffer:inst1|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]               ; regout           ;
; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |Lab3|buffer:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~0                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~0                      ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~1                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~1                      ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~2                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~2                      ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~3                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~3                      ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~4                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~4                      ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~5                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~5                      ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~6                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~6                      ; out0             ;
; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~7                   ; |Lab3|ROM:inst|lpm_compare5:inst4|lpm_compare:lpm_compare_component|cmpr_rbj:auto_generated|op_1~7                      ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9               ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9                  ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10              ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10                 ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19              ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19                 ; out0             ;
; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20              ; |Lab3|RAM:inst2|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20                 ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9                ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9                   ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21                  ; out0             ;
; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22               ; |Lab3|ROM:inst|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22                  ; out0             ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Oct 06 17:05:57 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab3 -c Lab3
Info: Using vector source file "C:/altera/91sp2/quartus/SiFO/Lab3/test.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of test.vwf called Lab3.sim_ori.vwf has been created in the db folder
Info: Simulation end time 2.0 us did not reach the end of the input vector, which ended at 5.0 us
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Lab3|RAM:inst2|inst7"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Lab3|buffer:inst1|inst8"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Lab3|RAM:inst2|inst6"
Warning: Found clock-sensitive change during active clock edge at time 95.0 ns on register "|Lab3|RAM:inst2|inst16"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      49.09 %
Info: Number of transitions in simulation is 5450
Info: Vector file test.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 150 megabytes
    Info: Processing ended: Tue Oct 06 17:05:58 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


