Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 10 21:37:51 2021
| Host         : 612-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file holiday_lights_timing_summary_routed.rpt -pb holiday_lights_timing_summary_routed.pb -rpx holiday_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : holiday_lights
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.630        0.000                      0                  128        0.138        0.000                      0                  128        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.630        0.000                      0                  128        0.138        0.000                      0                  128        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 2.378ns (44.289%)  route 2.991ns (55.711%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.456     5.822 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.632    cnt_reg[17]
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  led[15]_i_9/O
                         net (fo=1, routed)           0.647     7.403    led[15]_i_9_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I4_O)        0.124     7.527 f  led[15]_i_5/O
                         net (fo=35, routed)          1.534     9.062    led[15]_i_5_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.186    cnt[0]_i_7_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.718    cnt_reg[0]_i_2_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    cnt_reg[4]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    cnt_reg[8]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    cnt_reg[12]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    cnt_reg[16]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.288    cnt_reg[20]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.402 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.402    cnt_reg[24]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.736 r  cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.736    cnt_reg[28]_i_1_n_6
    SLICE_X1Y111         FDCE                                         r  cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.589    15.064    clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  cnt_reg[29]/C
                         clock pessimism              0.275    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.062    15.366    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 2.357ns (44.071%)  route 2.991ns (55.929%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.456     5.822 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.632    cnt_reg[17]
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  led[15]_i_9/O
                         net (fo=1, routed)           0.647     7.403    led[15]_i_9_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I4_O)        0.124     7.527 f  led[15]_i_5/O
                         net (fo=35, routed)          1.534     9.062    led[15]_i_5_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.186    cnt[0]_i_7_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.718    cnt_reg[0]_i_2_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    cnt_reg[4]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    cnt_reg[8]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    cnt_reg[12]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    cnt_reg[16]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.288    cnt_reg[20]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.402 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.402    cnt_reg[24]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.715 r  cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.715    cnt_reg[28]_i_1_n_4
    SLICE_X1Y111         FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.589    15.064    clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  cnt_reg[31]/C
                         clock pessimism              0.275    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.062    15.366    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.283ns (43.286%)  route 2.991ns (56.714%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.456     5.822 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.632    cnt_reg[17]
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  led[15]_i_9/O
                         net (fo=1, routed)           0.647     7.403    led[15]_i_9_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I4_O)        0.124     7.527 f  led[15]_i_5/O
                         net (fo=35, routed)          1.534     9.062    led[15]_i_5_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.186    cnt[0]_i_7_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.718    cnt_reg[0]_i_2_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    cnt_reg[4]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    cnt_reg[8]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    cnt_reg[12]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    cnt_reg[16]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.288    cnt_reg[20]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.402 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.402    cnt_reg[24]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.641 r  cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.641    cnt_reg[28]_i_1_n_5
    SLICE_X1Y111         FDCE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.589    15.064    clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  cnt_reg[30]/C
                         clock pessimism              0.275    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.062    15.366    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 2.267ns (43.113%)  route 2.991ns (56.887%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.456     5.822 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.632    cnt_reg[17]
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  led[15]_i_9/O
                         net (fo=1, routed)           0.647     7.403    led[15]_i_9_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I4_O)        0.124     7.527 f  led[15]_i_5/O
                         net (fo=35, routed)          1.534     9.062    led[15]_i_5_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.186    cnt[0]_i_7_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.718    cnt_reg[0]_i_2_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    cnt_reg[4]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    cnt_reg[8]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    cnt_reg[12]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    cnt_reg[16]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.288    cnt_reg[20]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.402 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.402    cnt_reg[24]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.625 r  cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.625    cnt_reg[28]_i_1_n_7
    SLICE_X1Y111         FDCE                                         r  cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.589    15.064    clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  cnt_reg[28]/C
                         clock pessimism              0.275    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.062    15.366    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 2.264ns (43.081%)  route 2.991ns (56.919%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.456     5.822 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.632    cnt_reg[17]
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  led[15]_i_9/O
                         net (fo=1, routed)           0.647     7.403    led[15]_i_9_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I4_O)        0.124     7.527 f  led[15]_i_5/O
                         net (fo=35, routed)          1.534     9.062    led[15]_i_5_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.186    cnt[0]_i_7_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.718    cnt_reg[0]_i_2_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    cnt_reg[4]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    cnt_reg[8]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    cnt_reg[12]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    cnt_reg[16]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.288    cnt_reg[20]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.622 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.622    cnt_reg[24]_i_1_n_6
    SLICE_X1Y110         FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X1Y110         FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.275    15.340    
                         clock uncertainty           -0.035    15.305    
    SLICE_X1Y110         FDCE (Setup_fdce_C_D)        0.062    15.367    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 2.243ns (42.853%)  route 2.991ns (57.147%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.456     5.822 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.632    cnt_reg[17]
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  led[15]_i_9/O
                         net (fo=1, routed)           0.647     7.403    led[15]_i_9_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I4_O)        0.124     7.527 f  led[15]_i_5/O
                         net (fo=35, routed)          1.534     9.062    led[15]_i_5_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.186    cnt[0]_i_7_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.718    cnt_reg[0]_i_2_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    cnt_reg[4]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    cnt_reg[8]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    cnt_reg[12]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    cnt_reg[16]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.288    cnt_reg[20]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.601 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.601    cnt_reg[24]_i_1_n_4
    SLICE_X1Y110         FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X1Y110         FDCE                                         r  cnt_reg[27]/C
                         clock pessimism              0.275    15.340    
                         clock uncertainty           -0.035    15.305    
    SLICE_X1Y110         FDCE (Setup_fdce_C_D)        0.062    15.367    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 2.169ns (42.033%)  route 2.991ns (57.967%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.456     5.822 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.632    cnt_reg[17]
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  led[15]_i_9/O
                         net (fo=1, routed)           0.647     7.403    led[15]_i_9_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I4_O)        0.124     7.527 f  led[15]_i_5/O
                         net (fo=35, routed)          1.534     9.062    led[15]_i_5_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.186    cnt[0]_i_7_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.718    cnt_reg[0]_i_2_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    cnt_reg[4]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    cnt_reg[8]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    cnt_reg[12]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    cnt_reg[16]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.288    cnt_reg[20]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.527 r  cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.527    cnt_reg[24]_i_1_n_5
    SLICE_X1Y110         FDCE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X1Y110         FDCE                                         r  cnt_reg[26]/C
                         clock pessimism              0.275    15.340    
                         clock uncertainty           -0.035    15.305    
    SLICE_X1Y110         FDCE (Setup_fdce_C_D)        0.062    15.367    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 2.153ns (41.853%)  route 2.991ns (58.147%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.456     5.822 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.632    cnt_reg[17]
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  led[15]_i_9/O
                         net (fo=1, routed)           0.647     7.403    led[15]_i_9_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I4_O)        0.124     7.527 f  led[15]_i_5/O
                         net (fo=35, routed)          1.534     9.062    led[15]_i_5_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.186    cnt[0]_i_7_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.718    cnt_reg[0]_i_2_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    cnt_reg[4]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    cnt_reg[8]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    cnt_reg[12]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    cnt_reg[16]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.288    cnt_reg[20]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.511 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.511    cnt_reg[24]_i_1_n_7
    SLICE_X1Y110         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X1Y110         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.275    15.340    
                         clock uncertainty           -0.035    15.305    
    SLICE_X1Y110         FDCE (Setup_fdce_C_D)        0.062    15.367    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 2.150ns (41.819%)  route 2.991ns (58.181%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.456     5.822 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.632    cnt_reg[17]
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  led[15]_i_9/O
                         net (fo=1, routed)           0.647     7.403    led[15]_i_9_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I4_O)        0.124     7.527 f  led[15]_i_5/O
                         net (fo=35, routed)          1.534     9.062    led[15]_i_5_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.186    cnt[0]_i_7_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.718    cnt_reg[0]_i_2_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    cnt_reg[4]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    cnt_reg[8]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    cnt_reg[12]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    cnt_reg[16]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.508 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.508    cnt_reg[20]_i_1_n_6
    SLICE_X1Y109         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X1Y109         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.275    15.340    
                         clock uncertainty           -0.035    15.305    
    SLICE_X1Y109         FDCE (Setup_fdce_C_D)        0.062    15.367    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 2.129ns (41.580%)  route 2.991ns (58.420%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.456     5.822 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.632    cnt_reg[17]
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.124     6.756 r  led[15]_i_9/O
                         net (fo=1, routed)           0.647     7.403    led[15]_i_9_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I4_O)        0.124     7.527 f  led[15]_i_5/O
                         net (fo=35, routed)          1.534     9.062    led[15]_i_5_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.186    cnt[0]_i_7_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.718 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.718    cnt_reg[0]_i_2_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    cnt_reg[4]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    cnt_reg[8]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.060    cnt_reg[12]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    cnt_reg[16]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.487 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.487    cnt_reg[20]_i_1_n_4
    SLICE_X1Y109         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X1Y109         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.275    15.340    
                         clock uncertainty           -0.035    15.305    
    SLICE_X1Y109         FDCE (Setup_fdce_C_D)        0.062    15.367    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  4.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.576    clk_IBUF_BUFG
    SLICE_X5Y107         FDCE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  led_reg[2]/Q
                         net (fo=1, routed)           0.057     1.774    led_OBUF[2]
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.045     1.819 r  led[3]_i_1/O
                         net (fo=2, routed)           0.000     1.819    p_1_in[3]
    SLICE_X4Y107         FDCE                                         r  led_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.868     2.093    clk_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  led_reg[3]_lopt_replica/C
                         clock pessimism             -0.504     1.589    
    SLICE_X4Y107         FDCE (Hold_fdce_C_D)         0.092     1.681    led_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  cnt_reg[10]/Q
                         net (fo=2, routed)           0.120     1.839    cnt_reg[10]
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.045     1.884 r  cnt[8]_i_3/O
                         net (fo=1, routed)           0.000     1.884    cnt[8]_i_3_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.950 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.950    cnt_reg[8]_i_1_n_5
    SLICE_X1Y106         FDCE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  cnt_reg[10]/C
                         clock pessimism             -0.519     1.578    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.105     1.683    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.734%)  route 0.174ns (48.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.576    clk_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  led_reg[4]/Q
                         net (fo=1, routed)           0.053     1.770    led_OBUF[4]
    SLICE_X5Y107         LUT5 (Prop_lut5_I4_O)        0.045     1.815 r  led[5]_i_1/O
                         net (fo=2, routed)           0.121     1.935    p_1_in[5]
    SLICE_X4Y108         FDCE                                         r  led_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.868     2.093    clk_IBUF_BUFG
    SLICE_X4Y108         FDCE                                         r  led_reg[5]_lopt_replica/C
                         clock pessimism             -0.501     1.592    
    SLICE_X4Y108         FDCE (Hold_fdce_C_D)         0.071     1.663    led_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.285ns (70.286%)  route 0.120ns (29.714%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  cnt_reg[10]/Q
                         net (fo=2, routed)           0.120     1.839    cnt_reg[10]
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.045     1.884 r  cnt[8]_i_3/O
                         net (fo=1, routed)           0.000     1.884    cnt[8]_i_3_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.983 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.983    cnt_reg[8]_i_1_n_4
    SLICE_X1Y106         FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.519     1.578    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.105     1.683    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.374%)  route 0.207ns (52.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  led_reg[10]/Q
                         net (fo=1, routed)           0.087     1.805    led_OBUF[10]
    SLICE_X2Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.850 r  led[11]_i_1/O
                         net (fo=2, routed)           0.120     1.970    p_1_in[11]
    SLICE_X2Y107         FDCE                                         r  led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.871     2.096    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  led_reg[11]/C
                         clock pessimism             -0.503     1.593    
    SLICE_X2Y107         FDCE (Hold_fdce_C_D)         0.076     1.669    led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.374%)  route 0.207ns (52.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  led_reg[10]/Q
                         net (fo=1, routed)           0.087     1.805    led_OBUF[10]
    SLICE_X2Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.850 r  led[11]_i_1/O
                         net (fo=2, routed)           0.120     1.970    p_1_in[11]
    SLICE_X2Y107         FDCE                                         r  led_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.871     2.096    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  led_reg[11]_lopt_replica/C
                         clock pessimism             -0.503     1.593    
    SLICE_X2Y107         FDCE (Hold_fdce_C_D)         0.076     1.669    led_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.528%)  route 0.285ns (60.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.576    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  led_reg[7]/Q
                         net (fo=1, routed)           0.285     2.002    led_OBUF[7]
    SLICE_X2Y108         LUT2 (Prop_lut2_I0_O)        0.045     2.047 r  led[8]_i_1/O
                         net (fo=2, routed)           0.000     2.047    p_1_in[8]
    SLICE_X2Y108         FDCE                                         r  led_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.871     2.096    clk_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  led_reg[8]_lopt_replica/C
                         clock pessimism             -0.480     1.616    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.121     1.737    led_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.169     1.887    cnt_reg[15]
    SLICE_X1Y107         LUT5 (Prop_lut5_I0_O)        0.045     1.932 r  cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.932    cnt[12]_i_2_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.995 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.995    cnt_reg[12]_i_1_n_4
    SLICE_X1Y107         FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.871     2.096    clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.519     1.577    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.105     1.682    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.576    clk_IBUF_BUFG
    SLICE_X1Y110         FDCE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  cnt_reg[27]/Q
                         net (fo=2, routed)           0.169     1.886    cnt_reg[27]
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.045     1.931 r  cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     1.931    cnt[24]_i_2_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.994 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.994    cnt_reg[24]_i_1_n_4
    SLICE_X1Y110         FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.871     2.095    clk_IBUF_BUFG
    SLICE_X1Y110         FDCE                                         r  cnt_reg[27]/C
                         clock pessimism             -0.519     1.576    
    SLICE_X1Y110         FDCE (Hold_fdce_C_D)         0.105     1.681    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.576    clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.169     1.886    cnt_reg[31]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.045     1.931 r  cnt[28]_i_2/O
                         net (fo=1, routed)           0.000     1.931    cnt[28]_i_2_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.994 r  cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.994    cnt_reg[28]_i_1_n_4
    SLICE_X1Y111         FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.871     2.095    clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  cnt_reg[31]/C
                         clock pessimism             -0.519     1.576    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.105     1.681    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108   cnt_inc_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y107   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y107   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y107   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y107   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y108   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108   cnt_inc_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   cnt_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109   cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108   cnt_inc_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104   cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106   cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106   cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   cnt_reg[14]/C



