// Seed: 903577183
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3
);
  wire id_5;
  assign id_6 = -1;
  module_2 modCall_1 (
      id_5,
      id_6
  );
  uwire id_7, id_8;
  localparam id_9 = 1;
  id_10 :
  assert property (@((-1'h0)) 1) id_8 = -1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input supply0 id_2
);
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = {-1 * -1'b0 < id_1, id_1, 1'b0};
  assign module_0.id_10 = 0;
  assign id_1 = 1'b0;
  wire id_3, id_4, id_5;
  wire id_6;
  if (id_4) wire id_7;
  else wire id_8;
endmodule
