# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# Reading C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/modelsim.tcl
# do FFTtest_run_msim_rtl_verilog.do
# if ![file isdirectory FFTtest_iputf_libs] {
# 	file mkdir FFTtest_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib FFTtest_iputf_libs/fft_ii_0
# ** Warning: (vlib-34) Library already exists at "FFTtest_iputf_libs/fft_ii_0".
# vmap fft_ii_0 ./FFTtest_iputf_libs/fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap fft_ii_0 ./FFTtest_iputf_libs/fft_ii_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0_1n4096cos.hex ./
# file copy -force C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0_2n4096cos.hex ./
# file copy -force C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0_1n4096sin.hex ./
# file copy -force C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0_2n4096sin.hex ./
# file copy -force C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0_3n4096cos.hex ./
# file copy -force C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0_3n4096sin.hex ./
# 
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_text_pkg.vhd"                             -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:53 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_text_pkg.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_text_pkg
# -- Compiling package body auk_dspip_text_pkg
# -- Loading package auk_dspip_text_pkg
# End time: 00:06:53 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_math_pkg.vhd"                             -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:53 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_math_pkg.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg
# -- Compiling package body auk_dspip_math_pkg
# -- Loading package auk_dspip_math_pkg
# End time: 00:06:53 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_lib_pkg.vhd"                              -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:53 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_lib_pkg.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Compiling package auk_dspip_lib_pkg
# End time: 00:06:53 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_sink.vhd"   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:53 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_sink.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Compiling entity auk_dspip_avalon_streaming_block_sink
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_block_sink
# End time: 00:06:53 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_source.vhd" -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:53 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_source.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_block_source
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_block_source
# End time: 00:06:54 on Apr 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_roundsat.vhd"                             -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:54 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_roundsat.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat
# -- Compiling architecture beh of auk_dspip_roundsat
# End time: 00:06:54 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd"                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:54 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink
# ** Warning: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd(118): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd(281):Process sink_comb_update_2
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd(283)
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd(191):Process sink_comb_update_1
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd(193)
# End time: 00:06:54 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd"              -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:54 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Compiling entity auk_dspip_avalon_streaming_source
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source
# ** Warning: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(164): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(185):Conditional signal assignment line__184
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(172):Conditional signal assignment line__170
# ** Warning: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(165): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(187):Conditional signal assignment line__186
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(176):Conditional signal assignment line__174
# ** Warning: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(109): Nonresolved signal 'source_next_state' may have multiple sources.
#   Drivers:
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(213):Process source_comb_update_2
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(220)
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(157):Conditional signal assignment line__156
# End time: 00:06:54 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_controller.vhd"          -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:54 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_controller.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller
# End time: 00:06:54 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_ram.vhd"                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:54 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_ram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Compiling entity altera_fft_dual_port_ram
# -- Compiling architecture rtl of altera_fft_dual_port_ram
# End time: 00:06:55 on Apr 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_rom.vhd"                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:55 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Compiling entity altera_fft_dual_port_rom
# -- Compiling architecture rtl of altera_fft_dual_port_rom
# End time: 00:06:55 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_mult_add.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:55 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_mult_add.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity altera_fft_mult_add
# -- Compiling architecture rtl of altera_fft_mult_add
# -- Loading package altera_lnsim_components
# -- Compiling entity altera_fft_mult_add_new
# -- Compiling architecture rtl of altera_fft_mult_add_new
# -- Loading package altera_mf_components
# -- Compiling entity altera_fft_mult_add_old
# -- Compiling architecture rtl of altera_fft_mult_add_old
# End time: 00:06:55 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_single_port_rom.vhd"              -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:55 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_single_port_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Compiling entity altera_fft_single_port_rom
# -- Compiling architecture rtl of altera_fft_single_port_rom
# End time: 00:06:55 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_fft_pkg.vhd"                             -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:55 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_fft_pkg.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_fft_pkg
# -- Compiling package body auk_fft_pkg
# -- Loading package auk_fft_pkg
# End time: 00:06:55 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/hyper_pipeline_interface.v"                  -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:55 on Apr 17,2019
# vlog -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/hyper_pipeline_interface.v -work fft_ii_0 
# 
# Top level modules:
# End time: 00:06:56 on Apr 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/counter_module.sv"                           -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:56 on Apr 17,2019
# vlog -reportprogress 300 -sv C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/counter_module.sv -work fft_ii_0 
# 
# Top level modules:
# End time: 00:06:57 on Apr 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/fft_pack.vhd"                                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:57 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/fft_pack.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package fft_pack
# -- Compiling package body fft_pack
# -- Loading package fft_pack
# End time: 00:06:57 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:57 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package altera_mf_components
# -- Compiling entity apn_fft_cmult_cpx
# -- Compiling architecture model of apn_fft_cmult_cpx
# End time: 00:06:57 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx2.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:57 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx2.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package altera_mf_components
# -- Compiling entity apn_fft_cmult_cpx2
# -- Compiling architecture model of apn_fft_cmult_cpx2
# End time: 00:06:58 on Apr 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_can.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:58 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_can.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity apn_fft_mult_can
# -- Compiling architecture rtl of apn_fft_mult_can
# End time: 00:06:58 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:58 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity apn_fft_mult_cpx
# -- Compiling architecture rtl of apn_fft_mult_cpx
# End time: 00:06:58 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1dp_ram.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:58 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1dp_ram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_1dp_ram
# -- Compiling architecture syn of asj_fft_1dp_ram
# End time: 00:06:58 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1tdp_rom.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:58 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1tdp_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_1tdp_rom
# -- Compiling architecture syn of asj_fft_1tdp_rom
# End time: 00:06:58 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3dp_rom.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:58 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3dp_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_3dp_rom
# -- Compiling architecture syn of asj_fft_3dp_rom
# End time: 00:06:58 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3pi_mram.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:59 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3pi_mram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_3pi_mram
# -- Compiling architecture syn of asj_fft_3pi_mram
# End time: 00:06:59 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3tdp_rom.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:59 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3tdp_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_3tdp_rom
# -- Compiling architecture syn of asj_fft_3tdp_rom
# End time: 00:06:59 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_4dp_ram.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:59 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_4dp_ram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_4dp_ram
# -- Compiling architecture syn of asj_fft_4dp_ram
# End time: 00:06:59 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_6tdp_rom.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:59 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_6tdp_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_6tdp_rom
# -- Compiling architecture syn of asj_fft_6tdp_rom
# End time: 00:06:59 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_alt_shift_tdl.vhd"                   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:59 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_alt_shift_tdl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_alt_shift_tdl
# -- Compiling architecture SYN of asj_fft_alt_shift_tdl
# End time: 00:07:00 on Apr 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_ctrl.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:00 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_ctrl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_bfp_ctrl
# -- Compiling architecture syn of asj_fft_bfp_ctrl
# End time: 00:07:00 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i.vhd"                           -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:00 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_bfp_i
# -- Compiling architecture input_bfp of asj_fft_bfp_i
# End time: 00:07:00 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i_1pt.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:00 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i_1pt.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_bfp_i_1pt
# -- Compiling architecture input_bfp of asj_fft_bfp_i_1pt
# End time: 00:07:00 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd"                           -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:00 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_bfp_o
# -- Compiling architecture output_bfp of asj_fft_bfp_o
# ** Warning: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(105): Nonresolved signal 'sdet' may have multiple sources.
#   Drivers:
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(1034):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(1038)
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(247):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(251)
# ** Warning: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(108): Nonresolved signal 'sdetd' may have multiple sources.
#   Drivers:
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(801):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(805)
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(524):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(528)
# End time: 00:07:00 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o_1pt.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:01 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o_1pt.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_bfp_o_1pt
# -- Compiling architecture output_bfp of asj_fft_bfp_o_1pt
# End time: 00:07:01 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:01 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_burst_ctrl
# -- Compiling architecture burst_sw of asj_fft_burst_ctrl
# End time: 00:07:01 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_de.vhd"                   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:01 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_de.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_burst_ctrl_de
# -- Compiling architecture cnt_sw of asj_fft_burst_ctrl_de
# End time: 00:07:01 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_qe.vhd"                   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:01 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_qe.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_burst_ctrl_qe
# -- Compiling architecture cnt_sw of asj_fft_burst_ctrl_qe
# End time: 00:07:01 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_can.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:01 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_can.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_cmult_can
# -- Compiling architecture model of asj_fft_cmult_can
# End time: 00:07:02 on Apr 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_std.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:02 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_std.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_cmult_std
# -- Compiling architecture model of asj_fft_cmult_std
# End time: 00:07:02 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:02 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_cnt_ctrl
# -- Compiling architecture cnt_sw of asj_fft_cnt_ctrl
# End time: 00:07:02 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl_de.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:02 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl_de.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_cnt_ctrl_de
# -- Compiling architecture cnt_sw of asj_fft_cnt_ctrl_de
# End time: 00:07:02 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_addr.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:02 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_addr.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_cxb_addr
# -- Compiling architecture syn of asj_fft_cxb_addr
# End time: 00:07:02 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:02 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_cxb_data
# -- Compiling architecture syn of asj_fft_cxb_data
# End time: 00:07:03 on Apr 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_mram.vhd"                   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:03 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_mram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_cxb_data_mram
# -- Compiling architecture syn of asj_fft_cxb_data_mram
# End time: 00:07:03 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_r.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:03 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_r.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_cxb_data_r
# -- Compiling architecture syn of asj_fft_cxb_data_r
# End time: 00:07:03 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dataadgen.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:03 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dataadgen.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_dataadgen
# -- Compiling architecture gen_all of asj_fft_dataadgen
# End time: 00:07:03 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:03 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_data_ram
# -- Compiling architecture SYN of asj_fft_data_ram
# End time: 00:07:03 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram_dp.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:03 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram_dp.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_data_ram_dp
# -- Compiling architecture SYN of asj_fft_data_ram_dp
# End time: 00:07:04 on Apr 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:04 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_dft_bfp
# -- Compiling architecture dft_r4 of asj_fft_dft_bfp
# End time: 00:07:04 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp_sgl.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:04 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp_sgl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_dft_bfp_sgl
# -- Compiling architecture dft_r4 of asj_fft_dft_bfp_sgl
# End time: 00:07:04 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dpi_mram.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:04 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dpi_mram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_dpi_mram
# -- Compiling architecture syn of asj_fft_dpi_mram
# End time: 00:07:04 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dp_mram.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:04 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dp_mram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_dp_mram
# -- Compiling architecture syn of asj_fft_dp_mram
# End time: 00:07:04 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dualstream.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:04 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dualstream.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_dualstream
# -- Compiling architecture transform of asj_fft_dualstream
# End time: 00:07:05 on Apr 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_in_write_sgl.vhd"                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:05 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_in_write_sgl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_in_write_sgl
# -- Compiling architecture writer of asj_fft_in_write_sgl
# End time: 00:07:05 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:05 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_lcm_mult
# -- Compiling architecture mult of asj_fft_lcm_mult
# End time: 00:07:05 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult_2m.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:05 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult_2m.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_lcm_mult_2m
# -- Compiling architecture mult of asj_fft_lcm_mult_2m
# End time: 00:07:05 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp.vhd"                             -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:05 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_lpp
# -- Compiling architecture dft of asj_fft_lpp
# End time: 00:07:05 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadgen.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:06 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadgen.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_lpprdadgen
# -- Compiling architecture gen_all of asj_fft_lpprdadgen
# End time: 00:07:06 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadr2gen.vhd"                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:06 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadr2gen.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_lpprdadr2gen
# -- Compiling architecture gen_all of asj_fft_lpprdadr2gen
# End time: 00:07:06 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:06 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_lpp_serial
# -- Compiling architecture lp of asj_fft_lpp_serial
# End time: 00:07:06 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial_r2.vhd"                   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:06 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial_r2.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_lpp_serial_r2
# -- Compiling architecture lp of asj_fft_lpp_serial_r2
# End time: 00:07:06 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_mult_add.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:06 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_mult_add.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_mult_add
# -- Compiling architecture syn of asj_fft_mult_add
# End time: 00:07:07 on Apr 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:07 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_m_k_counter
# -- Compiling architecture gen_all of asj_fft_m_k_counter
# ** Warning: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(69): Nonresolved signal 'k_state' may have multiple sources.
#   Drivers:
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(665):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(669)
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(501):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(505)
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(322):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(326)
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(165):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(169)
# End time: 00:07:07 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_pround.vhd"                          -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:07 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_pround.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_pround
# -- Compiling architecture AROUNDPIPE_SYNTH of asj_fft_pround
# End time: 00:07:07 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_sglstream.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:07 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_sglstream.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_sglstream
# -- Compiling architecture transform of asj_fft_sglstream
# End time: 00:07:07 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_b.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:07 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_b.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_si_de_so_b
# -- Compiling architecture transform of asj_fft_si_de_so_b
# End time: 00:07:07 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_bb.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:07 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_bb.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_si_de_so_bb
# -- Compiling architecture transform of asj_fft_si_de_so_bb
# End time: 00:07:07 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_b.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:08 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_b.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_si_qe_so_b
# -- Compiling architecture transform of asj_fft_si_qe_so_b
# End time: 00:07:08 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_bb.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:08 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_bb.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_si_qe_so_bb
# -- Compiling architecture transform of asj_fft_si_qe_so_bb
# End time: 00:07:08 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_b.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:08 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_b.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_si_se_so_b
# -- Compiling architecture transform of asj_fft_si_se_so_b
# End time: 00:07:08 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_bb.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:08 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_bb.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_si_se_so_bb
# -- Compiling architecture transform of asj_fft_si_se_so_bb
# End time: 00:07:08 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_sose_so_b.vhd"                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:08 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_sose_so_b.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_si_sose_so_b
# -- Compiling architecture transform of asj_fft_si_sose_so_b
# End time: 00:07:09 on Apr 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl.vhd"                             -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:09 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_tdl
# -- Compiling architecture syn of asj_fft_tdl
# End time: 00:07:09 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:09 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_tdl_bit
# -- Compiling architecture syn of asj_fft_tdl_bit
# End time: 00:07:09 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit_rst.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:09 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit_rst.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_tdl_bit_rst
# -- Compiling architecture syn of asj_fft_tdl_bit_rst
# End time: 00:07:09 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_rst.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:09 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_rst.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_tdl_rst
# -- Compiling architecture syn of asj_fft_tdl_rst
# End time: 00:07:09 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:09 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_twadgen
# -- Compiling architecture gen_all of asj_fft_twadgen
# End time: 00:07:10 on Apr 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen_dual.vhd"                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:10 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen_dual.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_twadgen_dual
# -- Compiling architecture gen_all of asj_fft_twadgen_dual
# End time: 00:07:10 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:10 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_twadsogen
# -- Compiling architecture gen_all of asj_fft_twadsogen
# End time: 00:07:10 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen_q.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:10 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen_q.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_twadsogen_q
# -- Compiling architecture gen_all of asj_fft_twadsogen_q
# End time: 00:07:10 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twiddle_ctrl_qe.vhd"                 -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:10 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twiddle_ctrl_qe.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_twiddle_ctrl_qe
# -- Compiling architecture cnt_sw of asj_fft_twiddle_ctrl_qe
# End time: 00:07:10 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twid_rom_tdp.vhd"                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:10 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twid_rom_tdp.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_twid_rom_tdp
# -- Compiling architecture SYN of asj_fft_twid_rom_tdp
# End time: 00:07:11 on Apr 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl.vhd"                   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:11 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_unbburst_ctrl
# -- Compiling architecture burst_sw of asj_fft_unbburst_ctrl
# End time: 00:07:11 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_de.vhd"                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:11 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_de.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_unbburst_ctrl_de
# -- Compiling architecture cnt_sw of asj_fft_unbburst_ctrl_de
# End time: 00:07:11 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_qe.vhd"                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:11 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_qe.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_unbburst_ctrl_qe
# -- Compiling architecture cnt_sw of asj_fft_unbburst_ctrl_qe
# End time: 00:07:11 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_sose_ctrl.vhd"              -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:11 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_sose_ctrl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_unbburst_sose_ctrl
# -- Compiling architecture burst_sw of asj_fft_unbburst_sose_ctrl
# End time: 00:07:11 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrengen.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:11 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrengen.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_wrengen
# -- Compiling architecture gen_all of asj_fft_wrengen
# End time: 00:07:11 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrswgen.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:11 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrswgen.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_wrswgen
# -- Compiling architecture gen_all of asj_fft_wrswgen
# End time: 00:07:11 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/twid_rom.vhd"                                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:12 on Apr 17,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/twid_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity twid_rom
# -- Compiling architecture SYN of twid_rom
# End time: 00:07:12 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx_1825.v"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:12 on Apr 17,2019
# vlog -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx_1825.v -work fft_ii_0 
# 
# Top level modules:
# End time: 00:07:12 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0.sv"                                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:12 on Apr 17,2019
# vlog -reportprogress 300 -sv C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0.sv -work fft_ii_0 
# -- Compiling module FFT_fft_ii_0
# 
# Top level modules:
# 	FFT_fft_ii_0
# End time: 00:07:12 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/FFT.v"                                                                       
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:12 on Apr 17,2019
# vlog -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/FFT.v 
# -- Compiling module FFT
# 
# Top level modules:
# 	FFT
# End time: 00:07:12 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.1/projects/FFTtest {C:/intelFPGA_lite/17.1/projects/FFTtest/audioCore.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:12 on Apr 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.1/projects/FFTtest" C:/intelFPGA_lite/17.1/projects/FFTtest/audioCore.v 
# -- Compiling module audioCore
# 
# Top level modules:
# 	audioCore
# End time: 00:07:13 on Apr 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.1/projects/FFTtest/simulation {C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/audioCore_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:13 on Apr 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.1/projects/FFTtest/simulation" C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/audioCore_tb.v 
# -- Compiling module audioCore_tb
# 
# Top level modules:
# 	audioCore_tb
# End time: 00:07:13 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L fft_ii_0 -voptargs="+acc"  audioCore_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L fft_ii_0 -voptargs=""+acc"" audioCore_tb 
# Start time: 00:07:13 on Apr 17,2019
# Loading work.audioCore_tb
# Loading work.audioCore
# 
# do C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/load_sim.tcl
#
# NativeLink Simulation Initialisation Script
# ===========================================
# By: Thomas Carpenter
# Date: 31st December 2017
# For: University of Leeds
#
# Description
# ===========
# This is a basic sample script for initialising a simulation
#
# All commands in this script will be executed, and comments will
# be printed to the screen
#
# Most of the work in compiling is done by Quartus automatically.
# Here we can add some extra commands.
#
# There is lots of stuff you can do, such as running initialisation
# scripts, preparing memory contents, setting up the simulator.
#
# 
#
# First lets clean up any old NativeLink backup files. Quartus
# creates a new backup file every time it runs. It never deletes
# these files so you end up with an ever increasing number of them.
#
# The {*}[glob -nocomplain ... ] command performs wildcard matching
# of filenames, to make sure we get all .bak files. The "-nocomplain"
# and "catch {}" ensure that if no backups exist, there is no error.
#
# 
# catch {file delete {*}[glob -nocomplain *_msim_rtl_verilog.do.bak*]}
# 0
# 
#
# This will continue executing our script if a break point in the
# simulation is reached - for example the $stop command in Verilog
#
# 
# onbreak {resume}
# 
# 
# Once you add signals to the Wave view to see them graphically
# and got them all set up to your liking (Radix, arrangement, etc.)
# it is possible to save that layout as a "Waveform Format Do File".
# From modelsim if you click on the Wave window and File->Save Format
# this will generate the "Do" file for you.
#
# I will assume that you saved the file with name "wave.do" (default)
# in the simulation folder (same place as this TCL).
#
# Each time we run the simulation, we can run this file to restore 
# the setup:
#
#   do <filename>
#
# Of course the first time you run the simulation the file might not
# yet exist - you might never choose to save a format. So we also
# first check if the file exists before do-ing it.
# 
# 
# We normalise the filename to prevent issues with spaces in the filename
# set waveFile [file normalize "./wave.do"]
# C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/wave.do
# 
# if { [file exists $waveFile] } {
#     #If the saved file exists, load it
#     do $waveFile
# } else {
#     #Otherwise simply add all signals in the testbench formatted as unsigned decimal.
#     add wave -radix unsigned -position insertpoint sim:/*
# }
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -radix unsigned /audioCore_tb/reset
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nick  Hostname: DESKTOP-23HRAP8  ProcessID: 6172
#           Attempting to use alternate WLF file "./wlftmdvq5c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmdvq5c
# add wave -noupdate -radix hexadecimal /audioCore_tb/sample_value
# add wave -noupdate -radix unsigned /audioCore_tb/AUD_BCLK_sig
# add wave -noupdate -radix unsigned /audioCore_tb/AUD_LRC_sig
# add wave -noupdate /audioCore_tb/audioCore_inst/AUD_LRC_EXT
# add wave -noupdate -radix unsigned /audioCore_tb/AUD_ADC_DATA_sig
# add wave -noupdate -radix unsigned /audioCore_tb/bclk_counter
# add wave -noupdate -radix unsigned /audioCore_tb/sample_value_bit_ctr
# add wave -noupdate -radix unsigned -radixshowbase 0 /audioCore_tb/audioCore_inst/adcbitcntr32
# add wave -noupdate -radix hexadecimal /audioCore_tb/DATA_OUT_sig
# add wave -noupdate -radix binary -radixshowbase 0 /audioCore_tb/audioCore_inst/left_data
# add wave -noupdate /audioCore_tb/audioCore_inst/right_data
# add wave -noupdate /audioCore_tb/audioCore_inst/LRCLK_posedge
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {2586678832 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 341
# configure wave -valuecolwidth 218
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits us
# update
# WaveRestoreZoom {0 ps} {32812500 ns}
# 
#
# Then we can configure the units for the timeline. Lets stick to
# nanoseconds instead of the default of picoseconds.
#
# 
# configure wave -timelineunits us
# 
# 
# Next we can start the simulation. We simply say "run".
#
# The "run" command can be followed by a time parameter, such as:
#
#     run 100ns     # Run for 100ns
#     run -all      # Run until the testbench stops changing stimuli
#     run 10        # Run for 10 "timesteps" (typically 1ps per step)
#
# ========== Simulation Starts Here ===========
# 
# run 1000ms
# 
# ========== Simulation Ends Here ===========
#
# Once the simulation finishes we will reach here
#
# Let's for example zoom out in the wave display to fit all data
#
# 
# wave zoom full
# 0 ps
# 1050 ms
# End time: 00:07:54 on Apr 17,2019, Elapsed time: 0:00:41
# Errors: 0, Warnings: 2
