<profile>

<section name = "Vitis HLS Report for 'conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1'" level="0">
<item name = "Date">Thu Apr 18 02:53:08 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">mixed_conv_w2a8</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.164 ns, 0 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadBiasStreamsLOOP_VITIS_LOOP_240_1">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1512, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 438, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln239_1_fu_447_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln239_fu_421_p2">+, 0, 0, 75, 68, 1</column>
<column name="j_1_fu_498_p2">+, 0, 0, 12, 5, 1</column>
<column name="sub_ln247_fu_529_p2">-, 0, 0, 14, 5, 7</column>
<column name="sub_ln628_1_fu_569_p2">-, 0, 0, 14, 7, 7</column>
<column name="sub_ln628_fu_557_p2">-, 0, 0, 14, 7, 7</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op42_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_s_fu_625_p2">and, 0, 0, 128, 128, 128</column>
<column name="cmp6_i29221305_fu_458_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="cmp6_i2922_mid1_fu_453_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln239_fu_416_p2">icmp, 0, 0, 30, 68, 68</column>
<column name="icmp_ln240_fu_433_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln243_fu_479_p2">icmp, 0, 0, 9, 5, 1</column>
<column name="icmp_ln628_fu_541_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="lshr_ln628_1_fu_619_p2">lshr, 0, 0, 423, 2, 128</column>
<column name="lshr_ln628_fu_613_p2">lshr, 0, 0, 423, 128, 128</column>
<column name="or_ln628_fu_563_p2">or, 0, 0, 7, 7, 3</column>
<column name="select_ln232_1_fu_463_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln232_fu_439_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln239_fu_471_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln628_1_fu_583_p3">select, 0, 0, 107, 1, 128</column>
<column name="select_ln628_2_fu_591_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln628_fu_575_p3">select, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln628_1_fu_599_p2">xor, 0, 0, 7, 7, 2</column>
<column name="xor_ln628_fu_535_p2">xor, 0, 0, 7, 7, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_1_fu_142">9, 2, 64, 128</column>
<column name="indvar_flatten_fu_146">9, 2, 68, 136</column>
<column name="j_fu_138">9, 2, 5, 10</column>
<column name="strm_in_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_1_fu_142">64, 0, 64, 0</column>
<column name="indvar_flatten_fu_146">68, 0, 68, 0</column>
<column name="j_fu_138">5, 0, 5, 0</column>
<column name="select_ln232_1_reg_692">1, 0, 1, 0</column>
<column name="select_ln239_reg_696">64, 0, 64, 0</column>
<column name="tmp_data_V_fu_150">128, 0, 128, 0</column>
<column name="trunc_ln246_reg_719">4, 0, 4, 0</column>
<column name="zext_ln239_cast_cast_reg_683">32, 0, 64, 32</column>
<column name="zext_ln276_cast_reg_678">68, 0, 68, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1, return value</column>
<column name="strm_in_TVALID">in, 1, axis, strm_in_V_data_V, pointer</column>
<column name="strm_in_TDATA">in, 128, axis, strm_in_V_data_V, pointer</column>
<column name="zext_ln276">in, 37, ap_none, zext_ln276, scalar</column>
<column name="zext_ln239">in, 30, ap_none, zext_ln239, scalar</column>
<column name="bias_V_15_address0">out, 5, ap_memory, bias_V_15, array</column>
<column name="bias_V_15_ce0">out, 1, ap_memory, bias_V_15, array</column>
<column name="bias_V_15_we0">out, 1, ap_memory, bias_V_15, array</column>
<column name="bias_V_15_d0">out, 8, ap_memory, bias_V_15, array</column>
<column name="bias_V_14_address0">out, 5, ap_memory, bias_V_14, array</column>
<column name="bias_V_14_ce0">out, 1, ap_memory, bias_V_14, array</column>
<column name="bias_V_14_we0">out, 1, ap_memory, bias_V_14, array</column>
<column name="bias_V_14_d0">out, 8, ap_memory, bias_V_14, array</column>
<column name="bias_V_13_address0">out, 5, ap_memory, bias_V_13, array</column>
<column name="bias_V_13_ce0">out, 1, ap_memory, bias_V_13, array</column>
<column name="bias_V_13_we0">out, 1, ap_memory, bias_V_13, array</column>
<column name="bias_V_13_d0">out, 8, ap_memory, bias_V_13, array</column>
<column name="bias_V_12_address0">out, 5, ap_memory, bias_V_12, array</column>
<column name="bias_V_12_ce0">out, 1, ap_memory, bias_V_12, array</column>
<column name="bias_V_12_we0">out, 1, ap_memory, bias_V_12, array</column>
<column name="bias_V_12_d0">out, 8, ap_memory, bias_V_12, array</column>
<column name="bias_V_11_address0">out, 5, ap_memory, bias_V_11, array</column>
<column name="bias_V_11_ce0">out, 1, ap_memory, bias_V_11, array</column>
<column name="bias_V_11_we0">out, 1, ap_memory, bias_V_11, array</column>
<column name="bias_V_11_d0">out, 8, ap_memory, bias_V_11, array</column>
<column name="bias_V_10_address0">out, 5, ap_memory, bias_V_10, array</column>
<column name="bias_V_10_ce0">out, 1, ap_memory, bias_V_10, array</column>
<column name="bias_V_10_we0">out, 1, ap_memory, bias_V_10, array</column>
<column name="bias_V_10_d0">out, 8, ap_memory, bias_V_10, array</column>
<column name="bias_V_9_address0">out, 5, ap_memory, bias_V_9, array</column>
<column name="bias_V_9_ce0">out, 1, ap_memory, bias_V_9, array</column>
<column name="bias_V_9_we0">out, 1, ap_memory, bias_V_9, array</column>
<column name="bias_V_9_d0">out, 8, ap_memory, bias_V_9, array</column>
<column name="bias_V_8_address0">out, 5, ap_memory, bias_V_8, array</column>
<column name="bias_V_8_ce0">out, 1, ap_memory, bias_V_8, array</column>
<column name="bias_V_8_we0">out, 1, ap_memory, bias_V_8, array</column>
<column name="bias_V_8_d0">out, 8, ap_memory, bias_V_8, array</column>
<column name="bias_V_7_address0">out, 5, ap_memory, bias_V_7, array</column>
<column name="bias_V_7_ce0">out, 1, ap_memory, bias_V_7, array</column>
<column name="bias_V_7_we0">out, 1, ap_memory, bias_V_7, array</column>
<column name="bias_V_7_d0">out, 8, ap_memory, bias_V_7, array</column>
<column name="bias_V_6_address0">out, 5, ap_memory, bias_V_6, array</column>
<column name="bias_V_6_ce0">out, 1, ap_memory, bias_V_6, array</column>
<column name="bias_V_6_we0">out, 1, ap_memory, bias_V_6, array</column>
<column name="bias_V_6_d0">out, 8, ap_memory, bias_V_6, array</column>
<column name="bias_V_5_address0">out, 5, ap_memory, bias_V_5, array</column>
<column name="bias_V_5_ce0">out, 1, ap_memory, bias_V_5, array</column>
<column name="bias_V_5_we0">out, 1, ap_memory, bias_V_5, array</column>
<column name="bias_V_5_d0">out, 8, ap_memory, bias_V_5, array</column>
<column name="bias_V_4_address0">out, 5, ap_memory, bias_V_4, array</column>
<column name="bias_V_4_ce0">out, 1, ap_memory, bias_V_4, array</column>
<column name="bias_V_4_we0">out, 1, ap_memory, bias_V_4, array</column>
<column name="bias_V_4_d0">out, 8, ap_memory, bias_V_4, array</column>
<column name="bias_V_3_address0">out, 5, ap_memory, bias_V_3, array</column>
<column name="bias_V_3_ce0">out, 1, ap_memory, bias_V_3, array</column>
<column name="bias_V_3_we0">out, 1, ap_memory, bias_V_3, array</column>
<column name="bias_V_3_d0">out, 8, ap_memory, bias_V_3, array</column>
<column name="bias_V_2_address0">out, 5, ap_memory, bias_V_2, array</column>
<column name="bias_V_2_ce0">out, 1, ap_memory, bias_V_2, array</column>
<column name="bias_V_2_we0">out, 1, ap_memory, bias_V_2, array</column>
<column name="bias_V_2_d0">out, 8, ap_memory, bias_V_2, array</column>
<column name="bias_V_1_address0">out, 5, ap_memory, bias_V_1, array</column>
<column name="bias_V_1_ce0">out, 1, ap_memory, bias_V_1, array</column>
<column name="bias_V_1_we0">out, 1, ap_memory, bias_V_1, array</column>
<column name="bias_V_1_d0">out, 8, ap_memory, bias_V_1, array</column>
<column name="bias_V_address0">out, 5, ap_memory, bias_V, array</column>
<column name="bias_V_ce0">out, 1, ap_memory, bias_V, array</column>
<column name="bias_V_we0">out, 1, ap_memory, bias_V, array</column>
<column name="bias_V_d0">out, 8, ap_memory, bias_V, array</column>
<column name="strm_in_TREADY">out, 1, axis, strm_in_V_last_V, pointer</column>
<column name="strm_in_TLAST">in, 1, axis, strm_in_V_last_V, pointer</column>
<column name="strm_in_TKEEP">in, 16, axis, strm_in_V_keep_V, pointer</column>
<column name="strm_in_TSTRB">in, 16, axis, strm_in_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
