#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun  8 20:16:20 2025
# Process ID: 1360
# Current directory: C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.runs/System_led_ip_0_0_synth_1
# Command line: vivado.exe -log System_led_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source System_led_ip_0_0.tcl
# Log file: C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.runs/System_led_ip_0_0_synth_1/System_led_ip_0_0.vds
# Journal file: C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.runs/System_led_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source System_led_ip_0_0.tcl -notrace
Command: synth_design -top System_led_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3896 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 379.898 ; gain = 99.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System_led_ip_0_0' [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ip/System_led_ip_0_0/synth/System_led_ip_0_0.vhd:83]
	Parameter LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_ip_v1_0' declared at 'c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ipshared/1ede/hdl/led_ip_v1_0.vhd:5' bound to instance 'U0' of component 'led_ip_v1_0' [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ip/System_led_ip_0_0/synth/System_led_ip_0_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'led_ip_v1_0' [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ipshared/1ede/hdl/led_ip_v1_0.vhd:49]
	Parameter LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_ip_v1_0_S00_AXI' declared at 'c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ipshared/1ede/hdl/led_ip_v1_0_S00_AXI.vhd:5' bound to instance 'led_ip_v1_0_S00_AXI_inst' of component 'led_ip_v1_0_S00_AXI' [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ipshared/1ede/hdl/led_ip_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'led_ip_v1_0_S00_AXI' [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ipshared/1ede/hdl/led_ip_v1_0_S00_AXI.vhd:86]
	Parameter LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ipshared/1ede/hdl/led_ip_v1_0_S00_AXI.vhd:236]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ipshared/1ede/hdl/led_ip_v1_0_S00_AXI.vhd:366]
	Parameter LED_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lab3_user_logic' declared at 'c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ipshared/1ede/src/lab3_user_logic.vhd:8' bound to instance 'lab3_inst' of component 'lab3_user_logic' [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ipshared/1ede/hdl/led_ip_v1_0_S00_AXI.vhd:400]
INFO: [Synth 8-638] synthesizing module 'lab3_user_logic' [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ipshared/1ede/src/lab3_user_logic.vhd:21]
	Parameter LED_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lab3_user_logic' (1#1) [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ipshared/1ede/src/lab3_user_logic.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ipshared/1ede/hdl/led_ip_v1_0_S00_AXI.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'led_ip_v1_0_S00_AXI' (2#1) [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ipshared/1ede/hdl/led_ip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'led_ip_v1_0' (3#1) [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ipshared/1ede/hdl/led_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'System_led_ip_0_0' (4#1) [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ip/System_led_ip_0_0/synth/System_led_ip_0_0.vhd:83]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[31]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[30]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[29]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[28]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[27]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[26]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[25]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[24]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[23]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[22]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[21]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[20]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[19]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[18]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[17]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[16]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[15]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[14]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[13]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[12]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[11]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[10]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[9]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[8]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[7]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[6]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[5]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[4]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 434.508 ; gain = 154.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 434.508 ; gain = 154.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 434.508 ; gain = 154.266
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 753.012 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 753.012 ; gain = 472.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 753.012 ; gain = 472.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 753.012 ; gain = 472.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 753.012 ; gain = 472.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab3_user_logic 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module led_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design System_led_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design System_led_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design System_led_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design System_led_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design System_led_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design System_led_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/led_ip_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_ip_v1_0_S00_AXI_inst/lab3_inst/led_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_ip_v1_0_S00_AXI_inst/lab3_inst/led_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_ip_v1_0_S00_AXI_inst/lab3_inst/led_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_ip_v1_0_S00_AXI_inst/lab3_inst/led_o_reg[3] )
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module System_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module System_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module System_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module System_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module System_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module System_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module System_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/lab3_inst/led_o_reg[3]) is unused and will be removed from module System_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/lab3_inst/led_o_reg[2]) is unused and will be removed from module System_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/lab3_inst/led_o_reg[1]) is unused and will be removed from module System_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/lab3_inst/led_o_reg[0]) is unused and will be removed from module System_led_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 753.012 ; gain = 472.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 759.832 ; gain = 479.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 759.980 ; gain = 479.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 770.586 ; gain = 490.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 770.586 ; gain = 490.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 770.586 ; gain = 490.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 770.586 ; gain = 490.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 770.586 ; gain = 490.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 770.586 ; gain = 490.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 770.586 ; gain = 490.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    20|
|5     |LUT5 |     2|
|6     |LUT6 |    33|
|7     |FDRE |   167|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   229|
|2     |  U0                         |led_ip_v1_0         |   229|
|3     |    led_ip_v1_0_S00_AXI_inst |led_ip_v1_0_S00_AXI |   229|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 770.586 ; gain = 490.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 770.586 ; gain = 171.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 770.586 ; gain = 490.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 782.812 ; gain = 514.043
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.runs/System_led_ip_0_0_synth_1/System_led_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/System/ip/System_led_ip_0_0/System_led_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.runs/System_led_ip_0_0_synth_1/System_led_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_led_ip_0_0_utilization_synth.rpt -pb System_led_ip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 782.812 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun  8 20:17:48 2025...
