Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version X-2025.06 for linux64 - May 27, 2025 

                    Copyright (c) 1988 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sat Dec  6 18:39:47 2025
Hostname:           tux-110
CPU Model:          11th Gen Intel(R) Core(TM) i5-11600 @ 2.80GHz
CPU Details:        Cores = 12 : Sockets = 1 : Cache Size = 12288 KB : Freq = 1.10 GHz
OS:                 Linux 5.10.0-36-amd64
RAM:                 31 GB (Free   4 GB)
Swap:                 1 GB (Free   1 GB)
Work Filesystem:    /filespace/v mounted to files.cae.wisc.edu:/v
Tmp Filesystem:     / mounted to /dev/mapper/tux--110--vg-root
Work Disk:           36 GB (Free  34 GB)
Tmp Disk:           820 GB (Free 820 GB)

CPU Load: 1%, Ram Free: 4 GB, Swap Free: 1 GB, Work Disk Free: 34 GB, Tmp Disk Free: 820 GB
# Read the RTL design
read_file -format SVERILOG {Segway.sv Auth_blk.sv inert_intf.sv balance_cntrl.sv PID.sv steer_en.sv mtr_drv.sv A2D_Intf.sv piezo_drv.sv rst_synch.sv uart_rx.sv uart_tx.sv SPI_mnrch.sv segway_math.sv PWM11.sv piezo_drv.sv inertial_integrator.sv}
Loading db file '/cae/apps/data/saed32_edk-2022/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2022/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2025/syn/X-2025.06/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2025/syn/X-2025.06/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/Segway.sv
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/Auth_blk.sv
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/inert_intf.sv
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/PID.sv
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/steer_en.sv
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/mtr_drv.sv
Warning:  /filespace/v/vaseidel/ece551/designvision/src/mtr_drv.sv:33: the undeclared symbol 'LED' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/A2D_Intf.sv
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/piezo_drv.sv
Warning:  /filespace/v/vaseidel/ece551/designvision/src/piezo_drv.sv:27: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/piezo_drv.sv:63: The value 0x08F0D180 is too large for the numeric data type being used (VER-1)
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/rst_synch.sv
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/uart_rx.sv
Warning:  /filespace/v/vaseidel/ece551/designvision/src/uart_rx.sv:11: Using default enum base size of 32. (VER-533)
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/uart_tx.sv
Warning:  /filespace/v/vaseidel/ece551/designvision/src/uart_tx.sv:11: Using default enum base size of 32. (VER-533)
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/SPI_mnrch.sv
Warning:  /filespace/v/vaseidel/ece551/designvision/src/SPI_mnrch.sv:72: Using default enum base size of 32. (VER-533)
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/segway_math.sv
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/PWM11.sv
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/piezo_drv.sv
Warning:  /filespace/v/vaseidel/ece551/designvision/src/piezo_drv.sv:1: Overwriting existing design element 'piezo_drv' with newer version. (VER-64)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/piezo_drv.sv:27: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/piezo_drv.sv:63: The value 0x08F0D180 is too large for the numeric data type being used (VER-1)
Compiling source file /filespace/v/vaseidel/ece551/designvision/src/inertial_integrator.sv

Inferred memory devices in process in routine 'Segway' in file
	 /filespace/v/vaseidel/ece551/designvision/src/Segway.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    vld_pipe_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  64  |
|    ptch_pipe_reg    | Flip-flop |  16   |  Y  | N  | None  | Async | N  |  64  |
|  ptch_rt_pipe_reg   | Flip-flop |  16   |  Y  | N  | None  | Async | N  |  64  |
==================================================================================

Statistics for case statements in always block in file
	'/filespace/v/vaseidel/ece551/designvision/src/Auth_blk.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     53     |    auto/auto     | always block at line 48 |
===========================================================

Inferred memory devices in process in routine 'Auth_blk' in file
	 /filespace/v/vaseidel/ece551/designvision/src/Auth_blk.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|  current_state_reg  | Flip-flop |   2   |  Y  | N  | None  | Async | N  |  39  |
==================================================================================
Warning:  /filespace/v/vaseidel/ece551/designvision/src/inert_intf.sv:203: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/inert_intf.sv:204: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block in file
	'/filespace/v/vaseidel/ece551/designvision/src/inert_intf.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|    104     |    auto/auto     | always block at line 93 |
===========================================================

Inferred memory devices in process in routine 'inert_intf' in file
	 /filespace/v/vaseidel/ece551/designvision/src/inert_intf.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     INT_ff2_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  64  |
|     INT_ff1_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  64  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | None  | Async | N  |  76  |
|      timer_reg      | Flip-flop |  16   |  Y  | N  | None  | Async | N  |  85  |
|    ptch_rt_l_reg    | Flip-flop |   8   |  Y  | N  | None  | None  | N  | 187  |
|    ptch_rt_h_reg    | Flip-flop |   8   |  Y  | N  | None  | None  | N  | 191  |
|       AZl_reg       | Flip-flop |   8   |  Y  | N  | None  | None  | N  | 195  |
|       AZh_reg       | Flip-flop |   8   |  Y  | N  | None  | None  | N  | 199  |
==================================================================================
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:30: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:33: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:34: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:45: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:58: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:60: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:68: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:100: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:104: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:124: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:126: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process in routine 'balance_cntrl' in file
	 /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv'.
====================================================================================
|     Register Name     |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
====================================================================================
|    frwrd_pipe_reg     | Flip-flop |  12   |  Y  | N  | None  | Async | N  |  37  |
|    pterm_pipe_reg     | Flip-flop |  12   |  Y  | N  | None  | Async | N  |  37  |
|    iterm_pipe_reg     | Flip-flop |  12   |  Y  | N  | None  | Async | N  |  37  |
|    dterm_pipe_reg     | Flip-flop |  12   |  Y  | N  | None  | Async | N  |  37  |
|    integrator_reg     | Flip-flop |  18   |  Y  | N  | None  | Async | N  |  52  |
|   PID_temp_pipe_reg   | Flip-flop |  13   |  Y  | N  | None  | Async | N  |  64  |
|    ss_counter_reg     | Flip-flop |   8   |  Y  | N  | None  | Async | N  |  78  |
|   en_steer_pipe_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 107  |
|    pid_ss_pipe_reg    | Flip-flop |  12   |  Y  | N  | None  | Async | N  | 107  |
| steer_scaled_pipe_reg | Flip-flop |  12   |  Y  | N  | None  | Async | N  | 107  |
====================================================================================
Warning:  /filespace/v/vaseidel/ece551/designvision/src/PID.sv:16: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/PID.sv:83: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/PID.sv:97: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process in routine 'PID' in file
	 /filespace/v/vaseidel/ece551/designvision/src/PID.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   integrator_reg    | Flip-flop |  18   |  Y  | N  | None  | Async | N  |  25  |
|   ss_counter_reg    | Flip-flop |  27   |  Y  | N  | None  | Async | N  |  40  |
==================================================================================
Warning:  /filespace/v/vaseidel/ece551/designvision/src/steer_en.sv:39: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block in file
	'/filespace/v/vaseidel/ece551/designvision/src/steer_en.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|    100     |    auto/auto     | always block at line 94 |
===========================================================

Inferred memory devices in process in routine 'steer_en' in file
	 /filespace/v/vaseidel/ece551/designvision/src/steer_en.sv'.
===================================================================================
|    Register Name     |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
===================================================================================
|  sum_13_14_pipe_reg  | Flip-flop |  13   |  Y  | N  | None  | Async | N  |  42  |
|   sum_13_pipe_reg    | Flip-flop |  13   |  Y  | N  | None  | Async | N  |  42  |
| diff_12_abs_pipe_reg | Flip-flop |  12   |  Y  | N  | None  | Async | N  |  42  |
| sum_13_1516_pipe_reg | Flip-flop |  13   |  Y  | N  | None  | Async | N  |  42  |
|       tmr_reg        | Flip-flop |  26   |  Y  | N  | None  | Async | N  |  62  |
|      state_reg       | Flip-flop |   2   |  Y  | N  | None  | Async | N  |  85  |
===================================================================================

Inferred memory devices in process in routine 'mtr_drv' in file
	 /filespace/v/vaseidel/ece551/designvision/src/mtr_drv.sv'.
====================================================================================
|     Register Name     |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
====================================================================================
|  rght_spd_synch_reg   | Flip-flop |   9   |  Y  | N  | Async | Async | N  |  39  |
|   lft_spd_synch_reg   | Flip-flop |   9   |  Y  | N  | Async | Async | N  |  39  |
|     OVR_I_ff3_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  66  |
|     OVR_I_ff1_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  66  |
|     OVR_I_ff2_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  66  |
|     OVR_I_cnt_reg     | Flip-flop |   5   |  Y  | N  | None  | Async | N  |  85  |
| OVR_I_inc_blank_n_reg | Flip-flop |   1   |  N  | N  | None  | None  | N  | 103  |
|   PWM_cycle_cnt_reg   | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 114  |
|   OVR_I_shtdwn_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 123  |
====================================================================================

Statistics for case statements in always block in file
	'/filespace/v/vaseidel/ece551/designvision/src/A2D_Intf.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     54     |    auto/auto     | always block at line 45 |
|     64     |    auto/auto     | always block at line 45 |
|     86     |    auto/auto     | always block at line 45 |
===========================================================

Inferred memory devices in process in routine 'A2D_intf' in file
	 /filespace/v/vaseidel/ece551/designvision/src/A2D_Intf.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    robin_cnt_reg    | Flip-flop |   3   |  Y  | N  | None  | Async | N  |  98  |
|    currState_reg    | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 106  |
|      batt_reg       | Flip-flop |  12   |  Y  | N  | None  | Async | N  | 113  |
|     lft_ld_reg      | Flip-flop |  12   |  Y  | N  | None  | Async | N  | 113  |
|     rght_ld_reg     | Flip-flop |  12   |  Y  | N  | None  | Async | N  | 113  |
|    steer_pot_reg    | Flip-flop |  12   |  Y  | N  | None  | Async | N  | 113  |
==================================================================================
Warning:  /filespace/v/vaseidel/ece551/designvision/src/piezo_drv.sv:66: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/piezo_drv.sv:174: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block in file
	'/filespace/v/vaseidel/ece551/designvision/src/piezo_drv.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    114     |    auto/auto     | always block at line 107 |
============================================================

Inferred memory devices in process in routine 'piezo_drv' in file
	 /filespace/v/vaseidel/ece551/designvision/src/piezo_drv.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
| duration_timer_reg  | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  46  |
|  repeat_timer_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  59  |
|     toggle_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  |  78  |
| period_counter_reg  | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  78  |
|     piezo_n_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  94  |
|      piezo_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  |  94  |
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 212  |
==================================================================================

Inferred memory devices in process in routine 'rst_synch' in file
	 /filespace/v/vaseidel/ece551/designvision/src/rst_synch.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   rst_n_inter_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  |  7   |
|      rst_n_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  |  14  |
==================================================================================
Warning:  /filespace/v/vaseidel/ece551/designvision/src/uart_rx.sv:89: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block in file
	'/filespace/v/vaseidel/ece551/designvision/src/uart_rx.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     89     |    auto/auto     | always block at line 82 |
===========================================================

Inferred memory devices in process in routine 'UART_rx' in file
	 /filespace/v/vaseidel/ece551/designvision/src/uart_rx.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    baud_cnt_reg     | Flip-flop |  13   |  Y  | N  | None  | Async | N  |  24  |
|    cur_state_reg    | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  37  |
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | None  | Async | N  |  45  |
|   rx_dbl_ff_1_reg   | Flip-flop |   1   |  N  | N  | Async | None  | N  |  59  |
|   rx_dbl_ff_2_reg   | Flip-flop |   1   |  N  | N  | Async | None  | N  |  66  |
|   rx_shft_reg_reg   | Flip-flop |   9   |  Y  | N  | None  | None  | N  | 113  |
|       rdy_reg       | Flip-flop |   1   |  N  | N  | None  | Async | N  | 122  |
==================================================================================
Warning:  /filespace/v/vaseidel/ece551/designvision/src/uart_tx.sv:76: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block in file
	'/filespace/v/vaseidel/ece551/designvision/src/uart_tx.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     76     |    auto/auto     | always block at line 68 |
===========================================================

Inferred memory devices in process in routine 'UART_tx' in file
	 /filespace/v/vaseidel/ece551/designvision/src/uart_tx.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   tx_shft_reg_reg   | Flip-flop |   9   |  Y  | N  | Async | None  | N  |  22  |
|    baud_cnt_reg     | Flip-flop |  13   |  Y  | N  | None  | None  | N  |  35  |
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | None  | None  | N  |  47  |
|    cur_state_reg    | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  56  |
|     tx_done_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  98  |
==================================================================================
Warning:  /filespace/v/vaseidel/ece551/designvision/src/SPI_mnrch.sv:82: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block in file
	'/filespace/v/vaseidel/ece551/designvision/src/SPI_mnrch.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     82     |    auto/auto     | always block at line 75 |
===========================================================

Inferred memory devices in process in routine 'SPI_mnrch' in file
	 /filespace/v/vaseidel/ece551/designvision/src/SPI_mnrch.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    SCLK_div_reg     | Flip-flop |   4   |  Y  | N  | None  | None  | N  |  25  |
|    bit_cntr_reg     | Flip-flop |   4   |  Y  | N  | None  | None  | N  |  39  |
|    MISO_SMPL_reg    | Flip-flop |   1   |  N  | N  | None  | None  | N  |  50  |
|    shft_reg_reg     | Flip-flop |  16   |  Y  | N  | None  | None  | N  |  57  |
|    cur_state_reg    | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 117  |
|      done_reg       | Flip-flop |   1   |  N  | N  | None  | Async | N  | 125  |
|      SS_n_reg       | Flip-flop |   1   |  N  | N  | Async | None  | N  | 133  |
==================================================================================
Warning:  /filespace/v/vaseidel/ece551/designvision/src/segway_math.sv:31: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/segway_math.sv:35: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/segway_math.sv:60: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/segway_math.sv:64: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/segway_math.sv:94: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/segway_math.sv:96: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process in routine 'PWM11' in file
	 /filespace/v/vaseidel/ece551/designvision/src/PWM11.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       cnt_reg       | Flip-flop |  11   |  Y  | N  | None  | Async | N  |  24  |
|     pwm1_ff_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  39  |
|     pwm2_ff_reg     | Flip-flop |   1   |  N  | N  | Async | None  | N  |  51  |
==================================================================================
Warning:  /filespace/v/vaseidel/ece551/designvision/src/inertial_integrator.sv:32: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/inertial_integrator.sv:39: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/inertial_integrator.sv:59: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process in routine 'inertial_integrator' in file
	 /filespace/v/vaseidel/ece551/designvision/src/inertial_integrator.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      ptch_reg       | Flip-flop |  16   |  Y  | N  | None  | Async | N  |  50  |
|    ptch_int_reg     | Flip-flop |  27   |  Y  | N  | None  | Async | N  |  50  |
==================================================================================
Presto compilation completed successfully.
Loaded 17 designs.
Current design is 'Segway'.
Segway Auth_blk inert_intf balance_cntrl PID steer_en mtr_drv A2D_intf piezo_drv rst_synch UART_rx UART_tx SPI_mnrch SegwayMath DeadzoneShaping PWM11 inertial_integrator
# Set the current design 
set current_design Segway
Segway
#########################################################################
# Clock Definition and Constraints
#########################################################################
# Define 333MHz clock (period = 3ns)
create_clock -name "clk" -period 3 -waveform {0 1} {clk}
Information: Building the design 'inert_intf' instantiated from design 'Segway' with
	the parameters "0". (HDL-193)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/inert_intf.sv:203: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/inert_intf.sv:204: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/inert_intf.sv:209: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block in file
	'/filespace/v/vaseidel/ece551/designvision/src/inert_intf.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|    104     |    auto/auto     | always block at line 93 |
===========================================================

Inferred memory devices in process in routine 'inert_intf_fast_sim0' in file
	 /filespace/v/vaseidel/ece551/designvision/src/inert_intf.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     INT_ff2_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  64  |
|     INT_ff1_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  64  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | None  | Async | N  |  76  |
|      timer_reg      | Flip-flop |  16   |  Y  | N  | None  | Async | N  |  85  |
|    ptch_rt_l_reg    | Flip-flop |   8   |  Y  | N  | None  | None  | N  | 187  |
|    ptch_rt_h_reg    | Flip-flop |   8   |  Y  | N  | None  | None  | N  | 191  |
|       AZl_reg       | Flip-flop |   8   |  Y  | N  | None  | None  | N  | 195  |
|       AZh_reg       | Flip-flop |   8   |  Y  | N  | None  | None  | N  | 199  |
==================================================================================
Presto compilation completed successfully. (inert_intf_fast_sim0)
Module: inert_intf_fast_sim0, Ports: 40, Input: 4, Output: 36, Inout: 0
Module: inert_intf_fast_sim0, Registers: 54, Async set/reset: 22, Sync set/reset: 0
Information: Module inert_intf_fast_sim0 report end. (ELAB-965)
Information: Building the design 'balance_cntrl' instantiated from design 'Segway' with
	the parameters "0". (HDL-193)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:30: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:33: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:34: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:45: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:58: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:60: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:68: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:100: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:104: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:124: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv:126: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process in routine 'balance_cntrl_fast_sim0' in file
	 /filespace/v/vaseidel/ece551/designvision/src/balance_cntrl.sv'.
====================================================================================
|     Register Name     |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
====================================================================================
|    frwrd_pipe_reg     | Flip-flop |  12   |  Y  | N  | None  | Async | N  |  37  |
|    pterm_pipe_reg     | Flip-flop |  12   |  Y  | N  | None  | Async | N  |  37  |
|    iterm_pipe_reg     | Flip-flop |  12   |  Y  | N  | None  | Async | N  |  37  |
|    dterm_pipe_reg     | Flip-flop |  12   |  Y  | N  | None  | Async | N  |  37  |
|    integrator_reg     | Flip-flop |  18   |  Y  | N  | None  | Async | N  |  52  |
|   PID_temp_pipe_reg   | Flip-flop |  13   |  Y  | N  | None  | Async | N  |  64  |
|    ss_counter_reg     | Flip-flop |   8   |  Y  | N  | None  | Async | N  |  78  |
|   en_steer_pipe_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 107  |
|    pid_ss_pipe_reg    | Flip-flop |  12   |  Y  | N  | None  | Async | N  | 107  |
| steer_scaled_pipe_reg | Flip-flop |  12   |  Y  | N  | None  | Async | N  | 107  |
====================================================================================
Presto compilation completed successfully. (balance_cntrl_fast_sim0)
Module: balance_cntrl_fast_sim0, Ports: 95, Input: 50, Output: 45, Inout: 0
Module: balance_cntrl_fast_sim0, Registers: 112, Async set/reset: 112, Sync set/reset: 0
Information: Module balance_cntrl_fast_sim0 report end. (ELAB-965)
Information: Building the design 'steer_en' instantiated from design 'Segway' with
	the parameters "0". (HDL-193)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/steer_en.sv:39: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block in file
	'/filespace/v/vaseidel/ece551/designvision/src/steer_en.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|    100     |    auto/auto     | always block at line 94 |
===========================================================

Inferred memory devices in process in routine 'steer_en_fast_sim0' in file
	 /filespace/v/vaseidel/ece551/designvision/src/steer_en.sv'.
===================================================================================
|    Register Name     |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
===================================================================================
|  sum_13_14_pipe_reg  | Flip-flop |  13   |  Y  | N  | None  | Async | N  |  42  |
|   sum_13_pipe_reg    | Flip-flop |  13   |  Y  | N  | None  | Async | N  |  42  |
| diff_12_abs_pipe_reg | Flip-flop |  12   |  Y  | N  | None  | Async | N  |  42  |
| sum_13_1516_pipe_reg | Flip-flop |  13   |  Y  | N  | None  | Async | N  |  42  |
|       tmr_reg        | Flip-flop |  26   |  Y  | N  | None  | Async | N  |  62  |
|      state_reg       | Flip-flop |   2   |  Y  | N  | None  | Async | N  |  85  |
===================================================================================
Presto compilation completed successfully. (steer_en_fast_sim0)
Module: steer_en_fast_sim0, Ports: 28, Input: 26, Output: 2, Inout: 0
Module: steer_en_fast_sim0, Registers: 79, Async set/reset: 79, Sync set/reset: 0
Information: Module steer_en_fast_sim0 report end. (ELAB-965)
Information: Building the design 'piezo_drv' instantiated from design 'Segway' with
	the parameters "0". (HDL-193)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/piezo_drv.sv:66: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/v/vaseidel/ece551/designvision/src/piezo_drv.sv:174: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block in file
	'/filespace/v/vaseidel/ece551/designvision/src/piezo_drv.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    114     |    auto/auto     | always block at line 107 |
============================================================

Inferred memory devices in process in routine 'piezo_drv_fast_sim0' in file
	 /filespace/v/vaseidel/ece551/designvision/src/piezo_drv.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
| duration_timer_reg  | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  46  |
|  repeat_timer_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  59  |
|     toggle_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  |  78  |
| period_counter_reg  | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  78  |
|     piezo_n_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  94  |
|      piezo_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  |  94  |
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 212  |
==================================================================================
Presto compilation completed successfully. (piezo_drv_fast_sim0)
Module: piezo_drv_fast_sim0, Ports: 7, Input: 5, Output: 2, Inout: 0
Module: piezo_drv_fast_sim0, Registers: 103, Async set/reset: 102, Sync set/reset: 0
Information: Module piezo_drv_fast_sim0 report end. (ELAB-965)
1
# Set don't touch on clock network
set_dont_touch_network [get_clocks clk]
1
#########################################################################
# Input Constraints
#########################################################################
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{RST_n INERT_MISO INERT_INT A2D_MISO OVR_I_lft OVR_I_rght RX}
set_input_delay -clock clk 0.25 $prim_inputs
1
set_driving_cell -lib_cell NAND2X2_RVT -library saed32rvt_tt0p85v25c $prim_inputs
Warning: Design rule attributes from the driving cell will be set on the port 'RST_n'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'INERT_MISO'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'INERT_INT'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A2D_MISO'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'OVR_I_lft'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'OVR_I_rght'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'RX'. (UID-401)
1
## set_drive 0.0001 rst_n //not sure if needed
#########################################################################
# Output Constraints  
#########################################################################
# Define output delay of 0.75ns on all outputs
set_output_delay 0.35 -clock clk [all_outputs]
1
# Define 50fF load on all outputs
set_load 0.05 [all_outputs]
1
#########################################################################
# Design Rule Constraints
#########################################################################
# Set maximum transition time of 0.10ns on all nodes
set_max_transition 0.10 [current_design]
1
#########################################################################
# Wire Load Model
#########################################################################
# Set Synopsys 32nm wire load model for 16000 sq micron block
set_wire_load_model -name "16000" -library saed32rvt_tt0p85v25c
1
#########################################################################
# Compilation Flow
#########################################################################
# First pass: compile and flatten to get gate-level netlist
compile -map_effort low
Warning: The compile -map_effort low is obsolete. Setting this variable now defaults to compile -map_effort medium. Please update your script accordingly. (OPT-1303)
CPU Load: 1%, Ram Free: 4 GB, Swap Free: 1 GB, Work Disk Free: 34 GB, Tmp Disk Free: 820 GB
Warning: Setting attribute 'fix_multiple_port_nets' on design 'Segway'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | X-2025.06-DWBB_202506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 2093                                   |
| Number of User Hierarchies                              | 14                                     |
| Sequential Cell Count                                   | 722                                    |
| Macro Count                                             | 0                                      |
| Pad Count                                               | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 446                                    |
| Number of Dont Touch Nets                               | 15                                     |
| Number of Size Only Cells                               | 0                                      |
| Design with Target Library Subset (with clock_path)     | false  (false )                        |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 91 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design Segway has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rst_synch'
  Processing 'piezo_drv_fast_sim0'
Information: The register 'current_state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'SPI_mnrch_0'
Module: DW01_inc_width4, Ports: 8, Input: 4, Output: 4, Inout: 0
Module: DW01_inc_width4, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: The register 'cur_state_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'A2D_intf'
Module: DW01_inc_width3, Ports: 6, Input: 3, Output: 3, Inout: 0
Module: DW01_inc_width3, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'PWM11_0'
  Processing 'mtr_drv'
  Processing 'steer_en_fast_sim0'
Information: The register 'sum_13_14_pipe_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_13_14_pipe_reg[11]' is a constant and will be removed. (OPT-1206)
  Processing 'balance_cntrl_fast_sim0'
Information: The register 'frwrd_pipe_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'frwrd_pipe_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'frwrd_pipe_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'frwrd_pipe_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'frwrd_pipe_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'frwrd_pipe_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'frwrd_pipe_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'frwrd_pipe_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'frwrd_pipe_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'frwrd_pipe_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'frwrd_pipe_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'frwrd_pipe_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'inertial_integrator'
  Processing 'inert_intf_fast_sim0'
  Processing 'UART_rx'
Information: The register 'cur_state_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'Auth_blk'
  Processing 'Segway'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
Module: DW01_cmp2_width32, Ports: 68, Input: 66, Output: 2, Inout: 0
Module: DW01_cmp2_width32, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'piezo_drv_fast_sim0_DW01_cmp2_0'
Module: DW01_inc_width32, Ports: 64, Input: 32, Output: 32, Inout: 0
Module: DW01_inc_width32, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'piezo_drv_fast_sim0_DW01_inc_0_DW01_inc_5'
  Processing 'piezo_drv_fast_sim0_DW01_cmp2_1'
Module: DW01_sub_width32, Ports: 98, Input: 65, Output: 33, Inout: 0
Module: DW01_sub_width32, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'piezo_drv_fast_sim0_DW01_sub_0'
  Processing 'piezo_drv_fast_sim0_DW01_cmp2_2'
Module: DW01_dec_width5, Ports: 10, Input: 5, Output: 5, Inout: 0
Module: DW01_dec_width5, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'mtr_drv_DW01_dec_0'
Module: DW01_inc_width5, Ports: 10, Input: 5, Output: 5, Inout: 0
Module: DW01_inc_width5, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'mtr_drv_DW01_inc_0_DW01_inc_6'
Module: DW01_add_width12, Ports: 38, Input: 25, Output: 13, Inout: 0
Module: DW01_add_width12, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'mtr_drv_DW01_add_0'
  Processing 'mtr_drv_DW01_add_1'
Module: DW01_cmp2_width11, Ports: 26, Input: 24, Output: 2, Inout: 0
Module: DW01_cmp2_width11, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'PWM11_1_DW01_cmp2_0_DW01_cmp2_3'
Module: DW01_add_width11, Ports: 35, Input: 23, Output: 12, Inout: 0
Module: DW01_add_width11, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'PWM11_1_DW01_add_0_DW01_add_2'
  Processing 'PWM11_1_DW01_cmp2_1_DW01_cmp2_4'
  Processing 'PWM11_1_DW01_cmp2_2_DW01_cmp2_5'
Module: DW01_inc_width11, Ports: 22, Input: 11, Output: 11, Inout: 0
Module: DW01_inc_width11, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'PWM11_1_DW01_inc_0_DW01_inc_7'
Module: DW01_cmp6_width11, Ports: 29, Input: 23, Output: 6, Inout: 0
Module: DW01_cmp6_width11, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'PWM11_1_DW01_cmp6_0'
  Processing 'PWM11_1_DW01_add_1_DW01_add_3'
  Processing 'PWM11_0_DW01_cmp2_0_DW01_cmp2_6'
  Processing 'PWM11_0_DW01_add_0_DW01_add_4'
  Processing 'PWM11_0_DW01_cmp2_1_DW01_cmp2_7'
  Processing 'PWM11_0_DW01_cmp2_2_DW01_cmp2_8'
  Processing 'PWM11_0_DW01_inc_0_DW01_inc_8'
  Processing 'PWM11_0_DW01_cmp6_0_DW01_cmp6_1'
  Processing 'PWM11_0_DW01_add_1_DW01_add_5'
Module: DW01_inc_width26, Ports: 52, Input: 26, Output: 26, Inout: 0
Module: DW01_inc_width26, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'steer_en_fast_sim0_DW01_inc_0_DW01_inc_9'
Module: DW01_cmp2_width13, Ports: 30, Input: 28, Output: 2, Inout: 0
Module: DW01_cmp2_width13, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'steer_en_fast_sim0_DW01_cmp2_0_DW01_cmp2_9'
  Processing 'steer_en_fast_sim0_DW01_cmp2_1_DW01_cmp2_10'
  Processing 'steer_en_fast_sim0_DW01_cmp2_2_DW01_cmp2_11'
  Processing 'steer_en_fast_sim0_DW01_cmp2_3_DW01_cmp2_12'
Module: DW01_sub_width12, Ports: 38, Input: 25, Output: 13, Inout: 0
Module: DW01_sub_width12, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'steer_en_fast_sim0_DW01_sub_0_DW01_sub_1'
Module: DW01_cmp2_width12, Ports: 28, Input: 26, Output: 2, Inout: 0
Module: DW01_cmp2_width12, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'steer_en_fast_sim0_DW01_cmp2_4_DW01_cmp2_13'
  Processing 'steer_en_fast_sim0_DW01_sub_1_DW01_sub_2'
  Processing 'balance_cntrl_fast_sim0_DW01_cmp2_0_DW01_cmp2_14'
  Processing 'balance_cntrl_fast_sim0_DW01_cmp2_1_DW01_cmp2_15'
  Processing 'balance_cntrl_fast_sim0_DW01_sub_0_DW01_sub_3'
  Processing 'balance_cntrl_fast_sim0_DW01_cmp2_2_DW01_cmp2_16'
  Processing 'balance_cntrl_fast_sim0_DW01_sub_1_DW01_sub_4'
  Processing 'balance_cntrl_fast_sim0_DW01_cmp2_3_DW01_cmp2_17'
Module: DW01_add_width13, Ports: 41, Input: 27, Output: 14, Inout: 0
Module: DW01_add_width13, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'balance_cntrl_fast_sim0_DW01_add_0_DW01_add_6'
Module: DW01_sub_width13, Ports: 41, Input: 27, Output: 14, Inout: 0
Module: DW01_sub_width13, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'balance_cntrl_fast_sim0_DW01_sub_2_DW01_sub_5'
  Processing 'balance_cntrl_fast_sim0_DW01_sub_3_DW01_sub_6'
Module: DW01_inc_width8, Ports: 16, Input: 8, Output: 8, Inout: 0
Module: DW01_inc_width8, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'balance_cntrl_fast_sim0_DW01_inc_0_DW01_inc_10'
  Processing 'balance_cntrl_fast_sim0_DW01_cmp2_4_DW01_cmp2_18'
  Processing 'balance_cntrl_fast_sim0_DW01_cmp2_5_DW01_cmp2_19'
Module: DW01_add_width18, Ports: 56, Input: 37, Output: 19, Inout: 0
Module: DW01_add_width18, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'balance_cntrl_fast_sim0_DW01_add_1_DW01_add_7'
Module: DW01_cmp2_width16, Ports: 36, Input: 34, Output: 2, Inout: 0
Module: DW01_cmp2_width16, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'inert_intf_fast_sim0_DW01_cmp2_0_DW01_cmp2_20'
  Processing 'inert_intf_fast_sim0_DW01_cmp2_1_DW01_cmp2_21'
Module: DW01_inc_width16, Ports: 32, Input: 16, Output: 16, Inout: 0
Module: DW01_inc_width16, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'inert_intf_fast_sim0_DW01_inc_0_DW01_inc_11'
  Processing 'inertial_integrator_DW01_cmp2_0_DW01_cmp2_22'
Module: DW01_sub_width16, Ports: 50, Input: 33, Output: 17, Inout: 0
Module: DW01_sub_width16, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'inertial_integrator_DW01_sub_0_DW01_sub_7'
  Processing 'inertial_integrator_DW01_sub_1_DW01_sub_8'
Module: DW01_dec_width13, Ports: 26, Input: 13, Output: 13, Inout: 0
Module: DW01_dec_width13, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'UART_rx_DW01_dec_0_DW01_dec_1'
Module: DW01_NAND2, Ports: 3, Input: 2, Output: 1, Inout: 0
Module: DW01_NAND2, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width13' (rpl)
  Processing 'DW01_add_width13'
Module: DW01_add_width13, Ports: 41, Input: 27, Output: 14, Inout: 0
Module: DW01_add_width13, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_add_width13' (cla)
  Processing 'DW01_add_width13'
Module: DW02_mult_A_width14_B_width4, Ports: 37, Input: 19, Output: 18, Inout: 0
Module: DW02_mult_A_width14_B_width4, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Allocating blocks in 'DW02_mult_A_width14_B_width4'
Module: DW01_MUX, Ports: 4, Input: 3, Output: 1, Inout: 0
Module: DW01_MUX, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_MUX'
  Processing 'DW01_MUX'
Module: DW01_mmux_width2, Ports: 7, Input: 5, Output: 2, Inout: 0
Module: DW01_mmux_width2, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_mmux_width2'
  Processing 'DW01_mmux_width2'
Module: DW01_mmux_width3, Ports: 10, Input: 7, Output: 3, Inout: 0
Module: DW01_mmux_width3, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_mmux_width3'
  Processing 'DW01_mmux_width3'
Module: DW01_mmux_width4, Ports: 13, Input: 9, Output: 4, Inout: 0
Module: DW01_mmux_width4, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_mmux_width4'
  Processing 'DW01_mmux_width4'
Module: DW01_mmux_width5, Ports: 16, Input: 11, Output: 5, Inout: 0
Module: DW01_mmux_width5, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_mmux_width5'
  Processing 'DW01_mmux_width5'
Module: DW01_add_width16, Ports: 50, Input: 33, Output: 17, Inout: 0
Module: DW01_add_width16, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_add_width16' (cla)
  Processing 'DW01_add_width16'
  Building model 'DW02_mult_A_width14_B_width4' (csa)
  Processing 'DW02_mult_A_width14_B_width4'
Module: DW02_mult_A_width9_B_width4, Ports: 27, Input: 14, Output: 13, Inout: 0
Module: DW02_mult_A_width9_B_width4, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Allocating blocks in 'DW02_mult_A_width9_B_width4'
Module: DW01_add_width11, Ports: 35, Input: 23, Output: 12, Inout: 0
Module: DW01_add_width11, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_add_width11' (cla)
  Processing 'DW01_add_width11'
  Building model 'DW02_mult_A_width9_B_width4' (csa)
  Processing 'DW02_mult_A_width9_B_width4'
Module: DW02_mult_A_width12_B_width9, Ports: 43, Input: 22, Output: 21, Inout: 0
Module: DW02_mult_A_width12_B_width9, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Allocating blocks in 'DW02_mult_A_width12_B_width9'
Module: DW01_add_width19, Ports: 59, Input: 39, Output: 20, Inout: 0
Module: DW01_add_width19, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_add_width19' (cla)
  Processing 'DW01_add_width19'
  Building model 'DW02_mult_A_width12_B_width9' (csa)
  Processing 'DW02_mult_A_width12_B_width9'
Module: DW02_mult_A_width9_B_width12, Ports: 43, Input: 22, Output: 21, Inout: 0
Module: DW02_mult_A_width9_B_width12, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Allocating blocks in 'DW02_mult_A_width9_B_width12'
  Building model 'DW02_mult_A_width9_B_width12' (csa)
  Processing 'DW02_mult_A_width9_B_width12'
Module: DW02_mult_A_width16_B_width10, Ports: 53, Input: 27, Output: 26, Inout: 0
Module: DW02_mult_A_width16_B_width10, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Allocating blocks in 'DW02_mult_A_width16_B_width10'
Module: DW01_add_width24, Ports: 74, Input: 49, Output: 25, Inout: 0
Module: DW01_add_width24, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_add_width24' (cla)
  Processing 'DW01_add_width24'
  Building model 'DW02_mult_A_width16_B_width10' (csa)
  Processing 'DW02_mult_A_width16_B_width10'
Module: DW01_add_width32, Ports: 98, Input: 65, Output: 33, Inout: 0
Module: DW01_add_width32, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_add_width32' (rpl)
  Processing 'DW01_add_width32'
Module: DW01_add_width32, Ports: 98, Input: 65, Output: 33, Inout: 0
Module: DW01_add_width32, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_add_width32' (cla)
  Processing 'DW01_add_width32'
Module: DW02_mult_A_width32_B_width1, Ports: 67, Input: 34, Output: 33, Inout: 0
Module: DW02_mult_A_width32_B_width1, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Allocating blocks in 'DW02_mult_A_width32_B_width1'
Module: DW01_absval_width32, Ports: 64, Input: 32, Output: 32, Inout: 0
Module: DW01_absval_width32, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Allocating blocks in 'DW01_absval_width32'
Module: DW01_inc_width32, Ports: 64, Input: 32, Output: 32, Inout: 0
Module: DW01_inc_width32, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_inc_width32' (cla)
  Processing 'DW01_inc_width32'
  Building model 'DW01_absval_width32' (cla)
  Processing 'DW01_absval_width32'
Module: DW01_absval_width1, Ports: 2, Input: 1, Output: 1, Inout: 0
Module: DW01_absval_width1, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Allocating blocks in 'DW01_absval_width1'
Module: DW01_inc_width1, Ports: 2, Input: 1, Output: 1, Inout: 0
Module: DW01_inc_width1, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_inc_width1' (cla)
  Processing 'DW01_inc_width1'
  Building model 'DW01_absval_width1' (cla)
  Processing 'DW01_absval_width1'
Module: DW01_inc_width33, Ports: 66, Input: 33, Output: 33, Inout: 0
Module: DW01_inc_width33, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_inc_width33' (cla)
  Processing 'DW01_inc_width33'
  Building model 'DW02_mult_A_width32_B_width1' (csa)
  Processing 'DW02_mult_A_width32_B_width1'
Module: DW02_mult_A_width1_B_width32, Ports: 67, Input: 34, Output: 33, Inout: 0
Module: DW02_mult_A_width1_B_width32, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Allocating blocks in 'DW02_mult_A_width1_B_width32'
  Building model 'DW02_mult_A_width1_B_width32' (csa)
  Processing 'DW02_mult_A_width1_B_width32'
Module: DW01_add_width27, Ports: 83, Input: 55, Output: 28, Inout: 0
Module: DW01_add_width27, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_add_width27' (rpl)
  Processing 'DW01_add_width27'
Module: DW01_add_width27, Ports: 83, Input: 55, Output: 28, Inout: 0
Module: DW01_add_width27, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_add_width27' (cla)
  Processing 'DW01_add_width27'
Module: DW01_sub_width27, Ports: 83, Input: 55, Output: 28, Inout: 0
Module: DW01_sub_width27, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_sub_width27' (rpl)
  Processing 'DW01_sub_width27'
Module: DW01_sub_width27, Ports: 83, Input: 55, Output: 28, Inout: 0
Module: DW01_sub_width27, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_sub_width27' (cla)
  Processing 'DW01_sub_width27'
  Processing 'balance_cntrl_fast_sim0_DW01_add_2_DW01_add_8'
  Processing 'balance_cntrl_fast_sim0_DW01_add_3_DW01_add_9'
  Processing 'balance_cntrl_fast_sim0_DW01_add_4_DW01_add_10'
  Processing 'balance_cntrl_fast_sim0_DW02_mult_0'
  Processing 'balance_cntrl_fast_sim0_DW01_add_5_DW01_add_11'
  Processing 'steer_en_fast_sim0_DW02_mult_0_DW02_mult_1'
  Processing 'steer_en_fast_sim0_DW01_add_0_DW01_add_12'
  Processing 'steer_en_fast_sim0_DW01_add_1_DW01_add_13'
  Processing 'balance_cntrl_fast_sim0_DW02_mult_1_DW02_mult_2'
  Processing 'balance_cntrl_fast_sim0_DW01_add_6_DW01_add_14'
  Processing 'inertial_integrator_DW02_mult_0_DW02_mult_3'
  Processing 'inertial_integrator_DW01_add_0_DW01_add_15'
  Processing 'piezo_drv_fast_sim0_DW01_add_0_DW01_add_16'
  Processing 'piezo_drv_fast_sim0_DW02_mult_0_DW02_mult_4'
  Processing 'inertial_integrator_DW01_add_1_DW01_add_17'
  Processing 'inertial_integrator_DW01_sub_2_DW01_sub_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Module: DW01_add_width24, Ports: 74, Input: 49, Output: 25, Inout: 0
Module: DW01_add_width24, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   11559.7      1.48      44.3      87.3                          
    0:00:08   11559.7      1.48      44.3      87.3                          

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   11559.7      1.48      44.3      87.3                          
Information: The register 'iBUZZ/repeat_timer_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/repeat_timer_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'iBUZZ/duration_timer_reg[9]' is a constant and will be removed. (OPT-1206)
    0:00:08   11162.8      1.47      28.2      88.7                          
    0:00:08   11162.8      1.47      28.2      88.7                          
    0:00:09   11169.6      1.35      26.3      87.8 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:09   11181.1      1.34      26.4      84.7 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:09   11177.8      1.33      26.2      84.7 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:09   11196.1      1.33      26.2      77.9 iNEMO/iINT/ptch_int_reg[24]/D
    0:00:09   11215.4      1.24      25.0      80.0 iNEMO/iINT/ptch_int_reg[24]/D
    0:00:09   11248.7      1.19      24.2      73.9 iNEMO/iINT/ptch_int_reg[24]/D
    0:00:09   11250.2      1.18      24.1      73.9 iNEMO/iINT/ptch_int_reg[24]/D
    0:00:09   11256.0      1.17      24.0      73.9 iNEMO/iINT/ptch_int_reg[19]/D
    0:00:09   11254.8      1.16      23.9      74.0 iNEMO/iINT/ptch_int_reg[21]/D
    0:00:09   11282.0      1.16      23.6      69.1 iNEMO/iINT/ptch_int_reg[21]/D
    0:00:09   11282.2      1.14      23.6      69.1 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:09   11299.5      1.10      23.0      69.1 iNEMO/iINT/ptch_int_reg[21]/D
    0:00:09   11309.4      1.08      22.6      69.1 iNEMO/iINT/ptch_int_reg[24]/D
    0:00:09   11317.0      1.08      22.4      69.1 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:09   11319.8      1.06      22.3      69.1 iNEMO/iINT/ptch_int_reg[24]/D
    0:00:09   11330.5      1.05      22.2      69.1 iNEMO/iINT/ptch_int_reg[24]/D
    0:00:10   11331.0      1.05      22.1      71.1 iNEMO/iINT/ptch_int_reg[21]/D
    0:00:10   11331.3      1.04      21.9      71.1 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:10   11331.8      1.04      21.9      34.5 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:10   11335.3      1.03      21.7      34.5 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:10   11333.8      1.02      21.7      34.5 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:10   11335.1      1.01      21.5      34.5                          
    0:00:10   11247.4      1.01      21.8      34.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10   11247.4      1.01      21.5      34.5                          
    0:00:10   11253.8      1.00      21.5       0.4 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:10   11252.5      1.00      21.5       0.4 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:11   11251.2      0.99      21.5       0.4 iNEMO/iINT/ptch_int_reg[21]/D
    0:00:11   11239.5      0.98      21.3       0.4 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:11   11234.2      0.98      21.3       0.4 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:11   11236.7      0.98      21.3       0.4 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:11   11250.2      0.98      21.2       0.4 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:11   11248.4      0.97      21.2       0.4                          
    0:00:11   11248.4      0.97      21.1       0.4                          
    0:00:11   11248.4      0.97      20.9       0.4                          
    0:00:11   11253.2      0.97      20.5       0.4                          
    0:00:11   11252.2      0.97      20.1       0.4                          
    0:00:11   11253.5      0.97      20.1       0.4                          
    0:00:11   11254.3      0.97      20.0       0.4                          
    0:00:11   11267.2      0.97      19.8       0.4                          
    0:00:11   11290.6      0.97      19.7       0.4                          
    0:00:11   11298.2      0.97      19.6       0.4                          
    0:00:11   11296.7      0.97      19.4       0.4                          
    0:00:11   11297.0      0.97      19.4       0.4                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11   11297.0      0.97      19.4       0.4                          
    0:00:11   11297.0      0.97      19.4       0.4                          
    0:00:11   10885.5      0.97      15.3       0.6                          
    0:00:12   10608.7      0.97      13.3       0.6                          
    0:00:12   10382.5      0.97      13.3       0.9                          
    0:00:12   10343.7      0.97      13.3       0.9                          
    0:00:12   10299.9      0.97      13.3       0.9                          
    0:00:12   10299.9      0.97      13.3       0.9                          
    0:00:12   10299.9      0.97      13.3       0.6                          
    0:00:12    9980.5      0.97      13.0       0.7                          
    0:00:12    9933.7      0.97      12.8       0.7                          
    0:00:12    9918.2      0.97      12.8       0.7                          
    0:00:12    9916.7      0.97      12.8       0.7                          
    0:00:12    9916.2      0.97      12.8       0.7                          
    0:00:12    9898.9      0.97      12.8       0.7                          
    0:00:12    9898.9      0.97      12.8       0.7                          
    0:00:12    9898.9      0.97      12.8       0.7                          
    0:00:12    9910.3      0.97      13.3       0.7 iNEMO/iINT/ptch_int_reg[25]/D
    0:00:12    9910.6      0.97      13.3       0.7 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:12    9913.1      0.96      13.3       0.7 iNEMO/iINT/ptch_int_reg[25]/D
    0:00:12    9908.6      0.96      13.3       0.7                          
    0:00:12    9913.4      0.95      13.2       0.7                          
    0:00:12    9915.4      0.95      13.0       0.7                          
    0:00:12    9916.4      0.95      12.9       0.7                          
    0:00:12    9916.4      0.95      12.9       0.7                          
    0:00:13    9916.7      0.95      12.8       0.7                          
    0:00:13    9922.5      0.95      12.8       0.7 iNEMO/iINT/ptch_int_reg[25]/D
    0:00:13    9922.3      0.95      12.8       0.7 iNEMO/iINT/ptch_int_reg[26]/D
    0:00:13    9854.2      0.95      12.8       0.6                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 2%, Ram Free: 4 GB, Swap Free: 1 GB, Work Disk Free: 34 GB, Tmp Disk Free: 820 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
# Flatten the design to remove hierarchy
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# Apply multicycle path constraints AFTER flattening (required for get_pins to work)
# All paths TO the inertial integrator only matter when vld pulses
set_multicycle_path 2 -setup -to [get_pins -hier *ptch_int_reg*/D]
1
set_multicycle_path 1 -hold -to [get_pins -hier *ptch_int_reg*/D]
1
# Set max area constraint to help optimizer focus on area
# set_max_area 11900
# Final optimized compile - balance timing and area
compile -map_effort high
CPU Load: 2%, Ram Free: 4 GB, Swap Free: 1 GB, Work Disk Free: 34 GB, Tmp Disk Free: 820 GB
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 2898                                   |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 551                                    |
| Macro Count                                             | 0                                      |
| Pad Count                                               | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 1                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with Target Library Subset (with clock_path)     | false  (false )                        |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 61 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design Segway has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Segway'
Information: The register 'ptch_rt_pipe_reg[0]' will be removed. (OPT-1207)
Information: The register 'ptch_rt_pipe_reg[1]' will be removed. (OPT-1207)
Information: The register 'ptch_rt_pipe_reg[2]' will be removed. (OPT-1207)
Information: The register 'ptch_rt_pipe_reg[3]' will be removed. (OPT-1207)
Information: The register 'ptch_rt_pipe_reg[4]' will be removed. (OPT-1207)
Information: The register 'ptch_rt_pipe_reg[5]' will be removed. (OPT-1207)
Information: The register 'ptch_pipe_reg[0]' will be removed. (OPT-1207)
Information: The register 'ptch_pipe_reg[1]' will be removed. (OPT-1207)
Information: The register 'ptch_pipe_reg[2]' will be removed. (OPT-1207)
Information: The register 'ptch_pipe_reg[3]' will be removed. (OPT-1207)
Information: The register 'iA2D/batt_reg[10]' will be removed. (OPT-1207)
Information: The register 'iA2D/batt_reg[9]' will be removed. (OPT-1207)
Information: The register 'iA2D/batt_reg[8]' will be removed. (OPT-1207)
Information: The register 'iA2D/batt_reg[7]' will be removed. (OPT-1207)
Information: The register 'iA2D/batt_reg[6]' will be removed. (OPT-1207)
Information: The register 'iA2D/batt_reg[5]' will be removed. (OPT-1207)
Information: The register 'iA2D/batt_reg[4]' will be removed. (OPT-1207)
Information: The register 'iA2D/batt_reg[3]' will be removed. (OPT-1207)
Information: The register 'iA2D/batt_reg[2]' will be removed. (OPT-1207)
Information: The register 'iA2D/batt_reg[1]' will be removed. (OPT-1207)
Information: The register 'iA2D/batt_reg[0]' will be removed. (OPT-1207)
Information: The register 'iA2D/steer_pot_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    9719.7      0.00       0.0      29.0                          
    0:00:01    9719.7      0.00       0.0      29.0                          
    0:00:01    9719.7      0.00       0.0      29.0                          
    0:00:01    9719.7      0.00       0.0      29.0                          
    0:00:01    9719.7      0.00       0.0      29.0                          
    0:00:01    8737.5      0.00       0.0      19.9                          
    0:00:01    8736.7      0.00       0.0      19.8                          
    0:00:01    8736.7      0.00       0.0      19.8                          
    0:00:01    8736.7      0.00       0.0      19.8                          
    0:00:01    8736.7      0.00       0.0      19.8                          
    0:00:01    8736.7      0.00       0.0      19.8                          
    0:00:01    8736.7      0.00       0.0      19.8                          
    0:00:01    8754.0      0.00       0.0       1.9                          
    0:00:01    8751.4      0.00       0.0       0.9                          
    0:00:01    8751.4      0.00       0.0       0.9                          
    0:00:01    8751.4      0.00       0.0       0.9                          
    0:00:01    8751.4      0.00       0.0       0.9                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    8751.4      0.00       0.0       0.9                          
    0:00:01    8751.4      0.00       0.0       0.9                          
    0:00:01    8546.1      0.00       0.0      51.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    8546.1      0.00       0.0      51.1                          
    0:00:02    8549.9      0.00       0.0       0.9                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    8549.9      0.00       0.0       0.9                          
    0:00:02    8549.9      0.00       0.0       0.9                          
    0:00:02    8497.1      0.00       0.0       0.9                          
    0:00:02    8485.6      0.00       0.0       0.9                          
    0:00:02    8481.8      0.00       0.0       0.9                          
    0:00:02    8479.3      0.00       0.0       0.9                          
    0:00:02    8476.7      0.00       0.0       0.9                          
    0:00:02    8476.7      0.00       0.0       0.9                          
    0:00:02    8476.7      0.00       0.0       0.9                          
    0:00:02    8473.7      0.00       0.0       0.9                          
    0:00:02    8472.7      0.00       0.0       0.9                          
    0:00:02    8472.7      0.00       0.0       0.9                          
    0:00:02    8472.7      0.00       0.0       0.9                          
    0:00:02    8472.7      0.00       0.0       0.9                          
    0:00:02    8472.7      0.00       0.0       0.9                          
    0:00:02    8472.7      0.00       0.0       0.9                          
    0:00:02    8472.7      0.00       0.0       0.9                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 2%, Ram Free: 4 GB, Swap Free: 1 GB, Work Disk Free: 34 GB, Tmp Disk Free: 820 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
#########################################################################
# Design Reports
#########################################################################
echo "Generating reports..."
Generating reports...
# Min delay report
report_timing -delay min > segway_min_delay.rpt
# Max delay report  
report_timing -delay  max > segway_max_delay.rpt
# Area report
report_area  > segwayl_area.rpt
#########################################################################
# Final Design Output
#########################################################################
# Write out the gate level Verilog netlist
write -format verilog -output segway.vg
Writing verilog file '/filespace/v/vaseidel/ece551/designvision/src/segway.vg'.
1
1
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
Warning: Cannot use command line editor for terminal type 'xterm-256color'.  (UI-74)
dc_shell> 
Information: Ignoring interrupt signal since design is being mapped.
             One more interrupt will abort optimization without
             transferring the design... (INT-7)

Information: Aborting optimization without transferring the design... (INT-8)

Information: Process terminated by interrupt. (INT-4)
