/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* USB_VDD */
#define USB_VDD__0__INTTYPE CYREG_PICU1_INTTYPE4
#define USB_VDD__0__MASK 0x10u
#define USB_VDD__0__PC CYREG_PRT1_PC4
#define USB_VDD__0__PORT 1u
#define USB_VDD__0__SHIFT 4u
#define USB_VDD__AG CYREG_PRT1_AG
#define USB_VDD__AMUX CYREG_PRT1_AMUX
#define USB_VDD__BIE CYREG_PRT1_BIE
#define USB_VDD__BIT_MASK CYREG_PRT1_BIT_MASK
#define USB_VDD__BYP CYREG_PRT1_BYP
#define USB_VDD__CTL CYREG_PRT1_CTL
#define USB_VDD__DM0 CYREG_PRT1_DM0
#define USB_VDD__DM1 CYREG_PRT1_DM1
#define USB_VDD__DM2 CYREG_PRT1_DM2
#define USB_VDD__DR CYREG_PRT1_DR
#define USB_VDD__INP_DIS CYREG_PRT1_INP_DIS
#define USB_VDD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define USB_VDD__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define USB_VDD__LCD_EN CYREG_PRT1_LCD_EN
#define USB_VDD__MASK 0x10u
#define USB_VDD__PORT 1u
#define USB_VDD__PRT CYREG_PRT1_PRT
#define USB_VDD__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define USB_VDD__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define USB_VDD__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define USB_VDD__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define USB_VDD__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define USB_VDD__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define USB_VDD__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define USB_VDD__PS CYREG_PRT1_PS
#define USB_VDD__SHIFT 4u
#define USB_VDD__SLW CYREG_PRT1_SLW

/* RS485_RX */
#define RS485_RX__0__INTTYPE CYREG_PICU12_INTTYPE6
#define RS485_RX__0__MASK 0x40u
#define RS485_RX__0__PC CYREG_PRT12_PC6
#define RS485_RX__0__PORT 12u
#define RS485_RX__0__SHIFT 6u
#define RS485_RX__AG CYREG_PRT12_AG
#define RS485_RX__BIE CYREG_PRT12_BIE
#define RS485_RX__BIT_MASK CYREG_PRT12_BIT_MASK
#define RS485_RX__BYP CYREG_PRT12_BYP
#define RS485_RX__DM0 CYREG_PRT12_DM0
#define RS485_RX__DM1 CYREG_PRT12_DM1
#define RS485_RX__DM2 CYREG_PRT12_DM2
#define RS485_RX__DR CYREG_PRT12_DR
#define RS485_RX__INP_DIS CYREG_PRT12_INP_DIS
#define RS485_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RS485_RX__MASK 0x40u
#define RS485_RX__PORT 12u
#define RS485_RX__PRT CYREG_PRT12_PRT
#define RS485_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RS485_RX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RS485_RX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RS485_RX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RS485_RX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RS485_RX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RS485_RX__PS CYREG_PRT12_PS
#define RS485_RX__SHIFT 6u
#define RS485_RX__SIO_CFG CYREG_PRT12_SIO_CFG
#define RS485_RX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RS485_RX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RS485_RX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RS485_RX__SLW CYREG_PRT12_SLW

/* RS485_TX */
#define RS485_TX__0__INTTYPE CYREG_PICU12_INTTYPE7
#define RS485_TX__0__MASK 0x80u
#define RS485_TX__0__PC CYREG_PRT12_PC7
#define RS485_TX__0__PORT 12u
#define RS485_TX__0__SHIFT 7u
#define RS485_TX__AG CYREG_PRT12_AG
#define RS485_TX__BIE CYREG_PRT12_BIE
#define RS485_TX__BIT_MASK CYREG_PRT12_BIT_MASK
#define RS485_TX__BYP CYREG_PRT12_BYP
#define RS485_TX__DM0 CYREG_PRT12_DM0
#define RS485_TX__DM1 CYREG_PRT12_DM1
#define RS485_TX__DM2 CYREG_PRT12_DM2
#define RS485_TX__DR CYREG_PRT12_DR
#define RS485_TX__INP_DIS CYREG_PRT12_INP_DIS
#define RS485_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RS485_TX__MASK 0x80u
#define RS485_TX__PORT 12u
#define RS485_TX__PRT CYREG_PRT12_PRT
#define RS485_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RS485_TX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RS485_TX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RS485_TX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RS485_TX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RS485_TX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RS485_TX__PS CYREG_PRT12_PS
#define RS485_TX__SHIFT 7u
#define RS485_TX__SIO_CFG CYREG_PRT12_SIO_CFG
#define RS485_TX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RS485_TX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RS485_TX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RS485_TX__SLW CYREG_PRT12_SLW

/* RS485_CTS */
#define RS485_CTS_Sync_ctrl_reg__0__MASK 0x01u
#define RS485_CTS_Sync_ctrl_reg__0__POS 0
#define RS485_CTS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define RS485_CTS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define RS485_CTS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define RS485_CTS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define RS485_CTS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define RS485_CTS_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define RS485_CTS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define RS485_CTS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define RS485_CTS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define RS485_CTS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define RS485_CTS_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB10_CTL
#define RS485_CTS_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define RS485_CTS_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB10_CTL
#define RS485_CTS_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define RS485_CTS_Sync_ctrl_reg__MASK 0x01u
#define RS485_CTS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define RS485_CTS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define RS485_CTS_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB10_MSK

/* RS_485_EN */
#define RS_485_EN__0__INTTYPE CYREG_PICU12_INTTYPE4
#define RS_485_EN__0__MASK 0x10u
#define RS_485_EN__0__PC CYREG_PRT12_PC4
#define RS_485_EN__0__PORT 12u
#define RS_485_EN__0__SHIFT 4u
#define RS_485_EN__AG CYREG_PRT12_AG
#define RS_485_EN__BIE CYREG_PRT12_BIE
#define RS_485_EN__BIT_MASK CYREG_PRT12_BIT_MASK
#define RS_485_EN__BYP CYREG_PRT12_BYP
#define RS_485_EN__DM0 CYREG_PRT12_DM0
#define RS_485_EN__DM1 CYREG_PRT12_DM1
#define RS_485_EN__DM2 CYREG_PRT12_DM2
#define RS_485_EN__DR CYREG_PRT12_DR
#define RS_485_EN__INP_DIS CYREG_PRT12_INP_DIS
#define RS_485_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RS_485_EN__MASK 0x10u
#define RS_485_EN__PORT 12u
#define RS_485_EN__PRT CYREG_PRT12_PRT
#define RS_485_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RS_485_EN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RS_485_EN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RS_485_EN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RS_485_EN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RS_485_EN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RS_485_EN__PS CYREG_PRT12_PS
#define RS_485_EN__SHIFT 4u
#define RS_485_EN__SIO_CFG CYREG_PRT12_SIO_CFG
#define RS_485_EN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RS_485_EN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RS_485_EN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RS_485_EN__SLW CYREG_PRT12_SLW

/* MOTOR_PORT */
#define MOTOR_PORT__0__INTTYPE CYREG_PICU3_INTTYPE0
#define MOTOR_PORT__0__MASK 0x01u
#define MOTOR_PORT__0__PC CYREG_PRT3_PC0
#define MOTOR_PORT__0__PORT 3u
#define MOTOR_PORT__0__SHIFT 0u
#define MOTOR_PORT__AG CYREG_PRT3_AG
#define MOTOR_PORT__AMUX CYREG_PRT3_AMUX
#define MOTOR_PORT__BIE CYREG_PRT3_BIE
#define MOTOR_PORT__BIT_MASK CYREG_PRT3_BIT_MASK
#define MOTOR_PORT__BYP CYREG_PRT3_BYP
#define MOTOR_PORT__CTL CYREG_PRT3_CTL
#define MOTOR_PORT__DM0 CYREG_PRT3_DM0
#define MOTOR_PORT__DM1 CYREG_PRT3_DM1
#define MOTOR_PORT__DM2 CYREG_PRT3_DM2
#define MOTOR_PORT__DR CYREG_PRT3_DR
#define MOTOR_PORT__INP_DIS CYREG_PRT3_INP_DIS
#define MOTOR_PORT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MOTOR_PORT__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MOTOR_PORT__LCD_EN CYREG_PRT3_LCD_EN
#define MOTOR_PORT__MASK 0x01u
#define MOTOR_PORT__PORT 3u
#define MOTOR_PORT__PRT CYREG_PRT3_PRT
#define MOTOR_PORT__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MOTOR_PORT__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MOTOR_PORT__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MOTOR_PORT__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MOTOR_PORT__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MOTOR_PORT__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MOTOR_PORT__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MOTOR_PORT__PS CYREG_PRT3_PS
#define MOTOR_PORT__SHIFT 0u
#define MOTOR_PORT__SLW CYREG_PRT3_SLW

/* UART_RS485 */
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_RS485_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART_RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_RS485_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART_RS485_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART_RS485_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_RS485_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_RS485_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_RS485_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_RS485_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_RS485_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_RS485_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_RS485_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_RS485_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_RS485_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_RS485_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_RS485_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_RS485_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_RS485_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_RS485_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_RS485_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_RS485_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_RS485_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_RS485_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_RS485_BUART_sRX_RxSts__1__MASK 0x02u
#define UART_RS485_BUART_sRX_RxSts__1__POS 1
#define UART_RS485_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_RS485_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_RS485_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_RS485_BUART_sRX_RxSts__3__POS 3
#define UART_RS485_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_RS485_BUART_sRX_RxSts__4__POS 4
#define UART_RS485_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_RS485_BUART_sRX_RxSts__5__POS 5
#define UART_RS485_BUART_sRX_RxSts__MASK 0x3Au
#define UART_RS485_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_RS485_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_RS485_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB08_A0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB08_A1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB08_D0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB08_D1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB08_F0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB08_F1
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_RS485_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_RS485_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_RS485_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_RS485_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_RS485_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_RS485_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_RS485_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_RS485_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_RS485_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_RS485_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_RS485_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_RS485_BUART_sTX_TxSts__0__POS 0
#define UART_RS485_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_RS485_BUART_sTX_TxSts__1__POS 1
#define UART_RS485_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_RS485_BUART_sTX_TxSts__2__POS 2
#define UART_RS485_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_RS485_BUART_sTX_TxSts__3__POS 3
#define UART_RS485_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_RS485_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB11_MSK
#define UART_RS485_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_RS485_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB11_ST
#define UART_RS485_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_RS485_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_RS485_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_RS485_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_RS485_IntClock__INDEX 0x00u
#define UART_RS485_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_RS485_IntClock__PM_ACT_MSK 0x01u
#define UART_RS485_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_RS485_IntClock__PM_STBY_MSK 0x01u
#define UART_RS485_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_RS485_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_RS485_RXInternalInterrupt__INTC_MASK 0x01u
#define UART_RS485_RXInternalInterrupt__INTC_NUMBER 0u
#define UART_RS485_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RS485_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define UART_RS485_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_RS485_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_RS485_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_RS485_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_RS485_TXInternalInterrupt__INTC_MASK 0x02u
#define UART_RS485_TXInternalInterrupt__INTC_NUMBER 1u
#define UART_RS485_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RS485_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define UART_RS485_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_RS485_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* FTDI_ENABLE */
#define FTDI_ENABLE__0__INTTYPE CYREG_PICU1_INTTYPE2
#define FTDI_ENABLE__0__MASK 0x04u
#define FTDI_ENABLE__0__PC CYREG_PRT1_PC2
#define FTDI_ENABLE__0__PORT 1u
#define FTDI_ENABLE__0__SHIFT 2u
#define FTDI_ENABLE__AG CYREG_PRT1_AG
#define FTDI_ENABLE__AMUX CYREG_PRT1_AMUX
#define FTDI_ENABLE__BIE CYREG_PRT1_BIE
#define FTDI_ENABLE__BIT_MASK CYREG_PRT1_BIT_MASK
#define FTDI_ENABLE__BYP CYREG_PRT1_BYP
#define FTDI_ENABLE__CTL CYREG_PRT1_CTL
#define FTDI_ENABLE__DM0 CYREG_PRT1_DM0
#define FTDI_ENABLE__DM1 CYREG_PRT1_DM1
#define FTDI_ENABLE__DM2 CYREG_PRT1_DM2
#define FTDI_ENABLE__DR CYREG_PRT1_DR
#define FTDI_ENABLE__INP_DIS CYREG_PRT1_INP_DIS
#define FTDI_ENABLE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define FTDI_ENABLE__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define FTDI_ENABLE__LCD_EN CYREG_PRT1_LCD_EN
#define FTDI_ENABLE__MASK 0x04u
#define FTDI_ENABLE__PORT 1u
#define FTDI_ENABLE__PRT CYREG_PRT1_PRT
#define FTDI_ENABLE__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define FTDI_ENABLE__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define FTDI_ENABLE__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define FTDI_ENABLE__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define FTDI_ENABLE__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define FTDI_ENABLE__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define FTDI_ENABLE__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define FTDI_ENABLE__PS CYREG_PRT1_PS
#define FTDI_ENABLE__SHIFT 2u
#define FTDI_ENABLE__SLW CYREG_PRT1_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "bootloader"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BOOTLOADER_APPLICATIONS 1u
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY 1
#define CyBtldr_LAUNCHER_ONLY CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY
#define CYDEV_BOOTLOADER_IO_COMP_UART_RS485 2
#define CyBtldr_UART_RS485 CYDEV_BOOTLOADER_IO_COMP_UART_RS485
#define CYDEV_BOOTLOADER_IO_COMP CYDEV_BOOTLOADER_IO_COMP_UART_RS485
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x800
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 1
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 1

#endif /* INCLUDED_CYFITTER_H */
