# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:37 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 14:53:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:37 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 14:53:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:37 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 14:53:38 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:38 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 14:53:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:38 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 14:53:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:38 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 14:53:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:38 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 14:53:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:38 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 14:53:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:38 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:53:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:38 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 14:53:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:38 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 14:53:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:38 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 14:53:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:38 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 14:53:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:38 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 14:53:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:38 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 14:53:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:38 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 14:53:39 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:39 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 14:53:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:39 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 14:53:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:39 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 14:53:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:39 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 14:53:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:39 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:53:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:39 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 14:53:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:39 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 14:53:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:39 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 14:53:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:39 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 14:53:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:39 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 14:53:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:39 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:53:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:39 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:53:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:39 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 14:53:40 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:40 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 14:53:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:40 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 14:53:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:40 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 14:53:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 14:53:40 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.shifter
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: (vsim-3839) ./data_ex.sv(65): Variable '/single_cycle_cpu_testbench/dut/ex_module/negative', driven via a port connection, is multiply driven. See ./data_ex.sv(55).
#    Time: 0 ps  Iteration: 0  Instance: /single_cycle_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: (vsim-3839) ./data_ex.sv(64): Variable '/single_cycle_cpu_testbench/dut/ex_module/zero', driven via a port connection, is multiply driven. See ./data_ex.sv(54).
#    Time: 0 ps  Iteration: 0  Instance: /single_cycle_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: Design size of 13325 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlft1eqcbb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1eqcbb
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/ex_module/ALU_imm_extend'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 30
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 50 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 70 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Note: $stop    : ./single_cycle_cpu.sv(72)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 72
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:22 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 14:57:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:22 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 14:57:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:22 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 14:57:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:22 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 14:57:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:22 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 14:57:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:22 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 14:57:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:22 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 14:57:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:22 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 14:57:23 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:23 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:57:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:23 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 14:57:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:23 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 14:57:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:23 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 14:57:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:23 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 14:57:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:23 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 14:57:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:23 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 14:57:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:23 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 14:57:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:23 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 14:57:24 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:24 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 14:57:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:24 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 14:57:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:24 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 14:57:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:24 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:57:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:24 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 14:57:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:24 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 14:57:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:24 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 14:57:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:24 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 14:57:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:24 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 14:57:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:24 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:57:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:24 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:57:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:24 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 14:57:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:24 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 14:57:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:25 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 14:57:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:25 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 14:57:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:57:26 on Nov 21,2022, Elapsed time: 0:03:46
# Errors: 7, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 14:57:26 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.shifter
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: (vsim-3839) ./data_ex.sv(65): Variable '/single_cycle_cpu_testbench/dut/ex_module/negative', driven via a port connection, is multiply driven. See ./data_ex.sv(55).
#    Time: 0 ps  Iteration: 0  Instance: /single_cycle_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: (vsim-3839) ./data_ex.sv(64): Variable '/single_cycle_cpu_testbench/dut/ex_module/zero', driven via a port connection, is multiply driven. See ./data_ex.sv(54).
#    Time: 0 ps  Iteration: 0  Instance: /single_cycle_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: Design size of 13325 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftvti2ky".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvti2ky
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/ex_module/ALU_imm_extend'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 30
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 330 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 530 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Note: $stop    : ./single_cycle_cpu.sv(72)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 72
add wave -position 19  sim:/single_cycle_cpu_testbench/dut/ex_module/zero
add wave -position 19  sim:/single_cycle_cpu_testbench/dut/ex_module/negative
add wave -position 19  sim:/single_cycle_cpu_testbench/dut/ex_module/overflow
add wave -position 19  sim:/single_cycle_cpu_testbench/dut/ex_module/carry_out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/School/EE469/fpga-arm-processor/single_cycle_cpu/single_cycle_cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:24 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 15:07:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:24 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 15:07:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:24 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 15:07:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:24 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 15:07:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:24 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 15:07:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:24 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 15:07:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:24 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 15:07:25 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:25 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 15:07:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:25 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:07:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:25 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 15:07:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:25 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 15:07:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:25 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 15:07:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:25 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 15:07:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:25 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 15:07:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:25 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 15:07:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:25 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 15:07:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:25 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 15:07:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:25 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 15:07:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:25 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 15:07:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:25 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 15:07:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:26 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:07:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:26 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:07:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:26 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 15:07:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:26 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 15:07:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:26 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 15:07:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:26 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 15:07:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:26 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:07:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:26 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:07:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:26 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 15:07:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:26 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 15:07:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:26 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 15:07:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:26 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 15:07:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:07:28 on Nov 21,2022, Elapsed time: 0:10:02
# Errors: 12, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 15:07:28 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.shifter
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: (vsim-3839) ./data_ex.sv(65): Variable '/single_cycle_cpu_testbench/dut/ex_module/negative', driven via a port connection, is multiply driven. See ./data_ex.sv(55).
#    Time: 0 ps  Iteration: 0  Instance: /single_cycle_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: (vsim-3839) ./data_ex.sv(64): Variable '/single_cycle_cpu_testbench/dut/ex_module/zero', driven via a port connection, is multiply driven. See ./data_ex.sv(54).
#    Time: 0 ps  Iteration: 0  Instance: /single_cycle_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: Design size of 13325 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlfti44sjf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti44sjf
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 330 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 530 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Note: $stop    : ./single_cycle_cpu.sv(72)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 72
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:21 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 15:21:21 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:21 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 15:21:21 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:21 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 15:21:21 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:21 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 15:21:22 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:22 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 15:21:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:22 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 15:21:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:22 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 15:21:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:22 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 15:21:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:22 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:21:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:22 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 15:21:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:22 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 15:21:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:22 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 15:21:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:22 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 15:21:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:22 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 15:21:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:22 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 15:21:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:22 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 15:21:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:22 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 15:21:23 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:23 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 15:21:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:23 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 15:21:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:23 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 15:21:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:23 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:21:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:23 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:21:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:23 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 15:21:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:23 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 15:21:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:23 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 15:21:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:23 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 15:21:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:23 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:21:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:23 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:21:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:23 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 15:21:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:23 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 15:21:24 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:24 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 15:21:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:24 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 15:21:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:21:25 on Nov 21,2022, Elapsed time: 0:13:57
# Errors: 9, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 15:21:25 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13327 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlfty6i22y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty6i22y
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Note: $stop    : ./single_cycle_cpu.sv(72)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 72
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:05 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 15:25:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:05 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 15:25:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:05 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 15:25:06 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:06 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 15:25:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:06 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 15:25:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:06 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 15:25:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:06 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 15:25:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:06 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 15:25:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:06 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:25:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:06 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 15:25:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:06 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 15:25:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:06 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 15:25:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:06 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 15:25:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:06 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 15:25:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:06 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 15:25:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:06 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 15:25:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 15:25:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 15:25:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 15:25:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 15:25:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:25:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:25:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 15:25:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 15:25:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 15:25:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 15:25:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:25:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:25:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 15:25:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 15:25:08 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:08 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 15:25:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:08 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 15:25:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:25:09 on Nov 21,2022, Elapsed time: 0:03:44
# Errors: 4, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 15:25:09 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13329 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlfthns7sq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthns7sq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Note: $stop    : ./single_cycle_cpu.sv(72)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 72
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:54 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 15:28:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:54 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 15:28:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:54 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 15:28:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:54 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 15:28:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:54 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 15:28:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:54 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 15:28:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:54 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 15:28:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:54 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 15:28:55 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:55 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:28:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:55 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 15:28:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:55 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 15:28:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:55 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 15:28:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:55 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 15:28:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:55 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 15:28:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:55 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 15:28:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:55 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 15:28:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:55 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 15:28:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:55 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 15:28:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:55 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 15:28:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:55 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 15:28:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:55 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:28:56 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:56 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:28:56 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:56 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 15:28:56 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:56 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 15:28:56 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:56 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 15:28:56 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:56 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 15:28:56 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:56 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:28:56 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:56 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:28:56 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:56 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 15:28:56 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:56 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 15:28:56 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:56 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 15:28:56 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:56 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 15:28:56 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:28:58 on Nov 21,2022, Elapsed time: 0:03:49
# Errors: 4, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 15:28:58 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13329 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftaivstf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftaivstf
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_BlBr.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Note: $stop    : ./single_cycle_cpu.sv(72)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 72
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:52 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 16:10:52 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:52 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 16:10:52 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:52 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 16:10:52 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:52 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 16:10:53 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:53 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 16:10:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:53 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 16:10:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:53 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 16:10:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:53 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 16:10:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:53 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:10:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:53 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 16:10:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:53 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 16:10:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:53 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 16:10:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:53 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 16:10:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:53 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 16:10:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:53 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 16:10:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:53 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 16:10:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:53 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 16:10:54 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:54 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 16:10:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:54 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 16:10:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:54 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 16:10:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:54 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 16:10:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:54 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 16:10:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:54 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 16:10:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:54 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 16:10:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:54 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 16:10:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:54 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 16:10:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:54 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:10:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:54 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:10:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:54 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 16:10:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:54 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 16:10:55 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:55 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 16:10:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:55 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 16:10:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:10:58 on Nov 21,2022, Elapsed time: 0:42:00
# Errors: 2, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 16:10:58 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# ** Error: (vsim-3033) ./alu.sv(34): Instantiation of 'alu_signals' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /single_cycle_cpu_testbench/dut/ex_module/compute File: ./alu.sv
#         Searched libraries:
#             C:/School/EE469/fpga-arm-processor/single_cycle_cpu/work
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# ** Error: (vsim-3033) ./alu.sv(64): Instantiation of 'alu_flags' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /single_cycle_cpu_testbench/dut/ex_module/compute File: ./alu.sv
#         Searched libraries:
#             C:/School/EE469/fpga-arm-processor/single_cycle_cpu/work
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:58 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 16:11:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:58 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 16:11:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:58 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 16:11:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:58 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 16:11:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:58 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 16:11:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:58 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 16:11:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:58 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 16:11:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:58 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 16:11:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:58 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:11:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:59 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 16:11:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:59 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 16:11:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:59 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 16:11:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:59 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 16:11:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:59 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 16:11:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:59 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 16:11:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:59 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 16:11:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:59 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 16:11:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:59 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 16:11:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:59 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 16:11:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:59 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 16:11:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:59 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 16:11:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:59 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 16:11:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:59 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 16:12:00 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:00 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 16:12:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:00 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 16:12:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:00 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 16:12:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:00 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:12:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:00 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:12:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:00 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 16:12:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:00 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 16:12:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:00 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 16:12:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:00 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 16:12:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:00 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# ** Error: ./alu_flags.sv(28): (vlog-2730) Undefined variable: 'temp_zero0'.
# ** Error: ./alu_flags.sv(45): (vlog-2730) Undefined variable: 'temp_zero1'.
# End time: 16:12:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 39
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu_flags.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:17 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 16:14:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:17 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 16:14:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:17 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 16:14:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:17 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 16:14:18 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:18 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 16:14:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:18 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 16:14:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:18 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 16:14:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:18 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 16:14:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:18 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:14:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:18 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 16:14:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:18 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 16:14:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:18 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 16:14:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:18 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 16:14:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:18 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 16:14:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:18 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 16:14:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:18 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 16:14:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:18 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 16:14:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:19 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 16:14:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:19 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 16:14:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:19 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 16:14:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:19 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 16:14:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:19 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 16:14:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:19 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 16:14:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:19 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 16:14:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:19 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 16:14:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:19 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 16:14:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:19 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:14:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:19 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:14:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:19 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 16:14:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:19 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 16:14:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:20 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 16:14:20 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:20 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 16:14:20 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:20 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 16:14:20 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:20 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# ** Error: (vlog-13069) ./alu_signals.sv(18): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 16:14:20 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 40
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu_signals.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:45 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 16:14:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:45 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 16:14:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:45 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 16:14:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:45 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 16:14:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:45 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 16:14:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:45 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 16:14:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:45 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 16:14:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:45 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 16:14:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:45 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:14:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:45 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 16:14:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:45 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 16:14:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:46 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 16:14:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:46 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 16:14:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:46 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 16:14:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:46 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 16:14:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:46 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 16:14:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:46 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 16:14:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:46 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 16:14:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:46 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 16:14:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:46 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 16:14:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:46 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 16:14:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:46 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 16:14:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:46 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 16:14:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:46 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 16:14:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:46 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 16:14:47 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:47 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 16:14:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:47 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:14:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:47 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:14:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:47 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 16:14:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:47 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 16:14:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:47 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 16:14:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:47 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 16:14:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:47 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 16:14:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:47 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 16:14:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 16:10:58 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'alu_signals' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /single_cycle_cpu_testbench/dut/ex_module/compute/signals_module File: ./alu_signals.sv
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'alu_flags' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /single_cycle_cpu_testbench/dut/ex_module/compute/flags_module File: ./alu_flags.sv
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 45
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:23 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 16:15:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:23 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 16:15:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:23 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 16:15:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:23 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 16:15:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:23 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 16:15:24 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 16:15:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 16:15:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 16:15:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:15:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 16:15:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 16:15:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 16:15:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 16:15:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 16:15:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 16:15:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 16:15:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 16:15:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 16:15:25 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 16:15:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 16:15:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 16:15:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 16:15:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 16:15:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 16:15:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 16:15:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 16:15:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:15:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:15:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 16:15:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 16:15:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 16:15:26 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:26 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 16:15:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:26 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 16:15:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:26 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 16:15:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 16:10:58 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftv8999g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv8999g
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/slow_clk'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 50 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 70 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 90 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Note: $stop    : ./single_cycle_cpu.sv(59)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:16 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 17:19:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:16 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 17:19:17 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:17 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 17:19:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:17 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 17:19:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:17 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 17:19:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:17 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 17:19:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:17 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 17:19:18 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:18 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 17:19:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:18 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 17:19:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:18 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 17:19:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:18 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 17:19:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:18 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 17:19:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:18 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 17:19:19 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:19 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 17:19:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:19 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 17:19:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:19 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 17:19:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:19 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 17:19:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:19 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 17:19:20 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:20 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 17:19:20 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:20 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 17:19:20 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:20 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:19:20 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:20 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 17:19:20 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:20 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 17:19:20 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:20 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 17:19:21 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:21 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 17:19:21 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:21 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 17:19:21 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:21 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:19:21 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:21 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:19:21 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:21 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 17:19:22 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:22 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 17:19:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:22 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 17:19:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:22 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 17:19:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:22 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 17:19:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:22 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 17:19:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:19:29 on Nov 21,2022, Elapsed time: 1:08:31
# Errors: 11, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 17:19:29 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftfh5s8b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfh5s8b
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/slow_clk'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_BlBr.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Note: $stop    : ./single_cycle_cpu.sv(59)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:57 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 17:35:57 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:58 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 17:35:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:58 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 17:35:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:58 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 17:35:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:58 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 17:35:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:58 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 17:35:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:58 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 17:35:59 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:59 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 17:35:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:59 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 17:35:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:59 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 17:35:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:59 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 17:35:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:00 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 17:36:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:00 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 17:36:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:00 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 17:36:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:00 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 17:36:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:00 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 17:36:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:00 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 17:36:01 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:01 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 17:36:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:01 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 17:36:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:01 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 17:36:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:01 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:36:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:02 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 17:36:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:02 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 17:36:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:02 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 17:36:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:02 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 17:36:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:02 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 17:36:03 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:03 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:36:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:03 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:36:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:03 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 17:36:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:03 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 17:36:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:03 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 17:36:04 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:04 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 17:36:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:04 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 17:36:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:04 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 17:36:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:36:12 on Nov 21,2022, Elapsed time: 0:16:43
# Errors: 5, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 17:36:12 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftk1rryh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk1rryh
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/slow_clk'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_BlBr.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Note: $stop    : ./single_cycle_cpu.sv(59)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:04 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 17:44:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:04 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 17:44:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:04 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 17:44:05 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:05 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 17:44:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:05 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 17:44:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:05 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 17:44:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:05 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 17:44:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:05 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 17:44:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:06 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 17:44:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:06 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 17:44:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:06 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 17:44:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:06 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 17:44:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:06 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 17:44:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:06 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 17:44:07 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:07 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 17:44:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:07 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 17:44:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:07 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 17:44:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:07 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 17:44:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:07 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 17:44:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:07 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 17:44:08 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:08 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:44:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:08 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 17:44:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:08 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 17:44:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:08 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 17:44:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:08 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 17:44:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:09 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 17:44:09 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:09 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:44:09 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:09 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:44:09 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:09 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 17:44:09 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:09 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 17:44:09 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:09 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 17:44:10 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:10 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 17:44:10 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:10 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 17:44:10 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:10 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 17:44:10 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:44:16 on Nov 21,2022, Elapsed time: 0:08:04
# Errors: 6, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 17:44:16 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftdq8ig0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdq8ig0
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/slow_clk'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_BlBr.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Note: $stop    : ./single_cycle_cpu.sv(59)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:46 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 17:53:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:46 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 17:53:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:46 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 17:53:47 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:47 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 17:53:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:47 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 17:53:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:47 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 17:53:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:47 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 17:53:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:47 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 17:53:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:47 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 17:53:48 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:48 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 17:53:48 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:48 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 17:53:48 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:48 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 17:53:48 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:48 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 17:53:48 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:48 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 17:53:48 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:48 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 17:53:49 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 17:53:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 17:53:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 17:53:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 17:53:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 17:53:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:49 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:53:50 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 17:53:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 17:53:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 17:53:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 17:53:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 17:53:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:50 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:53:51 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:51 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:53:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:51 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 17:53:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:51 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 17:53:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:51 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 17:53:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:51 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 17:53:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:51 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 17:53:52 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:52 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 17:53:52 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:53:55 on Nov 21,2022, Elapsed time: 0:09:39
# Errors: 6, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 17:53:55 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlft1ica6b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1ica6b
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/slow_clk'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_BlBr.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 270 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Note: $stop    : ./single_cycle_cpu.sv(59)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:04 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 17:58:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:04 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 17:58:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:04 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 17:58:05 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:05 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 17:58:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:05 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 17:58:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:05 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 17:58:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:05 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 17:58:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:05 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 17:58:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:06 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 17:58:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:06 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 17:58:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:06 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 17:58:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:06 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 17:58:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:06 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 17:58:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:06 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 17:58:07 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:07 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 17:58:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:07 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 17:58:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:07 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 17:58:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:07 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 17:58:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:07 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 17:58:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:07 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 17:58:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:08 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:58:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:08 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 17:58:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:08 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 17:58:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:08 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 17:58:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:08 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 17:58:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:08 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 17:58:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:09 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:58:09 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:09 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:58:09 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:09 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 17:58:09 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:09 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 17:58:09 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:09 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 17:58:09 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:10 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 17:58:10 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:10 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 17:58:10 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:10 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 17:58:10 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:58:14 on Nov 21,2022, Elapsed time: 0:04:19
# Errors: 7, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 17:58:14 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlft1kdt7t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1kdt7t
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/slow_clk'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 70 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 270 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 570 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Note: $stop    : ./single_cycle_cpu.sv(59)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:40 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 17:59:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:40 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 17:59:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:40 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 17:59:41 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 17:59:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 17:59:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 17:59:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 17:59:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 17:59:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 17:59:42 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:42 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 17:59:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:42 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 17:59:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:42 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 17:59:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:42 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 17:59:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:42 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 17:59:43 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:43 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 17:59:43 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:43 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 17:59:43 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:43 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 17:59:43 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:43 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 17:59:43 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:43 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 17:59:43 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:43 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 17:59:43 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:44 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:59:44 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:44 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 17:59:44 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:44 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 17:59:44 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:44 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 17:59:44 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:44 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 17:59:44 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:44 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 17:59:44 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:45 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:59:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:45 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:59:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:45 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 17:59:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:45 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 17:59:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:45 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 17:59:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:45 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 17:59:46 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:46 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 17:59:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:46 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 17:59:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:59:51 on Nov 21,2022, Elapsed time: 0:01:37
# Errors: 15, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 17:59:51 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlft6bk9g0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6bk9g0
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/slow_clk'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 70 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 270 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 570 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 810 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1290 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1530 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2010 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Note: $stop    : ./single_cycle_cpu.sv(59)
#    Time: 2015 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:10 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 18:02:10 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:10 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 18:02:11 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:11 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 18:02:11 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:11 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 18:02:11 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:11 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 18:02:11 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:11 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 18:02:11 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:11 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 18:02:12 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:12 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 18:02:12 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:12 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:02:12 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:12 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 18:02:12 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:12 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 18:02:12 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:12 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 18:02:12 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:13 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 18:02:13 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:13 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 18:02:13 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:13 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 18:02:13 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:13 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 18:02:13 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:13 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 18:02:13 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:13 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 18:02:14 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:14 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 18:02:14 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:14 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 18:02:14 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:14 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:02:14 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:14 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:02:14 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:14 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 18:02:15 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:15 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 18:02:15 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:15 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 18:02:15 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:15 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 18:02:15 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:15 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:02:15 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:15 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:02:15 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:15 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 18:02:16 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:16 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 18:02:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:16 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 18:02:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:16 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 18:02:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:16 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 18:02:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:16 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 18:02:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:02:40 on Nov 21,2022, Elapsed time: 0:02:49
# Errors: 31, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 18:02:40 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftimf7if".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftimf7if
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/slow_clk'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 70 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 270 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 570 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 810 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1290 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1530 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2010 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2110 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2150 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2250 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2390 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2490 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2590 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2870 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2970 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3010 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3110 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3150 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3290 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3390 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3430 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3530 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3630 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3670 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3770 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3870 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3910 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4010 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4110 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4150 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4250 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4350 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4390 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4690 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4710 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4870 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4910 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4950 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5050 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5150 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5290 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5330 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5370 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5470 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5570 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5610 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5710 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5810 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5850 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5950 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6050 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6090 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6190 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6290 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6390 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6410 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6570 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6670 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6710 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6810 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6850 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6890 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6990 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7090 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7130 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7230 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7330 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7370 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7470 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7570 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7610 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7710 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7810 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7910 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7930 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8090 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8130 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8170 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8270 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8370 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8410 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8510 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8550 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8590 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8690 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8730 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8770 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8870 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8970 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9070 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9090 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9250 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9350 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9390 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9490 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9530 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9570 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9670 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9710 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9750 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9850 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9950 ns  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Note: $stop    : ./single_cycle_cpu.sv(59)
#    Time: 10015 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 59
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/School/EE469/fpga-arm-processor/single_cycle_cpu/single_cycle_cpu_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/School/EE469/fpga-arm-processor/single_cycle_cpu/single_cycle_cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:00 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 18:46:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:00 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 18:46:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:00 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 18:46:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:00 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 18:46:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:00 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 18:46:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:00 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 18:46:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:00 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 18:46:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:00 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 18:46:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:00 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:46:01 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:01 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 18:46:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:01 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 18:46:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:01 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 18:46:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:01 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 18:46:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:01 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 18:46:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:01 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 18:46:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:01 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 18:46:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:01 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 18:46:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:01 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 18:46:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:01 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 18:46:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:02 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 18:46:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:02 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:46:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:02 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:46:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:02 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 18:46:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:02 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 18:46:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:02 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 18:46:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:02 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 18:46:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:02 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:46:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:02 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:46:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:02 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 18:46:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:03 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 18:46:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:03 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 18:46:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:03 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 18:46:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:03 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 18:46:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:03 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 18:46:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:46:06 on Nov 21,2022, Elapsed time: 0:43:26
# Errors: 128, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 18:46:06 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlfty6630r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty6630r
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error: Assertion error.
#    Time: 26250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 61250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 96250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 131250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 166250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 236250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 271250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 306250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 341250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 376250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 393750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 498750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 586250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 708750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 796250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 831250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 918750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1006250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1041250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1128750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1216250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1251250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1338750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1426250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1461250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1636250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1671250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1758750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1846250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1881250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1968750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2091250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2178750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2266250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2511250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2598750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2633750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2721250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2756250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2791250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2878750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2966250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3001250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3088750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3176250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3211250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3298750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3386250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3421250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3508750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3596250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3631250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3718750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3806250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3841250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4103750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4121250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4261250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4296250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4331250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4418750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4506250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4541250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4628750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4663750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4698750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4786250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4873750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4908750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4996250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5083750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5118750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5206250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5293750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5328750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5416250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5503750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5591250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5608750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5748750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5836250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5871250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5958750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5993750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6028750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6116250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6203750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6238750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6326250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6413750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6448750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6536250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6623750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6658750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6746250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6833750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6921250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6938750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7078750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7113750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7148750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7236250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7323750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7358750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7446250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7481250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7516250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7603750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7638750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7673750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7761250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7848750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7936250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7953750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8093750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8181250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8216250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8303750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8338750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8373750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8461250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8496250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8531250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8618750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8706250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8793750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8811250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8951250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8986250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9021250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9108750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9143750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9178750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9266250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9353750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9441250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9458750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9598750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9633750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9668750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9756250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9843750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9931250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9948750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10088750 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10176250 ps  Scope: single_cycle_cpu_testbench.dut.mem_module.datamem_module File: ./datamem.sv Line: 31
# ** Note: $stop    : ./single_cycle_cpu.sv(59)
#    Time: 20015 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:05 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 18:55:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:05 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 18:55:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:05 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 18:55:06 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 18:55:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 18:55:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 18:55:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 18:55:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 18:55:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:55:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 18:55:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 18:55:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 18:55:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 18:55:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 18:55:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 18:55:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 18:55:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 18:55:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 18:55:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 18:55:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 18:55:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:55:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:55:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 18:55:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 18:55:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 18:55:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 18:55:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:55:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:55:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 18:55:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 18:55:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 18:55:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 18:55:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 18:55:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 18:55:09 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:55:10 on Nov 21,2022, Elapsed time: 0:09:04
# Errors: 146, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 18:55:10 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlfttew3ah".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttew3ah
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(59)
#    Time: 20015 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 18:59:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 18:59:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 18:59:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 18:59:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 18:59:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 18:59:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 18:59:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 18:59:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:59:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 18:59:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 18:59:40 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:40 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 18:59:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:40 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 18:59:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:40 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 18:59:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:40 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 18:59:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:40 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 18:59:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:40 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 18:59:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:40 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 18:59:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:40 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 18:59:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:40 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 18:59:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:40 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:59:41 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:59:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 18:59:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 18:59:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 18:59:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 18:59:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:59:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:59:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 18:59:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 18:59:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:41 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 18:59:42 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:42 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 18:59:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:42 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 18:59:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:42 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 18:59:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:59:45 on Nov 21,2022, Elapsed time: 0:04:35
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 18:59:45 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftmnk8i3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmnk8i3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_Fibonacci.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(62)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 62
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:26 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:01:27 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:27 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:01:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:27 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:01:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:27 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:01:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:27 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:01:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:27 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:01:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:27 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:01:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:27 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:01:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:27 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:01:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:27 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:01:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:27 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:01:28 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:28 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:01:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:28 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:01:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:28 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:01:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:28 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:01:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:28 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:01:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:28 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:01:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:28 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:01:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:28 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:01:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:28 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:01:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:28 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:01:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:01:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 19:01:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 19:01:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 19:01:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 19:01:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:01:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:01:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 19:01:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 19:01:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:29 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 19:01:30 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:30 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 19:01:30 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:30 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 19:01:30 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:30 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 19:01:30 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:01:32 on Nov 21,2022, Elapsed time: 0:01:47
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 19:01:32 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftxkccn7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxkccn7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_Fibonacci.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(62)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 62
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:34 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:02:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:34 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:02:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:34 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:02:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:34 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:02:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:34 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:02:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:34 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:02:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:34 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:02:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:34 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:02:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:34 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:02:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:35 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:02:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:35 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:02:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:35 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:02:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:35 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:02:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:35 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:02:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:35 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:02:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:35 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:02:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:35 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:02:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:35 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:02:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:35 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:02:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:35 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:02:36 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:36 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:02:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:36 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:02:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:36 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 19:02:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:36 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 19:02:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:36 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 19:02:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:36 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 19:02:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:36 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:02:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:36 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:02:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:36 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 19:02:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:36 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 19:02:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 19:02:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 19:02:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 19:02:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 19:02:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:02:40 on Nov 21,2022, Elapsed time: 0:01:08
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 19:02:40 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlfthggysj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthggysj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_Fibonacci.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(62)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 62
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:01 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:04:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:01 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:04:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:02 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:04:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:02 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:04:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:02 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:04:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:02 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:04:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:02 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:04:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:02 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:04:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:02 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:04:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:02 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:04:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:02 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:04:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:02 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:04:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:02 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:04:03 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:04:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:04:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:04:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:04:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:04:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:04:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:04:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:04:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:04:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:03 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 19:04:04 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 19:04:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 19:04:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 19:04:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:04:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:04:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 19:04:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 19:04:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 19:04:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 19:04:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:04 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 19:04:05 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:05 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 19:04:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:04:08 on Nov 21,2022, Elapsed time: 0:01:28
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 19:04:08 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlfth23j7g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth23j7g
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_Fibonacci.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(60)
#    Time: 15015 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 60
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:36 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:06:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:36 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:06:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:36 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:06:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:36 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:06:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:36 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:06:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:36 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:06:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:36 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:06:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:37 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:06:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:37 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:06:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:37 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:06:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:37 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:06:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:37 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:06:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:37 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:06:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:37 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:06:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:37 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:06:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:37 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:06:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:37 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:06:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:37 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:06:38 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:38 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:06:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:38 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:06:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:38 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:06:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:38 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:06:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:38 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 19:06:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:38 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 19:06:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:38 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 19:06:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:38 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 19:06:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:38 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:06:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:38 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:06:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:38 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 19:06:39 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:39 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 19:06:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:39 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 19:06:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:39 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 19:06:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:39 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 19:06:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:39 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 19:06:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:06:42 on Nov 21,2022, Elapsed time: 0:02:34
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 19:06:42 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlft9d11av".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9d11av
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_Fibonacci.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(63)
#    Time: 3015 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 63
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:58 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:08:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:58 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:08:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:58 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:08:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:58 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:08:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:58 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:08:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:58 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:08:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:58 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:08:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:58 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:08:58 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:59 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:08:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:59 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:08:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:59 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:08:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:59 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:08:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:59 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:08:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:59 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:08:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:59 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:08:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:59 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:08:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:59 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:08:59 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:00 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:09:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:00 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:09:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:00 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:09:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:00 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:09:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:00 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:09:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:00 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 19:09:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:00 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 19:09:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:00 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 19:09:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:00 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 19:09:00 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:00 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:09:01 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:09:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 19:09:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 19:09:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 19:09:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 19:09:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 19:09:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 19:09:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:09:09 on Nov 21,2022, Elapsed time: 0:02:27
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 19:09:09 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftnm7dh5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnm7dh5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:35 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:09:36 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:36 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:09:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:36 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:09:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:36 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:09:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:36 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:09:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:36 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:09:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:36 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:09:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:36 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:09:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:36 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:09:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:36 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:09:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:36 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:09:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:37 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:09:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:37 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:09:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:37 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:09:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:37 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:09:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:37 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:09:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:37 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:09:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:37 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:09:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:37 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:09:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:37 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:09:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:37 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:09:38 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:38 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:09:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:38 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 19:09:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:38 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 19:09:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:38 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 19:09:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:38 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 19:09:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:38 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:09:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:38 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:09:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:38 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 19:09:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:38 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 19:09:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:38 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 19:09:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:39 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 19:09:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:39 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 19:09:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:39 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 19:09:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:09:40 on Nov 21,2022, Elapsed time: 0:00:31
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 19:09:40 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftx8t1x9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx8t1x9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/School/EE469/fpga-arm-processor/single_cycle_cpu/single_cycle_cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:37 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:10:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:37 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:10:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:37 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:10:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:37 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:10:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:37 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:10:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:37 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:10:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:38 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:10:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:38 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:10:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:38 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:10:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:38 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:10:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:38 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:10:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:38 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:10:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:38 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:10:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:38 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:10:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:38 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:10:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:38 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:10:39 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:39 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:10:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:39 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:10:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:39 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:10:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:39 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:10:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:39 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:10:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:39 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:10:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:39 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 19:10:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:39 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 19:10:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:39 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 19:10:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:39 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 19:10:40 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:40 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:10:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:40 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:10:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:40 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 19:10:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:40 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 19:10:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:40 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 19:10:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:40 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 19:10:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:40 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 19:10:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:40 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 19:10:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:10:42 on Nov 21,2022, Elapsed time: 0:01:02
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 19:10:42 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftbfj0s6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbfj0s6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:52 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:11:52 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:52 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:11:53 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:53 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:11:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:53 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:11:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:53 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:11:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:53 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:11:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:53 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:11:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:53 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:11:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:53 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:11:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:53 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:11:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:53 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:11:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:53 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:11:54 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:54 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:11:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:54 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:11:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:54 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:11:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:54 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:11:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:54 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:11:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:54 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:11:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:54 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:11:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:54 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:11:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:54 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:11:54 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:54 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:11:55 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:55 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 19:11:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:55 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 19:11:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:55 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 19:11:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:55 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 19:11:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:55 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:11:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:55 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:11:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:55 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 19:11:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:55 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 19:11:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:55 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 19:11:55 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:55 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 19:11:56 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:56 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 19:11:56 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:56 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 19:11:56 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:11:59 on Nov 21,2022, Elapsed time: 0:01:17
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 19:11:59 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftxf1izj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxf1izj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:27 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:20:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:27 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:20:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:27 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:20:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:27 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:20:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:27 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:20:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:27 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:20:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:27 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:20:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:27 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:20:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:27 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:20:28 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:28 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:20:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:28 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:20:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:28 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:20:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:28 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:20:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:28 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:20:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:28 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:20:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:28 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:20:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:28 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:20:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:28 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:20:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:28 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:20:29 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:29 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:20:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:29 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:20:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:29 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:20:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:29 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 19:20:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:29 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 19:20:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:29 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 19:20:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:29 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 19:20:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:29 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:20:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:29 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:20:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:29 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 19:20:29 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:30 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 19:20:30 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:30 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 19:20:30 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:30 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 19:20:30 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:30 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 19:20:30 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:30 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 19:20:30 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:20:32 on Nov 21,2022, Elapsed time: 0:08:33
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 19:20:32 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13331 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftty1hw5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftty1hw5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:49 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:39:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:49 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:39:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:49 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:39:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:49 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:39:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:49 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:39:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:49 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:39:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:49 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:39:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:49 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:39:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:49 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:39:50 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:50 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# ** Error: (vlog-13038) ./data_ex.sv(34): near ")": Missing port in ansi port list.
# End time: 19:39:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./data_ex.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:04 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:41:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:04 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:41:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:04 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:41:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:04 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:41:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:04 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:41:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:04 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:41:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:04 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:41:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:04 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:41:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:04 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:41:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:04 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# ** Error: (vlog-13038) ./data_ex.sv(34): near ")": Missing port in ansi port list.
# End time: 19:41:05 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./data_ex.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:35 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:41:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:35 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:41:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:35 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:41:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:35 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:41:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:35 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:41:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:35 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:41:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:36 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:41:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:36 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:41:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:36 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:41:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:36 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# ** Error: ./data_ex.sv(62): (vlog-2730) Undefined variable: 'in'.
# ** Error: (vlog-13069) ./data_ex.sv(62): near "{": syntax error, unexpected '{', expecting ')'.
# ** Error: (vlog-13069) ./data_ex.sv(63): near "{": syntax error, unexpected '{', expecting ')'.
# ** Error: (vlog-13069) ./data_ex.sv(64): near "{": syntax error, unexpected '{', expecting ')'.
# ** Error: (vlog-13069) ./data_ex.sv(65): near "{": syntax error, unexpected '{', expecting ')'.
# -- Compiling module data_ex_testbench
# End time: 19:41:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./data_ex.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:26 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:42:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:26 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:42:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:26 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:42:26 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:26 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:42:27 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:27 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:42:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:27 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:42:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:27 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:42:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:27 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:42:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:27 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:42:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:27 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:42:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:27 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:42:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:27 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:42:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:27 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:42:27 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:28 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:42:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:28 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:42:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:28 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:42:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:28 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:42:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:28 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:42:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:28 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:42:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:28 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:42:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:28 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:42:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:28 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:42:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:28 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# ** Error: (vlog-13038) ./data_id.sv(58): near ")": Missing port in ansi port list.
# End time: 19:42:28 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 29
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./data_id.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:44 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:42:44 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:44 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:42:44 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:45 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:42:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:45 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:42:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:45 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:42:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:45 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:42:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:45 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:42:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:45 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:42:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:45 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:42:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:45 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:42:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:45 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:42:46 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:46 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:42:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:46 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:42:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:46 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:42:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:46 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:42:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:46 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:42:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:46 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:42:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:46 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:42:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:46 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:42:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:46 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:42:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:46 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:42:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:47 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:42:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:47 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# ** Error: ./data_id.sv(69): (vlog-2730) Undefined variable: 'cbz_if'.
# -- Compiling module data_id_testbench
# End time: 19:42:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 29
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./data_id.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:05 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:43:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:05 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:43:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:05 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:43:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:05 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:43:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:05 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:43:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:05 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:43:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:05 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:43:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:05 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:43:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:06 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:43:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:06 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:43:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:06 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:43:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:06 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:43:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:06 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:43:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:06 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:43:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:06 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:43:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:06 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:43:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:06 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:43:06 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:07 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:43:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:07 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:43:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:07 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:43:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:07 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:43:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:07 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:43:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:07 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 19:43:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:07 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 19:43:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:07 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 19:43:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:07 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 19:43:07 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:07 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:43:08 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:08 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:43:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:08 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 19:43:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:08 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 19:43:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:08 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 19:43:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:08 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# ** Error (suppressible): ./single_cycle_cpu.sv(19): (vlog-2388) 'cbz' already declared in this scope (single_cycle_cpu).
# -- Compiling module single_cycle_cpu_testbench
# End time: 19:43:08 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 38
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./single_cycle_cpu.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:40 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:43:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:40 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:43:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:40 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:43:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:40 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:43:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:40 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:43:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:40 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:43:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:40 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:43:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:40 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:43:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:41 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:43:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:41 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:43:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:41 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:43:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:41 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:43:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:41 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:43:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:41 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:43:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:41 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:43:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:41 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:43:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:41 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:43:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:41 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:43:42 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:42 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:43:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:42 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:43:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:42 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:43:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:42 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:43:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:42 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 19:43:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:42 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 19:43:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:42 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 19:43:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:42 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 19:43:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:42 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:43:42 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:42 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:43:43 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:43 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 19:43:43 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:43 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 19:43:43 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:43 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 19:43:43 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:43 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 19:43:43 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:43 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 19:43:43 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:43 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 19:43:43 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:43:55 on Nov 21,2022, Elapsed time: 0:23:23
# Errors: 27, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 19:43:55 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13335 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlfti6nde5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti6nde5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:38 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:45:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:38 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:45:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:38 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:45:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:38 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:45:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:38 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:45:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:39 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:45:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:39 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:45:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:39 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:45:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:39 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:45:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:39 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:45:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:39 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:45:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:39 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:45:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:39 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:45:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:39 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:45:40 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:40 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:45:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:40 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:45:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:40 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:45:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:40 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:45:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:40 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:45:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:40 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:45:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:40 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:45:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:40 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:45:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:40 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 19:45:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:40 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 19:45:41 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:41 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 19:45:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:41 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 19:45:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:41 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:45:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:41 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:45:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:41 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 19:45:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:41 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 19:45:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:41 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 19:45:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:41 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 19:45:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:41 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 19:45:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:41 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 19:45:42 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:45:43 on Nov 21,2022, Elapsed time: 0:01:48
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 19:45:43 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13335 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlft954y5c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft954y5c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:21 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:46:21 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:21 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:46:21 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:22 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:46:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:22 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:46:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:22 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:46:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:22 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:46:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:22 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:46:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:22 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:46:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:22 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:46:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:22 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:46:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:22 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:46:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:22 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:46:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:22 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:46:23 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:23 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:46:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:23 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:46:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:23 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:46:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:23 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:46:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:23 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:46:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:23 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:46:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:23 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:46:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:23 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:46:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:23 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:46:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:23 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 19:46:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:24 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 19:46:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:24 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 19:46:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:24 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 19:46:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:24 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:46:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:24 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:46:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:24 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 19:46:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:24 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 19:46:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:24 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 19:46:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:24 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 19:46:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:24 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 19:46:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:25 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 19:46:25 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:46:26 on Nov 21,2022, Elapsed time: 0:00:43
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 19:46:26 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13335 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlfteq7d89".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteq7d89
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 127500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 142500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 157500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 172500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 187500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 202500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 217500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 232500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 247500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 262500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 277500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 292500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 307500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 322500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 337500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 352500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 367500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 382500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 397500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 412500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 427500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 442500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 457500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 472500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 487500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 502500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 517500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 532500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 547500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 562500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 577500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 592500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 607500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
add wave -position 56  sim:/single_cycle_cpu_testbench/dut/ex_module/cbz_id
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/School/EE469/fpga-arm-processor/single_cycle_cpu/single_cycle_cpu_wave.do
add wave -position 57  sim:/single_cycle_cpu_testbench/dut/ex_module/negative_q
add wave -position 58  sim:/single_cycle_cpu_testbench/dut/ex_module/neg_q
add wave -position 59  sim:/single_cycle_cpu_testbench/dut/ex_module/neg_dff
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/School/EE469/fpga-arm-processor/single_cycle_cpu/single_cycle_cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:15 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:58:15 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:15 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:58:15 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:15 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:58:15 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:15 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:58:15 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:15 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:58:15 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:16 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:58:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:16 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:58:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:16 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:58:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:16 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:58:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:16 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:58:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:16 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:58:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:16 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:58:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:16 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:58:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:16 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:58:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:16 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:58:16 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:16 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:58:17 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:17 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:58:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:17 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:58:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:17 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:58:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:17 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:58:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:17 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:58:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:17 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:58:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:17 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 19:58:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:17 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 19:58:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:17 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 19:58:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:17 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 19:58:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:18 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:58:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:18 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:58:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:18 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 19:58:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:18 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 19:58:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:18 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 19:58:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:18 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 19:58:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:18 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 19:58:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:18 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 19:58:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:58:20 on Nov 21,2022, Elapsed time: 0:11:54
# Errors: 33, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 19:58:20 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13335 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftkce1qh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkce1qh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 127500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 142500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 157500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 172500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 187500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 202500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 217500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 232500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 247500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 262500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 277500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 292500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 307500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 322500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 337500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 352500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 367500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 382500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 397500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 412500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 427500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 442500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 457500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 472500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 487500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 502500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 517500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 532500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 547500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 562500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 577500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 592500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 607500 ps  Scope: single_cycle_cpu_testbench.dut.if_module.im_module File: ./instructmem.sv Line: 36
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:34 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 19:59:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:34 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 19:59:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:34 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 19:59:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:34 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 19:59:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:34 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 19:59:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:34 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 19:59:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:34 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 19:59:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:34 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 19:59:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:34 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:59:34 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:35 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 19:59:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:35 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:59:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:35 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 19:59:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:35 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 19:59:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:35 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:59:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:35 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 19:59:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:35 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 19:59:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:35 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 19:59:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:35 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 19:59:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:35 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 19:59:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:35 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 19:59:35 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:36 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:59:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:36 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:59:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:36 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 19:59:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:36 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 19:59:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:36 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 19:59:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:36 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 19:59:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:36 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:59:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:36 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:59:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:36 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 19:59:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:36 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 19:59:36 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:37 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 19:59:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:37 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 19:59:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:37 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 19:59:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:37 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 19:59:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:59:38 on Nov 21,2022, Elapsed time: 0:01:18
# Errors: 33, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 19:59:38 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13332 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftjbzvqq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjbzvqq
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/ex_module/negative_q'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 40
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:30 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:00:30 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:30 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:00:30 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:30 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:00:30 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:30 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:00:31 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:31 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:00:31 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:31 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:00:31 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:31 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:00:31 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:31 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:00:31 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:31 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:00:31 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:31 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:00:31 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:31 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:00:31 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:31 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:00:31 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:31 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:00:31 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:31 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:00:32 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:00:32 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:00:32 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:00:32 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:00:32 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:00:32 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:00:32 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:00:32 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:00:32 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:00:32 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:00:33 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:00:33 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:00:33 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:00:33 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:00:33 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:00:33 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:00:33 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:00:33 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 20:00:33 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:00:33 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:00:34 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:00:35 on Nov 21,2022, Elapsed time: 0:00:57
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 20:00:35 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13332 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlft70r88y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft70r88y
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/ex_module/negative_q'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 40
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_BlBr.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:17 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:01:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:17 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:01:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:17 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:01:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:17 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:01:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:17 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:01:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:17 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:01:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:17 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:01:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:17 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:01:17 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:17 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:01:18 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:18 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:01:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:18 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:01:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:18 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:01:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:18 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:01:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:18 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:01:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:18 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:01:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:18 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:01:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:18 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:01:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:18 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:01:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:18 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:01:18 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:19 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:01:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:19 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:01:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:19 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:01:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:19 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:01:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:19 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:01:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:19 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:01:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:19 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:01:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:19 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:01:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:19 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:01:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:19 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:01:19 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:19 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:01:20 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:20 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:01:20 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:20 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 20:01:20 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:20 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:01:20 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:20 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:01:20 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:01:21 on Nov 21,2022, Elapsed time: 0:00:46
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 20:01:22 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13332 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlfteimxd0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteimxd0
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/ex_module/negative_q'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 40
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:47 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:01:48 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:48 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:01:48 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:48 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:01:48 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:48 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:01:48 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:48 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:01:48 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:48 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:01:48 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:48 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:01:48 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:48 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:01:48 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:48 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:01:48 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:48 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:01:48 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:48 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:01:49 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:49 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:01:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:49 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:01:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:49 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:01:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:49 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:01:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:49 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:01:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:49 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:01:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:49 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:01:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:49 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:01:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:49 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:01:49 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:49 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:01:50 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:50 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:01:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:50 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:01:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:50 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:01:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:50 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:01:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:50 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:01:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:50 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:01:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:50 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:01:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:50 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:01:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:50 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:01:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:50 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:01:51 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:51 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 20:01:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:51 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:01:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:51 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:01:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:01:52 on Nov 21,2022, Elapsed time: 0:00:30
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 20:01:52 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13332 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlft0qc45t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0qc45t
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/ex_module/negative_q'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 40
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:21 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:02:21 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:21 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:02:21 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:21 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:02:21 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:21 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:02:22 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:22 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:02:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:22 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:02:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:22 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:02:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:22 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:02:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:22 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:02:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:22 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:02:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:22 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:02:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:22 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:02:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:22 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:02:22 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:22 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:02:23 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:02:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:02:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:02:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:02:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:02:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:02:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:02:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:02:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:02:23 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:02:24 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:24 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:02:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:24 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:02:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:24 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:02:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:24 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:02:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:24 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:02:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:24 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:02:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:24 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:02:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:24 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 20:02:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:24 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:02:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:24 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:02:24 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:02:26 on Nov 21,2022, Elapsed time: 0:00:34
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 20:02:26 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13332 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftt1rk5d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt1rk5d
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/ex_module/negative_q'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 40
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:50 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:02:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:50 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:02:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:50 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:02:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:50 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:02:50 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:50 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:02:51 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:51 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:02:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:51 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:02:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:51 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:02:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:51 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:02:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:51 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:02:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:51 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:02:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:51 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:02:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:51 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:02:51 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:52 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:02:52 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:52 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:02:52 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:52 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:02:52 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:52 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:02:52 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:52 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:02:52 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:52 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:02:52 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:52 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:02:52 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:52 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:02:52 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:52 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:02:52 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:52 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:02:52 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:52 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:02:53 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:53 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:02:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:53 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:02:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:53 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:02:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:53 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:02:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:53 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:02:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:53 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:02:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:53 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:02:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:53 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 20:02:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:53 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:02:53 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:53 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:02:54 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:02:55 on Nov 21,2022, Elapsed time: 0:00:29
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 20:02:55 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13332 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlft56hj67".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft56hj67
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/ex_module/negative_q'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 40
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 615 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:37 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:03:37 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:37 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:03:38 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:38 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:03:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:38 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:03:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:38 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:03:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:38 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:03:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:38 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:03:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:38 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:03:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:38 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:03:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:38 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:03:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:38 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:03:38 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:38 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:03:39 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:39 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:03:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:39 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:03:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:39 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:03:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:39 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:03:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:39 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:03:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:39 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:03:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:39 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:03:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:39 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:03:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:39 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:03:39 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:39 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:03:40 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:40 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:03:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:40 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:03:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:40 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:03:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:40 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:03:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:40 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:03:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:40 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:03:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:40 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:03:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:40 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:03:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:40 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:03:40 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:40 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 20:03:41 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:41 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:03:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:41 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:03:41 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:03:53 on Nov 21,2022, Elapsed time: 0:00:58
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 20:03:53 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13332 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlft3be88d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3be88d
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/ex_module/negative_q'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 40
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 15015 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:44 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:06:44 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:44 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:06:44 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:44 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:06:44 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:44 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:06:44 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:44 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:06:44 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:44 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:06:44 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:44 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:06:45 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:45 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:06:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:45 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:06:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:45 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:06:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:45 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:06:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:45 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:06:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:45 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:06:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:45 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:06:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:45 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:06:45 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:45 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:06:46 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:46 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:06:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:46 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:06:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:46 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:06:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:46 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:06:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:46 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:06:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:46 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:06:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:46 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:06:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:46 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:06:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:46 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:06:46 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:46 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:06:47 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:47 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:06:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:47 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:06:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:47 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:06:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:47 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:06:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:47 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:06:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:47 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 20:06:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:47 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:06:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:47 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:06:47 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:06:50 on Nov 21,2022, Elapsed time: 0:02:57
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 20:06:50 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13332 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftnfntza".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnfntza
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/ex_module/negative_q'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 40
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:02 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:07:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:02 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:07:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:02 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:07:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:02 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:07:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:02 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:07:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:02 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:07:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:02 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:07:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:03 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:07:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:03 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:07:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:03 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:07:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:03 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:07:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:03 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:07:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:03 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:07:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:03 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:07:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:03 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:07:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:03 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:07:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:04 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:07:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:04 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:07:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:04 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:07:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:04 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:07:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:04 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:07:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:04 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:07:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:04 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:07:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:04 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:07:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:04 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:07:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:04 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:07:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:05 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:07:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:05 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:07:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:05 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:07:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:05 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:07:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:05 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:07:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:05 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 20:07:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:05 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:07:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:05 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:07:05 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:07:07 on Nov 21,2022, Elapsed time: 0:00:17
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 20:07:07 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13332 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftissn0z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftissn0z
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/ex_module/negative_q'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 40
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_Fibonacci.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 3015 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:09:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:09:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:09:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:09:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:09:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:09:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:09:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:09:01 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:01 on Nov 21,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:09:02 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:02 on Nov 21,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:09:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:02 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:09:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:02 on Nov 21,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:09:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:02 on Nov 21,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:09:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:02 on Nov 21,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:09:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:02 on Nov 21,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:09:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:02 on Nov 21,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:09:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:02 on Nov 21,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:09:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:02 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:09:02 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:02 on Nov 21,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:09:03 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:03 on Nov 21,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:09:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:03 on Nov 21,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:09:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:03 on Nov 21,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:09:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:03 on Nov 21,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:09:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:03 on Nov 21,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:09:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:03 on Nov 21,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:09:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:03 on Nov 21,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:09:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:03 on Nov 21,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:09:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:03 on Nov 21,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:09:03 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:04 on Nov 21,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:09:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:04 on Nov 21,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:09:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:04 on Nov 21,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:09:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:04 on Nov 21,2022
# vlog -reportprogress 300 ./single_cycle_cpu.sv 
# -- Compiling module single_cycle_cpu
# -- Compiling module single_cycle_cpu_testbench
# 
# Top level modules:
# 	single_cycle_cpu_testbench
# End time: 20:09:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:04 on Nov 21,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:09:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:04 on Nov 21,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:09:04 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:09:18 on Nov 21,2022, Elapsed time: 0:02:11
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work single_cycle_cpu_testbench 
# Start time: 20:09:18 on Nov 21,2022
# Loading sv_std.std
# Loading work.single_cycle_cpu_testbench
# Loading work.single_cycle_cpu
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: Design size of 13332 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlfti3k141".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti3k141
# ** Error: (vish-4014) No objects found matching '/single_cycle_cpu_testbench/dut/ex_module/negative_q'.
# Executing ONERROR command at macro ./single_cycle_cpu_wave.do line 40
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_Fibonacci.arm
# ** Note: $stop    : ./single_cycle_cpu.sv(66)
#    Time: 5015 ns  Iteration: 0  Instance: /single_cycle_cpu_testbench
# Break in Module single_cycle_cpu_testbench at ./single_cycle_cpu.sv line 66
