<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="Nios2/simulation/submodules/Nios2_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="Nios2/simulation/submodules/Nios2_rsp_xbar_mux.vho"
   type="VHDL"
   library="rsp_xbar_mux" />
 <file
   path="Nios2/simulation/submodules/Nios2_rsp_xbar_demux.vho"
   type="VHDL"
   library="rsp_xbar_demux" />
 <file
   path="Nios2/simulation/submodules/Nios2_cmd_xbar_mux.vho"
   type="VHDL"
   library="cmd_xbar_mux" />
 <file
   path="Nios2/simulation/submodules/Nios2_cmd_xbar_demux.vho"
   type="VHDL"
   library="cmd_xbar_demux" />
 <file
   path="Nios2/simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="Nios2/simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="Nios2/simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="Nios2/simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="Nios2/simulation/submodules/Nios2_id_router.vho"
   type="VHDL"
   library="id_router" />
 <file
   path="Nios2/simulation/submodules/Nios2_addr_router.vho"
   type="VHDL"
   library="addr_router" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="Nios2/simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="Nios2/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="Nios2/simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="Nios2/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="Nios2/simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="modelsim" />
 <file
   path="Nios2/simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="riviera" />
 <file
   path="Nios2/simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_jtag_debug_module_translator"
   simulator="modelsim" />
 <file
   path="Nios2/simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_jtag_debug_module_translator"
   simulator="riviera" />
 <file
   path="Nios2/simulation/submodules/mentor/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_instruction_master_translator"
   simulator="modelsim" />
 <file
   path="Nios2/simulation/submodules/aldec/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_instruction_master_translator"
   simulator="riviera" />
 <file
   path="Nios2/simulation/submodules/Nios2_PIO_LED.vhd"
   type="VHDL"
   library="PIO_LED" />
 <file
   path="Nios2/simulation/submodules/Nios2_JUART.vhd"
   type="VHDL"
   library="JUART" />
 <file
   path="Nios2/simulation/submodules/Nios2_RAM.hex"
   type="HEX"
   library="RAM" />
 <file
   path="Nios2/simulation/submodules/Nios2_RAM.vhd"
   type="VHDL"
   library="RAM" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU.sdc"
   type="SDC"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_jtag_debug_module_sysclk.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_jtag_debug_module_tck.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_jtag_debug_module_wrapper.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_nios2_waves.do"
   type="OTHER"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_ociram_default_contents.dat"
   type="DAT"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_ociram_default_contents.hex"
   type="HEX"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_ociram_default_contents.mif"
   type="MIF"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_oci_test_bench.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_rf_ram_a.dat"
   type="DAT"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_rf_ram_a.hex"
   type="HEX"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_rf_ram_a.mif"
   type="MIF"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_rf_ram_b.dat"
   type="DAT"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_rf_ram_b.hex"
   type="HEX"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_rf_ram_b.mif"
   type="MIF"
   library="CPU" />
 <file
   path="Nios2/simulation/submodules/Nios2_CPU_test_bench.vhd"
   type="VHDL"
   library="CPU" />
 <file path="Nios2/simulation/Nios2.vhd" type="VHDL" />
 <file
   path="Nios2/simulation/nios2_cpu_jtag_debug_module_translator.vhd"
   type="VHDL" />
 <file path="Nios2/simulation/nios2_ram_s1_translator.vhd" type="VHDL" />
 <file
   path="Nios2/simulation/nios2_juart_avalon_jtag_slave_translator.vhd"
   type="VHDL" />
 <file path="Nios2/simulation/nios2_pio_led_s1_translator.vhd" type="VHDL" />
 <file
   path="Nios2/simulation/nios2_cpu_instruction_master_translator.vhd"
   type="VHDL" />
 <file
   path="Nios2/simulation/nios2_cpu_data_master_translator.vhd"
   type="VHDL" />
 <topLevel name="Nios2" />
 <deviceFamily name="cyclonev" />
 <modelMap controllerPath="Nios2.RAM" modelPath="Nios2.RAM" />
</simPackage>
