Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Procesador_conectado.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesador_conectado.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesador_conectado"
Output Format                      : NGC
Target Device                      : xc3s100e-4-vq100

---- Source Options
Top Module Name                    : Procesador_conectado
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/procesadores/procesador_1/adder.vhd" in Library work.
Entity <adder> compiled.
Entity <adder> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/procesadores/procesador_1/nPc.vhd" in Library work.
Entity <nPc> compiled.
Entity <nPc> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/procesadores/procesador_1/instructionMemory.vhd" in Library work.
Entity <instructionMemory> compiled.
Entity <instructionMemory> (Architecture <arqInstructionMemory>) compiled.
Compiling vhdl file "D:/procesadores/procesador_1/Unidad_Control.vhd" in Library work.
Entity <Unidad_Control> compiled.
Entity <Unidad_Control> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/procesadores/procesador_1/reg_file.vhd" in Library work.
Entity <reg_file> compiled.
Entity <reg_file> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/procesadores/procesador_1/MultiPlex.vhd" in Library work.
Entity <MultiPlex> compiled.
Entity <MultiPlex> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/procesadores/procesador_1/SEU.vhd" in Library work.
Entity <SEU> compiled.
Entity <SEU> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/procesadores/procesador_1/Alu.vhd" in Library work.
Entity <Alu> compiled.
Entity <Alu> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/procesadores/procesador_1/Procesador_conectado.vhd" in Library work.
Entity <Procesador_conectado> compiled.
Entity <Procesador_conectado> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Procesador_conectado> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <adder> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <nPc> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <instructionMemory> in library <work> (architecture <arqInstructionMemory>).

Analyzing hierarchy for entity <Unidad_Control> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <reg_file> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <MultiPlex> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SEU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Alu> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Procesador_conectado> in library <work> (Architecture <Behavioral>).
Entity <Procesador_conectado> analyzed. Unit <Procesador_conectado> generated.

Analyzing Entity <adder> in library <work> (Architecture <Behavioral>).
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <nPc> in library <work> (Architecture <Behavioral>).
Entity <nPc> analyzed. Unit <nPc> generated.

Analyzing Entity <instructionMemory> in library <work> (Architecture <arqInstructionMemory>).
WARNING:Xst:790 - "D:/procesadores/procesador_1/instructionMemory.vhd" line 70: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <instructions> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <instructionMemory> analyzed. Unit <instructionMemory> generated.

Analyzing Entity <Unidad_Control> in library <work> (Architecture <Behavioral>).
Entity <Unidad_Control> analyzed. Unit <Unidad_Control> generated.

Analyzing Entity <reg_file> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "D:/procesadores/procesador_1/reg_file.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <registro>
Entity <reg_file> analyzed. Unit <reg_file> generated.

Analyzing Entity <MultiPlex> in library <work> (Architecture <Behavioral>).
Entity <MultiPlex> analyzed. Unit <MultiPlex> generated.

Analyzing Entity <SEU> in library <work> (Architecture <Behavioral>).
Entity <SEU> analyzed. Unit <SEU> generated.

Analyzing Entity <Alu> in library <work> (Architecture <Behavioral>).
Entity <Alu> analyzed. Unit <Alu> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <registro<0>> in unit <reg_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <adder>.
    Related source file is "D:/procesadores/procesador_1/adder.vhd".
WARNING:Xst:653 - Signal <entrada_a> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000001.
    Found 32-bit adder for signal <salida>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.


Synthesizing Unit <nPc>.
    Related source file is "D:/procesadores/procesador_1/nPc.vhd".
    Found 32-bit register for signal <Out_nPC>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <nPc> synthesized.


Synthesizing Unit <instructionMemory>.
    Related source file is "D:/procesadores/procesador_1/instructionMemory.vhd".
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 32-bit 3-to-1 multiplexer for signal <$varindex0000> created at line 70.
    Summary:
	inferred  32 Multiplexer(s).
Unit <instructionMemory> synthesized.


Synthesizing Unit <Unidad_Control>.
    Related source file is "D:/procesadores/procesador_1/Unidad_Control.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <salida_Alu>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <Unidad_Control> synthesized.


Synthesizing Unit <reg_file>.
    Related source file is "D:/procesadores/procesador_1/reg_file.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <registro_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 57.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 58.
    Summary:
	inferred  64 Multiplexer(s).
Unit <reg_file> synthesized.


Synthesizing Unit <MultiPlex>.
    Related source file is "D:/procesadores/procesador_1/MultiPlex.vhd".
Unit <MultiPlex> synthesized.


Synthesizing Unit <SEU>.
    Related source file is "D:/procesadores/procesador_1/SEU.vhd".
Unit <SEU> synthesized.


Synthesizing Unit <Alu>.
    Related source file is "D:/procesadores/procesador_1/Alu.vhd".
    Found 32-bit addsub for signal <dwr$addsub0000>.
    Found 32-bit xor2 for signal <dwr$xor0000> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Alu> synthesized.


Synthesizing Unit <Procesador_conectado>.
    Related source file is "D:/procesadores/procesador_1/Procesador_conectado.vhd".
Unit <Procesador_conectado> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 2
 32-bit register                                       : 2
# Latches                                              : 32
 32-bit latch                                          : 31
 6-bit latch                                           : 1
# Multiplexers                                         : 3
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <Out_nPC_2> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_3> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_4> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_5> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_6> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_7> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_8> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_9> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_10> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_11> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_12> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_13> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_14> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_15> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_16> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_17> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_18> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_19> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_20> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_21> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_22> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_23> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_24> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_25> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_26> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_27> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_28> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_29> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_30> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Out_nPC_31> of sequential type is unconnected in block <Inst_Pc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Latches                                              : 32
 32-bit latch                                          : 31
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <Procesador_conectado>: instances <Inst_nPc>, <Inst_Pc> of unit <nPc> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <salida_Alu_3> in Unit <Unidad_Control> is equivalent to the following 2 FFs/Latches, which will be removed : <salida_Alu_4> <salida_Alu_5> 
WARNING:Xst:1710 - FF/Latch <salida_Alu_0> (without init value) has a constant value of 0 in block <Unidad_Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <salida_Alu_1> (without init value) has a constant value of 0 in block <Unidad_Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <salida_Alu_3> (without init value) has a constant value of 0 in block <Unidad_Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registro_18_0> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_1> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_2> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_3> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_4> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_5> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_6> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_7> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_8> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_9> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_10> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_11> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_12> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_13> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_14> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_15> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_16> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_17> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_18> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_19> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_20> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_21> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_22> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_23> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_24> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_25> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_26> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_27> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_28> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_29> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_30> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_18_31> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_0> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_1> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_2> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_3> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_4> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_5> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_6> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_7> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_8> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_9> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_10> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_11> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_12> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_13> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_14> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_15> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_16> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_17> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_18> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_19> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_20> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_21> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_22> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_23> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_24> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_25> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_26> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_27> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_28> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_29> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_30> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_19_31> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_0> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_1> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_2> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_3> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_4> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_5> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_6> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_7> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_8> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_9> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_10> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_11> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_12> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_13> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_14> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_15> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_16> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_17> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_18> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_19> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_20> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_21> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_22> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_23> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_24> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_25> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_26> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_27> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_28> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_29> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_30> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_20_31> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_0> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_1> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_2> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_3> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_4> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_5> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_6> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_7> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_8> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_9> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_10> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_11> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_12> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_13> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_14> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_15> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_16> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_17> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_18> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_19> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_20> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_21> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_22> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_23> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_24> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_25> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_26> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_27> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_28> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_29> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_30> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_21_31> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_0> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_1> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_2> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_3> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_4> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_5> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_6> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_7> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_8> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_9> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_10> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_11> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_12> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_13> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_14> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_15> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_16> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_17> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_18> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_19> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_20> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_21> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_22> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_23> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_24> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_25> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_26> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_27> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_28> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_29> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_30> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_4_31> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_0> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_1> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_2> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_3> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_4> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_5> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_6> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_7> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_8> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_9> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_10> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_11> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_12> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_13> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_14> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_15> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_16> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_17> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_18> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_19> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_20> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_21> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_22> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_23> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_24> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_25> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_26> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_27> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_28> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_29> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_30> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_5_31> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_0> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_1> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_2> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_3> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_4> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_5> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_6> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_7> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_8> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_9> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_10> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_11> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_12> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_13> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_14> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_15> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_16> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_17> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_18> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_19> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_20> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_21> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_22> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_23> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_24> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_25> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_26> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_27> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_28> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_29> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_30> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_2_31> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_0> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_1> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_2> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_3> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_4> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_5> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_6> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_7> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_8> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_9> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_10> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_11> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_12> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_13> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_14> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_15> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_16> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_17> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_18> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_19> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_20> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_21> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_22> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_23> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_24> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_25> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_26> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_27> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_28> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_29> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_30> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registro_3_31> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <registro_10_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_10_31> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_9_31> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_8_31> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_29_31> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_28_31> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_27_31> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_26_31> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_31_31> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_25_31> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_30_31> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_24_31> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_15_31> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_14_31> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_13_31> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_12_31> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_7> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_8> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_9> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_10> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_11> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_12> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_13> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_14> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_15> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_16> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_17> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_18> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_19> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_20> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_21> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_22> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_23> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_24> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_25> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_26> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_27> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_28> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_29> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_30> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <registro_11_31> of sequential type is unconnected in block <reg_file>.

Optimizing unit <Procesador_conectado> ...

Optimizing unit <nPc> ...

Optimizing unit <Alu> ...

Optimizing unit <reg_file> ...
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_31> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_30> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_29> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_28> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_27> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_26> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_25> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_24> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_23> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_22> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_21> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_20> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_19> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_18> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_17> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_16> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_15> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_14> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_13> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_12> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_11> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_10> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_9> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_8> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_7> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_6> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_5> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_4> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_3> of sequential type is unconnected in block <Procesador_conectado>.
WARNING:Xst:2677 - Node <Inst_nPc/Out_nPC_2> of sequential type is unconnected in block <Procesador_conectado>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Procesador_conectado, actual ratio is 30.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Procesador_conectado.ngr
Top Level Output File Name         : Procesador_conectado
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 378
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 1
#      LUT2                        : 3
#      LUT3                        : 93
#      LUT3_D                      : 24
#      LUT3_L                      : 6
#      LUT4                        : 75
#      LUT4_D                      : 1
#      MUXCY                       : 32
#      MUXF5                       : 64
#      MUXF6                       : 32
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 99
#      FDC                         : 2
#      LD                          : 1
#      LDC                         : 96
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-4 

 Number of Slices:                      151  out of    960    15%  
 Number of Slice Flip Flops:             99  out of   1920     5%  
 Number of 4 input LUTs:                205  out of   1920    10%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of     66    51%  
 Number of GCLKs:                         5  out of     24    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------+--------------------------------------+-------+
Clock Signal                                                                  | Clock buffer(FF name)                | Load  |
------------------------------------------------------------------------------+--------------------------------------+-------+
rst                                                                           | IBUF+BUFG                            | 1     |
clk                                                                           | BUFGP                                | 2     |
Inst_reg_file/registro_16_cmp_eq00001(Inst_reg_file/registro_16_cmp_eq00001:O)| BUFG(*)(Inst_reg_file/registro_16_31)| 32    |
Inst_reg_file/registro_22_cmp_eq00001(Inst_MultiPlex/Salida_to_Alu<3>1_SW0:O) | BUFG(*)(Inst_reg_file/registro_22_31)| 32    |
Inst_reg_file/registro_17_cmp_eq00001(Inst_reg_file/registro_17_cmp_eq00001:O)| BUFG(*)(Inst_reg_file/registro_17_31)| 32    |
------------------------------------------------------------------------------+--------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 98    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.003ns (Maximum Frequency: 99.970MHz)
   Minimum input arrival time before clock: 13.679ns
   Maximum output required time after clock: 16.455ns
   Maximum combinational path delay: 17.230ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.136ns (frequency: 241.776MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               4.136ns (Levels of Logic = 3)
  Source:            Inst_nPc/Out_nPC_0 (FF)
  Destination:       Inst_nPc/Out_nPC_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_nPc/Out_nPC_0 to Inst_nPc/Out_nPC_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             41   0.591   1.265  Inst_nPc/Out_nPC_0 (Inst_nPc/Out_nPC_0)
     INV:I->O              1   0.704   0.000  Inst_adder/Madd_salida_lut<0>_INV_0 (Inst_adder/Madd_salida_lut<0>)
     MUXCY:S->O            0   0.464   0.000  Inst_adder/Madd_salida_cy<0> (Inst_adder/Madd_salida_cy<0>)
     XORCY:CI->O           1   0.804   0.000  Inst_adder/Madd_salida_xor<1> (adderToNpc<1>)
     FDC:D                     0.308          Inst_nPc/Out_nPC_1
    ----------------------------------------
    Total                      4.136ns (2.871ns logic, 1.265ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_reg_file/registro_16_cmp_eq00001'
  Clock period: 9.986ns (frequency: 100.140MHz)
  Total number of paths / destination ports: 1616 / 32
-------------------------------------------------------------------------
Delay:               9.986ns (Levels of Logic = 39)
  Source:            Inst_reg_file/registro_16_0 (LATCH)
  Destination:       Inst_reg_file/registro_16_31 (LATCH)
  Source Clock:      Inst_reg_file/registro_16_cmp_eq00001 falling
  Destination Clock: Inst_reg_file/registro_16_cmp_eq00001 falling

  Data Path: Inst_reg_file/registro_16_0 to Inst_reg_file/registro_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.482  Inst_reg_file/registro_16_0 (Inst_reg_file/registro_16_0)
     LUT3:I2->O            1   0.704   0.000  Inst_reg_file/Mmux__varindex0001_7 (Inst_reg_file/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_reg_file/Mmux__varindex0001_5_f5 (Inst_reg_file/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_reg_file/Mmux__varindex0001_3_f6 (Inst_reg_file/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_reg_file/Mmux__varindex0001_2_f7 (Inst_reg_file/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MultiPlex/Salida_to_Alu<0>1 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_addsub0000_xor<31> (Inst_Alu/dwr_addsub0000<31>)
     LUT4:I3->O            4   0.704   0.000  Inst_Alu/dwr<31>1 (Salida_procesador_31_OBUF)
     LDC:D                     0.308          Inst_reg_file/registro_16_31
    ----------------------------------------
    Total                      9.986ns (8.201ns logic, 1.785ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_reg_file/registro_22_cmp_eq00001'
  Clock period: 9.928ns (frequency: 100.725MHz)
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Delay:               9.928ns (Levels of Logic = 39)
  Source:            Inst_reg_file/registro_22_0 (LATCH)
  Destination:       Inst_reg_file/registro_22_31 (LATCH)
  Source Clock:      Inst_reg_file/registro_22_cmp_eq00001 falling
  Destination Clock: Inst_reg_file/registro_22_cmp_eq00001 falling

  Data Path: Inst_reg_file/registro_22_0 to Inst_reg_file/registro_22_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.424  Inst_reg_file/registro_22_0 (Inst_reg_file/registro_22_0)
     LUT4:I3->O            1   0.704   0.000  Inst_reg_file/Mmux__varindex0001_5 (Inst_reg_file/Mmux__varindex0001_5)
     MUXF5:I1->O           1   0.321   0.000  Inst_reg_file/Mmux__varindex0001_4_f5 (Inst_reg_file/Mmux__varindex0001_4_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_reg_file/Mmux__varindex0001_3_f6 (Inst_reg_file/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_reg_file/Mmux__varindex0001_2_f7 (Inst_reg_file/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MultiPlex/Salida_to_Alu<0>1 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_addsub0000_xor<31> (Inst_Alu/dwr_addsub0000<31>)
     LUT4:I3->O            4   0.704   0.000  Inst_Alu/dwr<31>1 (Salida_procesador_31_OBUF)
     LDC:D                     0.308          Inst_reg_file/registro_22_31
    ----------------------------------------
    Total                      9.928ns (8.201ns logic, 1.727ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_reg_file/registro_17_cmp_eq00001'
  Clock period: 10.003ns (frequency: 99.970MHz)
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Delay:               10.003ns (Levels of Logic = 39)
  Source:            Inst_reg_file/registro_17_0 (LATCH)
  Destination:       Inst_reg_file/registro_17_31 (LATCH)
  Source Clock:      Inst_reg_file/registro_17_cmp_eq00001 falling
  Destination Clock: Inst_reg_file/registro_17_cmp_eq00001 falling

  Data Path: Inst_reg_file/registro_17_0 to Inst_reg_file/registro_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.499  Inst_reg_file/registro_17_0 (Inst_reg_file/registro_17_0)
     LUT3:I1->O            1   0.704   0.000  Inst_reg_file/Mmux__varindex0001_7 (Inst_reg_file/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_reg_file/Mmux__varindex0001_5_f5 (Inst_reg_file/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_reg_file/Mmux__varindex0001_3_f6 (Inst_reg_file/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_reg_file/Mmux__varindex0001_2_f7 (Inst_reg_file/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MultiPlex/Salida_to_Alu<0>1 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_addsub0000_xor<31> (Inst_Alu/dwr_addsub0000<31>)
     LUT4:I3->O            4   0.704   0.000  Inst_Alu/dwr<31>1 (Salida_procesador_31_OBUF)
     LDC:D                     0.308          Inst_reg_file/registro_17_31
    ----------------------------------------
    Total                     10.003ns (8.201ns logic, 1.802ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.626ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Inst_Unidad_Control/salida_Alu_2 (LATCH)
  Destination Clock: rst rising

  Data Path: rst to Inst_Unidad_Control/salida_Alu_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           206   1.218   1.396  rst_IBUF (rst_IBUF1)
     LUT2:I1->O           33   0.704   0.000  Inst_instructionMemory/outInstruction<20>1 (imToURS<13>)
     LD:D                      0.308          Inst_Unidad_Control/salida_Alu_2
    ----------------------------------------
    Total                      3.626ns (2.230ns logic, 1.396ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_reg_file/registro_16_cmp_eq00001'
  Total number of paths / destination ports: 4679 / 32
-------------------------------------------------------------------------
Offset:              13.679ns (Levels of Logic = 41)
  Source:            rst (PAD)
  Destination:       Inst_reg_file/registro_16_31 (LATCH)
  Destination Clock: Inst_reg_file/registro_16_cmp_eq00001 falling

  Data Path: rst to Inst_reg_file/registro_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           206   1.218   1.492  rst_IBUF (rst_IBUF1)
     LUT3:I0->O           32   0.704   1.437  Inst_instructionMemory/outInstruction<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_reg_file/Mmux__varindex0001_7 (Inst_reg_file/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_reg_file/Mmux__varindex0001_5_f5 (Inst_reg_file/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_reg_file/Mmux__varindex0001_3_f6 (Inst_reg_file/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_reg_file/Mmux__varindex0001_2_f7 (Inst_reg_file/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MultiPlex/Salida_to_Alu<0>1 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_addsub0000_xor<31> (Inst_Alu/dwr_addsub0000<31>)
     LUT4:I3->O            4   0.704   0.000  Inst_Alu/dwr<31>1 (Salida_procesador_31_OBUF)
     LDC:D                     0.308          Inst_reg_file/registro_16_31
    ----------------------------------------
    Total                     13.679ns (9.447ns logic, 4.232ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_reg_file/registro_22_cmp_eq00001'
  Total number of paths / destination ports: 4679 / 32
-------------------------------------------------------------------------
Offset:              13.679ns (Levels of Logic = 41)
  Source:            rst (PAD)
  Destination:       Inst_reg_file/registro_22_31 (LATCH)
  Destination Clock: Inst_reg_file/registro_22_cmp_eq00001 falling

  Data Path: rst to Inst_reg_file/registro_22_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           206   1.218   1.492  rst_IBUF (rst_IBUF1)
     LUT3:I0->O           32   0.704   1.437  Inst_instructionMemory/outInstruction<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_reg_file/Mmux__varindex0001_7 (Inst_reg_file/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_reg_file/Mmux__varindex0001_5_f5 (Inst_reg_file/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_reg_file/Mmux__varindex0001_3_f6 (Inst_reg_file/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_reg_file/Mmux__varindex0001_2_f7 (Inst_reg_file/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MultiPlex/Salida_to_Alu<0>1 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_addsub0000_xor<31> (Inst_Alu/dwr_addsub0000<31>)
     LUT4:I3->O            4   0.704   0.000  Inst_Alu/dwr<31>1 (Salida_procesador_31_OBUF)
     LDC:D                     0.308          Inst_reg_file/registro_22_31
    ----------------------------------------
    Total                     13.679ns (9.447ns logic, 4.232ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_reg_file/registro_17_cmp_eq00001'
  Total number of paths / destination ports: 4679 / 32
-------------------------------------------------------------------------
Offset:              13.679ns (Levels of Logic = 41)
  Source:            rst (PAD)
  Destination:       Inst_reg_file/registro_17_31 (LATCH)
  Destination Clock: Inst_reg_file/registro_17_cmp_eq00001 falling

  Data Path: rst to Inst_reg_file/registro_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           206   1.218   1.492  rst_IBUF (rst_IBUF1)
     LUT3:I0->O           32   0.704   1.437  Inst_instructionMemory/outInstruction<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_reg_file/Mmux__varindex0001_7 (Inst_reg_file/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_reg_file/Mmux__varindex0001_5_f5 (Inst_reg_file/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_reg_file/Mmux__varindex0001_3_f6 (Inst_reg_file/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_reg_file/Mmux__varindex0001_2_f7 (Inst_reg_file/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MultiPlex/Salida_to_Alu<0>1 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_addsub0000_xor<31> (Inst_Alu/dwr_addsub0000<31>)
     LUT4:I3->O            4   0.704   0.000  Inst_Alu/dwr<31>1 (Salida_procesador_31_OBUF)
     LDC:D                     0.308          Inst_reg_file/registro_17_31
    ----------------------------------------
    Total                     13.679ns (9.447ns logic, 4.232ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst'
  Total number of paths / destination ports: 623 / 32
-------------------------------------------------------------------------
Offset:              12.093ns (Levels of Logic = 35)
  Source:            Inst_Unidad_Control/salida_Alu_2 (LATCH)
  Destination:       Salida_procesador<31> (PAD)
  Source Clock:      rst rising

  Data Path: Inst_Unidad_Control/salida_Alu_2 to Salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              66   0.676   1.448  Inst_Unidad_Control/salida_Alu_2 (Inst_Unidad_Control/salida_Alu_2)
     LUT4:I0->O            1   0.704   0.595  Inst_MultiPlex/Salida_to_Alu<1>1_SW0 (N15)
     LUT4:I0->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_addsub0000_lut<1> (Inst_Alu/Maddsub_dwr_addsub0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_addsub0000_xor<31> (Inst_Alu/dwr_addsub0000<31>)
     LUT4:I3->O            4   0.704   0.587  Inst_Alu/dwr<31>1 (Salida_procesador_31_OBUF)
     OBUF:I->O                 3.272          Salida_procesador_31_OBUF (Salida_procesador<31>)
    ----------------------------------------
    Total                     12.093ns (9.039ns logic, 3.054ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_reg_file/registro_16_cmp_eq00001'
  Total number of paths / destination ports: 1616 / 32
-------------------------------------------------------------------------
Offset:              13.537ns (Levels of Logic = 40)
  Source:            Inst_reg_file/registro_16_0 (LATCH)
  Destination:       Salida_procesador<31> (PAD)
  Source Clock:      Inst_reg_file/registro_16_cmp_eq00001 falling

  Data Path: Inst_reg_file/registro_16_0 to Salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.482  Inst_reg_file/registro_16_0 (Inst_reg_file/registro_16_0)
     LUT3:I2->O            1   0.704   0.000  Inst_reg_file/Mmux__varindex0001_7 (Inst_reg_file/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_reg_file/Mmux__varindex0001_5_f5 (Inst_reg_file/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_reg_file/Mmux__varindex0001_3_f6 (Inst_reg_file/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_reg_file/Mmux__varindex0001_2_f7 (Inst_reg_file/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MultiPlex/Salida_to_Alu<0>1 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_addsub0000_xor<31> (Inst_Alu/dwr_addsub0000<31>)
     LUT4:I3->O            4   0.704   0.587  Inst_Alu/dwr<31>1 (Salida_procesador_31_OBUF)
     OBUF:I->O                 3.272          Salida_procesador_31_OBUF (Salida_procesador<31>)
    ----------------------------------------
    Total                     13.537ns (11.165ns logic, 2.372ns route)
                                       (82.5% logic, 17.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7015 / 32
-------------------------------------------------------------------------
Offset:              16.455ns (Levels of Logic = 41)
  Source:            Inst_nPc/Out_nPC_0 (FF)
  Destination:       Salida_procesador<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_nPc/Out_nPC_0 to Salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             41   0.591   1.344  Inst_nPc/Out_nPC_0 (Inst_nPc/Out_nPC_0)
     LUT3:I1->O           32   0.704   1.437  Inst_instructionMemory/outInstruction<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_reg_file/Mmux__varindex0001_7 (Inst_reg_file/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_reg_file/Mmux__varindex0001_5_f5 (Inst_reg_file/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_reg_file/Mmux__varindex0001_3_f6 (Inst_reg_file/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_reg_file/Mmux__varindex0001_2_f7 (Inst_reg_file/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MultiPlex/Salida_to_Alu<0>1 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_addsub0000_xor<31> (Inst_Alu/dwr_addsub0000<31>)
     LUT4:I3->O            4   0.704   0.587  Inst_Alu/dwr<31>1 (Salida_procesador_31_OBUF)
     OBUF:I->O                 3.272          Salida_procesador_31_OBUF (Salida_procesador<31>)
    ----------------------------------------
    Total                     16.455ns (11.784ns logic, 4.671ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_reg_file/registro_17_cmp_eq00001'
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Offset:              13.554ns (Levels of Logic = 40)
  Source:            Inst_reg_file/registro_17_0 (LATCH)
  Destination:       Salida_procesador<31> (PAD)
  Source Clock:      Inst_reg_file/registro_17_cmp_eq00001 falling

  Data Path: Inst_reg_file/registro_17_0 to Salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.499  Inst_reg_file/registro_17_0 (Inst_reg_file/registro_17_0)
     LUT3:I1->O            1   0.704   0.000  Inst_reg_file/Mmux__varindex0001_7 (Inst_reg_file/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_reg_file/Mmux__varindex0001_5_f5 (Inst_reg_file/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_reg_file/Mmux__varindex0001_3_f6 (Inst_reg_file/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_reg_file/Mmux__varindex0001_2_f7 (Inst_reg_file/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MultiPlex/Salida_to_Alu<0>1 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_addsub0000_xor<31> (Inst_Alu/dwr_addsub0000<31>)
     LUT4:I3->O            4   0.704   0.587  Inst_Alu/dwr<31>1 (Salida_procesador_31_OBUF)
     OBUF:I->O                 3.272          Salida_procesador_31_OBUF (Salida_procesador<31>)
    ----------------------------------------
    Total                     13.554ns (11.165ns logic, 2.389ns route)
                                       (82.4% logic, 17.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_reg_file/registro_22_cmp_eq00001'
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Offset:              13.479ns (Levels of Logic = 40)
  Source:            Inst_reg_file/registro_22_0 (LATCH)
  Destination:       Salida_procesador<31> (PAD)
  Source Clock:      Inst_reg_file/registro_22_cmp_eq00001 falling

  Data Path: Inst_reg_file/registro_22_0 to Salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.424  Inst_reg_file/registro_22_0 (Inst_reg_file/registro_22_0)
     LUT4:I3->O            1   0.704   0.000  Inst_reg_file/Mmux__varindex0001_5 (Inst_reg_file/Mmux__varindex0001_5)
     MUXF5:I1->O           1   0.321   0.000  Inst_reg_file/Mmux__varindex0001_4_f5 (Inst_reg_file/Mmux__varindex0001_4_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_reg_file/Mmux__varindex0001_3_f6 (Inst_reg_file/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_reg_file/Mmux__varindex0001_2_f7 (Inst_reg_file/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MultiPlex/Salida_to_Alu<0>1 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_addsub0000_xor<31> (Inst_Alu/dwr_addsub0000<31>)
     LUT4:I3->O            4   0.704   0.587  Inst_Alu/dwr<31>1 (Salida_procesador_31_OBUF)
     OBUF:I->O                 3.272          Salida_procesador_31_OBUF (Salida_procesador<31>)
    ----------------------------------------
    Total                     13.479ns (11.165ns logic, 2.314ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4679 / 32
-------------------------------------------------------------------------
Delay:               17.230ns (Levels of Logic = 42)
  Source:            rst (PAD)
  Destination:       Salida_procesador<31> (PAD)

  Data Path: rst to Salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           206   1.218   1.492  rst_IBUF (rst_IBUF1)
     LUT3:I0->O           32   0.704   1.437  Inst_instructionMemory/outInstruction<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_reg_file/Mmux__varindex0001_7 (Inst_reg_file/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.321   0.000  Inst_reg_file/Mmux__varindex0001_5_f5 (Inst_reg_file/Mmux__varindex0001_5_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_reg_file/Mmux__varindex0001_3_f6 (Inst_reg_file/Mmux__varindex0001_3_f6)
     MUXF7:I1->O           1   0.521   0.424  Inst_reg_file/Mmux__varindex0001_2_f7 (Inst_reg_file/_varindex0001<0>)
     LUT4_D:I3->O          1   0.704   0.455  Inst_MultiPlex/Salida_to_Alu<0>1 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_addsub0000_xor<31> (Inst_Alu/dwr_addsub0000<31>)
     LUT4:I3->O            4   0.704   0.587  Inst_Alu/dwr<31>1 (Salida_procesador_31_OBUF)
     OBUF:I->O                 3.272          Salida_procesador_31_OBUF (Salida_procesador<31>)
    ----------------------------------------
    Total                     17.230ns (12.411ns logic, 4.819ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.63 secs
 
--> 

Total memory usage is 400312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  869 (   0 filtered)
Number of infos    :    4 (   0 filtered)

