/* Copyright (c) 2013-2015, The Linux Foundation. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*/

#ifndef __EMAC_REGS_H__
#define __EMAC_REGS_H__

#define SGMII_PHY_VERSION_1 1
#define SGMII_PHY_VERSION_2 2

/* EMAC register offsets */
#define EMAC_DMA_MAS_CTRL                        0x001400
#define EMAC_TIMER_INIT_VALUE                    0x001404
#define EMAC_IRQ_MOD_TIM_INIT                    0x001408
#define EMAC_BLK_IDLE_STS                        0x00140c
#define EMAC_MDIO_CTRL                           0x001414
#define EMAC_PHY_STS                             0x001418
#define EMAC_PHY_LINK_DELAY                      0x00141c
#define EMAC_SYS_ALIV_CTRL                       0x001434
#define EMAC_MDIO_EX_CTRL                        0x001440
#define EMAC_MAC_CTRL                            0x001480
#define EMAC_MAC_IPGIFG_CTRL                     0x001484
#define EMAC_MAC_STA_ADDR0                       0x001488
#define EMAC_MAC_STA_ADDR1                       0x00148c
#define EMAC_HASH_TAB_REG0                       0x001490
#define EMAC_HASH_TAB_REG1                       0x001494
#define EMAC_MAC_HALF_DPLX_CTRL                  0x001498
#define EMAC_MAX_FRAM_LEN_CTRL                   0x00149c
#define EMAC_WOL_CTRL0                           0x0014a0
#define EMAC_WOL_CTRL1                           0x0014a4
#define EMAC_WOL_CTRL2                           0x0014a8
#define EMAC_RSS_KEY0                            0x0014b0
#define EMAC_RSS_KEY1                            0x0014b4
#define EMAC_RSS_KEY2                            0x0014b8
#define EMAC_RSS_KEY3                            0x0014bc
#define EMAC_RSS_KEY4                            0x0014c0
#define EMAC_RSS_KEY5                            0x0014c4
#define EMAC_RSS_KEY6                            0x0014c8
#define EMAC_RSS_KEY7                            0x0014cc
#define EMAC_RSS_KEY8                            0x0014d0
#define EMAC_RSS_KEY9                            0x0014d4
#define EMAC_H1TPD_BASE_ADDR_LO                  0x0014e0
#define EMAC_H2TPD_BASE_ADDR_LO                  0x0014e4
#define EMAC_H3TPD_BASE_ADDR_LO                  0x0014e8
#define EMAC_INTER_SRAM_PART9                    0x001534
#define EMAC_DESC_CTRL_0                         0x001540
#define EMAC_DESC_CTRL_1                         0x001544
#define EMAC_DESC_CTRL_2                         0x001550
#define EMAC_DESC_CTRL_10                        0x001554
#define EMAC_DESC_CTRL_12                        0x001558
#define EMAC_DESC_CTRL_13                        0x00155c
#define EMAC_DESC_CTRL_3                         0x001560
#define EMAC_DESC_CTRL_4                         0x001564
#define EMAC_DESC_CTRL_5                         0x001568
#define EMAC_DESC_CTRL_14                        0x00156c
#define EMAC_DESC_CTRL_15                        0x001570
#define EMAC_DESC_CTRL_16                        0x001574
#define EMAC_DESC_CTRL_6                         0x001578
#define EMAC_DESC_CTRL_8                         0x001580
#define EMAC_DESC_CTRL_9                         0x001584
#define EMAC_DESC_CTRL_11                        0x001588
#define EMAC_TXQ_CTRL_0                          0x001590
#define EMAC_TXQ_CTRL_1                          0x001594
#define EMAC_TXQ_CTRL_2                          0x001598
#define EMAC_RXQ_CTRL_0                          0x0015a0
#define EMAC_RXQ_CTRL_1                          0x0015a4
#define EMAC_RXQ_CTRL_2                          0x0015a8
#define EMAC_RXQ_CTRL_3                          0x0015ac
#define EMAC_BASE_CPU_NUMBER                     0x0015b8
#define EMAC_DMA_CTRL                            0x0015c0
#define EMAC_MAILBOX_0                           0x0015e0
#define EMAC_MAILBOX_5                           0x0015e4
#define EMAC_MAILBOX_6                           0x0015e8
#define EMAC_MAILBOX_13                          0x0015ec
#define EMAC_MAILBOX_2                           0x0015f4
#define EMAC_MAILBOX_3                           0x0015f8
#define EMAC_INT_STATUS                          0x001600
#define EMAC_INT_MASK                            0x001604
#define EMAC_INT_RETRIG_INIT                     0x001608
#define EMAC_MAILBOX_11                          0x00160c
#define EMAC_AXI_MAST_CTRL                       0x001610
#define EMAC_MAILBOX_12                          0x001614
#define EMAC_MAILBOX_9                           0x001618
#define EMAC_MAILBOX_10                          0x00161c
#define EMAC_ATHR_HEADER_CTRL                    0x001620
#define EMAC_RXMAC_STATC_REG0                    0x001700
#define EMAC_RXMAC_STATC_REG22                   0x001758
#define EMAC_TXMAC_STATC_REG0                    0x001760
#define EMAC_TXMAC_STATC_REG24                   0x0017c0
#define EMAC_CLK_GATE_CTRL                       0x001814
#define EMAC_CORE_HW_VERSION                     0x001974
#define EMAC_MISC_CTRL                           0x001990
#define EMAC_MAILBOX_7                           0x0019e0
#define EMAC_MAILBOX_8                           0x0019e4
#define EMAC_IDT_TABLE0                          0x001b00
#define EMAC_RXMAC_STATC_REG23                   0x001bc8
#define EMAC_RXMAC_STATC_REG24                   0x001bcc
#define EMAC_TXMAC_STATC_REG25                   0x001bd0
#define EMAC_MAILBOX_15                          0x001bd4
#define EMAC_MAILBOX_16                          0x001bd8
#define EMAC_INT1_MASK                           0x001bf0
#define EMAC_INT1_STATUS                         0x001bf4
#define EMAC_INT2_MASK                           0x001bf8
#define EMAC_INT2_STATUS                         0x001bfc
#define EMAC_INT3_MASK                           0x001c00
#define EMAC_INT3_STATUS                         0x001c04

/* EMAC_CSR register offsets */
#define EMAC_EMAC_WRAPPER_CSR1                   0x000000
#define EMAC_EMAC_WRAPPER_CSR2                   0x000004
#define EMAC_EMAC_WRAPPER_CSR3                   0x000008
#define EMAC_EMAC_WRAPPER_CSR5                   0x000010
#define EMAC_EMAC_WRAPPER_CSR10                  0x000024
#define EMAC_EMAC_WRAPPER_CSR18                  0x000044
#define EMAC_EMAC_WRAPPER_STATUS                 0x000100
#define EMAC_EMAC_WRAPPER_TX_TS_LO               0x000104
#define EMAC_EMAC_WRAPPER_TX_TS_HI               0x000108
#define EMAC_EMAC_WRAPPER_TX_TS_INX              0x00010c

/* EMAC_1588 register offsets */
#define EMAC_P1588_CTRL_REG                      0x000048
#define EMAC_P1588_TX_LATENCY                    0x0000d4
#define EMAC_P1588_INC_VALUE_2                   0x0000d8
#define EMAC_P1588_INC_VALUE_1                   0x0000dc
#define EMAC_P1588_NANO_OFFSET_2                 0x0000e0
#define EMAC_P1588_NANO_OFFSET_1                 0x0000e4
#define EMAC_P1588_SEC_OFFSET_3                  0x0000e8
#define EMAC_P1588_SEC_OFFSET_2                  0x0000ec
#define EMAC_P1588_SEC_OFFSET_1                  0x0000f0
#define EMAC_P1588_REAL_TIME_5                   0x0000f4
#define EMAC_P1588_REAL_TIME_4                   0x0000f8
#define EMAC_P1588_REAL_TIME_3                   0x0000fc
#define EMAC_P1588_REAL_TIME_2                   0x000100
#define EMAC_P1588_REAL_TIME_1                   0x000104
#define EMAC_P1588_ADJUST_RTC                    0x000110
#define EMAC_P1588_PTP_EXPANDED_INT_MASK         0x0003c4
#define EMAC_P1588_PTP_EXPANDED_INT_STATUS       0x0003c8
#define EMAC_P1588_RTC_EXPANDED_CONFIG           0x000400
#define EMAC_P1588_RTC_PRELOADED_5               0x000404
#define EMAC_P1588_RTC_PRELOADED_4               0x000408
#define EMAC_P1588_RTC_PRELOADED_3               0x00040c
#define EMAC_P1588_RTC_PRELOADED_2               0x000410
#define EMAC_P1588_RTC_PRELOADED_1               0x000414

/* EMAC_QSERDES register offsets */
#define EMAC_QSERDES_COM_SYS_CLK_CTRL            0x000000
#define EMAC_QSERDES_COM_PLL_CNTRL               0x000014
#define EMAC_QSERDES_COM_PLL_IP_SETI             0x000018
#define EMAC_QSERDES_COM_PLL_CP_SETI             0x000024
#define EMAC_QSERDES_COM_PLL_IP_SETP             0x000028
#define EMAC_QSERDES_COM_PLL_CP_SETP             0x00002c
#define EMAC_QSERDES_COM_SYSCLK_EN_SEL           0x000038
#define EMAC_QSERDES_COM_RESETSM_CNTRL           0x000040
#define EMAC_QSERDES_COM_PLLLOCK_CMP1            0x000044
#define EMAC_QSERDES_COM_PLLLOCK_CMP2            0x000048
#define EMAC_QSERDES_COM_PLLLOCK_CMP3            0x00004c
#define EMAC_QSERDES_COM_PLLLOCK_CMP_EN          0x000050
#define EMAC_QSERDES_COM_DEC_START1              0x000064
#define EMAC_QSERDES_COM_DIV_FRAC_START1         0x000098
#define EMAC_QSERDES_COM_DIV_FRAC_START2         0x00009c
#define EMAC_QSERDES_COM_DIV_FRAC_START3         0x0000a0
#define EMAC_QSERDES_COM_DEC_START2              0x0000a4
#define EMAC_QSERDES_COM_PLL_CRCTRL              0x0000ac
#define EMAC_QSERDES_COM_RESET_SM                0x0000bc
#define EMAC_QSERDES_TX_BIST_MODE_LANENO         0x000100
#define EMAC_QSERDES_TX_TX_EMP_POST1_LVL         0x000108
#define EMAC_QSERDES_TX_TX_DRV_LVL               0x00010c
#define EMAC_QSERDES_TX_LANE_MODE                0x000150
#define EMAC_QSERDES_TX_TRAN_DRVR_EMP_EN         0x000170
#define EMAC_QSERDES_RX_CDR_CONTROL              0x000200
#define EMAC_QSERDES_RX_CDR_CONTROL2             0x000210
#define EMAC_QSERDES_RX_RX_EQ_GAIN12             0x000230

/* EMAC_SGMII register offsets */
#define EMAC_SGMII_PHY_SERDES_START              0x000000
#define EMAC_SGMII_PHY_CMN_PWR_CTRL              0x000004
#define EMAC_SGMII_PHY_RX_PWR_CTRL               0x000008
#define EMAC_SGMII_PHY_TX_PWR_CTRL               0x00000C
#define EMAC_SGMII_PHY_LANE_CTRL1                0x000018
#define EMAC_SGMII_PHY_AUTONEG_CFG2              0x000048
#define EMAC_SGMII_PHY_CDR_CTRL0                 0x000058
#define EMAC_SGMII_PHY_SPEED_CFG1                0x000074
#define EMAC_SGMII_PHY_POW_DWN_CTRL0             0x000080
#define EMAC_SGMII_PHY_RESET_CTRL                0x0000a8
#define EMAC_SGMII_PHY_IRQ_CMD                   0x0000ac
#define EMAC_SGMII_PHY_INTERRUPT_CLEAR           0x0000b0
#define EMAC_SGMII_PHY_INTERRUPT_MASK            0x0000b4
#define EMAC_SGMII_PHY_INTERRUPT_STATUS          0x0000b8
#define EMAC_SGMII_PHY_RX_CHK_STATUS             0x0000d4
#define EMAC_SGMII_PHY_AUTONEG0_STATUS           0x0000e0
#define EMAC_SGMII_PHY_AUTONEG1_STATUS           0x0000e4

/* SGMII v2 common registers */
#define SGMII_CMN_ATB_SEL1                 0x0000
#define SGMII_CMN_ATB_SEL2                 0x0004
#define SGMII_CMN_FREQ_UPDATE              0x0008
#define SGMII_CMN_BG_TIMER                 0x000C
#define SGMII_CMN_SSC_EN_CENTER            0x0010
#define SGMII_CMN_SSC_ADJ_PER1             0x0014
#define SGMII_CMN_SSC_ADJ_PER2             0x0018
#define SGMII_CMN_SSC_PER1                 0x001C
#define SGMII_CMN_SSC_PER2                 0x0020
#define SGMII_CMN_SSC_STEP_SIZE1           0x0024
#define SGMII_CMN_SSC_STEP_SIZE2           0x0028
#define SGMII_CMN_POST_DIV                 0x002C
#define SGMII_CMN_POST_DIV_MUX             0x0030
#define SGMII_CMN_BIAS_EN_CLKBUFLR_EN      0x0034
#define SGMII_CMN_CLK_ENABLE1              0x0038
#define SGMII_CMN_SYS_CLK_CTRL             0x003C
#define SGMII_CMN_SYSCLK_BUF_ENABLE        0x0040
#define SGMII_CMN_PLL_EN                   0x0044
#define SGMII_CMN_PLL_IVCO                 0x0048
#define SGMII_CMN_LOCK_CMP1_MODE0          0x004C
#define SGMII_CMN_LOCK_CMP2_MODE0          0x0050
#define SGMII_CMN_LOCK_CMP3_MODE0          0x0054
#define SGMII_CMN_LOCK_CMP1_MODE1          0x0058
#define SGMII_CMN_LOCK_CMP2_MODE1          0x005C
#define SGMII_CMN_LOCK_CMP3_MODE1          0x0060
#define SGMII_CMN_LOCK_CMP1_MODE2          0x0064
#define SGMII_CMN_LOCK_CMP2_MODE2          0x0068
#define SGMII_CMN_LOCK_CMP3_MODE2          0x006C
#define SGMII_CMN_BG_TRIM                  0x0070
#define SGMII_CMN_CLK_EP_DIV               0x0074
#define SGMII_CMN_CP_CTRL_MODE0            0x0078
#define SGMII_CMN_CP_CTRL_MODE1            0x007C
#define SGMII_CMN_CP_CTRL_MODE2            0x0080
#define SGMII_CMN_PLL_RCTRL_MODE0          0x0084
#define SGMII_CMN_PLL_RCTRL_MODE1          0x0088
#define SGMII_CMN_PLL_RCTRL_MODE2          0x008C
#define SGMII_CMN_PLL_CCTRL_MODE0          0x0090
#define SGMII_CMN_PLL_CCTRL_MODE1          0x0094
#define SGMII_CMN_PLL_CCTRL_MODE2          0x0098
#define SGMII_CMN_PLL_CNTRL                0x009C
#define SGMII_CMN_PHASE_SEL_CTRL           0x00A0
#define SGMII_CMN_PHASE_SEL_DC             0x00A4
#define SGMII_CMN_CORE_CLK_IN_SYNC_SEL     0x00A8
#define SGMII_CMN_SYSCLK_EN_SEL            0x00AC
#define SGMII_CMN_CML_SYSCLK_SEL           0x00B0
#define SGMII_CMN_RESETSM_CNTRL            0x00B4
#define SGMII_CMN_RESETSM_CNTRL2           0x00B8
#define SGMII_CMN_RESTRIM_CTRL             0x00BC
#define SGMII_CMN_RESTRIM_CTRL2            0x00C0
#define SGMII_CMN_RESCODE_DIV_NUM          0x00C4
#define SGMII_CMN_LOCK_CMP_EN              0x00C8
#define SGMII_CMN_LOCK_CMP_CFG             0x00CC
#define SGMII_CMN_DEC_START_MODE0          0x00D0
#define SGMII_CMN_DEC_START_MODE1          0x00D4
#define SGMII_CMN_DEC_START_MODE2          0x00D8
#define SGMII_CMN_DIV_FRAC_START1_MODE0    0x00DC
#define SGMII_CMN_DIV_FRAC_START2_MODE0    0x00E0
#define SGMII_CMN_DIV_FRAC_START3_MODE0    0x00E4
#define SGMII_CMN_DIV_FRAC_START1_MODE1    0x00E8
#define SGMII_CMN_DIV_FRAC_START2_MODE1    0x00EC
#define SGMII_CMN_DIV_FRAC_START3_MODE1    0x00F0
#define SGMII_CMN_DIV_FRAC_START1_MODE2    0x00F4
#define SGMII_CMN_DIV_FRAC_START2_MODE2    0x00F8
#define SGMII_CMN_DIV_FRAC_START3_MODE2    0x00FC
#define SGMII_CMN_INTEGLOOP_INITVAL        0x0100
#define SGMII_CMN_INTEGLOOP_EN             0x0104
#define SGMII_CMN_INTEGLOOP_GAIN0_MODE0    0x0108
#define SGMII_CMN_INTEGLOOP_GAIN1_MODE0    0x010C
#define SGMII_CMN_INTEGLOOP_GAIN0_MODE1    0x0110
#define SGMII_CMN_INTEGLOOP_GAIN1_MODE1    0x0114
#define SGMII_CMN_INTEGLOOP_GAIN0_MODE2    0x0118
#define SGMII_CMN_INTEGLOOP_GAIN1_MODE2    0x011C
#define SGMII_CMN_RES_TRIM_CONTROL2        0x0120
#define SGMII_CMN_VCO_TUNE_CTRL            0x0124
#define SGMII_CMN_VCO_TUNE_MAP             0x0128
#define SGMII_CMN_VCO_TUNE1_MODE0          0x012C
#define SGMII_CMN_VCO_TUNE2_MODE0          0x0130
#define SGMII_CMN_VCO_TUNE1_MODE1          0x0134
#define SGMII_CMN_VCO_TUNE2_MODE1          0x0138
#define SGMII_CMN_VCO_TUNE1_MODE2          0x013C
#define SGMII_CMN_VCO_TUNE2_MODE2          0x0140
#define SGMII_CMN_VCO_TUNE_TIMER1          0x0144
#define SGMII_CMN_VCO_TUNE_TIMER2          0x0148
#define SGMII_CMN_SAR                      0x014C
#define SGMII_CMN_SAR_CLK                  0x0150
#define SGMII_CMN_SAR_CODE_OUT_STATUS      0x0154
#define SGMII_CMN_SAR_CODE_READY_STATUS    0x0158
#define SGMII_CMN_CMN_STATUS               0x015C
#define SGMII_CMN_RESET_SM_STATUS          0x0160
#define SGMII_CMN_RESTRIM_CODE_STATUS      0x0164
#define SGMII_CMN_PLLCAL_CODE1_STATUS      0x0168
#define SGMII_CMN_PLLCAL_CODE2_STATUS      0x016C
#define SGMII_CMN_BG_CTRL                  0x0170
#define SGMII_CMN_CLK_SELECT               0x0174
#define SGMII_CMN_HSCLK_SEL                0x0178
#define SGMII_CMN_INTEGLOOP_BINCODE_STATUS 0x017C
#define SGMII_CMN_PLL_ANALOG               0x0180
#define SGMII_CMN_CORECLK_DIV              0x0184
#define SGMII_CMN_SW_RESET                 0x0188
#define SGMII_CMN_CORE_CLK_EN              0x018C
#define SGMII_CMN_C_READY_STATUS           0x0190
#define SGMII_CMN_CMN_CONFIG               0x0194
#define SGMII_CMN_CMN_RATE_OVERRIDE        0x0198
#define SGMII_CMN_SVS_MODE_CLK_SEL         0x019C
#define SGMII_CMN_DEBUG_BUS0               0x01A0
#define SGMII_CMN_DEBUG_BUS1               0x01A4
#define SGMII_CMN_DEBUG_BUS2               0x01A8
#define SGMII_CMN_DEBUG_BUS3               0x01AC
#define SGMII_CMN_DEBUG_BUS_SEL            0x01B0
#define SGMII_CMN_CMN_MISC1                0x01B4
#define SGMII_CMN_CMN_MISC2                0x01B8
#define SGMII_CMN_CORECLK_DIV_MODE1        0x01BC
#define SGMII_CMN_CORECLK_DIV_MODE2        0x01C0

/* SGMII v2 per lane registers */
#define SGMII_LN_ATB_SEL1                 0x0000
#define SGMII_LN_ATB_SEL2                 0x0004
#define SGMII_LN_ATB_SEL3                 0x0008
#define SGMII_LN_DRVR_CTRL0               0x000C
#define SGMII_LN_DRVR_CTRL1               0x0010
#define SGMII_LN_DRVR_CTRL2               0x0014
#define SGMII_LN_DRVR_TAP_EN              0x0018
#define SGMII_LN_TX_MARGINING             0x001C
#define SGMII_LN_TX_PRE                   0x0020
#define SGMII_LN_TX_POST                  0x0024
#define SGMII_LN_BIST_PATTERN1            0x0028
#define SGMII_LN_BIST_PATTERN2            0x002C
#define SGMII_LN_BIST_PATTERN3            0x0030
#define SGMII_LN_BIST_PATTERN4            0x0034
#define SGMII_LN_BIST_PATTERN5            0x0038
#define SGMII_LN_BIST_MODE_LANENO_SWAP    0x003C
#define SGMII_LN_BIST_INV_ERR_INJ_AUXMODE 0x0040
#define SGMII_LN_PRBS_SEED1               0x0044
#define SGMII_LN_PRBS_SEED2               0x0048
#define SGMII_LN_PRBS_SEED3               0x004C
#define SGMII_LN_PRBS_SEED4               0x0050
#define SGMII_LN_PERL_LENGTH1             0x0054
#define SGMII_LN_PERL_LENGTH2             0x0058
#define SGMII_LN_RCV_DETECT_LVL           0x005C
#define SGMII_LN_TX_BAND_MODE             0x0060
#define SGMII_LN_LANE_MODE                0x0064
#define SGMII_LN_LPB_EN                   0x0068
#define SGMII_LN_LPB_EN1                  0x006C
#define SGMII_LN_LPB_SEL                  0x0070
#define SGMII_LN_PARRATE_REC_DETECT_IDLE_EN  0x0074
#define SGMII_LN_PARALLEL_RATE         0x0078
#define SGMII_LN_CLKBUF_ENABLE         0x007C
#define SGMII_LN_RESET_TSYNC_EN        0x0080
#define SGMII_LN_SERDES_BYP_EN_OUT     0x0084
#define SGMII_LN_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN  0x0088
#define SGMII_LN_RESET_GEN             0x08C
#define SGMII_LN_DEBUGBUS_SEL          0x0090
#define SGMII_LN_CTRL_OUT_OVRD0        0x0094
#define SGMII_LN_CTRL_OUT_OVRD1        0x0098
#define SGMII_LN_BIST_STATUS           0x009C
#define SGMII_LN_BIST_ERR_CNT1_STATUS  0x00A0
#define SGMII_LN_BIST_ERR_CNT2_STATUS  0x00A4
#define SGMII_LN_DEBUG_BUS1            0x00A8
#define SGMII_LN_DEBUG_BUS2            0x00AC
#define SGMII_LN_DEBUG_BUS3            0x00B0
#define SGMII_LN_DEBUG_BUS4            0x00B4
#define SGMII_LN_CML_CTRL_MODE0        0x00B8
#define SGMII_LN_CML_CTRL_MODE1        0x00BC
#define SGMII_LN_CML_CTRL_MODE2        0x00C0
#define SGMII_LN_PREAMP_CTRL_MODE0     0x00C4
#define SGMII_LN_PREAMP_CTRL_MODE1     0x00C8
#define SGMII_LN_PREAMP_CTRL_MODE2     0x00CC
#define SGMII_LN_MIXER_CTRL_MODE0      0x00D0
#define SGMII_LN_MIXER_CTRL_MODE1      0x00D4
#define SGMII_LN_MIXER_CTRL_MODE2      0x00D8
#define SGMII_LN_MAIN_THRESH1          0x00DC
#define SGMII_LN_MAIN_THRESH2          0x00E0
#define SGMII_LN_POST_THRESH1          0x00E4
#define SGMII_LN_POST_THRESH2          0x00E8
#define SGMII_LN_PRE_THRESH1           0x00EC
#define SGMII_LN_PRE_THRESH2           0x00F0
#define SGMII_LN_CTLE_THRESH_DFE       0x00F4
#define SGMII_LN_VGA_THRESH_DFE        0x00F8
#define SGMII_LN_CTLE_THRESH           0x00FC
#define SGMII_LN_RXENGINE_EN0          0x0100
#define SGMII_LN_RXENGINE_EN1          0x0104
#define SGMII_LN_RXENGINE_EN2          0x0108
#define SGMII_LN_CTLE_TRAIN_TIME       0x010C
#define SGMII_LN_CTLE_DFE_OVRLP_TIME   0x0110
#define SGMII_LN_DFE_REFRESH_TIME      0x0114
#define SGMII_LN_DFE_ENABLE_TIME       0x0118
#define SGMII_LN_VGA_GAIN              0x011C
#define SGMII_LN_DFE_GAIN              0x0120
#define SGMII_LN_DFE_GAIN_SIGN         0x0124
#define SGMII_LN_EQ_GAIN               0x0128
#define SGMII_LN_OFFSET_GAIN           0x012C
#define SGMII_LN_PRE_GAIN              0x0130
#define SGMII_LN_VGA_INITVAL           0x0134
#define SGMII_LN_DFE_TAP1_INITVAL      0x0138
#define SGMII_LN_DFE_TAP2_INITVAL      0x013C
#define SGMII_LN_DFE_TAP3_INITVAL      0x0140
#define SGMII_LN_DFE_TAP4_INITVAL      0x0144
#define SGMII_LN_DFE_TAP5_INITVAL      0x0148
#define SGMII_LN_EQ_INITVAL            0x014C
#define SGMII_LN_OFFSET_INITVAL        0x0150
#define SGMII_LN_PRE_INITVAL           0x0154
#define SGMII_LN_EDAC_INITVAL          0x0158
#define SGMII_LN_CTLE_SATVAL           0x015C
#define SGMII_LN_RXEQ_INITB0           0x0160
#define SGMII_LN_RXEQ_INITB1           0x0164
#define SGMII_LN_RXEQ_CLK_DIV1         0x0168
#define SGMII_LN_RXEQ_CLK_DIV2         0x016C
#define SGMII_LN_RCVRDONE_THRESH1      0x0170
#define SGMII_LN_RCVRDONE_THRESH2      0x0174
#define SGMII_LN_RXEQ_CTRL             0x0178
#define SGMII_LN_UCDR_FO_GAIN_MODE0    0x017C
#define SGMII_LN_UCDR_FO_GAIN_MODE1    0x0180
#define SGMII_LN_UCDR_FO_GAIN_MODE2    0x0184
#define SGMII_LN_UCDR_SO_GAIN_MODE0    0x0188
#define SGMII_LN_UCDR_SO_GAIN_MODE1    0x018C
#define SGMII_LN_UCDR_SO_GAIN_MODE2    0x0190
#define SGMII_LN_UCDR_SO_CONFIG        0x0194
#define SGMII_LN_UCDR_FO_TO_SO_DELAY   0x0198
#define SGMII_LN_RX_BAND               0x019C
#define SGMII_LN_AUX_ENABLE            0x01A0
#define SGMII_LN_AUX_CONTROL           0x01A4
#define SGMII_LN_AUX_DAC               0x01A8
#define SGMII_LN_AC_JTAG_CTRL          0x01AC
#define SGMII_LN_RX_RCVR_PATH0         0x01B0
#define SGMII_LN_RX_RCVR_PATH1         0x01B4
#define SGMII_LN_RX_RCVR_PATH1_MODE0   0x01B8
#define SGMII_LN_RX_RCVR_PATH1_MODE1   0x01BC
#define SGMII_LN_RX_RCVR_PATH1_MODE2   0x01C0
#define SGMII_LN_SAMPCAL_BYP_CODE_I0   0x01C4
#define SGMII_LN_SAMPCAL_BYP_CODE_I0B  0x01C8
#define SGMII_LN_SAMPCAL_BYP_CODE_I1   0x01CC
#define SGMII_LN_SAMPCAL_BYP_CODE_I1B  0x01D0
#define SGMII_LN_SAMPCAL_BYP_CODE_Q    0x01D4
#define SGMII_LN_SAMPCAL_BYP_CODE_QB   0x01D8
#define SGMII_LN_SAMPCAL_BYP_CODE_A    0x01DC
#define SGMII_LN_SAMPCAL_BYP_CODE_AB   0x01E0
#define SGMII_LN_SAMPCAL_BYP_CODE_E    0x01E4
#define SGMII_LN_SAMPCAL_BYP_CODE_EB   0x01E8
#define SGMII_LN_RX_EOM_START          0x01EC
#define SGMII_LN_RSM_CONFIG            0x01F0
#define SGMII_LN_RX_EOM_MEAS_TIME0     0x01F4
#define SGMII_LN_RX_EOM_MEAS_TIME1     0x01F8
#define SGMII_LN_RX_EOM_CTRL           0x01FC
#define SGMII_LN_RX_HIGHZ_HIGHRATE     0x0200
#define SGMII_LN_RX_SAMPCAL_IDAC_SIGN1 0x0204
#define SGMII_LN_RX_SAMPCAL_IDAC_SIGN2 0x0208
#define SGMII_LN_RX_SAMPCAL_CONFIG     0x020C
#define SGMII_LN_RX_SAMPCAL_TSETTLE    0x0210
#define SGMII_LN_RX_SAMPCAL_ENDSAMP1   0x0214
#define SGMII_LN_RX_SAMPCAL_ENDSAMP2   0x0218
#define SGMII_LN_RX_SAMPCAL_MIDPOINT1  0x021C
#define SGMII_LN_RX_SAMPCAL_MIDPOINT2  0x0220
#define SGMII_LN_SIGDET_ENABLES        0x0224
#define SGMII_LN_SIGDET_CNTRL          0x0228
#define SGMII_LN_SIGDET_DEGLITCH_CNTRL 0x022C
#define SGMII_LN_CDR_FREEZE_UP_DN      0x0230
#define SGMII_LN_RX_INTERFACE_MODE     0x0234
#define SGMII_LN_JITTER_GEN_MODE       0x0238
#define SGMII_LN_BUJ_AMP               0x023C
#define SGMII_LN_SJ_AMP1               0x0240
#define SGMII_LN_SJ_AMP2               0x0244
#define SGMII_LN_SJ_PER1               0x0248
#define SGMII_LN_SJ_PER2               0x024C
#define SGMII_LN_BUJ_STEP_FREQ1        0x0250
#define SGMII_LN_BUJ_STEP_FREQ2        0x0254
#define SGMII_LN_PPM_OFFSET1           0x0258
#define SGMII_LN_PPM_OFFSET2           0x025C
#define SGMII_LN_SIGN_PPM_PERIOD1      0x0260
#define SGMII_LN_SIGN_PPM_PERIOD2      0x0264
#define SGMII_LN_SSC_CTRL              0x0268
#define SGMII_LN_SSC_COUNT1            0x026C
#define SGMII_LN_SSC_COUNT2            0x0270
#define SGMII_LN_DLL_CTUNE_OVRWRT      0x0274
#define SGMII_LN_DLL0_FTUNE_INITVAL    0x0278
#define SGMII_LN_DLL1_FTUNE_INITVAL    0x027C
#define SGMII_LN_DLL0_FTUNE_GAIN       0x0280
#define SGMII_LN_DLL1_FTUNE_GAIN       0x0284
#define SGMII_LN_DLL_ENABLE_WAIT       0x0288
#define SGMII_LN_DLL_CTUNE_OFFSET      0x028C
#define SGMII_LN_DLL_CTUNE_CTRL        0x0290
#define SGMII_LN_DCC_INIT              0x0294
#define SGMII_LN_DCC_GAIN              0x0298
#define SGMII_LN_RSM_START             0x029C
#define SGMII_LN_RX_EN_SIGNAL          0x02A0
#define SGMII_LN_PSM_RX_EN_CAL         0x02A4
#define SGMII_LN_CLK_SHIFT             0x02A8
#define SGMII_LN_RX_MISC_CNTRL0        0x02AC
#define SGMII_LN_RX_MISC_CNTRL1        0x02B0
#define SGMII_LN_TS0_TIMER             0x02B4
#define SGMII_LN_DLL_HIGHDATARATE      0x02B8
#define SGMII_LN_DRVR_LOGIC_CLKDIV     0x02BC
#define SGMII_LN_TX_ADAPTOR_STATUS     0x02C0
#define SGMII_LN_CAL_STATUS            0x02C4
#define SGMII_LN_AC_JTAG_OUT_STATUS    0x02C8
#define SGMII_LN_EOM_STATUS            0x02CC
#define SGMII_LN_EOM_ERR_CNT0_STATUS   0x02D0
#define SGMII_LN_EOM_ERR_CNT1_STATUS   0x02D4

/* SGMII v2 PHY common registers */
#define SGMII_PHY_CMN_SERDES_START    0x0400
#define SGMII_PHY_CMN_RESERVED_4      0x0404
#define SGMII_PHY_CMN_CTRL            0x0408
#define SGMII_PHY_CMN_TEST_DEBUG_CTRL 0x040C
#define SGMII_PHY_CMN_RESET_CTRL      0x0410
#define SGMII_PHY_CMN_RESERVED_5      0x0414
#define SGMII_PHY_CMN_RESERVED_0      0x0418
#define SGMII_PHY_CMN_RESERVED_1      0x041C
#define SGMII_PHY_CMN_RESERVED_2      0x0420
#define SGMII_PHY_CMN_RESERVED_3      0x0424
#define SGMII_PHY_CMN_REVISION_ID0    0x0428
#define SGMII_PHY_CMN_REVISION_ID1    0x042C
#define SGMII_PHY_CMN_REVISION_ID2    0x0430
#define SGMII_PHY_CMN_REVISION_ID3    0x0434
#define SGMII_PHY_CMN_DEBUG_BUS_STAT0 0x0438
#define SGMII_PHY_CMN_DEBUG_BUS_STAT1 0x043C
#define SGMII_PHY_CMN_DEBUG_BUS_STAT2 0x0440
#define SGMII_PHY_CMN_DEBUG_BUS_STAT3 0x0444

/* SGMII v2 PHY registers per lane */
#define SGMII_PHY_LN_OFFSET          0x0400
#define SGMII_PHY_LN_LANE_STATUS     0x00DC
#define SGMII_PHY_LN_BIST_GEN0       0x008C
#define SGMII_PHY_LN_BIST_GEN1       0x0090
#define SGMII_PHY_LN_BIST_GEN2       0x0094
#define SGMII_PHY_LN_BIST_GEN3       0x0098
#define SGMII_PHY_LN_CDR_CTRL1       0x005C

#endif /* __EMAC_REGS_H__ */
