Time resolution is 1 ps
ff
$finish called at time : 0 fs : File "C:/Users/aayus/FPGA_projects/FullPipeline/FullPipeline.srcs/sim_1/new/TB_ALU.sv" Line 35
