Protel Design System Design Rule Check
PCB File : E:\workspace\hardware-design\module\mcu\stm32-unit\f103\f103.PcbDoc
Date     : 2024-06-05
Time     : 11:12:08

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad Boot-1(1195mil,1420mil) on Multi-Layer And Pad Boot-2(1195mil,1520mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetBoot_3 Between Pad R12-2(795.866mil,2105.858mil) on Top Layer And Pad Boot-3(1295mil,1420mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetBoot_4 Between Pad R11-1(1181.457mil,2105.858mil) on Top Layer And Pad Boot-4(1295mil,1520mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad Boot-5(1395mil,1420mil) on Multi-Layer And Pad Boot-6(1395mil,1520mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad Boot-5(1395mil,1420mil) on Multi-Layer And Pad P5-2(1635mil,1385mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad P2 SWD-2(860mil,1520mil) on Multi-Layer And Pad Boot-6(1395mil,1520mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad C8-2(1093.693mil,2307.086mil) on Top Layer And Pad C10-1(1181.804mil,2307.086mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C8-1(1033.063mil,2307.086mil) on Top Layer And Pad C10-2(1242.434mil,2307.086mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C10-2(1242.434mil,2307.086mil) on Top Layer And Pad C9-1(1330.544mil,2307.086mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW2-2(495mil,60mil) on Multi-Layer And Pad C1-1(675mil,413.937mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C1-1(675mil,413.937mil) on Top Layer And Pad U1-47(706.693mil,738.189mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad C11-1(884.323mil,2307.086mil) on Top Layer And Pad C9-2(1391.174mil,2307.086mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad U3-3(402.559mil,1363.11mil) on Top Layer And Pad C11-1(884.323mil,2307.086mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C11-2(944.953mil,2307.086mil) on Top Layer And Pad C8-1(1033.063mil,2307.086mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R4-2(944.606mil,2105.858mil) on Top Layer And Pad C11-2(944.953mil,2307.086mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSC-IN Between Pad C1-2(675mil,474.567mil) on Top Layer And Pad Y1-1(804.291mil,444.252mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C12-1(-157.205mil,2105.858mil) on Top Layer And Pad C14-1(-8.464mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC12_2 Between Pad C12-2(-96.575mil,2105.858mil) on Top Layer And Pad Y2-3(255.465mil,2302.693mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C14-1(-8.464mil,2105.858mil) on Top Layer And Pad C13-1(140.276mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad P4-2(110mil,1385mil) on Multi-Layer And Pad C13-1(140.276mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC13_2 Between Pad C13-2(200.906mil,2105.858mil) on Top Layer And Pad U4-8(1482.362mil,755mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC13_2 Between Pad Y2-1(168.851mil,2239.701mil) on Top Layer And Pad C13-2(200.906mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC14_2 Between Pad C14-2(52.166mil,2105.858mil) on Top Layer And Pad U4-4(1482.362mil,555mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C2-1(1085mil,474.567mil) on Top Layer And Pad P3 OLED-1(1120mil,100mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-8(895.669mil,667.323mil) on Top Layer And Pad C2-1(1085mil,474.567mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSC-OUT Between Pad Y1-2(965.709mil,444.252mil) on Top Layer And Pad C2-2(1085mil,413.937mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C3-1(420mil,904.37mil) on Top Layer And Pad C5-1(532.913mil,902.985mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C4-1(420mil,754.685mil) on Top Layer And Pad C6-1(532.913mil,754.245mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C6-1(532.913mil,754.245mil) on Top Layer And Pad C5-1(532.913mil,902.985mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C5-1(532.913mil,902.985mil) on Top Layer And Pad U3-1(583.661mil,1363.11mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C6-1(532.913mil,754.245mil) on Top Layer And Pad U1-47(706.693mil,738.189mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C9-1(1330.544mil,2307.086mil) on Top Layer And Pad C7-1(1479.284mil,2307.086mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NRST Between Pad R1-1(437.756mil,2105.858mil) on Top Layer And Pad C7-2(1539.914mil,2307.086mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NRST Between Pad D1-1(58.158mil,2320.41mil) on Top Layer And Pad R1-1(437.756mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_2 Between Pad D1-2(58.158mil,2182.614mil) on Top Layer And Pad Q2-3(527.599mil,2279.646mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad L1-A(353.874mil,2308.071mil) on Top Layer And Pad L2-A(443.953mil,2308.071mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetL1_K Between Pad L1-K(353.874mil,2247.441mil) on Top Layer And Pad R3-1(586.496mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetL2_K Between Pad L2-K(443.953mil,2247.441mil) on Top Layer And Pad R4-1(883.976mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA13 Between Pad U1-34(797.244mil,986.221mil) on Top Layer And Pad P2 SWD-1(960mil,1520mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad P2 SWD-2(860mil,1520mil) on Multi-Layer And Pad R4-2(944.606mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-1(583.661mil,1363.11mil) on Top Layer And Pad P2 SWD-2(860mil,1520mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA14 Between Pad U1-37(706.693mil,935.039mil) on Top Layer And Pad P2 SWD-3(760mil,1520mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad P3 OLED-1(1120mil,100mil) on Multi-Layer And Pad USB-6(1242.3mil,122.915mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PB5 Between Pad U1-41(706.693mil,856.299mil) on Top Layer And Pad P3 OLED-3(920mil,100mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PB4 Between Pad U1-40(706.693mil,875.984mil) on Top Layer And Pad P3 OLED-4(820mil,100mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PB3 Between Pad U1-39(706.693mil,895.669mil) on Top Layer And Pad P3 OLED-5(720mil,100mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA15 Between Pad P3 OLED-6(620mil,100mil) on Multi-Layer And Pad U1-38(706.693mil,915.354mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad P4-1(110mil,1485mil) on Multi-Layer And Pad U3-3(402.559mil,1363.11mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA0 Between Pad P4-10(110mil,585mil) on Multi-Layer And Pad U1-10(935.039mil,667.323mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA1 Between Pad P4-11(110mil,485mil) on Multi-Layer And Pad U1-11(954.725mil,667.323mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA2 Between Pad P4-12(110mil,385mil) on Multi-Layer And Pad U1-12(974.409mil,667.323mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA3 Between Pad P4-13(110mil,285mil) on Multi-Layer And Pad U1-13(1025.591mil,718.504mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad P4-14(110mil,185mil) on Multi-Layer And Pad SW2-2(239.095mil,60mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad P4-2(110mil,1385mil) on Multi-Layer And Pad U3-1(583.661mil,1363.11mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PB6 Between Pad P4-3(110mil,1285mil) on Multi-Layer And Pad U1-42(706.693mil,836.614mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PB7 Between Pad P4-4(110mil,1185mil) on Multi-Layer And Pad U1-43(706.693mil,816.929mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PB8 Between Pad P4-5(110mil,1085mil) on Multi-Layer And Pad U1-45(706.693mil,777.559mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PB9 Between Pad P4-6(110mil,985mil) on Multi-Layer And Pad U1-46(706.693mil,757.874mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PC13 Between Pad P4-7(110mil,885mil) on Multi-Layer And Pad U1-2(777.559mil,667.323mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PC14 Between Pad P4-8(110mil,785mil) on Multi-Layer And Pad U1-3(797.244mil,667.323mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PC15 Between Pad P4-9(110mil,685mil) on Multi-Layer And Pad U1-4(816.929mil,667.323mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PB11 Between Pad U1-22(1025.591mil,895.669mil) on Top Layer And Pad P5-10(1635mil,585mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PB10 Between Pad U1-21(1025.591mil,875.984mil) on Top Layer And Pad P5-11(1635mil,485mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PB1 Between Pad U1-19(1025.591mil,836.614mil) on Top Layer And Pad P5-12(1635mil,385mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PB0 Between Pad U1-18(1025.591mil,816.929mil) on Top Layer And Pad P5-13(1635mil,285mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA6 Between Pad U1-16(1025.591mil,777.559mil) on Top Layer And Pad P5-14(1635mil,185mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA7 Between Pad U1-17(1025.591mil,797.244mil) on Top Layer And Pad P5-15(1635mil,85mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA12 Between Pad U1-33(816.929mil,986.221mil) on Top Layer And Pad P5-3(1635mil,1285mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA11 Between Pad U1-32(836.614mil,986.221mil) on Top Layer And Pad P5-4(1635mil,1185mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA8 Between Pad U1-29(895.669mil,986.221mil) on Top Layer And Pad P5-5(1635mil,1085mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PB15 Between Pad U1-28(915.354mil,986.221mil) on Top Layer And Pad P5-6(1635mil,985mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PB14 Between Pad U1-27(935.039mil,986.221mil) on Top Layer And Pad P5-7(1635mil,885mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PB13 Between Pad U1-26(954.725mil,986.221mil) on Top Layer And Pad P5-8(1635mil,785mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PB12 Between Pad U1-25(974.409mil,986.221mil) on Top Layer And Pad P5-9(1635mil,685mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ1_1 Between Pad Q1-1(801.662mil,2242.244mil) on Top Layer And Pad R9-2(1390.827mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ1_3 Between Pad Q1-3(703.237mil,2279.646mil) on Top Layer And Pad R10-1(1032.716mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ2_1 Between Pad Q2-1(626.024mil,2242.244mil) on Top Layer And Pad R7-2(1539.567mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RTS Between Pad Q2-2(626.024mil,2317.047mil) on Top Layer And Pad R9-1(1330.197mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Boot0 Between Pad R10-2(1093.347mil,2105.858mil) on Top Layer And Pad R11-2(1242.087mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Boot0 Between Pad U1-44(706.693mil,797.244mil) on Top Layer And Pad R10-2(1093.347mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NRST Between Pad R1-1(437.756mil,2105.858mil) on Top Layer And Pad U1-7(875.984mil,667.323mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Boot1 Between Pad R12-1(735.236mil,2105.858mil) on Top Layer And Pad U1-20(1025.591mil,856.299mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA5 Between Pad SW2-1(239.095mil,260mil) on Multi-Layer And Pad R2-2(349.646mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA4 Between Pad R3-2(647.126mil,2105.858mil) on Top Layer And Pad U1-14(1025.591mil,738.189mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR7_1 Between Pad U4-13(1277.638mil,555mil) on Top Layer And Pad R7-1(1478.937mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RTS Between Pad U4-14(1277.638mil,505mil) on Top Layer And Pad R9-1(1330.197mil,2105.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NRST Between Pad SW1-1(360mil,-205mil) on Multi-Layer And Pad SW1-1(615.905mil,-205mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NRST Between Pad SW1-1(615.905mil,-205mil) on Multi-Layer And Pad U1-7(875.984mil,667.323mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW1-2(360mil,-405mil) on Multi-Layer And Pad SW1-2(615.905mil,-405mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW2-2(239.095mil,60mil) on Multi-Layer And Pad SW1-2(360mil,-405mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA5 Between Pad SW2-1(239.095mil,260mil) on Multi-Layer And Pad SW2-1(495mil,260mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA5 Between Pad SW2-1(495mil,260mil) on Multi-Layer And Pad U1-15(1025.591mil,757.874mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW2-2(239.095mil,60mil) on Multi-Layer And Pad SW2-2(495mil,60mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-35(777.559mil,986.221mil) on Top Layer And Pad U1-23(1025.591mil,915.354mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA9 Between Pad U1-30(875.984mil,986.221mil) on Top Layer And Pad U4-3(1482.362mil,505mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA10 Between Pad U1-31(856.299mil,986.221mil) on Top Layer And Pad U4-2(1482.362mil,455mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-47(706.693mil,738.189mil) on Top Layer And Pad U1-35(777.559mil,986.221mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-47(706.693mil,738.189mil) on Top Layer And Pad U1-8(895.669mil,667.323mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSC-IN Between Pad Y1-1(804.291mil,444.252mil) on Top Layer And Pad U1-5(836.614mil,667.323mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSC-OUT Between Pad U1-6(856.299mil,667.323mil) on Top Layer And Pad Y1-2(965.709mil,444.252mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad U3-3(402.559mil,1363.11mil) on Top Layer And Pad U4-16(1277.638mil,405mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad USB-6(1480.47mil,237.085mil) on Multi-Layer And Pad U4-1(1482.362mil,405mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad U4-16(1277.638mil,405mil) on Top Layer And Pad USB-1(1333.82mil,231.185mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net UD+ Between Pad USB-3(1385mil,231.185mil) on Top Layer And Pad U4-5(1482.362mil,605mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net UD- Between Pad USB-2(1359.41mil,231.185mil) on Top Layer And Pad U4-6(1482.362mil,655mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC12_2 Between Pad Y2-3(255.465mil,2302.693mil) on Top Layer And Pad U4-7(1482.362mil,705mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad USB-6(1289.53mil,237.085mil) on Multi-Layer And Pad USB-5(1436.18mil,231.185mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad USB-5(1436.18mil,231.185mil) on Top Layer And Pad USB-6(1480.47mil,237.085mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad USB-6(1242.3mil,122.915mil) on Multi-Layer And Pad USB-6(1289.53mil,237.085mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad USB-6(1480.47mil,237.085mil) on Multi-Layer And Pad USB-6(1527.7mil,122.915mil) on Multi-Layer 
Rule Violations :110

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-1(757.874mil,667.323mil) on Top Layer And Pad U1-2(777.559mil,667.323mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-10(935.039mil,667.323mil) on Top Layer And Pad U1-11(954.725mil,667.323mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-10(935.039mil,667.323mil) on Top Layer And Pad U1-9(915.354mil,667.323mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-11(954.725mil,667.323mil) on Top Layer And Pad U1-12(974.409mil,667.323mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-13(1025.591mil,718.504mil) on Top Layer And Pad U1-14(1025.591mil,738.189mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-14(1025.591mil,738.189mil) on Top Layer And Pad U1-15(1025.591mil,757.874mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-15(1025.591mil,757.874mil) on Top Layer And Pad U1-16(1025.591mil,777.559mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-16(1025.591mil,777.559mil) on Top Layer And Pad U1-17(1025.591mil,797.244mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-17(1025.591mil,797.244mil) on Top Layer And Pad U1-18(1025.591mil,816.929mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-18(1025.591mil,816.929mil) on Top Layer And Pad U1-19(1025.591mil,836.614mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-19(1025.591mil,836.614mil) on Top Layer And Pad U1-20(1025.591mil,856.299mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-2(777.559mil,667.323mil) on Top Layer And Pad U1-3(797.244mil,667.323mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-20(1025.591mil,856.299mil) on Top Layer And Pad U1-21(1025.591mil,875.984mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-21(1025.591mil,875.984mil) on Top Layer And Pad U1-22(1025.591mil,895.669mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-22(1025.591mil,895.669mil) on Top Layer And Pad U1-23(1025.591mil,915.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-23(1025.591mil,915.354mil) on Top Layer And Pad U1-24(1025.591mil,935.039mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-25(974.409mil,986.221mil) on Top Layer And Pad U1-26(954.725mil,986.221mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-26(954.725mil,986.221mil) on Top Layer And Pad U1-27(935.039mil,986.221mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-27(935.039mil,986.221mil) on Top Layer And Pad U1-28(915.354mil,986.221mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-28(915.354mil,986.221mil) on Top Layer And Pad U1-29(895.669mil,986.221mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-29(895.669mil,986.221mil) on Top Layer And Pad U1-30(875.984mil,986.221mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-3(797.244mil,667.323mil) on Top Layer And Pad U1-4(816.929mil,667.323mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-30(875.984mil,986.221mil) on Top Layer And Pad U1-31(856.299mil,986.221mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-31(856.299mil,986.221mil) on Top Layer And Pad U1-32(836.614mil,986.221mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-32(836.614mil,986.221mil) on Top Layer And Pad U1-33(816.929mil,986.221mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-33(816.929mil,986.221mil) on Top Layer And Pad U1-34(797.244mil,986.221mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-34(797.244mil,986.221mil) on Top Layer And Pad U1-35(777.559mil,986.221mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-35(777.559mil,986.221mil) on Top Layer And Pad U1-36(757.874mil,986.221mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-37(706.693mil,935.039mil) on Top Layer And Pad U1-38(706.693mil,915.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-38(706.693mil,915.354mil) on Top Layer And Pad U1-39(706.693mil,895.669mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-39(706.693mil,895.669mil) on Top Layer And Pad U1-40(706.693mil,875.984mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-4(816.929mil,667.323mil) on Top Layer And Pad U1-5(836.614mil,667.323mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-40(706.693mil,875.984mil) on Top Layer And Pad U1-41(706.693mil,856.299mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-41(706.693mil,856.299mil) on Top Layer And Pad U1-42(706.693mil,836.614mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-42(706.693mil,836.614mil) on Top Layer And Pad U1-43(706.693mil,816.929mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-43(706.693mil,816.929mil) on Top Layer And Pad U1-44(706.693mil,797.244mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-44(706.693mil,797.244mil) on Top Layer And Pad U1-45(706.693mil,777.559mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-45(706.693mil,777.559mil) on Top Layer And Pad U1-46(706.693mil,757.874mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-46(706.693mil,757.874mil) on Top Layer And Pad U1-47(706.693mil,738.189mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-47(706.693mil,738.189mil) on Top Layer And Pad U1-48(706.693mil,718.504mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-5(836.614mil,667.323mil) on Top Layer And Pad U1-6(856.299mil,667.323mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-6(856.299mil,667.323mil) on Top Layer And Pad U1-7(875.984mil,667.323mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-7(875.984mil,667.323mil) on Top Layer And Pad U1-8(895.669mil,667.323mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-8(895.669mil,667.323mil) on Top Layer And Pad U1-9(915.354mil,667.323mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad USB-1(1333.82mil,231.185mil) on Top Layer And Pad USB-2(1359.41mil,231.185mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.762mil < 10mil) Between Pad USB-1(1333.82mil,231.185mil) on Top Layer And Pad USB-6(1289.53mil,237.085mil) on Multi-Layer [Top Solder] Mask Sliver [8.762mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad USB-2(1359.41mil,231.185mil) on Top Layer And Pad USB-3(1385mil,231.185mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad USB-3(1385mil,231.185mil) on Top Layer And Pad USB-4(1410.59mil,231.185mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad USB-4(1410.59mil,231.185mil) on Top Layer And Pad USB-5(1436.18mil,231.185mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.762mil < 10mil) Between Pad USB-5(1436.18mil,231.185mil) on Top Layer And Pad USB-6(1480.47mil,237.085mil) on Multi-Layer [Top Solder] Mask Sliver [8.762mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Y2-1(168.851mil,2239.701mil) on Top Layer And Pad Y2-4(168.851mil,2302.693mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Y2-2(255.465mil,2239.701mil) on Top Layer And Pad Y2-3(255.465mil,2302.693mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
Rule Violations :52

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1018.693mil,2291.732mil) on Top Overlay And Pad C8-1(1033.063mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1018.693mil,2322.441mil) on Top Overlay And Pad C8-1(1033.063mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1069.646mil,399.567mil) on Top Overlay And Pad C2-2(1085mil,413.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1069.646mil,488.937mil) on Top Overlay And Pad C2-1(1085mil,474.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1100.354mil,399.567mil) on Top Overlay And Pad C2-2(1085mil,413.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1100.354mil,488.937mil) on Top Overlay And Pad C2-1(1085mil,474.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1108.063mil,2291.732mil) on Top Overlay And Pad C8-2(1093.693mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1108.063mil,2322.441mil) on Top Overlay And Pad C8-2(1093.693mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1167.434mil,2291.732mil) on Top Overlay And Pad C10-1(1181.804mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1167.434mil,2322.441mil) on Top Overlay And Pad C10-1(1181.804mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (125.906mil,2090.504mil) on Top Overlay And Pad C13-1(140.276mil,2105.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (125.906mil,2121.213mil) on Top Overlay And Pad C13-1(140.276mil,2105.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1256.804mil,2291.732mil) on Top Overlay And Pad C10-2(1242.434mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1256.804mil,2322.441mil) on Top Overlay And Pad C10-2(1242.434mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1316.174mil,2291.732mil) on Top Overlay And Pad C9-1(1330.544mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1316.174mil,2322.441mil) on Top Overlay And Pad C9-1(1330.544mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1405.544mil,2291.732mil) on Top Overlay And Pad C9-2(1391.174mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1405.544mil,2322.441mil) on Top Overlay And Pad C9-2(1391.174mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1464.914mil,2291.732mil) on Top Overlay And Pad C7-1(1479.284mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1464.914mil,2322.441mil) on Top Overlay And Pad C7-1(1479.284mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Arc (1494.173mil,373.307mil) on Top Overlay And Pad U4-1(1482.362mil,405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1554.284mil,2291.732mil) on Top Overlay And Pad C7-2(1539.914mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1554.284mil,2322.441mil) on Top Overlay And Pad C7-2(1539.914mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (-171.575mil,2090.504mil) on Top Overlay And Pad C12-1(-157.205mil,2105.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (-171.575mil,2121.213mil) on Top Overlay And Pad C12-1(-157.205mil,2105.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (215.276mil,2090.504mil) on Top Overlay And Pad C13-2(200.906mil,2105.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (215.276mil,2121.213mil) on Top Overlay And Pad C13-2(200.906mil,2105.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (-22.834mil,2090.504mil) on Top Overlay And Pad C14-1(-8.464mil,2105.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (-22.834mil,2121.213mil) on Top Overlay And Pad C14-1(-8.464mil,2105.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (404.646mil,740.315mil) on Top Overlay And Pad C4-1(420mil,754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (404.646mil,829.685mil) on Top Overlay And Pad C4-2(420mil,815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (404.646mil,890mil) on Top Overlay And Pad C3-1(420mil,904.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (404.646mil,979.37mil) on Top Overlay And Pad C3-2(420mil,965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (435.354mil,740.315mil) on Top Overlay And Pad C4-1(420mil,754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (435.354mil,829.685mil) on Top Overlay And Pad C4-2(420mil,815.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (435.354mil,890mil) on Top Overlay And Pad C3-1(420mil,904.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (435.354mil,979.37mil) on Top Overlay And Pad C3-2(420mil,965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (517.559mil,739.875mil) on Top Overlay And Pad C6-1(532.913mil,754.245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (517.559mil,829.245mil) on Top Overlay And Pad C6-2(532.913mil,814.875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (517.559mil,888.615mil) on Top Overlay And Pad C5-1(532.913mil,902.985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (517.559mil,977.985mil) on Top Overlay And Pad C5-2(532.913mil,963.615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (548.268mil,739.875mil) on Top Overlay And Pad C6-1(532.913mil,754.245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (548.268mil,829.245mil) on Top Overlay And Pad C6-2(532.913mil,814.875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (548.268mil,888.615mil) on Top Overlay And Pad C5-1(532.913mil,902.985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (548.268mil,977.985mil) on Top Overlay And Pad C5-2(532.913mil,963.615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (659.646mil,399.567mil) on Top Overlay And Pad C1-1(675mil,413.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (659.646mil,488.937mil) on Top Overlay And Pad C1-2(675mil,474.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (66.535mil,2121.213mil) on Top Overlay And Pad C14-2(52.166mil,2105.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (66.536mil,2090.504mil) on Top Overlay And Pad C14-2(52.166mil,2105.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (690.354mil,399.567mil) on Top Overlay And Pad C1-1(675mil,413.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (690.354mil,488.937mil) on Top Overlay And Pad C1-2(675mil,474.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (-82.205mil,2090.504mil) on Top Overlay And Pad C12-2(-96.575mil,2105.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (-82.205mil,2121.213mil) on Top Overlay And Pad C12-2(-96.575mil,2105.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (869.953mil,2291.732mil) on Top Overlay And Pad C11-1(884.323mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (869.953mil,2322.441mil) on Top Overlay And Pad C11-1(884.323mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (959.323mil,2291.732mil) on Top Overlay And Pad C11-2(944.953mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (959.323mil,2322.441mil) on Top Overlay And Pad C11-2(944.953mil,2307.086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-1(1181.804mil,2307.086mil) on Top Layer And Text "C10" (1200mil,2302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C10-1(1181.804mil,2307.086mil) on Top Layer And Track (1151.686mil,2291.732mil)(1151.686mil,2322.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C10-1(1181.804mil,2307.086mil) on Top Layer And Track (1167.434mil,2275.984mil)(1196.371mil,2275.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(1181.804mil,2307.086mil) on Top Layer And Track (1167.434mil,2338.189mil)(1196.371mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(1242.434mil,2307.086mil) on Top Layer And Text "C10" (1200mil,2302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C10-2(1242.434mil,2307.086mil) on Top Layer And Track (1227.867mil,2275.984mil)(1256.804mil,2275.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(1242.434mil,2307.086mil) on Top Layer And Track (1227.867mil,2338.189mil)(1256.804mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(1242.434mil,2307.086mil) on Top Layer And Track (1272.552mil,2291.732mil)(1272.552mil,2322.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.323mil < 10mil) Between Pad C1-1(675mil,413.937mil) on Top Layer And Text "C1" (668mil,439.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C1-1(675mil,413.937mil) on Top Layer And Track (643.898mil,399.567mil)(643.898mil,428.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1-1(675mil,413.937mil) on Top Layer And Track (659.646mil,383.819mil)(690.354mil,383.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(675mil,413.937mil) on Top Layer And Track (706.102mil,399.567mil)(706.102mil,428.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.37mil < 10mil) Between Pad C11-1(884.323mil,2307.086mil) on Top Layer And Text "C11" (904mil,2302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C11-1(884.323mil,2307.086mil) on Top Layer And Track (854.205mil,2291.732mil)(854.205mil,2322.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C11-1(884.323mil,2307.086mil) on Top Layer And Track (869.953mil,2275.984mil)(898.89mil,2275.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(884.323mil,2307.086mil) on Top Layer And Track (869.953mil,2338.189mil)(898.89mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(944.953mil,2307.086mil) on Top Layer And Text "C11" (904mil,2302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C11-2(944.953mil,2307.086mil) on Top Layer And Track (930.386mil,2275.984mil)(959.323mil,2275.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(944.953mil,2307.086mil) on Top Layer And Track (930.386mil,2338.189mil)(959.323mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(944.953mil,2307.086mil) on Top Layer And Track (975.071mil,2291.732mil)(975.071mil,2322.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.696mil < 10mil) Between Pad C1-2(675mil,474.567mil) on Top Layer And Text "C1" (668mil,439.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.696mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1-2(675mil,474.567mil) on Top Layer And Track (643.898mil,460mil)(643.898mil,488.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(675mil,474.567mil) on Top Layer And Track (659.646mil,504.685mil)(690.354mil,504.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(675mil,474.567mil) on Top Layer And Track (706.102mil,460mil)(706.102mil,488.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-1(-157.205mil,2105.858mil) on Top Layer And Text "C12" (-139mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C12-1(-157.205mil,2105.858mil) on Top Layer And Track (-171.575mil,2074.756mil)(-142.638mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(-157.205mil,2105.858mil) on Top Layer And Track (-171.575mil,2136.961mil)(-142.638mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C12-1(-157.205mil,2105.858mil) on Top Layer And Track (-187.323mil,2090.504mil)(-187.323mil,2121.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(-96.575mil,2105.858mil) on Top Layer And Text "C12" (-139mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C12-2(-96.575mil,2105.858mil) on Top Layer And Track (-111.141mil,2074.756mil)(-82.204mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(-96.575mil,2105.858mil) on Top Layer And Track (-111.142mil,2136.961mil)(-82.205mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(-96.575mil,2105.858mil) on Top Layer And Track (-66.457mil,2090.504mil)(-66.457mil,2121.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-1(140.276mil,2105.858mil) on Top Layer And Text "C13" (158mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C13-1(140.276mil,2105.858mil) on Top Layer And Track (110.158mil,2090.504mil)(110.158mil,2121.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C13-1(140.276mil,2105.858mil) on Top Layer And Track (125.906mil,2074.756mil)(154.843mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(140.276mil,2105.858mil) on Top Layer And Track (125.906mil,2136.961mil)(154.843mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-2(200.906mil,2105.858mil) on Top Layer And Text "C13" (158mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C13-2(200.906mil,2105.858mil) on Top Layer And Track (186.339mil,2074.756mil)(215.276mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(200.906mil,2105.858mil) on Top Layer And Track (186.339mil,2136.961mil)(215.276mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(200.906mil,2105.858mil) on Top Layer And Track (231.024mil,2090.504mil)(231.024mil,2121.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(-8.464mil,2105.858mil) on Top Layer And Text "C14" (9mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C14-1(-8.464mil,2105.858mil) on Top Layer And Track (-22.834mil,2074.756mil)(6.103mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(-8.464mil,2105.858mil) on Top Layer And Track (-22.834mil,2136.961mil)(6.103mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C14-1(-8.464mil,2105.858mil) on Top Layer And Track (-38.583mil,2090.504mil)(-38.583mil,2121.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-2(52.166mil,2105.858mil) on Top Layer And Text "C14" (9mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C14-2(52.166mil,2105.858mil) on Top Layer And Track (37.599mil,2074.756mil)(66.536mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(52.166mil,2105.858mil) on Top Layer And Track (37.599mil,2136.961mil)(66.536mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(52.166mil,2105.858mil) on Top Layer And Track (82.284mil,2090.504mil)(82.284mil,2121.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.011mil < 10mil) Between Pad C2-1(1085mil,474.567mil) on Top Layer And Text "C2" (1077mil,439.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-1(1085mil,474.567mil) on Top Layer And Track (1053.898mil,460mil)(1053.898mil,488.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(1085mil,474.567mil) on Top Layer And Track (1069.646mil,504.685mil)(1100.354mil,504.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(1085mil,474.567mil) on Top Layer And Track (1116.102mil,460mil)(1116.102mil,488.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad C2-2(1085mil,413.937mil) on Top Layer And Text "C2" (1077mil,439.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C2-2(1085mil,413.937mil) on Top Layer And Track (1053.898mil,399.567mil)(1053.898mil,428.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-2(1085mil,413.937mil) on Top Layer And Track (1069.646mil,383.819mil)(1100.354mil,383.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(1085mil,413.937mil) on Top Layer And Track (1116.102mil,399.567mil)(1116.102mil,428.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.323mil < 10mil) Between Pad C3-1(420mil,904.37mil) on Top Layer And Text "C3" (412mil,930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C3-1(420mil,904.37mil) on Top Layer And Track (388.898mil,890mil)(388.898mil,918.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3-1(420mil,904.37mil) on Top Layer And Track (404.646mil,874.252mil)(435.354mil,874.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(420mil,904.37mil) on Top Layer And Track (451.102mil,890mil)(451.102mil,918.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.696mil < 10mil) Between Pad C3-2(420mil,965mil) on Top Layer And Text "C3" (412mil,930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.696mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3-2(420mil,965mil) on Top Layer And Track (388.898mil,950.433mil)(388.898mil,979.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(420mil,965mil) on Top Layer And Track (404.646mil,995.118mil)(435.354mil,995.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(420mil,965mil) on Top Layer And Track (451.103mil,950.433mil)(451.103mil,979.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad C4-1(420mil,754.685mil) on Top Layer And Text "C4" (412mil,780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C4-1(420mil,754.685mil) on Top Layer And Track (388.898mil,740.315mil)(388.898mil,769.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4-1(420mil,754.685mil) on Top Layer And Track (404.646mil,724.567mil)(435.354mil,724.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(420mil,754.685mil) on Top Layer And Track (451.102mil,740.315mil)(451.102mil,769.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.011mil < 10mil) Between Pad C4-2(420mil,815.315mil) on Top Layer And Text "C4" (412mil,780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4-2(420mil,815.315mil) on Top Layer And Track (388.898mil,800.748mil)(388.898mil,829.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(420mil,815.315mil) on Top Layer And Track (404.646mil,845.433mil)(435.354mil,845.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(420mil,815.315mil) on Top Layer And Track (451.103mil,800.748mil)(451.103mil,829.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.708mil < 10mil) Between Pad C5-1(532.913mil,902.985mil) on Top Layer And Text "C5" (525mil,928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.708mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C5-1(532.913mil,902.985mil) on Top Layer And Track (501.811mil,888.615mil)(501.811mil,917.552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5-1(532.913mil,902.985mil) on Top Layer And Track (517.559mil,872.867mil)(548.268mil,872.867mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(532.913mil,902.985mil) on Top Layer And Track (564.016mil,888.615mil)(564.016mil,917.552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.311mil < 10mil) Between Pad C5-2(532.913mil,963.615mil) on Top Layer And Text "C5" (525mil,928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5-2(532.913mil,963.615mil) on Top Layer And Track (501.811mil,949.048mil)(501.811mil,977.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(532.913mil,963.615mil) on Top Layer And Track (517.559mil,993.733mil)(548.268mil,993.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(532.913mil,963.615mil) on Top Layer And Track (564.016mil,949.048mil)(564.016mil,977.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.448mil < 10mil) Between Pad C6-1(532.913mil,754.245mil) on Top Layer And Text "C6" (525mil,780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C6-1(532.913mil,754.245mil) on Top Layer And Track (501.811mil,739.875mil)(501.811mil,768.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C6-1(532.913mil,754.245mil) on Top Layer And Track (517.559mil,724.127mil)(548.268mil,724.127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(532.913mil,754.245mil) on Top Layer And Track (564.016mil,739.875mil)(564.016mil,768.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.571mil < 10mil) Between Pad C6-2(532.913mil,814.875mil) on Top Layer And Text "C6" (525mil,780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C6-2(532.913mil,814.875mil) on Top Layer And Track (501.811mil,800.308mil)(501.811mil,829.245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(532.913mil,814.875mil) on Top Layer And Track (517.559mil,844.993mil)(548.268mil,844.993mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(532.913mil,814.875mil) on Top Layer And Track (564.016mil,800.308mil)(564.016mil,829.245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.409mil < 10mil) Between Pad C7-1(1479.284mil,2307.086mil) on Top Layer And Text "C7" (1501mil,2302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C7-1(1479.284mil,2307.086mil) on Top Layer And Track (1449.166mil,2291.732mil)(1449.166mil,2322.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C7-1(1479.284mil,2307.086mil) on Top Layer And Track (1464.914mil,2275.984mil)(1493.851mil,2275.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(1479.284mil,2307.086mil) on Top Layer And Track (1464.914mil,2338.189mil)(1493.851mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.946mil < 10mil) Between Pad C7-2(1539.914mil,2307.086mil) on Top Layer And Text "C7" (1501mil,2302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.946mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C7-2(1539.914mil,2307.086mil) on Top Layer And Track (1525.347mil,2275.984mil)(1554.284mil,2275.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(1539.914mil,2307.086mil) on Top Layer And Track (1525.347mil,2338.189mil)(1554.284mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(1539.914mil,2307.086mil) on Top Layer And Track (1570.032mil,2291.732mil)(1570.032mil,2322.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.63mil < 10mil) Between Pad C8-1(1033.063mil,2307.086mil) on Top Layer And Text "C8" (1055mil,2302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C8-1(1033.063mil,2307.086mil) on Top Layer And Track (1002.945mil,2291.732mil)(1002.945mil,2322.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C8-1(1033.063mil,2307.086mil) on Top Layer And Track (1018.693mil,2275.984mil)(1047.63mil,2275.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(1033.063mil,2307.086mil) on Top Layer And Track (1018.693mil,2338.189mil)(1047.63mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.725mil < 10mil) Between Pad C8-2(1093.693mil,2307.086mil) on Top Layer And Text "C8" (1055mil,2302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C8-2(1093.693mil,2307.086mil) on Top Layer And Track (1079.127mil,2275.984mil)(1108.064mil,2275.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(1093.693mil,2307.086mil) on Top Layer And Track (1079.127mil,2338.189mil)(1108.063mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(1093.693mil,2307.086mil) on Top Layer And Track (1123.812mil,2291.732mil)(1123.812mil,2322.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.149mil < 10mil) Between Pad C9-1(1330.544mil,2307.086mil) on Top Layer And Text "C9" (1353mil,2302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.149mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C9-1(1330.544mil,2307.086mil) on Top Layer And Track (1300.426mil,2291.732mil)(1300.426mil,2322.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C9-1(1330.544mil,2307.086mil) on Top Layer And Track (1316.174mil,2275.984mil)(1345.111mil,2275.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(1330.544mil,2307.086mil) on Top Layer And Track (1316.174mil,2338.189mil)(1345.111mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.205mil < 10mil) Between Pad C9-2(1391.174mil,2307.086mil) on Top Layer And Text "C9" (1353mil,2302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C9-2(1391.174mil,2307.086mil) on Top Layer And Track (1376.607mil,2275.984mil)(1405.544mil,2275.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(1391.174mil,2307.086mil) on Top Layer And Track (1376.607mil,2338.189mil)(1405.544mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(1391.174mil,2307.086mil) on Top Layer And Track (1421.292mil,2291.732mil)(1421.292mil,2322.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad D1-1(58.158mil,2320.41mil) on Top Layer And Track (100.481mil,2180.646mil)(100.481mil,2322.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad D1-1(58.158mil,2320.41mil) on Top Layer And Track (15.835mil,2180.646mil)(15.835mil,2322.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad D1-2(58.158mil,2182.614mil) on Top Layer And Track (100.481mil,2180.646mil)(100.481mil,2322.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad D1-2(58.158mil,2182.614mil) on Top Layer And Track (15.835mil,2180.646mil)(15.835mil,2322.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad D1-2(58.158mil,2182.614mil) on Top Layer And Track (15.835mil,2213.126mil)(100.481mil,2213.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-A(353.874mil,2308.071mil) on Top Layer And Text "L1" (346mil,2285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad L1-A(353.874mil,2308.071mil) on Top Layer And Track (322.772mil,2293.504mil)(322.772mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad L1-A(353.874mil,2308.071mil) on Top Layer And Track (322.772mil,2338.189mil)(384.977mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad L1-A(353.874mil,2308.071mil) on Top Layer And Track (384.977mil,2293.504mil)(384.977mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad L1-K(353.874mil,2247.441mil) on Top Layer And Track (322.772mil,2226.575mil)(322.772mil,2262.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad L1-K(353.874mil,2247.441mil) on Top Layer And Track (322.772mil,2226.575mil)(330.37mil,2218.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad L1-K(353.874mil,2247.441mil) on Top Layer And Track (330.37mil,2218.701mil)(377.378mil,2218.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad L1-K(353.874mil,2247.441mil) on Top Layer And Track (377.378mil,2218.701mil)(384.977mil,2226.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad L1-K(353.874mil,2247.441mil) on Top Layer And Track (384.977mil,2226.575mil)(384.977mil,2262.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-A(443.953mil,2308.071mil) on Top Layer And Text "L2" (434mil,2285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad L2-A(443.953mil,2308.071mil) on Top Layer And Track (412.851mil,2293.504mil)(412.851mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad L2-A(443.953mil,2308.071mil) on Top Layer And Track (412.851mil,2338.189mil)(475.056mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad L2-A(443.953mil,2308.071mil) on Top Layer And Track (475.056mil,2293.504mil)(475.056mil,2338.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad L2-K(443.953mil,2247.441mil) on Top Layer And Track (412.851mil,2226.575mil)(412.851mil,2262.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad L2-K(443.953mil,2247.441mil) on Top Layer And Track (412.851mil,2226.575mil)(420.449mil,2218.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad L2-K(443.953mil,2247.441mil) on Top Layer And Track (420.449mil,2218.701mil)(467.457mil,2218.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad L2-K(443.953mil,2247.441mil) on Top Layer And Track (467.457mil,2218.701mil)(475.056mil,2226.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad L2-K(443.953mil,2247.441mil) on Top Layer And Track (475.056mil,2226.575mil)(475.056mil,2262.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.55mil < 10mil) Between Pad P2 SWD-2(860mil,1520mil) on Multi-Layer And Text "P2 SWD" (782mil,1515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.55mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.271mil < 10mil) Between Pad P2 SWD-3(760mil,1520mil) on Multi-Layer And Text "P2 SWD" (782mil,1515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.271mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P3 OLED-3(920mil,100mil) on Multi-Layer And Text "P3 OLED" (837mil,95mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.241mil < 10mil) Between Pad P3 OLED-4(820mil,100mil) on Multi-Layer And Text "P3 OLED" (837mil,95mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.241mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.528mil < 10mil) Between Pad P4-8(110mil,785mil) on Multi-Layer And Text "P4" (102mil,780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.528mil < 10mil) Between Pad P5-8(1635mil,785mil) on Multi-Layer And Text "P5" (1627mil,780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q1-1(801.662mil,2242.244mil) on Top Layer And Track (787.882mil,2267.835mil)(787.882mil,2291.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q1-2(801.662mil,2317.047mil) on Top Layer And Track (787.882mil,2267.835mil)(787.882mil,2291.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q2-1(626.024mil,2242.244mil) on Top Layer And Track (612.245mil,2267.835mil)(612.245mil,2291.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q2-2(626.024mil,2317.047mil) on Top Layer And Track (612.245mil,2267.835mil)(612.245mil,2291.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(1032.716mil,2105.858mil) on Top Layer And Text "R10" (1051mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(1032.716mil,2105.858mil) on Top Layer And Track (1002.598mil,2074.756mil)(1002.598mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R10-1(1032.716mil,2105.858mil) on Top Layer And Track (1002.598mil,2074.756mil)(1047.283mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(1032.716mil,2105.858mil) on Top Layer And Track (1002.598mil,2136.961mil)(1047.283mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(1093.347mil,2105.858mil) on Top Layer And Text "R10" (1051mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(1093.347mil,2105.858mil) on Top Layer And Track (1078.78mil,2074.756mil)(1123.465mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(1093.347mil,2105.858mil) on Top Layer And Track (1078.78mil,2136.961mil)(1123.465mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(1093.347mil,2105.858mil) on Top Layer And Track (1123.465mil,2074.756mil)(1123.465mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R1-1(437.756mil,2105.858mil) on Top Layer And Text "R1" (461mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(437.756mil,2105.858mil) on Top Layer And Track (407.638mil,2074.756mil)(407.638mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R1-1(437.756mil,2105.858mil) on Top Layer And Track (407.638mil,2074.756mil)(452.323mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(437.756mil,2105.858mil) on Top Layer And Track (407.638mil,2136.961mil)(452.323mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mil < 10mil) Between Pad R11-1(1181.457mil,2105.858mil) on Top Layer And Text "R11" (1201mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(1181.457mil,2105.858mil) on Top Layer And Track (1151.339mil,2074.756mil)(1151.339mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R11-1(1181.457mil,2105.858mil) on Top Layer And Track (1151.339mil,2074.756mil)(1196.024mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(1181.457mil,2105.858mil) on Top Layer And Track (1151.339mil,2136.961mil)(1196.024mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mil < 10mil) Between Pad R11-2(1242.087mil,2105.858mil) on Top Layer And Text "R11" (1201mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(1242.087mil,2105.858mil) on Top Layer And Track (1227.52mil,2074.756mil)(1272.205mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(1242.087mil,2105.858mil) on Top Layer And Track (1227.52mil,2136.961mil)(1272.205mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(1242.087mil,2105.858mil) on Top Layer And Track (1272.205mil,2074.756mil)(1272.205mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.75mil < 10mil) Between Pad R1-2(498.386mil,2105.858mil) on Top Layer And Text "R1" (461mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(498.386mil,2105.858mil) on Top Layer And Track (483.819mil,2074.756mil)(528.504mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(498.386mil,2105.858mil) on Top Layer And Track (483.819mil,2136.961mil)(528.504mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(498.386mil,2105.858mil) on Top Layer And Track (528.504mil,2074.756mil)(528.504mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(735.236mil,2105.858mil) on Top Layer And Text "R12" (753mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(735.236mil,2105.858mil) on Top Layer And Track (705.118mil,2074.756mil)(705.118mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R12-1(735.236mil,2105.858mil) on Top Layer And Track (705.118mil,2074.756mil)(749.803mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(735.236mil,2105.858mil) on Top Layer And Track (705.118mil,2136.961mil)(749.803mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(795.866mil,2105.858mil) on Top Layer And Text "R12" (753mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(795.866mil,2105.858mil) on Top Layer And Track (781.299mil,2074.756mil)(825.984mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(795.866mil,2105.858mil) on Top Layer And Track (781.299mil,2136.961mil)(825.984mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(795.866mil,2105.858mil) on Top Layer And Track (825.984mil,2074.756mil)(825.984mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.677mil < 10mil) Between Pad R2-1(289.016mil,2105.858mil) on Top Layer And Text "R2" (311mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(289.016mil,2105.858mil) on Top Layer And Track (258.898mil,2074.756mil)(258.898mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R2-1(289.016mil,2105.858mil) on Top Layer And Track (258.898mil,2074.756mil)(303.583mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(289.016mil,2105.858mil) on Top Layer And Track (258.898mil,2136.961mil)(303.583mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.678mil < 10mil) Between Pad R2-2(349.646mil,2105.858mil) on Top Layer And Text "R2" (311mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(349.646mil,2105.858mil) on Top Layer And Track (335.079mil,2074.756mil)(379.764mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(349.646mil,2105.858mil) on Top Layer And Track (335.079mil,2136.961mil)(379.764mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(349.646mil,2105.858mil) on Top Layer And Track (379.764mil,2074.756mil)(379.764mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.197mil < 10mil) Between Pad R3-1(586.496mil,2105.858mil) on Top Layer And Text "R3" (608mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(586.496mil,2105.858mil) on Top Layer And Track (556.378mil,2074.756mil)(556.378mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R3-1(586.496mil,2105.858mil) on Top Layer And Track (556.378mil,2074.756mil)(601.063mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(586.496mil,2105.858mil) on Top Layer And Track (556.378mil,2136.961mil)(601.063mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.158mil < 10mil) Between Pad R3-2(647.126mil,2105.858mil) on Top Layer And Text "R3" (608mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.158mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(647.126mil,2105.858mil) on Top Layer And Track (632.559mil,2074.756mil)(677.244mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(647.126mil,2105.858mil) on Top Layer And Track (632.559mil,2136.961mil)(677.244mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(647.126mil,2105.858mil) on Top Layer And Track (677.244mil,2074.756mil)(677.244mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.717mil < 10mil) Between Pad R4-1(883.976mil,2105.858mil) on Top Layer And Text "R4" (906mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(883.976mil,2105.858mil) on Top Layer And Track (853.858mil,2074.756mil)(853.858mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R4-1(883.976mil,2105.858mil) on Top Layer And Track (853.858mil,2074.756mil)(898.543mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(883.976mil,2105.858mil) on Top Layer And Track (853.858mil,2136.961mil)(898.543mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.638mil < 10mil) Between Pad R4-2(944.606mil,2105.858mil) on Top Layer And Text "R4" (906mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(944.606mil,2105.858mil) on Top Layer And Track (930.039mil,2074.756mil)(974.724mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(944.606mil,2105.858mil) on Top Layer And Track (930.039mil,2136.961mil)(974.724mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(944.606mil,2105.858mil) on Top Layer And Track (974.724mil,2074.756mil)(974.724mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.756mil < 10mil) Between Pad R7-1(1478.937mil,2105.858mil) on Top Layer And Text "R7" (1501mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(1478.937mil,2105.858mil) on Top Layer And Track (1448.819mil,2074.756mil)(1448.819mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R7-1(1478.937mil,2105.858mil) on Top Layer And Track (1448.819mil,2074.756mil)(1493.504mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(1478.937mil,2105.858mil) on Top Layer And Track (1448.819mil,2136.961mil)(1493.504mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.598mil < 10mil) Between Pad R7-2(1539.567mil,2105.858mil) on Top Layer And Text "R7" (1501mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(1539.567mil,2105.858mil) on Top Layer And Track (1525mil,2074.756mil)(1569.685mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(1539.567mil,2105.858mil) on Top Layer And Track (1525mil,2136.961mil)(1569.685mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(1539.567mil,2105.858mil) on Top Layer And Track (1569.685mil,2074.756mil)(1569.685mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.016mil < 10mil) Between Pad R8-1(1627.677mil,2105.858mil) on Top Layer And Text "R8" (1650mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.016mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-1(1627.677mil,2105.858mil) on Top Layer And Track (1597.559mil,2074.756mil)(1597.559mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R8-1(1627.677mil,2105.858mil) on Top Layer And Track (1597.559mil,2074.756mil)(1642.244mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-1(1627.677mil,2105.858mil) on Top Layer And Track (1597.559mil,2136.961mil)(1642.244mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.338mil < 10mil) Between Pad R8-2(1688.307mil,2105.858mil) on Top Layer And Text "R8" (1650mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(1688.307mil,2105.858mil) on Top Layer And Track (1673.74mil,2074.756mil)(1718.425mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(1688.307mil,2105.858mil) on Top Layer And Track (1673.74mil,2136.961mil)(1718.425mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(1688.307mil,2105.858mil) on Top Layer And Track (1718.425mil,2074.756mil)(1718.425mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.496mil < 10mil) Between Pad R9-1(1330.197mil,2105.858mil) on Top Layer And Text "R9" (1352mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(1330.197mil,2105.858mil) on Top Layer And Track (1300.079mil,2074.756mil)(1300.079mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R9-1(1330.197mil,2105.858mil) on Top Layer And Track (1300.079mil,2074.756mil)(1344.764mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(1330.197mil,2105.858mil) on Top Layer And Track (1300.079mil,2136.961mil)(1344.764mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.858mil < 10mil) Between Pad R9-2(1390.827mil,2105.858mil) on Top Layer And Text "R9" (1352mil,2101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(1390.827mil,2105.858mil) on Top Layer And Track (1376.26mil,2074.756mil)(1420.945mil,2074.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(1390.827mil,2105.858mil) on Top Layer And Track (1376.26mil,2136.961mil)(1420.945mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(1390.827mil,2105.858mil) on Top Layer And Track (1420.945mil,2074.756mil)(1420.945mil,2136.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad SW1-1(360mil,-205mil) on Multi-Layer And Track (359.968mil,-365mil)(359.968mil,-245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.968mil < 10mil) Between Pad SW1-1(360mil,-205mil) on Multi-Layer And Track (399.968mil,-205mil)(575mil,-205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad SW1-1(615.905mil,-205mil) on Multi-Layer And Track (399.968mil,-205mil)(575mil,-205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad SW1-1(615.905mil,-205mil) on Multi-Layer And Track (615mil,-365mil)(615mil,-245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad SW1-2(360mil,-405mil) on Multi-Layer And Track (359.968mil,-365mil)(359.968mil,-245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.968mil < 10mil) Between Pad SW1-2(360mil,-405mil) on Multi-Layer And Track (399.968mil,-405mil)(575mil,-405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad SW1-2(615.905mil,-405mil) on Multi-Layer And Track (399.968mil,-405mil)(575mil,-405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad SW1-2(615.905mil,-405mil) on Multi-Layer And Track (615mil,-365mil)(615mil,-245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad SW2-1(239.095mil,260mil) on Multi-Layer And Track (239.062mil,100mil)(239.062mil,220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.968mil < 10mil) Between Pad SW2-1(239.095mil,260mil) on Multi-Layer And Track (279.062mil,260mil)(454.094mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad SW2-1(495mil,260mil) on Multi-Layer And Track (279.062mil,260mil)(454.094mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad SW2-1(495mil,260mil) on Multi-Layer And Track (494.094mil,100mil)(494.094mil,220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad SW2-2(239.095mil,60mil) on Multi-Layer And Track (239.062mil,100mil)(239.062mil,220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.968mil < 10mil) Between Pad SW2-2(239.095mil,60mil) on Multi-Layer And Track (279.062mil,60mil)(454.094mil,60mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad SW2-2(495mil,60mil) on Multi-Layer And Track (279.062mil,60mil)(454.094mil,60mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad SW2-2(495mil,60mil) on Multi-Layer And Track (494.094mil,100mil)(494.094mil,220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U4-1(1482.362mil,405mil) on Top Layer And Track (1435.118mil,384.134mil)(1435.118mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U4-10(1277.638mil,705mil) on Top Layer And Track (1324.882mil,384.134mil)(1324.882mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U4-11(1277.638mil,655mil) on Top Layer And Track (1324.882mil,384.134mil)(1324.882mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U4-12(1277.638mil,605mil) on Top Layer And Track (1324.882mil,384.134mil)(1324.882mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U4-13(1277.638mil,555mil) on Top Layer And Track (1324.882mil,384.134mil)(1324.882mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U4-14(1277.638mil,505mil) on Top Layer And Track (1324.882mil,384.134mil)(1324.882mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U4-15(1277.638mil,455mil) on Top Layer And Track (1324.882mil,384.134mil)(1324.882mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U4-16(1277.638mil,405mil) on Top Layer And Track (1324.882mil,384.134mil)(1324.882mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U4-2(1482.362mil,455mil) on Top Layer And Track (1435.118mil,384.134mil)(1435.118mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U4-3(1482.362mil,505mil) on Top Layer And Track (1435.118mil,384.134mil)(1435.118mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U4-4(1482.362mil,555mil) on Top Layer And Track (1435.118mil,384.134mil)(1435.118mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U4-5(1482.362mil,605mil) on Top Layer And Track (1435.118mil,384.134mil)(1435.118mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U4-6(1482.362mil,655mil) on Top Layer And Track (1435.118mil,384.134mil)(1435.118mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U4-7(1482.362mil,705mil) on Top Layer And Track (1435.118mil,384.134mil)(1435.118mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U4-8(1482.362mil,755mil) on Top Layer And Track (1435.118mil,384.134mil)(1435.118mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U4-9(1277.638mil,755mil) on Top Layer And Track (1324.882mil,384.134mil)(1324.882mil,775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.054mil < 10mil) Between Pad USB-6(1242.3mil,122.915mil) on Multi-Layer And Track (1243.47mil,14.627mil)(1243.47mil,71.713mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.054mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.712mil < 10mil) Between Pad USB-6(1242.3mil,122.915mil) on Multi-Layer And Track (1243.47mil,171.367mil)(1243.47mil,239.036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.698mil < 10mil) Between Pad USB-6(1242.3mil,122.915mil) on Multi-Layer And Track (1243.47mil,71.713mil)(1243.47mil,74.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.698mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.739mil < 10mil) Between Pad USB-6(1289.53mil,237.085mil) on Multi-Layer And Track (1243.268mil,239.036mil)(1258.775mil,239.036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.739mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.467mil < 10mil) Between Pad USB-6(1480.47mil,237.085mil) on Multi-Layer And Track (1511.226mil,239.036mil)(1526.932mil,239.036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.467mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.254mil < 10mil) Between Pad USB-6(1527.7mil,122.915mil) on Multi-Layer And Track (1526.932mil,14.627mil)(1526.932mil,71.712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.254mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.462mil < 10mil) Between Pad USB-6(1527.7mil,122.915mil) on Multi-Layer And Track (1526.932mil,171.378mil)(1526.932mil,239.036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.462mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.732mil < 10mil) Between Pad USB-6(1527.7mil,122.915mil) on Multi-Layer And Track (1526.932mil,71.712mil)(1526.932mil,74.454mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.732mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad Y1-1(804.291mil,444.252mil) on Top Layer And Track (754.095mil,381.26mil)(754.095mil,416.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad Y1-1(804.291mil,444.252mil) on Top Layer And Track (754.095mil,471.811mil)(754.095mil,507.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad Y1-2(965.709mil,444.252mil) on Top Layer And Track (1015.905mil,381.26mil)(1015.905mil,416.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad Y1-2(965.709mil,444.252mil) on Top Layer And Track (1015.905mil,471.811mil)(1015.905mil,507.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.59mil < 10mil) Between Pad Y2-1(168.851mil,2239.701mil) on Top Layer And Text "Y2" (204mil,2252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.811mil < 10mil) Between Pad Y2-1(168.851mil,2239.701mil) on Top Layer And Track (129.481mil,2204.268mil)(129.481mil,2338.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.795mil < 10mil) Between Pad Y2-1(168.851mil,2239.701mil) on Top Layer And Track (129.481mil,2204.268mil)(294.835mil,2204.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Pad Y2-2(255.465mil,2239.701mil) on Top Layer And Text "Y2" (204mil,2252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.795mil < 10mil) Between Pad Y2-2(255.465mil,2239.701mil) on Top Layer And Track (129.481mil,2204.268mil)(294.835mil,2204.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.811mil < 10mil) Between Pad Y2-2(255.465mil,2239.701mil) on Top Layer And Track (294.835mil,2204.268mil)(294.835mil,2338.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.795mil < 10mil) Between Pad Y2-3(255.465mil,2302.693mil) on Top Layer And Track (129.481mil,2338.126mil)(294.835mil,2338.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.811mil < 10mil) Between Pad Y2-3(255.465mil,2302.693mil) on Top Layer And Track (294.835mil,2204.268mil)(294.835mil,2338.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.811mil < 10mil) Between Pad Y2-4(168.851mil,2302.693mil) on Top Layer And Track (129.481mil,2204.268mil)(129.481mil,2338.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.795mil < 10mil) Between Pad Y2-4(168.851mil,2302.693mil) on Top Layer And Track (129.481mil,2338.126mil)(294.835mil,2338.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.795mil]
Rule Violations :336

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (369.094mil,160mil) on Top Overlay And Text "SW2" (353.386mil,155mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (490mil,-305mil) on Top Overlay And Text "SW1" (476.386mil,-310mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01