static struct V_1 F_1 ( struct V_2 * V_3 )\r\n{\r\nT_1 V_4 = F_2 ( V_3 ) ;\r\nif ( F_3 ( V_3 ) ) {\r\nif ( V_4 . V_5 <= 0 )\r\nV_4 . V_5 = V_6 ;\r\n} else\r\nV_4 . V_5 = 0 ;\r\nreturn F_4 ( V_4 ) ;\r\n}\r\nstatic void F_5 ( struct V_7 * V_8 , unsigned int V_9 ,\r\nstruct V_10 * const V_11 )\r\n{\r\nT_2 V_12 , V_13 ;\r\nstruct V_14 * V_15 = & V_8 -> signal -> V_15 [ V_9 ] ;\r\nF_6 ( & V_8 -> V_16 -> V_17 ) ;\r\nV_12 = V_15 -> V_18 ;\r\nV_13 = V_15 -> V_19 ;\r\nif ( ! F_7 ( V_12 , V_20 ) ) {\r\nstruct V_21 V_22 ;\r\nT_2 V_23 ;\r\nF_8 ( V_8 , & V_22 ) ;\r\nif ( V_9 == V_24 )\r\nV_23 = F_9 ( V_22 . V_25 , V_22 . V_26 ) ;\r\nelse\r\nV_23 = V_22 . V_25 ;\r\nif ( F_10 ( V_12 , V_23 ) )\r\nV_12 = V_27 ;\r\nelse\r\nV_12 = F_11 ( V_12 , V_23 ) ;\r\n}\r\nF_12 ( & V_8 -> V_16 -> V_17 ) ;\r\nF_13 ( V_12 , & V_11 -> V_28 ) ;\r\nF_13 ( V_13 , & V_11 -> V_29 ) ;\r\n}\r\nint F_14 ( int V_30 , struct V_10 * V_11 )\r\n{\r\nstruct V_7 * V_8 = V_31 ;\r\nswitch ( V_30 ) {\r\ncase V_32 :\r\nF_6 ( & V_8 -> V_16 -> V_17 ) ;\r\nV_11 -> V_28 = F_1 ( & V_8 -> signal -> V_33 ) ;\r\nV_11 -> V_29 =\r\nF_4 ( V_8 -> signal -> V_34 ) ;\r\nF_12 ( & V_8 -> V_16 -> V_17 ) ;\r\nbreak;\r\ncase V_35 :\r\nF_5 ( V_8 , V_36 , V_11 ) ;\r\nbreak;\r\ncase V_37 :\r\nF_5 ( V_8 , V_24 , V_11 ) ;\r\nbreak;\r\ndefault:\r\nreturn ( - V_38 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nenum V_39 F_15 ( struct V_2 * V_3 )\r\n{\r\nstruct V_40 * V_41 =\r\nF_16 ( V_3 , struct V_40 , V_33 ) ;\r\nF_17 ( V_32 , V_41 -> V_42 , 0 ) ;\r\nF_18 ( V_43 , V_44 , V_41 -> V_42 ) ;\r\nreturn V_45 ;\r\n}\r\nstatic inline T_3 F_19 ( T_2 V_46 , T_4 V_47 )\r\n{\r\nstruct V_48 V_49 ;\r\nT_4 V_50 ;\r\nF_20 ( V_46 , & V_49 ) ;\r\nV_50 = F_21 ( & V_49 ) ;\r\nreturn ( V_50 <= V_47 ) ? 0 : V_50 - V_47 ;\r\n}\r\nstatic void F_22 ( struct V_7 * V_8 , unsigned int V_9 ,\r\nconst struct V_10 * const V_11 ,\r\nstruct V_10 * const V_51 )\r\n{\r\nT_2 V_12 , V_52 , V_13 , V_53 ;\r\nT_4 V_54 , V_55 ;\r\nT_3 error , V_56 ;\r\nstruct V_14 * V_15 = & V_8 -> signal -> V_15 [ V_9 ] ;\r\nV_52 = F_23 ( & V_11 -> V_28 ) ;\r\nV_55 = F_24 ( & V_11 -> V_28 ) ;\r\nV_53 = F_23 ( & V_11 -> V_29 ) ;\r\nV_54 = F_24 ( & V_11 -> V_29 ) ;\r\nerror = F_19 ( V_52 , V_55 ) ;\r\nV_56 = F_19 ( V_53 , V_54 ) ;\r\nF_6 ( & V_8 -> V_16 -> V_17 ) ;\r\nV_12 = V_15 -> V_18 ;\r\nV_13 = V_15 -> V_19 ;\r\nif ( ! F_7 ( V_12 , V_20 ) ||\r\n! F_7 ( V_52 , V_20 ) ) {\r\nif ( F_25 ( V_52 , V_20 ) )\r\nV_52 = F_9 ( V_52 , V_27 ) ;\r\nF_26 ( V_8 , V_9 , & V_52 , & V_12 ) ;\r\n}\r\nV_15 -> V_18 = V_52 ;\r\nV_15 -> V_19 = V_53 ;\r\nV_15 -> error = error ;\r\nV_15 -> V_56 = V_56 ;\r\nF_27 ( V_9 == V_36 ?\r\nV_35 : V_37 , V_11 , V_52 ) ;\r\nF_12 ( & V_8 -> V_16 -> V_17 ) ;\r\nif ( V_51 ) {\r\nF_13 ( V_12 , & V_51 -> V_28 ) ;\r\nF_13 ( V_13 , & V_51 -> V_29 ) ;\r\n}\r\n}\r\nint F_28 ( int V_30 , struct V_10 * V_11 , struct V_10 * V_51 )\r\n{\r\nstruct V_7 * V_8 = V_31 ;\r\nstruct V_2 * V_3 ;\r\nT_1 V_18 ;\r\nif ( ! F_29 ( & V_11 -> V_28 ) ||\r\n! F_29 ( & V_11 -> V_29 ) )\r\nreturn - V_38 ;\r\nswitch ( V_30 ) {\r\ncase V_32 :\r\nV_57:\r\nF_6 ( & V_8 -> V_16 -> V_17 ) ;\r\nV_3 = & V_8 -> signal -> V_33 ;\r\nif ( V_51 ) {\r\nV_51 -> V_28 = F_1 ( V_3 ) ;\r\nV_51 -> V_29\r\n= F_4 ( V_8 -> signal -> V_34 ) ;\r\n}\r\nif ( F_30 ( V_3 ) < 0 ) {\r\nF_12 ( & V_8 -> V_16 -> V_17 ) ;\r\ngoto V_57;\r\n}\r\nV_18 = F_31 ( V_11 -> V_28 ) ;\r\nif ( V_18 . V_5 != 0 ) {\r\nV_8 -> signal -> V_34 =\r\nF_31 ( V_11 -> V_29 ) ;\r\nF_32 ( V_3 , V_18 , V_58 ) ;\r\n} else\r\nV_8 -> signal -> V_34 . V_5 = 0 ;\r\nF_27 ( V_32 , V_11 , 0 ) ;\r\nF_12 ( & V_8 -> V_16 -> V_17 ) ;\r\nbreak;\r\ncase V_35 :\r\nF_22 ( V_8 , V_36 , V_11 , V_51 ) ;\r\nbreak;\r\ncase V_37 :\r\nF_22 ( V_8 , V_24 , V_11 , V_51 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_38 ;\r\n}\r\nreturn 0 ;\r\n}\r\nunsigned int F_33 ( unsigned int V_59 )\r\n{\r\nstruct V_10 V_60 , V_61 ;\r\n#if V_62 < 64\r\nif ( V_59 > V_63 )\r\nV_59 = V_63 ;\r\n#endif\r\nV_60 . V_28 . V_64 = V_59 ;\r\nV_60 . V_28 . V_65 = 0 ;\r\nV_60 . V_29 . V_64 = V_60 . V_29 . V_65 = 0 ;\r\nF_28 ( V_32 , & V_60 , & V_61 ) ;\r\nif ( ( ! V_61 . V_28 . V_64 && V_61 . V_28 . V_65 ) ||\r\nV_61 . V_28 . V_65 >= 500000 )\r\nV_61 . V_28 . V_64 ++ ;\r\nreturn V_61 . V_28 . V_64 ;\r\n}
