Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Sun Jun 29 07:28:33 2025
| Host             : SOUMYAJIT running 64-bit major release  (build 9200)
| Command          : report_power -file vga_wrapper_power_routed.rpt -pb vga_wrapper_power_summary_routed.pb -rpx vga_wrapper_power_routed.rpx
| Design           : vga_wrapper
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.334        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.261        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 83.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.003 |        6 |       --- |             --- |
| Slice Logic             |     0.002 |     1858 |       --- |             --- |
|   LUT as Logic          |     0.002 |     1060 |     32600 |            3.25 |
|   CARRY4                |    <0.001 |       36 |      8150 |            0.44 |
|   Register              |    <0.001 |      269 |     65200 |            0.41 |
|   F7/F8 Muxes           |    <0.001 |      225 |     32600 |            0.69 |
|   LUT as Shift Register |    <0.001 |       16 |      9600 |            0.17 |
|   Others                |     0.000 |       96 |       --- |             --- |
| Signals                 |     0.002 |     1897 |       --- |             --- |
| Block RAM               |     0.014 |       22 |        75 |           29.33 |
| MMCM                    |     0.106 |        1 |         5 |           20.00 |
| I/O                     |     0.134 |       14 |       210 |            6.67 |
| Static Power            |     0.074 |          |           |                 |
| Total                   |     0.334 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.020 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.072 |       0.059 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+---------------------------------+-----------------+
| Clock                | Domain                          | Constraint (ns) |
+----------------------+---------------------------------+-----------------+
| clk_out1_clk_wiz_0   | clk_wiz/inst/clk_out1_clk_wiz_0 |            40.0 |
| clk_out2_clk_wiz_0   | clk_wiz/inst/clk_out2_clk_wiz_0 |             8.0 |
| clk_wiz/inst/clk_in1 | clk_IBUF_BUFG                   |            10.0 |
| clkfbout_clk_wiz_0   | clk_wiz/inst/clkfbout_clk_wiz_0 |            10.0 |
+----------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| vga_wrapper       |     0.261 |
|   clk_wiz         |     0.106 |
|     inst          |     0.106 |
|   rgb1            |     0.017 |
|     bg_cord       |     0.002 |
|       U0          |     0.002 |
|     gameover_cord |     0.004 |
|       U0          |     0.004 |
|     nl            |     0.005 |
|     score_cord    |     0.002 |
|       U0          |     0.002 |
|   vga_to_hdmi     |     0.137 |
|     inst          |     0.137 |
+-------------------+-----------+


