
ILI93XX_EXAMPLE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000093cc  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004093cc  004093cc  000113cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000884  20000000  004093d4  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004a8  20000884  00409c58  00018884  2**2
                  ALLOC
  4 .stack        00003004  20000d2c  0040a100  00018884  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00018884  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000188ae  2**0
                  CONTENTS, READONLY
  7 .debug_info   00009cc0  00000000  00000000  00018909  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000017b9  00000000  00000000  000225c9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000606a  00000000  00000000  00023d82  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a88  00000000  00000000  00029dec  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000009a8  00000000  00000000  0002a874  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013e63  00000000  00000000  0002b21c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000aa43  00000000  00000000  0003f07f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00059679  00000000  00000000  00049ac2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003898  00000000  00000000  000a313c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003d30 	.word	0x20003d30
  400004:	00402131 	.word	0x00402131
  400008:	004021f9 	.word	0x004021f9
  40000c:	004021f9 	.word	0x004021f9
  400010:	004021f9 	.word	0x004021f9
  400014:	004021f9 	.word	0x004021f9
  400018:	004021f9 	.word	0x004021f9
	...
  40002c:	004021f9 	.word	0x004021f9
  400030:	004021f9 	.word	0x004021f9
  400034:	00000000 	.word	0x00000000
  400038:	004021f9 	.word	0x004021f9
  40003c:	004021f9 	.word	0x004021f9
  400040:	004021f9 	.word	0x004021f9
  400044:	004021f9 	.word	0x004021f9
  400048:	004021f9 	.word	0x004021f9
  40004c:	004021f9 	.word	0x004021f9
  400050:	004021f9 	.word	0x004021f9
  400054:	004021f9 	.word	0x004021f9
  400058:	004021f9 	.word	0x004021f9
  40005c:	004021f9 	.word	0x004021f9
  400060:	004021f9 	.word	0x004021f9
  400064:	004021f9 	.word	0x004021f9
  400068:	00000000 	.word	0x00000000
  40006c:	00401d41 	.word	0x00401d41
  400070:	00401d59 	.word	0x00401d59
  400074:	00401d71 	.word	0x00401d71
  400078:	004021f9 	.word	0x004021f9
  40007c:	004021f9 	.word	0x004021f9
	...
  400088:	004021f9 	.word	0x004021f9
  40008c:	004021f9 	.word	0x004021f9
  400090:	004021f9 	.word	0x004021f9
  400094:	004021f9 	.word	0x004021f9
  400098:	004021f9 	.word	0x004021f9
  40009c:	00402891 	.word	0x00402891
  4000a0:	004021f9 	.word	0x004021f9
  4000a4:	004021f9 	.word	0x004021f9
  4000a8:	004021f9 	.word	0x004021f9
  4000ac:	004021f9 	.word	0x004021f9
  4000b0:	004021f9 	.word	0x004021f9
  4000b4:	004028c1 	.word	0x004028c1
  4000b8:	004021f9 	.word	0x004021f9
  4000bc:	004021f9 	.word	0x004021f9
  4000c0:	004021f9 	.word	0x004021f9
  4000c4:	004021f9 	.word	0x004021f9
  4000c8:	004021f9 	.word	0x004021f9

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000884 	.word	0x20000884
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004093d4 	.word	0x004093d4

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	004093d4 	.word	0x004093d4
  40011c:	20000888 	.word	0x20000888
  400120:	004093d4 	.word	0x004093d4
  400124:	00000000 	.word	0x00000000

00400128 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400128:	b580      	push	{r7, lr}
  40012a:	b082      	sub	sp, #8
  40012c:	af00      	add	r7, sp, #0
  40012e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400130:	687b      	ldr	r3, [r7, #4]
  400132:	2b07      	cmp	r3, #7
  400134:	d830      	bhi.n	400198 <osc_enable+0x70>
  400136:	a201      	add	r2, pc, #4	; (adr r2, 40013c <osc_enable+0x14>)
  400138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40013c:	00400199 	.word	0x00400199
  400140:	0040015d 	.word	0x0040015d
  400144:	00400165 	.word	0x00400165
  400148:	0040016d 	.word	0x0040016d
  40014c:	00400175 	.word	0x00400175
  400150:	0040017d 	.word	0x0040017d
  400154:	00400185 	.word	0x00400185
  400158:	0040018f 	.word	0x0040018f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40015c:	2000      	movs	r0, #0
  40015e:	4b10      	ldr	r3, [pc, #64]	; (4001a0 <osc_enable+0x78>)
  400160:	4798      	blx	r3
		break;
  400162:	e019      	b.n	400198 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400164:	2001      	movs	r0, #1
  400166:	4b0e      	ldr	r3, [pc, #56]	; (4001a0 <osc_enable+0x78>)
  400168:	4798      	blx	r3
		break;
  40016a:	e015      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  40016c:	2000      	movs	r0, #0
  40016e:	4b0d      	ldr	r3, [pc, #52]	; (4001a4 <osc_enable+0x7c>)
  400170:	4798      	blx	r3
		break;
  400172:	e011      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400174:	2010      	movs	r0, #16
  400176:	4b0b      	ldr	r3, [pc, #44]	; (4001a4 <osc_enable+0x7c>)
  400178:	4798      	blx	r3
		break;
  40017a:	e00d      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40017c:	2020      	movs	r0, #32
  40017e:	4b09      	ldr	r3, [pc, #36]	; (4001a4 <osc_enable+0x7c>)
  400180:	4798      	blx	r3
		break;
  400182:	e009      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400184:	2000      	movs	r0, #0
  400186:	213e      	movs	r1, #62	; 0x3e
  400188:	4b07      	ldr	r3, [pc, #28]	; (4001a8 <osc_enable+0x80>)
  40018a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40018c:	e004      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40018e:	2001      	movs	r0, #1
  400190:	213e      	movs	r1, #62	; 0x3e
  400192:	4b05      	ldr	r3, [pc, #20]	; (4001a8 <osc_enable+0x80>)
  400194:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400196:	bf00      	nop
	}
}
  400198:	3708      	adds	r7, #8
  40019a:	46bd      	mov	sp, r7
  40019c:	bd80      	pop	{r7, pc}
  40019e:	bf00      	nop
  4001a0:	00401e0d 	.word	0x00401e0d
  4001a4:	00401e79 	.word	0x00401e79
  4001a8:	00401ee9 	.word	0x00401ee9

004001ac <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d826      	bhi.n	400208 <osc_is_ready+0x5c>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_is_ready+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	004001e1 	.word	0x004001e1
  4001c4:	004001e5 	.word	0x004001e5
  4001c8:	004001e5 	.word	0x004001e5
  4001cc:	004001f7 	.word	0x004001f7
  4001d0:	004001f7 	.word	0x004001f7
  4001d4:	004001f7 	.word	0x004001f7
  4001d8:	004001f7 	.word	0x004001f7
  4001dc:	004001f7 	.word	0x004001f7
	case OSC_SLCK_32K_RC:
		return 1;
  4001e0:	2301      	movs	r3, #1
  4001e2:	e012      	b.n	40020a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4001e4:	4b0b      	ldr	r3, [pc, #44]	; (400214 <osc_is_ready+0x68>)
  4001e6:	4798      	blx	r3
  4001e8:	4603      	mov	r3, r0
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	bf14      	ite	ne
  4001ee:	2301      	movne	r3, #1
  4001f0:	2300      	moveq	r3, #0
  4001f2:	b2db      	uxtb	r3, r3
  4001f4:	e009      	b.n	40020a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001f6:	4b08      	ldr	r3, [pc, #32]	; (400218 <osc_is_ready+0x6c>)
  4001f8:	4798      	blx	r3
  4001fa:	4603      	mov	r3, r0
  4001fc:	2b00      	cmp	r3, #0
  4001fe:	bf14      	ite	ne
  400200:	2301      	movne	r3, #1
  400202:	2300      	moveq	r3, #0
  400204:	b2db      	uxtb	r3, r3
  400206:	e000      	b.n	40020a <osc_is_ready+0x5e>
	}

	return 0;
  400208:	2300      	movs	r3, #0
}
  40020a:	4618      	mov	r0, r3
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	00401e45 	.word	0x00401e45
  400218:	00401f61 	.word	0x00401f61

0040021c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40021c:	b480      	push	{r7}
  40021e:	b083      	sub	sp, #12
  400220:	af00      	add	r7, sp, #0
  400222:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400224:	687b      	ldr	r3, [r7, #4]
  400226:	2b07      	cmp	r3, #7
  400228:	d825      	bhi.n	400276 <osc_get_rate+0x5a>
  40022a:	a201      	add	r2, pc, #4	; (adr r2, 400230 <osc_get_rate+0x14>)
  40022c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400230:	00400251 	.word	0x00400251
  400234:	00400257 	.word	0x00400257
  400238:	0040025d 	.word	0x0040025d
  40023c:	00400263 	.word	0x00400263
  400240:	00400267 	.word	0x00400267
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026f 	.word	0x0040026f
  40024c:	00400273 	.word	0x00400273
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400250:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400254:	e010      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40025a:	e00d      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40025c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400260:	e00a      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400262:	4b08      	ldr	r3, [pc, #32]	; (400284 <osc_get_rate+0x68>)
  400264:	e008      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400266:	4b08      	ldr	r3, [pc, #32]	; (400288 <osc_get_rate+0x6c>)
  400268:	e006      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_get_rate+0x70>)
  40026c:	e004      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40026e:	4b07      	ldr	r3, [pc, #28]	; (40028c <osc_get_rate+0x70>)
  400270:	e002      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400272:	4b06      	ldr	r3, [pc, #24]	; (40028c <osc_get_rate+0x70>)
  400274:	e000      	b.n	400278 <osc_get_rate+0x5c>
	}

	return 0;
  400276:	2300      	movs	r3, #0
}
  400278:	4618      	mov	r0, r3
  40027a:	370c      	adds	r7, #12
  40027c:	46bd      	mov	sp, r7
  40027e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400282:	4770      	bx	lr
  400284:	003d0900 	.word	0x003d0900
  400288:	007a1200 	.word	0x007a1200
  40028c:	00b71b00 	.word	0x00b71b00

00400290 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400290:	b580      	push	{r7, lr}
  400292:	b082      	sub	sp, #8
  400294:	af00      	add	r7, sp, #0
  400296:	4603      	mov	r3, r0
  400298:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40029a:	bf00      	nop
  40029c:	79fb      	ldrb	r3, [r7, #7]
  40029e:	4618      	mov	r0, r3
  4002a0:	4b05      	ldr	r3, [pc, #20]	; (4002b8 <osc_wait_ready+0x28>)
  4002a2:	4798      	blx	r3
  4002a4:	4603      	mov	r3, r0
  4002a6:	f083 0301 	eor.w	r3, r3, #1
  4002aa:	b2db      	uxtb	r3, r3
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	d1f5      	bne.n	40029c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4002b0:	3708      	adds	r7, #8
  4002b2:	46bd      	mov	sp, r7
  4002b4:	bd80      	pop	{r7, pc}
  4002b6:	bf00      	nop
  4002b8:	004001ad 	.word	0x004001ad

004002bc <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4002bc:	b580      	push	{r7, lr}
  4002be:	b086      	sub	sp, #24
  4002c0:	af00      	add	r7, sp, #0
  4002c2:	60f8      	str	r0, [r7, #12]
  4002c4:	607a      	str	r2, [r7, #4]
  4002c6:	603b      	str	r3, [r7, #0]
  4002c8:	460b      	mov	r3, r1
  4002ca:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4002cc:	7afb      	ldrb	r3, [r7, #11]
  4002ce:	4618      	mov	r0, r3
  4002d0:	4b0d      	ldr	r3, [pc, #52]	; (400308 <pll_config_init+0x4c>)
  4002d2:	4798      	blx	r3
  4002d4:	4602      	mov	r2, r0
  4002d6:	687b      	ldr	r3, [r7, #4]
  4002d8:	fbb2 f3f3 	udiv	r3, r2, r3
  4002dc:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4002de:	697b      	ldr	r3, [r7, #20]
  4002e0:	683a      	ldr	r2, [r7, #0]
  4002e2:	fb02 f303 	mul.w	r3, r2, r3
  4002e6:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4002e8:	683b      	ldr	r3, [r7, #0]
  4002ea:	3b01      	subs	r3, #1
  4002ec:	041a      	lsls	r2, r3, #16
  4002ee:	4b07      	ldr	r3, [pc, #28]	; (40030c <pll_config_init+0x50>)
  4002f0:	4013      	ands	r3, r2
  4002f2:	687a      	ldr	r2, [r7, #4]
  4002f4:	b2d2      	uxtb	r2, r2
  4002f6:	4313      	orrs	r3, r2
  4002f8:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4002fc:	68fb      	ldr	r3, [r7, #12]
  4002fe:	601a      	str	r2, [r3, #0]
}
  400300:	3718      	adds	r7, #24
  400302:	46bd      	mov	sp, r7
  400304:	bd80      	pop	{r7, pc}
  400306:	bf00      	nop
  400308:	0040021d 	.word	0x0040021d
  40030c:	07ff0000 	.word	0x07ff0000

00400310 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400310:	b580      	push	{r7, lr}
  400312:	b082      	sub	sp, #8
  400314:	af00      	add	r7, sp, #0
  400316:	6078      	str	r0, [r7, #4]
  400318:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40031a:	683b      	ldr	r3, [r7, #0]
  40031c:	2b00      	cmp	r3, #0
  40031e:	d108      	bne.n	400332 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400320:	4b08      	ldr	r3, [pc, #32]	; (400344 <pll_enable+0x34>)
  400322:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400324:	4a08      	ldr	r2, [pc, #32]	; (400348 <pll_enable+0x38>)
  400326:	687b      	ldr	r3, [r7, #4]
  400328:	681b      	ldr	r3, [r3, #0]
  40032a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40032e:	6293      	str	r3, [r2, #40]	; 0x28
  400330:	e005      	b.n	40033e <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  400332:	4b06      	ldr	r3, [pc, #24]	; (40034c <pll_enable+0x3c>)
  400334:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400336:	4a04      	ldr	r2, [pc, #16]	; (400348 <pll_enable+0x38>)
  400338:	687b      	ldr	r3, [r7, #4]
  40033a:	681b      	ldr	r3, [r3, #0]
  40033c:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  40033e:	3708      	adds	r7, #8
  400340:	46bd      	mov	sp, r7
  400342:	bd80      	pop	{r7, pc}
  400344:	00401f7d 	.word	0x00401f7d
  400348:	400e0400 	.word	0x400e0400
  40034c:	00401fb1 	.word	0x00401fb1

00400350 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400350:	b580      	push	{r7, lr}
  400352:	b082      	sub	sp, #8
  400354:	af00      	add	r7, sp, #0
  400356:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	2b00      	cmp	r3, #0
  40035c:	d103      	bne.n	400366 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  40035e:	4b05      	ldr	r3, [pc, #20]	; (400374 <pll_is_locked+0x24>)
  400360:	4798      	blx	r3
  400362:	4603      	mov	r3, r0
  400364:	e002      	b.n	40036c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  400366:	4b04      	ldr	r3, [pc, #16]	; (400378 <pll_is_locked+0x28>)
  400368:	4798      	blx	r3
  40036a:	4603      	mov	r3, r0
	}
}
  40036c:	4618      	mov	r0, r3
  40036e:	3708      	adds	r7, #8
  400370:	46bd      	mov	sp, r7
  400372:	bd80      	pop	{r7, pc}
  400374:	00401f95 	.word	0x00401f95
  400378:	00401fc9 	.word	0x00401fc9

0040037c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40037c:	b580      	push	{r7, lr}
  40037e:	b082      	sub	sp, #8
  400380:	af00      	add	r7, sp, #0
  400382:	4603      	mov	r3, r0
  400384:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400386:	79fb      	ldrb	r3, [r7, #7]
  400388:	3b03      	subs	r3, #3
  40038a:	2b04      	cmp	r3, #4
  40038c:	d808      	bhi.n	4003a0 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40038e:	79fb      	ldrb	r3, [r7, #7]
  400390:	4618      	mov	r0, r3
  400392:	4b05      	ldr	r3, [pc, #20]	; (4003a8 <pll_enable_source+0x2c>)
  400394:	4798      	blx	r3
		osc_wait_ready(e_src);
  400396:	79fb      	ldrb	r3, [r7, #7]
  400398:	4618      	mov	r0, r3
  40039a:	4b04      	ldr	r3, [pc, #16]	; (4003ac <pll_enable_source+0x30>)
  40039c:	4798      	blx	r3
		break;
  40039e:	e000      	b.n	4003a2 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4003a0:	bf00      	nop
	}
}
  4003a2:	3708      	adds	r7, #8
  4003a4:	46bd      	mov	sp, r7
  4003a6:	bd80      	pop	{r7, pc}
  4003a8:	00400129 	.word	0x00400129
  4003ac:	00400291 	.word	0x00400291

004003b0 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003b8:	bf00      	nop
  4003ba:	6878      	ldr	r0, [r7, #4]
  4003bc:	4b04      	ldr	r3, [pc, #16]	; (4003d0 <pll_wait_for_lock+0x20>)
  4003be:	4798      	blx	r3
  4003c0:	4603      	mov	r3, r0
  4003c2:	2b00      	cmp	r3, #0
  4003c4:	d0f9      	beq.n	4003ba <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4003c6:	2300      	movs	r3, #0
}
  4003c8:	4618      	mov	r0, r3
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00400351 	.word	0x00400351

004003d4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4003d4:	b580      	push	{r7, lr}
  4003d6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4003d8:	2006      	movs	r0, #6
  4003da:	4b04      	ldr	r3, [pc, #16]	; (4003ec <sysclk_get_main_hz+0x18>)
  4003dc:	4798      	blx	r3
  4003de:	4602      	mov	r2, r0
  4003e0:	4613      	mov	r3, r2
  4003e2:	009b      	lsls	r3, r3, #2
  4003e4:	4413      	add	r3, r2
  4003e6:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4003e8:	4618      	mov	r0, r3
  4003ea:	bd80      	pop	{r7, pc}
  4003ec:	0040021d 	.word	0x0040021d

004003f0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4003f4:	4b02      	ldr	r3, [pc, #8]	; (400400 <sysclk_get_cpu_hz+0x10>)
  4003f6:	4798      	blx	r3
  4003f8:	4603      	mov	r3, r0
  4003fa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	bd80      	pop	{r7, pc}
  400400:	004003d5 	.word	0x004003d5

00400404 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400404:	b590      	push	{r4, r7, lr}
  400406:	b083      	sub	sp, #12
  400408:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40040a:	4811      	ldr	r0, [pc, #68]	; (400450 <sysclk_init+0x4c>)
  40040c:	4b11      	ldr	r3, [pc, #68]	; (400454 <sysclk_init+0x50>)
  40040e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400410:	2006      	movs	r0, #6
  400412:	4b11      	ldr	r3, [pc, #68]	; (400458 <sysclk_init+0x54>)
  400414:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400416:	1d3b      	adds	r3, r7, #4
  400418:	4618      	mov	r0, r3
  40041a:	2106      	movs	r1, #6
  40041c:	2201      	movs	r2, #1
  40041e:	2314      	movs	r3, #20
  400420:	4c0e      	ldr	r4, [pc, #56]	; (40045c <sysclk_init+0x58>)
  400422:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400424:	1d3b      	adds	r3, r7, #4
  400426:	4618      	mov	r0, r3
  400428:	2100      	movs	r1, #0
  40042a:	4b0d      	ldr	r3, [pc, #52]	; (400460 <sysclk_init+0x5c>)
  40042c:	4798      	blx	r3
		pll_wait_for_lock(0);
  40042e:	2000      	movs	r0, #0
  400430:	4b0c      	ldr	r3, [pc, #48]	; (400464 <sysclk_init+0x60>)
  400432:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400434:	2010      	movs	r0, #16
  400436:	4b0c      	ldr	r3, [pc, #48]	; (400468 <sysclk_init+0x64>)
  400438:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40043a:	4b0c      	ldr	r3, [pc, #48]	; (40046c <sysclk_init+0x68>)
  40043c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40043e:	4b0c      	ldr	r3, [pc, #48]	; (400470 <sysclk_init+0x6c>)
  400440:	4798      	blx	r3
  400442:	4603      	mov	r3, r0
  400444:	4618      	mov	r0, r3
  400446:	4b03      	ldr	r3, [pc, #12]	; (400454 <sysclk_init+0x50>)
  400448:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40044a:	370c      	adds	r7, #12
  40044c:	46bd      	mov	sp, r7
  40044e:	bd90      	pop	{r4, r7, pc}
  400450:	07270e00 	.word	0x07270e00
  400454:	0040239d 	.word	0x0040239d
  400458:	0040037d 	.word	0x0040037d
  40045c:	004002bd 	.word	0x004002bd
  400460:	00400311 	.word	0x00400311
  400464:	004003b1 	.word	0x004003b1
  400468:	00401d89 	.word	0x00401d89
  40046c:	00402201 	.word	0x00402201
  400470:	004003f1 	.word	0x004003f1

00400474 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400474:	b580      	push	{r7, lr}
  400476:	b082      	sub	sp, #8
  400478:	af00      	add	r7, sp, #0
  40047a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40047c:	6878      	ldr	r0, [r7, #4]
  40047e:	4b02      	ldr	r3, [pc, #8]	; (400488 <sysclk_enable_peripheral_clock+0x14>)
  400480:	4798      	blx	r3
}
  400482:	3708      	adds	r7, #8
  400484:	46bd      	mov	sp, r7
  400486:	bd80      	pop	{r7, pc}
  400488:	00401fe5 	.word	0x00401fe5

0040048c <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  40048c:	b580      	push	{r7, lr}
  40048e:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400490:	200b      	movs	r0, #11
  400492:	4b04      	ldr	r3, [pc, #16]	; (4004a4 <ioport_init+0x18>)
  400494:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  400496:	200c      	movs	r0, #12
  400498:	4b02      	ldr	r3, [pc, #8]	; (4004a4 <ioport_init+0x18>)
  40049a:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  40049c:	200d      	movs	r0, #13
  40049e:	4b01      	ldr	r3, [pc, #4]	; (4004a4 <ioport_init+0x18>)
  4004a0:	4798      	blx	r3
	arch_ioport_init();
}
  4004a2:	bd80      	pop	{r7, pc}
  4004a4:	00400475 	.word	0x00400475

004004a8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  4004a8:	b580      	push	{r7, lr}
  4004aa:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4004ac:	4b2a      	ldr	r3, [pc, #168]	; (400558 <board_init+0xb0>)
  4004ae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4004b2:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  4004b4:	4b29      	ldr	r3, [pc, #164]	; (40055c <board_init+0xb4>)
  4004b6:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4004b8:	2013      	movs	r0, #19
  4004ba:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4004be:	4b28      	ldr	r3, [pc, #160]	; (400560 <board_init+0xb8>)
  4004c0:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4004c2:	2014      	movs	r0, #20
  4004c4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4004c8:	4b25      	ldr	r3, [pc, #148]	; (400560 <board_init+0xb8>)
  4004ca:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4004cc:	2023      	movs	r0, #35	; 0x23
  4004ce:	4925      	ldr	r1, [pc, #148]	; (400564 <board_init+0xbc>)
  4004d0:	4b23      	ldr	r3, [pc, #140]	; (400560 <board_init+0xb8>)
  4004d2:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4004d4:	204c      	movs	r0, #76	; 0x4c
  4004d6:	4924      	ldr	r1, [pc, #144]	; (400568 <board_init+0xc0>)
  4004d8:	4b21      	ldr	r3, [pc, #132]	; (400560 <board_init+0xb8>)
  4004da:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4004dc:	4823      	ldr	r0, [pc, #140]	; (40056c <board_init+0xc4>)
  4004de:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4004e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4004e6:	4b22      	ldr	r3, [pc, #136]	; (400570 <board_init+0xc8>)
  4004e8:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  4004ea:	2040      	movs	r0, #64	; 0x40
  4004ec:	4921      	ldr	r1, [pc, #132]	; (400574 <board_init+0xcc>)
  4004ee:	4b1c      	ldr	r3, [pc, #112]	; (400560 <board_init+0xb8>)
  4004f0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  4004f2:	2041      	movs	r0, #65	; 0x41
  4004f4:	491f      	ldr	r1, [pc, #124]	; (400574 <board_init+0xcc>)
  4004f6:	4b1a      	ldr	r3, [pc, #104]	; (400560 <board_init+0xb8>)
  4004f8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  4004fa:	2042      	movs	r0, #66	; 0x42
  4004fc:	491d      	ldr	r1, [pc, #116]	; (400574 <board_init+0xcc>)
  4004fe:	4b18      	ldr	r3, [pc, #96]	; (400560 <board_init+0xb8>)
  400500:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400502:	2043      	movs	r0, #67	; 0x43
  400504:	491b      	ldr	r1, [pc, #108]	; (400574 <board_init+0xcc>)
  400506:	4b16      	ldr	r3, [pc, #88]	; (400560 <board_init+0xb8>)
  400508:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  40050a:	2044      	movs	r0, #68	; 0x44
  40050c:	4919      	ldr	r1, [pc, #100]	; (400574 <board_init+0xcc>)
  40050e:	4b14      	ldr	r3, [pc, #80]	; (400560 <board_init+0xb8>)
  400510:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400512:	2045      	movs	r0, #69	; 0x45
  400514:	4917      	ldr	r1, [pc, #92]	; (400574 <board_init+0xcc>)
  400516:	4b12      	ldr	r3, [pc, #72]	; (400560 <board_init+0xb8>)
  400518:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  40051a:	2046      	movs	r0, #70	; 0x46
  40051c:	4915      	ldr	r1, [pc, #84]	; (400574 <board_init+0xcc>)
  40051e:	4b10      	ldr	r3, [pc, #64]	; (400560 <board_init+0xb8>)
  400520:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400522:	2047      	movs	r0, #71	; 0x47
  400524:	4913      	ldr	r1, [pc, #76]	; (400574 <board_init+0xcc>)
  400526:	4b0e      	ldr	r3, [pc, #56]	; (400560 <board_init+0xb8>)
  400528:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  40052a:	204b      	movs	r0, #75	; 0x4b
  40052c:	4911      	ldr	r1, [pc, #68]	; (400574 <board_init+0xcc>)
  40052e:	4b0c      	ldr	r3, [pc, #48]	; (400560 <board_init+0xb8>)
  400530:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400532:	2048      	movs	r0, #72	; 0x48
  400534:	490f      	ldr	r1, [pc, #60]	; (400574 <board_init+0xcc>)
  400536:	4b0a      	ldr	r3, [pc, #40]	; (400560 <board_init+0xb8>)
  400538:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  40053a:	204f      	movs	r0, #79	; 0x4f
  40053c:	490d      	ldr	r1, [pc, #52]	; (400574 <board_init+0xcc>)
  40053e:	4b08      	ldr	r3, [pc, #32]	; (400560 <board_init+0xb8>)
  400540:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400542:	2053      	movs	r0, #83	; 0x53
  400544:	490b      	ldr	r1, [pc, #44]	; (400574 <board_init+0xcc>)
  400546:	4b06      	ldr	r3, [pc, #24]	; (400560 <board_init+0xb8>)
  400548:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  40054a:	204d      	movs	r0, #77	; 0x4d
  40054c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400550:	4b03      	ldr	r3, [pc, #12]	; (400560 <board_init+0xb8>)
  400552:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
# if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
# endif
#endif
}
  400554:	bd80      	pop	{r7, pc}
  400556:	bf00      	nop
  400558:	400e1450 	.word	0x400e1450
  40055c:	0040048d 	.word	0x0040048d
  400560:	00401969 	.word	0x00401969
  400564:	28000079 	.word	0x28000079
  400568:	28000059 	.word	0x28000059
  40056c:	400e0e00 	.word	0x400e0e00
  400570:	00401b21 	.word	0x00401b21
  400574:	08000001 	.word	0x08000001

00400578 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400578:	b480      	push	{r7}
  40057a:	b08b      	sub	sp, #44	; 0x2c
  40057c:	af00      	add	r7, sp, #0
  40057e:	6078      	str	r0, [r7, #4]
  400580:	460b      	mov	r3, r1
  400582:	70fb      	strb	r3, [r7, #3]
  400584:	687b      	ldr	r3, [r7, #4]
  400586:	627b      	str	r3, [r7, #36]	; 0x24
  400588:	78fb      	ldrb	r3, [r7, #3]
  40058a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40058e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400590:	61fb      	str	r3, [r7, #28]
  400592:	69fb      	ldr	r3, [r7, #28]
  400594:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400596:	69bb      	ldr	r3, [r7, #24]
  400598:	095b      	lsrs	r3, r3, #5
  40059a:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40059c:	697b      	ldr	r3, [r7, #20]
  40059e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4005a2:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4005a6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4005a8:	613b      	str	r3, [r7, #16]

	if (level) {
  4005aa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  4005ae:	2b00      	cmp	r3, #0
  4005b0:	d009      	beq.n	4005c6 <ioport_set_pin_level+0x4e>
  4005b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4005b4:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4005b6:	68fb      	ldr	r3, [r7, #12]
  4005b8:	f003 031f 	and.w	r3, r3, #31
  4005bc:	2201      	movs	r2, #1
  4005be:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4005c0:	693b      	ldr	r3, [r7, #16]
  4005c2:	631a      	str	r2, [r3, #48]	; 0x30
  4005c4:	e008      	b.n	4005d8 <ioport_set_pin_level+0x60>
  4005c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4005c8:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4005ca:	68bb      	ldr	r3, [r7, #8]
  4005cc:	f003 031f 	and.w	r3, r3, #31
  4005d0:	2201      	movs	r2, #1
  4005d2:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4005d4:	693b      	ldr	r3, [r7, #16]
  4005d6:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  4005d8:	372c      	adds	r7, #44	; 0x2c
  4005da:	46bd      	mov	sp, r7
  4005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005e0:	4770      	bx	lr
  4005e2:	bf00      	nop

004005e4 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4005e4:	b580      	push	{r7, lr}
  4005e6:	b084      	sub	sp, #16
  4005e8:	af00      	add	r7, sp, #0
  4005ea:	6078      	str	r0, [r7, #4]
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  4005ec:	687b      	ldr	r3, [r7, #4]
  4005ee:	f1c3 0311 	rsb	r3, r3, #17
  4005f2:	607b      	str	r3, [r7, #4]
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  4005f4:	687b      	ldr	r3, [r7, #4]
  4005f6:	2b10      	cmp	r3, #16
  4005f8:	bf28      	it	cs
  4005fa:	2310      	movcs	r3, #16
  4005fc:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  4005fe:	687b      	ldr	r3, [r7, #4]
  400600:	2b00      	cmp	r3, #0
  400602:	d001      	beq.n	400608 <aat31xx_set_backlight+0x24>
  400604:	687b      	ldr	r3, [r7, #4]
  400606:	e000      	b.n	40060a <aat31xx_set_backlight+0x26>
  400608:	2301      	movs	r3, #1
  40060a:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40060c:	2300      	movs	r3, #0
  40060e:	60fb      	str	r3, [r7, #12]
  400610:	e01a      	b.n	400648 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  400612:	204d      	movs	r0, #77	; 0x4d
  400614:	2100      	movs	r1, #0
  400616:	4b14      	ldr	r3, [pc, #80]	; (400668 <aat31xx_set_backlight+0x84>)
  400618:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  40061a:	2318      	movs	r3, #24
  40061c:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  40061e:	bf00      	nop
  400620:	68bb      	ldr	r3, [r7, #8]
  400622:	1e5a      	subs	r2, r3, #1
  400624:	60ba      	str	r2, [r7, #8]
  400626:	2b00      	cmp	r3, #0
  400628:	d1fa      	bne.n	400620 <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  40062a:	204d      	movs	r0, #77	; 0x4d
  40062c:	2101      	movs	r1, #1
  40062e:	4b0e      	ldr	r3, [pc, #56]	; (400668 <aat31xx_set_backlight+0x84>)
  400630:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  400632:	2318      	movs	r3, #24
  400634:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  400636:	bf00      	nop
  400638:	68bb      	ldr	r3, [r7, #8]
  40063a:	1e5a      	subs	r2, r3, #1
  40063c:	60ba      	str	r2, [r7, #8]
  40063e:	2b00      	cmp	r3, #0
  400640:	d1fa      	bne.n	400638 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400642:	68fb      	ldr	r3, [r7, #12]
  400644:	3301      	adds	r3, #1
  400646:	60fb      	str	r3, [r7, #12]
  400648:	68fa      	ldr	r2, [r7, #12]
  40064a:	687b      	ldr	r3, [r7, #4]
  40064c:	429a      	cmp	r2, r3
  40064e:	d3e0      	bcc.n	400612 <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  400650:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400654:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  400656:	bf00      	nop
  400658:	68bb      	ldr	r3, [r7, #8]
  40065a:	1e5a      	subs	r2, r3, #1
  40065c:	60ba      	str	r2, [r7, #8]
  40065e:	2b00      	cmp	r3, #0
  400660:	d1fa      	bne.n	400658 <aat31xx_set_backlight+0x74>
	}
}
  400662:	3710      	adds	r7, #16
  400664:	46bd      	mov	sp, r7
  400666:	bd80      	pop	{r7, pc}
  400668:	00400579 	.word	0x00400579

0040066c <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  40066c:	b580      	push	{r7, lr}
  40066e:	b082      	sub	sp, #8
  400670:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  400672:	204d      	movs	r0, #77	; 0x4d
  400674:	2100      	movs	r1, #0
  400676:	4b07      	ldr	r3, [pc, #28]	; (400694 <aat31xx_disable_backlight+0x28>)
  400678:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  40067a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40067e:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  400680:	bf00      	nop
  400682:	687b      	ldr	r3, [r7, #4]
  400684:	1e5a      	subs	r2, r3, #1
  400686:	607a      	str	r2, [r7, #4]
  400688:	2b00      	cmp	r3, #0
  40068a:	d1fa      	bne.n	400682 <aat31xx_disable_backlight+0x16>
	}
}
  40068c:	3708      	adds	r7, #8
  40068e:	46bd      	mov	sp, r7
  400690:	bd80      	pop	{r7, pc}
  400692:	bf00      	nop
  400694:	00400579 	.word	0x00400579

00400698 <LCD_IR>:
#define DEVICE_TYPE_ILI9325  1
#define DEVICE_TYPE_ILI9341  2
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
  400698:	b480      	push	{r7}
  40069a:	b083      	sub	sp, #12
  40069c:	af00      	add	r7, sp, #0
  40069e:	4603      	mov	r3, r0
  4006a0:	71fb      	strb	r3, [r7, #7]
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4006a2:	f04f 42c2 	mov.w	r2, #1627389952	; 0x61000000
  4006a6:	79fb      	ldrb	r3, [r7, #7]
  4006a8:	7013      	strb	r3, [r2, #0]
}
  4006aa:	370c      	adds	r7, #12
  4006ac:	46bd      	mov	sp, r7
  4006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006b2:	4770      	bx	lr

004006b4 <LCD_WD>:

static inline void LCD_WD(uint8_t lcd_data)
{
  4006b4:	b480      	push	{r7}
  4006b6:	b083      	sub	sp, #12
  4006b8:	af00      	add	r7, sp, #0
  4006ba:	4603      	mov	r3, r0
  4006bc:	71fb      	strb	r3, [r7, #7]
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4006be:	4a04      	ldr	r2, [pc, #16]	; (4006d0 <LCD_WD+0x1c>)
  4006c0:	79fb      	ldrb	r3, [r7, #7]
  4006c2:	7013      	strb	r3, [r2, #0]
																lcd_data;
}
  4006c4:	370c      	adds	r7, #12
  4006c6:	46bd      	mov	sp, r7
  4006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006cc:	4770      	bx	lr
  4006ce:	bf00      	nop
  4006d0:	61000002 	.word	0x61000002

004006d4 <LCD_RD>:

static inline uint8_t LCD_RD(void)
{
  4006d4:	b480      	push	{r7}
  4006d6:	af00      	add	r7, sp, #0
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4006d8:	4b03      	ldr	r3, [pc, #12]	; (4006e8 <LCD_RD+0x14>)
  4006da:	781b      	ldrb	r3, [r3, #0]
  4006dc:	b2db      	uxtb	r3, r3
}
  4006de:	4618      	mov	r0, r3
  4006e0:	46bd      	mov	sp, r7
  4006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006e6:	4770      	bx	lr
  4006e8:	61000002 	.word	0x61000002

004006ec <ili93xx_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
  4006ec:	b580      	push	{r7, lr}
  4006ee:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4006f0:	4b0c      	ldr	r3, [pc, #48]	; (400724 <ili93xx_write_ram_prepare+0x38>)
  4006f2:	781b      	ldrb	r3, [r3, #0]
  4006f4:	2b01      	cmp	r3, #1
  4006f6:	d106      	bne.n	400706 <ili93xx_write_ram_prepare+0x1a>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
  4006f8:	2000      	movs	r0, #0
  4006fa:	4b0b      	ldr	r3, [pc, #44]	; (400728 <ili93xx_write_ram_prepare+0x3c>)
  4006fc:	4798      	blx	r3
		LCD_IR(ILI9325_GRAM_DATA_REG);
  4006fe:	2022      	movs	r0, #34	; 0x22
  400700:	4b09      	ldr	r3, [pc, #36]	; (400728 <ili93xx_write_ram_prepare+0x3c>)
  400702:	4798      	blx	r3
  400704:	e00c      	b.n	400720 <ili93xx_write_ram_prepare+0x34>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400706:	4b07      	ldr	r3, [pc, #28]	; (400724 <ili93xx_write_ram_prepare+0x38>)
  400708:	781b      	ldrb	r3, [r3, #0]
  40070a:	2b02      	cmp	r3, #2
  40070c:	d108      	bne.n	400720 <ili93xx_write_ram_prepare+0x34>
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
  40070e:	202c      	movs	r0, #44	; 0x2c
  400710:	4b05      	ldr	r3, [pc, #20]	; (400728 <ili93xx_write_ram_prepare+0x3c>)
  400712:	4798      	blx	r3
		LCD_IR(0);
  400714:	2000      	movs	r0, #0
  400716:	4b04      	ldr	r3, [pc, #16]	; (400728 <ili93xx_write_ram_prepare+0x3c>)
  400718:	4798      	blx	r3
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
  40071a:	203c      	movs	r0, #60	; 0x3c
  40071c:	4b02      	ldr	r3, [pc, #8]	; (400728 <ili93xx_write_ram_prepare+0x3c>)
  40071e:	4798      	blx	r3
	}
}
  400720:	bd80      	pop	{r7, pc}
  400722:	bf00      	nop
  400724:	200008a0 	.word	0x200008a0
  400728:	00400699 	.word	0x00400699

0040072c <ili93xx_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
  40072c:	b580      	push	{r7, lr}
  40072e:	b082      	sub	sp, #8
  400730:	af00      	add	r7, sp, #0
  400732:	6078      	str	r0, [r7, #4]
	LCD_WD((ul_color >> 16) & 0xFF);
  400734:	687b      	ldr	r3, [r7, #4]
  400736:	0c1b      	lsrs	r3, r3, #16
  400738:	b2db      	uxtb	r3, r3
  40073a:	4618      	mov	r0, r3
  40073c:	4b07      	ldr	r3, [pc, #28]	; (40075c <ili93xx_write_ram+0x30>)
  40073e:	4798      	blx	r3
	LCD_WD((ul_color >> 8) & 0xFF);
  400740:	687b      	ldr	r3, [r7, #4]
  400742:	0a1b      	lsrs	r3, r3, #8
  400744:	b2db      	uxtb	r3, r3
  400746:	4618      	mov	r0, r3
  400748:	4b04      	ldr	r3, [pc, #16]	; (40075c <ili93xx_write_ram+0x30>)
  40074a:	4798      	blx	r3
	LCD_WD(ul_color & 0xFF);
  40074c:	687b      	ldr	r3, [r7, #4]
  40074e:	b2db      	uxtb	r3, r3
  400750:	4618      	mov	r0, r3
  400752:	4b02      	ldr	r3, [pc, #8]	; (40075c <ili93xx_write_ram+0x30>)
  400754:	4798      	blx	r3
}
  400756:	3708      	adds	r7, #8
  400758:	46bd      	mov	sp, r7
  40075a:	bd80      	pop	{r7, pc}
  40075c:	004006b5 	.word	0x004006b5

00400760 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400760:	b580      	push	{r7, lr}
  400762:	b084      	sub	sp, #16
  400764:	af00      	add	r7, sp, #0
  400766:	6078      	str	r0, [r7, #4]
  400768:	6039      	str	r1, [r7, #0]
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  40076a:	2300      	movs	r3, #0
  40076c:	60fb      	str	r3, [r7, #12]
  40076e:	e049      	b.n	400804 <ili93xx_write_ram_buffer+0xa4>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400770:	68fb      	ldr	r3, [r7, #12]
  400772:	009b      	lsls	r3, r3, #2
  400774:	687a      	ldr	r2, [r7, #4]
  400776:	4413      	add	r3, r2
  400778:	681b      	ldr	r3, [r3, #0]
  40077a:	4618      	mov	r0, r3
  40077c:	4b2e      	ldr	r3, [pc, #184]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  40077e:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400780:	68fb      	ldr	r3, [r7, #12]
  400782:	3301      	adds	r3, #1
  400784:	009b      	lsls	r3, r3, #2
  400786:	687a      	ldr	r2, [r7, #4]
  400788:	4413      	add	r3, r2
  40078a:	681b      	ldr	r3, [r3, #0]
  40078c:	4618      	mov	r0, r3
  40078e:	4b2a      	ldr	r3, [pc, #168]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  400790:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  400792:	68fb      	ldr	r3, [r7, #12]
  400794:	3302      	adds	r3, #2
  400796:	009b      	lsls	r3, r3, #2
  400798:	687a      	ldr	r2, [r7, #4]
  40079a:	4413      	add	r3, r2
  40079c:	681b      	ldr	r3, [r3, #0]
  40079e:	4618      	mov	r0, r3
  4007a0:	4b25      	ldr	r3, [pc, #148]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  4007a2:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  4007a4:	68fb      	ldr	r3, [r7, #12]
  4007a6:	3303      	adds	r3, #3
  4007a8:	009b      	lsls	r3, r3, #2
  4007aa:	687a      	ldr	r2, [r7, #4]
  4007ac:	4413      	add	r3, r2
  4007ae:	681b      	ldr	r3, [r3, #0]
  4007b0:	4618      	mov	r0, r3
  4007b2:	4b21      	ldr	r3, [pc, #132]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  4007b4:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  4007b6:	68fb      	ldr	r3, [r7, #12]
  4007b8:	3304      	adds	r3, #4
  4007ba:	009b      	lsls	r3, r3, #2
  4007bc:	687a      	ldr	r2, [r7, #4]
  4007be:	4413      	add	r3, r2
  4007c0:	681b      	ldr	r3, [r3, #0]
  4007c2:	4618      	mov	r0, r3
  4007c4:	4b1c      	ldr	r3, [pc, #112]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  4007c6:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  4007c8:	68fb      	ldr	r3, [r7, #12]
  4007ca:	3305      	adds	r3, #5
  4007cc:	009b      	lsls	r3, r3, #2
  4007ce:	687a      	ldr	r2, [r7, #4]
  4007d0:	4413      	add	r3, r2
  4007d2:	681b      	ldr	r3, [r3, #0]
  4007d4:	4618      	mov	r0, r3
  4007d6:	4b18      	ldr	r3, [pc, #96]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  4007d8:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  4007da:	68fb      	ldr	r3, [r7, #12]
  4007dc:	3306      	adds	r3, #6
  4007de:	009b      	lsls	r3, r3, #2
  4007e0:	687a      	ldr	r2, [r7, #4]
  4007e2:	4413      	add	r3, r2
  4007e4:	681b      	ldr	r3, [r3, #0]
  4007e6:	4618      	mov	r0, r3
  4007e8:	4b13      	ldr	r3, [pc, #76]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  4007ea:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  4007ec:	68fb      	ldr	r3, [r7, #12]
  4007ee:	3307      	adds	r3, #7
  4007f0:	009b      	lsls	r3, r3, #2
  4007f2:	687a      	ldr	r2, [r7, #4]
  4007f4:	4413      	add	r3, r2
  4007f6:	681b      	ldr	r3, [r3, #0]
  4007f8:	4618      	mov	r0, r3
  4007fa:	4b0f      	ldr	r3, [pc, #60]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  4007fc:	4798      	blx	r3
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4007fe:	68fb      	ldr	r3, [r7, #12]
  400800:	3308      	adds	r3, #8
  400802:	60fb      	str	r3, [r7, #12]
  400804:	683b      	ldr	r3, [r7, #0]
  400806:	f023 0207 	bic.w	r2, r3, #7
  40080a:	68fb      	ldr	r3, [r7, #12]
  40080c:	429a      	cmp	r2, r3
  40080e:	d8af      	bhi.n	400770 <ili93xx_write_ram_buffer+0x10>
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400810:	e00a      	b.n	400828 <ili93xx_write_ram_buffer+0xc8>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400812:	68fb      	ldr	r3, [r7, #12]
  400814:	009b      	lsls	r3, r3, #2
  400816:	687a      	ldr	r2, [r7, #4]
  400818:	4413      	add	r3, r2
  40081a:	681b      	ldr	r3, [r3, #0]
  40081c:	4618      	mov	r0, r3
  40081e:	4b06      	ldr	r3, [pc, #24]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  400820:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400822:	68fb      	ldr	r3, [r7, #12]
  400824:	3301      	adds	r3, #1
  400826:	60fb      	str	r3, [r7, #12]
  400828:	68fa      	ldr	r2, [r7, #12]
  40082a:	683b      	ldr	r3, [r7, #0]
  40082c:	429a      	cmp	r2, r3
  40082e:	d3f0      	bcc.n	400812 <ili93xx_write_ram_buffer+0xb2>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
	}
}
  400830:	3710      	adds	r7, #16
  400832:	46bd      	mov	sp, r7
  400834:	bd80      	pop	{r7, pc}
  400836:	bf00      	nop
  400838:	0040072d 	.word	0x0040072d

0040083c <ili93xx_write_register_word>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
  40083c:	b580      	push	{r7, lr}
  40083e:	b082      	sub	sp, #8
  400840:	af00      	add	r7, sp, #0
  400842:	4603      	mov	r3, r0
  400844:	460a      	mov	r2, r1
  400846:	71fb      	strb	r3, [r7, #7]
  400848:	4613      	mov	r3, r2
  40084a:	80bb      	strh	r3, [r7, #4]
	LCD_IR(0);
  40084c:	2000      	movs	r0, #0
  40084e:	4b0a      	ldr	r3, [pc, #40]	; (400878 <ili93xx_write_register_word+0x3c>)
  400850:	4798      	blx	r3
	LCD_IR(uc_reg);
  400852:	79fb      	ldrb	r3, [r7, #7]
  400854:	4618      	mov	r0, r3
  400856:	4b08      	ldr	r3, [pc, #32]	; (400878 <ili93xx_write_register_word+0x3c>)
  400858:	4798      	blx	r3
	LCD_WD((us_data >> 8) & 0xFF);
  40085a:	88bb      	ldrh	r3, [r7, #4]
  40085c:	0a1b      	lsrs	r3, r3, #8
  40085e:	b29b      	uxth	r3, r3
  400860:	b2db      	uxtb	r3, r3
  400862:	4618      	mov	r0, r3
  400864:	4b05      	ldr	r3, [pc, #20]	; (40087c <ili93xx_write_register_word+0x40>)
  400866:	4798      	blx	r3
	LCD_WD(us_data & 0xFF);
  400868:	88bb      	ldrh	r3, [r7, #4]
  40086a:	b2db      	uxtb	r3, r3
  40086c:	4618      	mov	r0, r3
  40086e:	4b03      	ldr	r3, [pc, #12]	; (40087c <ili93xx_write_register_word+0x40>)
  400870:	4798      	blx	r3
}
  400872:	3708      	adds	r7, #8
  400874:	46bd      	mov	sp, r7
  400876:	bd80      	pop	{r7, pc}
  400878:	00400699 	.word	0x00400699
  40087c:	004006b5 	.word	0x004006b5

00400880 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400880:	b580      	push	{r7, lr}
  400882:	b084      	sub	sp, #16
  400884:	af00      	add	r7, sp, #0
  400886:	4603      	mov	r3, r0
  400888:	6039      	str	r1, [r7, #0]
  40088a:	71fb      	strb	r3, [r7, #7]
  40088c:	4613      	mov	r3, r2
  40088e:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400890:	2000      	movs	r0, #0
  400892:	4b0d      	ldr	r3, [pc, #52]	; (4008c8 <ili93xx_write_register+0x48>)
  400894:	4798      	blx	r3
	LCD_IR(uc_reg);
  400896:	79fb      	ldrb	r3, [r7, #7]
  400898:	4618      	mov	r0, r3
  40089a:	4b0b      	ldr	r3, [pc, #44]	; (4008c8 <ili93xx_write_register+0x48>)
  40089c:	4798      	blx	r3
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  40089e:	2300      	movs	r3, #0
  4008a0:	73fb      	strb	r3, [r7, #15]
  4008a2:	e009      	b.n	4008b8 <ili93xx_write_register+0x38>
		LCD_WD(p_data[i]);
  4008a4:	7bfb      	ldrb	r3, [r7, #15]
  4008a6:	683a      	ldr	r2, [r7, #0]
  4008a8:	4413      	add	r3, r2
  4008aa:	781b      	ldrb	r3, [r3, #0]
  4008ac:	4618      	mov	r0, r3
  4008ae:	4b07      	ldr	r3, [pc, #28]	; (4008cc <ili93xx_write_register+0x4c>)
  4008b0:	4798      	blx	r3
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4008b2:	7bfb      	ldrb	r3, [r7, #15]
  4008b4:	3301      	adds	r3, #1
  4008b6:	73fb      	strb	r3, [r7, #15]
  4008b8:	7bfa      	ldrb	r2, [r7, #15]
  4008ba:	79bb      	ldrb	r3, [r7, #6]
  4008bc:	429a      	cmp	r2, r3
  4008be:	d3f1      	bcc.n	4008a4 <ili93xx_write_register+0x24>
		LCD_WD(p_data[i]);
	}
}
  4008c0:	3710      	adds	r7, #16
  4008c2:	46bd      	mov	sp, r7
  4008c4:	bd80      	pop	{r7, pc}
  4008c6:	bf00      	nop
  4008c8:	00400699 	.word	0x00400699
  4008cc:	004006b5 	.word	0x004006b5

004008d0 <ili93xx_read_register>:
 * \param p_data the pointer to the read data.
 * \param uc_datacnt the number of the read data
 */
static void ili93xx_read_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  4008d0:	b590      	push	{r4, r7, lr}
  4008d2:	b085      	sub	sp, #20
  4008d4:	af00      	add	r7, sp, #0
  4008d6:	4603      	mov	r3, r0
  4008d8:	6039      	str	r1, [r7, #0]
  4008da:	71fb      	strb	r3, [r7, #7]
  4008dc:	4613      	mov	r3, r2
  4008de:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  4008e0:	2000      	movs	r0, #0
  4008e2:	4b0d      	ldr	r3, [pc, #52]	; (400918 <ili93xx_read_register+0x48>)
  4008e4:	4798      	blx	r3
	LCD_IR(uc_reg);
  4008e6:	79fb      	ldrb	r3, [r7, #7]
  4008e8:	4618      	mov	r0, r3
  4008ea:	4b0b      	ldr	r3, [pc, #44]	; (400918 <ili93xx_read_register+0x48>)
  4008ec:	4798      	blx	r3

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4008ee:	2300      	movs	r3, #0
  4008f0:	73fb      	strb	r3, [r7, #15]
  4008f2:	e009      	b.n	400908 <ili93xx_read_register+0x38>
		p_data[i] = LCD_RD();
  4008f4:	7bfb      	ldrb	r3, [r7, #15]
  4008f6:	683a      	ldr	r2, [r7, #0]
  4008f8:	18d4      	adds	r4, r2, r3
  4008fa:	4b08      	ldr	r3, [pc, #32]	; (40091c <ili93xx_read_register+0x4c>)
  4008fc:	4798      	blx	r3
  4008fe:	4603      	mov	r3, r0
  400900:	7023      	strb	r3, [r4, #0]
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400902:	7bfb      	ldrb	r3, [r7, #15]
  400904:	3301      	adds	r3, #1
  400906:	73fb      	strb	r3, [r7, #15]
  400908:	7bfa      	ldrb	r2, [r7, #15]
  40090a:	79bb      	ldrb	r3, [r7, #6]
  40090c:	429a      	cmp	r2, r3
  40090e:	d3f1      	bcc.n	4008f4 <ili93xx_read_register+0x24>
		p_data[i] = LCD_RD();
	}
}
  400910:	3714      	adds	r7, #20
  400912:	46bd      	mov	sp, r7
  400914:	bd90      	pop	{r4, r7, pc}
  400916:	bf00      	nop
  400918:	00400699 	.word	0x00400699
  40091c:	004006d5 	.word	0x004006d5

00400920 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400920:	b480      	push	{r7}
  400922:	b085      	sub	sp, #20
  400924:	af00      	add	r7, sp, #0
  400926:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400928:	2300      	movs	r3, #0
  40092a:	60fb      	str	r3, [r7, #12]
  40092c:	e00c      	b.n	400948 <ili93xx_delay+0x28>
		for (i = 0; i < 100000; i++) {
  40092e:	2300      	movs	r3, #0
  400930:	60fb      	str	r3, [r7, #12]
  400932:	e002      	b.n	40093a <ili93xx_delay+0x1a>
  400934:	68fb      	ldr	r3, [r7, #12]
  400936:	3301      	adds	r3, #1
  400938:	60fb      	str	r3, [r7, #12]
  40093a:	68fb      	ldr	r3, [r7, #12]
  40093c:	4a07      	ldr	r2, [pc, #28]	; (40095c <ili93xx_delay+0x3c>)
  40093e:	4293      	cmp	r3, r2
  400940:	d9f8      	bls.n	400934 <ili93xx_delay+0x14>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400942:	68fb      	ldr	r3, [r7, #12]
  400944:	3301      	adds	r3, #1
  400946:	60fb      	str	r3, [r7, #12]
  400948:	68fa      	ldr	r2, [r7, #12]
  40094a:	687b      	ldr	r3, [r7, #4]
  40094c:	429a      	cmp	r2, r3
  40094e:	d3ee      	bcc.n	40092e <ili93xx_delay+0xe>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  400950:	3714      	adds	r7, #20
  400952:	46bd      	mov	sp, r7
  400954:	f85d 7b04 	ldr.w	r7, [sp], #4
  400958:	4770      	bx	lr
  40095a:	bf00      	nop
  40095c:	0001869f 	.word	0x0001869f

00400960 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400960:	b480      	push	{r7}
  400962:	b087      	sub	sp, #28
  400964:	af00      	add	r7, sp, #0
  400966:	60f8      	str	r0, [r7, #12]
  400968:	60b9      	str	r1, [r7, #8]
  40096a:	607a      	str	r2, [r7, #4]
  40096c:	603b      	str	r3, [r7, #0]
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  40096e:	68fb      	ldr	r3, [r7, #12]
  400970:	681a      	ldr	r2, [r3, #0]
  400972:	4b27      	ldr	r3, [pc, #156]	; (400a10 <ili93xx_check_box_coordinates+0xb0>)
  400974:	681b      	ldr	r3, [r3, #0]
  400976:	429a      	cmp	r2, r3
  400978:	d304      	bcc.n	400984 <ili93xx_check_box_coordinates+0x24>
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  40097a:	4b25      	ldr	r3, [pc, #148]	; (400a10 <ili93xx_check_box_coordinates+0xb0>)
  40097c:	681b      	ldr	r3, [r3, #0]
  40097e:	1e5a      	subs	r2, r3, #1
  400980:	68fb      	ldr	r3, [r7, #12]
  400982:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  400984:	687b      	ldr	r3, [r7, #4]
  400986:	681a      	ldr	r2, [r3, #0]
  400988:	4b21      	ldr	r3, [pc, #132]	; (400a10 <ili93xx_check_box_coordinates+0xb0>)
  40098a:	681b      	ldr	r3, [r3, #0]
  40098c:	429a      	cmp	r2, r3
  40098e:	d304      	bcc.n	40099a <ili93xx_check_box_coordinates+0x3a>
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400990:	4b1f      	ldr	r3, [pc, #124]	; (400a10 <ili93xx_check_box_coordinates+0xb0>)
  400992:	681b      	ldr	r3, [r3, #0]
  400994:	1e5a      	subs	r2, r3, #1
  400996:	687b      	ldr	r3, [r7, #4]
  400998:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  40099a:	68bb      	ldr	r3, [r7, #8]
  40099c:	681a      	ldr	r2, [r3, #0]
  40099e:	4b1d      	ldr	r3, [pc, #116]	; (400a14 <ili93xx_check_box_coordinates+0xb4>)
  4009a0:	681b      	ldr	r3, [r3, #0]
  4009a2:	429a      	cmp	r2, r3
  4009a4:	d304      	bcc.n	4009b0 <ili93xx_check_box_coordinates+0x50>
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  4009a6:	4b1b      	ldr	r3, [pc, #108]	; (400a14 <ili93xx_check_box_coordinates+0xb4>)
  4009a8:	681b      	ldr	r3, [r3, #0]
  4009aa:	1e5a      	subs	r2, r3, #1
  4009ac:	68bb      	ldr	r3, [r7, #8]
  4009ae:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  4009b0:	683b      	ldr	r3, [r7, #0]
  4009b2:	681a      	ldr	r2, [r3, #0]
  4009b4:	4b17      	ldr	r3, [pc, #92]	; (400a14 <ili93xx_check_box_coordinates+0xb4>)
  4009b6:	681b      	ldr	r3, [r3, #0]
  4009b8:	429a      	cmp	r2, r3
  4009ba:	d304      	bcc.n	4009c6 <ili93xx_check_box_coordinates+0x66>
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  4009bc:	4b15      	ldr	r3, [pc, #84]	; (400a14 <ili93xx_check_box_coordinates+0xb4>)
  4009be:	681b      	ldr	r3, [r3, #0]
  4009c0:	1e5a      	subs	r2, r3, #1
  4009c2:	683b      	ldr	r3, [r7, #0]
  4009c4:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4009c6:	68fb      	ldr	r3, [r7, #12]
  4009c8:	681a      	ldr	r2, [r3, #0]
  4009ca:	687b      	ldr	r3, [r7, #4]
  4009cc:	681b      	ldr	r3, [r3, #0]
  4009ce:	429a      	cmp	r2, r3
  4009d0:	d909      	bls.n	4009e6 <ili93xx_check_box_coordinates+0x86>
		dw = *p_ul_x1;
  4009d2:	68fb      	ldr	r3, [r7, #12]
  4009d4:	681b      	ldr	r3, [r3, #0]
  4009d6:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  4009d8:	687b      	ldr	r3, [r7, #4]
  4009da:	681a      	ldr	r2, [r3, #0]
  4009dc:	68fb      	ldr	r3, [r7, #12]
  4009de:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = dw;
  4009e0:	687b      	ldr	r3, [r7, #4]
  4009e2:	697a      	ldr	r2, [r7, #20]
  4009e4:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4009e6:	68bb      	ldr	r3, [r7, #8]
  4009e8:	681a      	ldr	r2, [r3, #0]
  4009ea:	683b      	ldr	r3, [r7, #0]
  4009ec:	681b      	ldr	r3, [r3, #0]
  4009ee:	429a      	cmp	r2, r3
  4009f0:	d909      	bls.n	400a06 <ili93xx_check_box_coordinates+0xa6>
		dw = *p_ul_y1;
  4009f2:	68bb      	ldr	r3, [r7, #8]
  4009f4:	681b      	ldr	r3, [r3, #0]
  4009f6:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  4009f8:	683b      	ldr	r3, [r7, #0]
  4009fa:	681a      	ldr	r2, [r3, #0]
  4009fc:	68bb      	ldr	r3, [r7, #8]
  4009fe:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = dw;
  400a00:	683b      	ldr	r3, [r7, #0]
  400a02:	697a      	ldr	r2, [r7, #20]
  400a04:	601a      	str	r2, [r3, #0]
	}
}
  400a06:	371c      	adds	r7, #28
  400a08:	46bd      	mov	sp, r7
  400a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a0e:	4770      	bx	lr
  400a10:	20000000 	.word	0x20000000
  400a14:	20000004 	.word	0x20000004

00400a18 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400a18:	b580      	push	{r7, lr}
  400a1a:	b082      	sub	sp, #8
  400a1c:	af00      	add	r7, sp, #0
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
  400a1e:	463b      	mov	r3, r7
  400a20:	20d3      	movs	r0, #211	; 0xd3
  400a22:	4619      	mov	r1, r3
  400a24:	2204      	movs	r2, #4
  400a26:	4b18      	ldr	r3, [pc, #96]	; (400a88 <ili93xx_device_type_identify+0x70>)
  400a28:	4798      	blx	r3
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  400a2a:	78bb      	ldrb	r3, [r7, #2]
  400a2c:	b29b      	uxth	r3, r3
  400a2e:	021b      	lsls	r3, r3, #8
  400a30:	b29a      	uxth	r2, r3
  400a32:	78fb      	ldrb	r3, [r7, #3]
  400a34:	b29b      	uxth	r3, r3
  400a36:	4413      	add	r3, r2
  400a38:	80fb      	strh	r3, [r7, #6]

	if (chipid == ILI9341_DEVICE_CODE) {
  400a3a:	88fb      	ldrh	r3, [r7, #6]
  400a3c:	f249 3241 	movw	r2, #37697	; 0x9341
  400a40:	4293      	cmp	r3, r2
  400a42:	d104      	bne.n	400a4e <ili93xx_device_type_identify+0x36>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400a44:	4b11      	ldr	r3, [pc, #68]	; (400a8c <ili93xx_device_type_identify+0x74>)
  400a46:	2202      	movs	r2, #2
  400a48:	701a      	strb	r2, [r3, #0]
		return 0;
  400a4a:	2300      	movs	r3, #0
  400a4c:	e018      	b.n	400a80 <ili93xx_device_type_identify+0x68>
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
  400a4e:	463b      	mov	r3, r7
  400a50:	2000      	movs	r0, #0
  400a52:	4619      	mov	r1, r3
  400a54:	2202      	movs	r2, #2
  400a56:	4b0c      	ldr	r3, [pc, #48]	; (400a88 <ili93xx_device_type_identify+0x70>)
  400a58:	4798      	blx	r3
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400a5a:	783b      	ldrb	r3, [r7, #0]
  400a5c:	b29b      	uxth	r3, r3
  400a5e:	021b      	lsls	r3, r3, #8
  400a60:	b29a      	uxth	r2, r3
  400a62:	787b      	ldrb	r3, [r7, #1]
  400a64:	b29b      	uxth	r3, r3
  400a66:	4413      	add	r3, r2
  400a68:	80fb      	strh	r3, [r7, #6]
	if (chipid == ILI9325_DEVICE_CODE) {
  400a6a:	88fb      	ldrh	r3, [r7, #6]
  400a6c:	f249 3225 	movw	r2, #37669	; 0x9325
  400a70:	4293      	cmp	r3, r2
  400a72:	d104      	bne.n	400a7e <ili93xx_device_type_identify+0x66>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  400a74:	4b05      	ldr	r3, [pc, #20]	; (400a8c <ili93xx_device_type_identify+0x74>)
  400a76:	2201      	movs	r2, #1
  400a78:	701a      	strb	r2, [r3, #0]
		return 0;
  400a7a:	2300      	movs	r3, #0
  400a7c:	e000      	b.n	400a80 <ili93xx_device_type_identify+0x68>
	}

	return 1;
  400a7e:	2301      	movs	r3, #1
}
  400a80:	4618      	mov	r0, r3
  400a82:	3708      	adds	r7, #8
  400a84:	46bd      	mov	sp, r7
  400a86:	bd80      	pop	{r7, pc}
  400a88:	004008d1 	.word	0x004008d1
  400a8c:	200008a0 	.word	0x200008a0

00400a90 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  400a90:	b590      	push	{r4, r7, lr}
  400a92:	b085      	sub	sp, #20
  400a94:	af00      	add	r7, sp, #0
  400a96:	6078      	str	r0, [r7, #4]
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  400a98:	4b7a      	ldr	r3, [pc, #488]	; (400c84 <ili93xx_init+0x1f4>)
  400a9a:	4798      	blx	r3
  400a9c:	4603      	mov	r3, r0
  400a9e:	2b00      	cmp	r3, #0
  400aa0:	d001      	beq.n	400aa6 <ili93xx_init+0x16>
		return 1;
  400aa2:	2301      	movs	r3, #1
  400aa4:	e1ad      	b.n	400e02 <ili93xx_init+0x372>
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  400aa6:	4b78      	ldr	r3, [pc, #480]	; (400c88 <ili93xx_init+0x1f8>)
  400aa8:	22f0      	movs	r2, #240	; 0xf0
  400aaa:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400aac:	4b77      	ldr	r3, [pc, #476]	; (400c8c <ili93xx_init+0x1fc>)
  400aae:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400ab2:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400ab4:	4b76      	ldr	r3, [pc, #472]	; (400c90 <ili93xx_init+0x200>)
  400ab6:	781b      	ldrb	r3, [r3, #0]
  400ab8:	2b01      	cmp	r3, #1
  400aba:	f040 80f5 	bne.w	400ca8 <ili93xx_init+0x218>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400abe:	2007      	movs	r0, #7
  400ac0:	2133      	movs	r1, #51	; 0x33
  400ac2:	4b74      	ldr	r3, [pc, #464]	; (400c94 <ili93xx_init+0x204>)
  400ac4:	4798      	blx	r3
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400ac6:	2010      	movs	r0, #16
  400ac8:	2100      	movs	r1, #0
  400aca:	4b72      	ldr	r3, [pc, #456]	; (400c94 <ili93xx_init+0x204>)
  400acc:	4798      	blx	r3
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400ace:	2000      	movs	r0, #0
  400ad0:	2101      	movs	r1, #1
  400ad2:	4b70      	ldr	r3, [pc, #448]	; (400c94 <ili93xx_init+0x204>)
  400ad4:	4798      	blx	r3
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400ad6:	2001      	movs	r0, #1
  400ad8:	f44f 7180 	mov.w	r1, #256	; 0x100
  400adc:	4b6d      	ldr	r3, [pc, #436]	; (400c94 <ili93xx_init+0x204>)
  400ade:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  400ae0:	2002      	movs	r0, #2
  400ae2:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400ae6:	4b6b      	ldr	r3, [pc, #428]	; (400c94 <ili93xx_init+0x204>)
  400ae8:	4798      	blx	r3
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400aea:	2004      	movs	r0, #4
  400aec:	2100      	movs	r1, #0
  400aee:	4b69      	ldr	r3, [pc, #420]	; (400c94 <ili93xx_init+0x204>)
  400af0:	4798      	blx	r3
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400af2:	2008      	movs	r0, #8
  400af4:	f240 2107 	movw	r1, #519	; 0x207
  400af8:	4b66      	ldr	r3, [pc, #408]	; (400c94 <ili93xx_init+0x204>)
  400afa:	4798      	blx	r3
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400afc:	2009      	movs	r0, #9
  400afe:	2100      	movs	r1, #0
  400b00:	4b64      	ldr	r3, [pc, #400]	; (400c94 <ili93xx_init+0x204>)
  400b02:	4798      	blx	r3
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400b04:	200a      	movs	r0, #10
  400b06:	2100      	movs	r1, #0
  400b08:	4b62      	ldr	r3, [pc, #392]	; (400c94 <ili93xx_init+0x204>)
  400b0a:	4798      	blx	r3
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400b0c:	200c      	movs	r0, #12
  400b0e:	2100      	movs	r1, #0
  400b10:	4b60      	ldr	r3, [pc, #384]	; (400c94 <ili93xx_init+0x204>)
  400b12:	4798      	blx	r3
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400b14:	200d      	movs	r0, #13
  400b16:	2100      	movs	r1, #0
  400b18:	4b5e      	ldr	r3, [pc, #376]	; (400c94 <ili93xx_init+0x204>)
  400b1a:	4798      	blx	r3
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400b1c:	200f      	movs	r0, #15
  400b1e:	2100      	movs	r1, #0
  400b20:	4b5c      	ldr	r3, [pc, #368]	; (400c94 <ili93xx_init+0x204>)
  400b22:	4798      	blx	r3
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400b24:	2010      	movs	r0, #16
  400b26:	2100      	movs	r1, #0
  400b28:	4b5a      	ldr	r3, [pc, #360]	; (400c94 <ili93xx_init+0x204>)
  400b2a:	4798      	blx	r3

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400b2c:	2011      	movs	r0, #17
  400b2e:	2100      	movs	r1, #0
  400b30:	4b58      	ldr	r3, [pc, #352]	; (400c94 <ili93xx_init+0x204>)
  400b32:	4798      	blx	r3
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  400b34:	2012      	movs	r0, #18
  400b36:	2100      	movs	r1, #0
  400b38:	4b56      	ldr	r3, [pc, #344]	; (400c94 <ili93xx_init+0x204>)
  400b3a:	4798      	blx	r3
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400b3c:	2013      	movs	r0, #19
  400b3e:	2100      	movs	r1, #0
  400b40:	4b54      	ldr	r3, [pc, #336]	; (400c94 <ili93xx_init+0x204>)
  400b42:	4798      	blx	r3
		ili93xx_delay(200);
  400b44:	20c8      	movs	r0, #200	; 0xc8
  400b46:	4b54      	ldr	r3, [pc, #336]	; (400c98 <ili93xx_init+0x208>)
  400b48:	4798      	blx	r3

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400b4a:	2010      	movs	r0, #16
  400b4c:	f241 2190 	movw	r1, #4752	; 0x1290
  400b50:	4b50      	ldr	r3, [pc, #320]	; (400c94 <ili93xx_init+0x204>)
  400b52:	4798      	blx	r3

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400b54:	2011      	movs	r0, #17
  400b56:	f240 2127 	movw	r1, #551	; 0x227
  400b5a:	4b4e      	ldr	r3, [pc, #312]	; (400c94 <ili93xx_init+0x204>)
  400b5c:	4798      	blx	r3
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400b5e:	2032      	movs	r0, #50	; 0x32
  400b60:	4b4d      	ldr	r3, [pc, #308]	; (400c98 <ili93xx_init+0x208>)
  400b62:	4798      	blx	r3
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400b64:	2012      	movs	r0, #18
  400b66:	211b      	movs	r1, #27
  400b68:	4b4a      	ldr	r3, [pc, #296]	; (400c94 <ili93xx_init+0x204>)
  400b6a:	4798      	blx	r3
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  400b6c:	2032      	movs	r0, #50	; 0x32
  400b6e:	4b4a      	ldr	r3, [pc, #296]	; (400c98 <ili93xx_init+0x208>)
  400b70:	4798      	blx	r3
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  400b72:	2013      	movs	r0, #19
  400b74:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  400b78:	4b46      	ldr	r3, [pc, #280]	; (400c94 <ili93xx_init+0x204>)
  400b7a:	4798      	blx	r3
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400b7c:	2029      	movs	r0, #41	; 0x29
  400b7e:	2119      	movs	r1, #25
  400b80:	4b44      	ldr	r3, [pc, #272]	; (400c94 <ili93xx_init+0x204>)
  400b82:	4798      	blx	r3
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400b84:	202b      	movs	r0, #43	; 0x2b
  400b86:	210d      	movs	r1, #13
  400b88:	4b42      	ldr	r3, [pc, #264]	; (400c94 <ili93xx_init+0x204>)
  400b8a:	4798      	blx	r3
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  400b8c:	2032      	movs	r0, #50	; 0x32
  400b8e:	4b42      	ldr	r3, [pc, #264]	; (400c98 <ili93xx_init+0x208>)
  400b90:	4798      	blx	r3

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400b92:	2030      	movs	r0, #48	; 0x30
  400b94:	2100      	movs	r1, #0
  400b96:	4b3f      	ldr	r3, [pc, #252]	; (400c94 <ili93xx_init+0x204>)
  400b98:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400b9a:	2031      	movs	r0, #49	; 0x31
  400b9c:	f44f 7101 	mov.w	r1, #516	; 0x204
  400ba0:	4b3c      	ldr	r3, [pc, #240]	; (400c94 <ili93xx_init+0x204>)
  400ba2:	4798      	blx	r3
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400ba4:	2032      	movs	r0, #50	; 0x32
  400ba6:	f44f 7100 	mov.w	r1, #512	; 0x200
  400baa:	4b3a      	ldr	r3, [pc, #232]	; (400c94 <ili93xx_init+0x204>)
  400bac:	4798      	blx	r3
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400bae:	2035      	movs	r0, #53	; 0x35
  400bb0:	2107      	movs	r1, #7
  400bb2:	4b38      	ldr	r3, [pc, #224]	; (400c94 <ili93xx_init+0x204>)
  400bb4:	4798      	blx	r3
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  400bb6:	2036      	movs	r0, #54	; 0x36
  400bb8:	f241 4104 	movw	r1, #5124	; 0x1404
  400bbc:	4b35      	ldr	r3, [pc, #212]	; (400c94 <ili93xx_init+0x204>)
  400bbe:	4798      	blx	r3
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400bc0:	2037      	movs	r0, #55	; 0x37
  400bc2:	f240 7105 	movw	r1, #1797	; 0x705
  400bc6:	4b33      	ldr	r3, [pc, #204]	; (400c94 <ili93xx_init+0x204>)
  400bc8:	4798      	blx	r3
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  400bca:	2038      	movs	r0, #56	; 0x38
  400bcc:	f240 3105 	movw	r1, #773	; 0x305
  400bd0:	4b30      	ldr	r3, [pc, #192]	; (400c94 <ili93xx_init+0x204>)
  400bd2:	4798      	blx	r3
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400bd4:	2039      	movs	r0, #57	; 0x39
  400bd6:	f240 7107 	movw	r1, #1799	; 0x707
  400bda:	4b2e      	ldr	r3, [pc, #184]	; (400c94 <ili93xx_init+0x204>)
  400bdc:	4798      	blx	r3
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  400bde:	203c      	movs	r0, #60	; 0x3c
  400be0:	f240 7101 	movw	r1, #1793	; 0x701
  400be4:	4b2b      	ldr	r3, [pc, #172]	; (400c94 <ili93xx_init+0x204>)
  400be6:	4798      	blx	r3
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400be8:	203d      	movs	r0, #61	; 0x3d
  400bea:	210e      	movs	r1, #14
  400bec:	4b29      	ldr	r3, [pc, #164]	; (400c94 <ili93xx_init+0x204>)
  400bee:	4798      	blx	r3
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400bf0:	2003      	movs	r0, #3
  400bf2:	f24d 0110 	movw	r1, #53264	; 0xd010
  400bf6:	4b27      	ldr	r3, [pc, #156]	; (400c94 <ili93xx_init+0x204>)
  400bf8:	4798      	blx	r3
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400bfa:	2060      	movs	r0, #96	; 0x60
  400bfc:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400c00:	4b24      	ldr	r3, [pc, #144]	; (400c94 <ili93xx_init+0x204>)
  400c02:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400c04:	2061      	movs	r0, #97	; 0x61
  400c06:	2101      	movs	r1, #1
  400c08:	4b22      	ldr	r3, [pc, #136]	; (400c94 <ili93xx_init+0x204>)
  400c0a:	4798      	blx	r3
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400c0c:	206a      	movs	r0, #106	; 0x6a
  400c0e:	2100      	movs	r1, #0
  400c10:	4b20      	ldr	r3, [pc, #128]	; (400c94 <ili93xx_init+0x204>)
  400c12:	4798      	blx	r3
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400c14:	2080      	movs	r0, #128	; 0x80
  400c16:	2100      	movs	r1, #0
  400c18:	4b1e      	ldr	r3, [pc, #120]	; (400c94 <ili93xx_init+0x204>)
  400c1a:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400c1c:	2081      	movs	r0, #129	; 0x81
  400c1e:	2100      	movs	r1, #0
  400c20:	4b1c      	ldr	r3, [pc, #112]	; (400c94 <ili93xx_init+0x204>)
  400c22:	4798      	blx	r3
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400c24:	2082      	movs	r0, #130	; 0x82
  400c26:	2100      	movs	r1, #0
  400c28:	4b1a      	ldr	r3, [pc, #104]	; (400c94 <ili93xx_init+0x204>)
  400c2a:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  400c2c:	2083      	movs	r0, #131	; 0x83
  400c2e:	2100      	movs	r1, #0
  400c30:	4b18      	ldr	r3, [pc, #96]	; (400c94 <ili93xx_init+0x204>)
  400c32:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400c34:	2084      	movs	r0, #132	; 0x84
  400c36:	2100      	movs	r1, #0
  400c38:	4b16      	ldr	r3, [pc, #88]	; (400c94 <ili93xx_init+0x204>)
  400c3a:	4798      	blx	r3
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400c3c:	2085      	movs	r0, #133	; 0x85
  400c3e:	2100      	movs	r1, #0
  400c40:	4b14      	ldr	r3, [pc, #80]	; (400c94 <ili93xx_init+0x204>)
  400c42:	4798      	blx	r3
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400c44:	2090      	movs	r0, #144	; 0x90
  400c46:	2110      	movs	r1, #16
  400c48:	4b12      	ldr	r3, [pc, #72]	; (400c94 <ili93xx_init+0x204>)
  400c4a:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400c4c:	2092      	movs	r0, #146	; 0x92
  400c4e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400c52:	4b10      	ldr	r3, [pc, #64]	; (400c94 <ili93xx_init+0x204>)
  400c54:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400c56:	2095      	movs	r0, #149	; 0x95
  400c58:	f44f 7188 	mov.w	r1, #272	; 0x110
  400c5c:	4b0d      	ldr	r3, [pc, #52]	; (400c94 <ili93xx_init+0x204>)
  400c5e:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400c60:	687b      	ldr	r3, [r7, #4]
  400c62:	681a      	ldr	r2, [r3, #0]
  400c64:	687b      	ldr	r3, [r7, #4]
  400c66:	685b      	ldr	r3, [r3, #4]
  400c68:	2000      	movs	r0, #0
  400c6a:	2100      	movs	r1, #0
  400c6c:	4c0b      	ldr	r4, [pc, #44]	; (400c9c <ili93xx_init+0x20c>)
  400c6e:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400c70:	687b      	ldr	r3, [r7, #4]
  400c72:	689b      	ldr	r3, [r3, #8]
  400c74:	4618      	mov	r0, r3
  400c76:	4b0a      	ldr	r3, [pc, #40]	; (400ca0 <ili93xx_init+0x210>)
  400c78:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400c7a:	2000      	movs	r0, #0
  400c7c:	2100      	movs	r1, #0
  400c7e:	4b09      	ldr	r3, [pc, #36]	; (400ca4 <ili93xx_init+0x214>)
  400c80:	4798      	blx	r3
  400c82:	e0bd      	b.n	400e00 <ili93xx_init+0x370>
  400c84:	00400a19 	.word	0x00400a19
  400c88:	20000000 	.word	0x20000000
  400c8c:	20000004 	.word	0x20000004
  400c90:	200008a0 	.word	0x200008a0
  400c94:	0040083d 	.word	0x0040083d
  400c98:	00400921 	.word	0x00400921
  400c9c:	00400e8d 	.word	0x00400e8d
  400ca0:	00400e59 	.word	0x00400e59
  400ca4:	00400f81 	.word	0x00400f81
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400ca8:	4b58      	ldr	r3, [pc, #352]	; (400e0c <ili93xx_init+0x37c>)
  400caa:	781b      	ldrb	r3, [r3, #0]
  400cac:	2b02      	cmp	r3, #2
  400cae:	f040 80a5 	bne.w	400dfc <ili93xx_init+0x36c>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  400cb2:	2339      	movs	r3, #57	; 0x39
  400cb4:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x2C;
  400cb6:	232c      	movs	r3, #44	; 0x2c
  400cb8:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x00;
  400cba:	2300      	movs	r3, #0
  400cbc:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x34;
  400cbe:	2334      	movs	r3, #52	; 0x34
  400cc0:	72fb      	strb	r3, [r7, #11]
		paratable[4] = 0x02;
  400cc2:	2302      	movs	r3, #2
  400cc4:	733b      	strb	r3, [r7, #12]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400cc6:	f107 0308 	add.w	r3, r7, #8
  400cca:	20cb      	movs	r0, #203	; 0xcb
  400ccc:	4619      	mov	r1, r3
  400cce:	2205      	movs	r2, #5
  400cd0:	4b4f      	ldr	r3, [pc, #316]	; (400e10 <ili93xx_init+0x380>)
  400cd2:	4798      	blx	r3

		/** power control B configuration */
		paratable[0] = 0;
  400cd4:	2300      	movs	r3, #0
  400cd6:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0xAA;
  400cd8:	23aa      	movs	r3, #170	; 0xaa
  400cda:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0xB0;
  400cdc:	23b0      	movs	r3, #176	; 0xb0
  400cde:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  400ce0:	f107 0308 	add.w	r3, r7, #8
  400ce4:	20cf      	movs	r0, #207	; 0xcf
  400ce6:	4619      	mov	r1, r3
  400ce8:	2203      	movs	r2, #3
  400cea:	4b49      	ldr	r3, [pc, #292]	; (400e10 <ili93xx_init+0x380>)
  400cec:	4798      	blx	r3

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  400cee:	2330      	movs	r3, #48	; 0x30
  400cf0:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400cf2:	f107 0308 	add.w	r3, r7, #8
  400cf6:	20f7      	movs	r0, #247	; 0xf7
  400cf8:	4619      	mov	r1, r3
  400cfa:	2201      	movs	r2, #1
  400cfc:	4b44      	ldr	r3, [pc, #272]	; (400e10 <ili93xx_init+0x380>)
  400cfe:	4798      	blx	r3
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  400d00:	2325      	movs	r3, #37	; 0x25
  400d02:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400d04:	f107 0308 	add.w	r3, r7, #8
  400d08:	20c0      	movs	r0, #192	; 0xc0
  400d0a:	4619      	mov	r1, r3
  400d0c:	2201      	movs	r2, #1
  400d0e:	4b40      	ldr	r3, [pc, #256]	; (400e10 <ili93xx_init+0x380>)
  400d10:	4798      	blx	r3

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  400d12:	2311      	movs	r3, #17
  400d14:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400d16:	f107 0308 	add.w	r3, r7, #8
  400d1a:	20c1      	movs	r0, #193	; 0xc1
  400d1c:	4619      	mov	r1, r3
  400d1e:	2201      	movs	r2, #1
  400d20:	4b3b      	ldr	r3, [pc, #236]	; (400e10 <ili93xx_init+0x380>)
  400d22:	4798      	blx	r3

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  400d24:	235c      	movs	r3, #92	; 0x5c
  400d26:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x4C;
  400d28:	234c      	movs	r3, #76	; 0x4c
  400d2a:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400d2c:	f107 0308 	add.w	r3, r7, #8
  400d30:	20c5      	movs	r0, #197	; 0xc5
  400d32:	4619      	mov	r1, r3
  400d34:	2202      	movs	r2, #2
  400d36:	4b36      	ldr	r3, [pc, #216]	; (400e10 <ili93xx_init+0x380>)
  400d38:	4798      	blx	r3

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  400d3a:	2394      	movs	r3, #148	; 0x94
  400d3c:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400d3e:	f107 0308 	add.w	r3, r7, #8
  400d42:	20c7      	movs	r0, #199	; 0xc7
  400d44:	4619      	mov	r1, r3
  400d46:	2201      	movs	r2, #1
  400d48:	4b31      	ldr	r3, [pc, #196]	; (400e10 <ili93xx_init+0x380>)
  400d4a:	4798      	blx	r3

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  400d4c:	2385      	movs	r3, #133	; 0x85
  400d4e:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x01;
  400d50:	2301      	movs	r3, #1
  400d52:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x78;
  400d54:	2378      	movs	r3, #120	; 0x78
  400d56:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400d58:	f107 0308 	add.w	r3, r7, #8
  400d5c:	20e8      	movs	r0, #232	; 0xe8
  400d5e:	4619      	mov	r1, r3
  400d60:	2203      	movs	r2, #3
  400d62:	4b2b      	ldr	r3, [pc, #172]	; (400e10 <ili93xx_init+0x380>)
  400d64:	4798      	blx	r3

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  400d66:	2300      	movs	r3, #0
  400d68:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x00;
  400d6a:	2300      	movs	r3, #0
  400d6c:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400d6e:	f107 0308 	add.w	r3, r7, #8
  400d72:	20ea      	movs	r0, #234	; 0xea
  400d74:	4619      	mov	r1, r3
  400d76:	2202      	movs	r2, #2
  400d78:	4b25      	ldr	r3, [pc, #148]	; (400e10 <ili93xx_init+0x380>)
  400d7a:	4798      	blx	r3

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400d7c:	2348      	movs	r3, #72	; 0x48
  400d7e:	723b      	strb	r3, [r7, #8]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400d80:	f107 0308 	add.w	r3, r7, #8
  400d84:	2036      	movs	r0, #54	; 0x36
  400d86:	4619      	mov	r1, r3
  400d88:	2201      	movs	r2, #1
  400d8a:	4b21      	ldr	r3, [pc, #132]	; (400e10 <ili93xx_init+0x380>)
  400d8c:	4798      	blx	r3
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  400d8e:	2306      	movs	r3, #6
  400d90:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400d92:	f107 0308 	add.w	r3, r7, #8
  400d96:	203a      	movs	r0, #58	; 0x3a
  400d98:	4619      	mov	r1, r3
  400d9a:	2201      	movs	r2, #1
  400d9c:	4b1c      	ldr	r3, [pc, #112]	; (400e10 <ili93xx_init+0x380>)
  400d9e:	4798      	blx	r3

		/** Display Function Control */
		paratable[0] = 0x02;
  400da0:	2302      	movs	r3, #2
  400da2:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x82;
  400da4:	2382      	movs	r3, #130	; 0x82
  400da6:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x27;
  400da8:	2327      	movs	r3, #39	; 0x27
  400daa:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x00;
  400dac:	2300      	movs	r3, #0
  400dae:	72fb      	strb	r3, [r7, #11]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  400db0:	f107 0308 	add.w	r3, r7, #8
  400db4:	20b6      	movs	r0, #182	; 0xb6
  400db6:	4619      	mov	r1, r3
  400db8:	2204      	movs	r2, #4
  400dba:	4b15      	ldr	r3, [pc, #84]	; (400e10 <ili93xx_init+0x380>)
  400dbc:	4798      	blx	r3
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400dbe:	687b      	ldr	r3, [r7, #4]
  400dc0:	681a      	ldr	r2, [r3, #0]
  400dc2:	687b      	ldr	r3, [r7, #4]
  400dc4:	685b      	ldr	r3, [r3, #4]
  400dc6:	2000      	movs	r0, #0
  400dc8:	2100      	movs	r1, #0
  400dca:	4c12      	ldr	r4, [pc, #72]	; (400e14 <ili93xx_init+0x384>)
  400dcc:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400dce:	687b      	ldr	r3, [r7, #4]
  400dd0:	689b      	ldr	r3, [r3, #8]
  400dd2:	4618      	mov	r0, r3
  400dd4:	4b10      	ldr	r3, [pc, #64]	; (400e18 <ili93xx_init+0x388>)
  400dd6:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400dd8:	f107 0308 	add.w	r3, r7, #8
  400ddc:	2011      	movs	r0, #17
  400dde:	4619      	mov	r1, r3
  400de0:	2200      	movs	r2, #0
  400de2:	4b0b      	ldr	r3, [pc, #44]	; (400e10 <ili93xx_init+0x380>)
  400de4:	4798      	blx	r3
		ili93xx_delay(10);
  400de6:	200a      	movs	r0, #10
  400de8:	4b0c      	ldr	r3, [pc, #48]	; (400e1c <ili93xx_init+0x38c>)
  400dea:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400dec:	f107 0308 	add.w	r3, r7, #8
  400df0:	2029      	movs	r0, #41	; 0x29
  400df2:	4619      	mov	r1, r3
  400df4:	2200      	movs	r2, #0
  400df6:	4b06      	ldr	r3, [pc, #24]	; (400e10 <ili93xx_init+0x380>)
  400df8:	4798      	blx	r3
  400dfa:	e001      	b.n	400e00 <ili93xx_init+0x370>
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  400dfc:	2301      	movs	r3, #1
  400dfe:	e000      	b.n	400e02 <ili93xx_init+0x372>
	}

	return 0;
  400e00:	2300      	movs	r3, #0
}
  400e02:	4618      	mov	r0, r3
  400e04:	3714      	adds	r7, #20
  400e06:	46bd      	mov	sp, r7
  400e08:	bd90      	pop	{r4, r7, pc}
  400e0a:	bf00      	nop
  400e0c:	200008a0 	.word	0x200008a0
  400e10:	00400881 	.word	0x00400881
  400e14:	00400e8d 	.word	0x00400e8d
  400e18:	00400e59 	.word	0x00400e59
  400e1c:	00400921 	.word	0x00400921

00400e20 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  400e20:	b580      	push	{r7, lr}
  400e22:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400e24:	4b09      	ldr	r3, [pc, #36]	; (400e4c <ili93xx_display_on+0x2c>)
  400e26:	781b      	ldrb	r3, [r3, #0]
  400e28:	2b01      	cmp	r3, #1
  400e2a:	d105      	bne.n	400e38 <ili93xx_display_on+0x18>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  400e2c:	2007      	movs	r0, #7
  400e2e:	f240 1133 	movw	r1, #307	; 0x133
  400e32:	4b07      	ldr	r3, [pc, #28]	; (400e50 <ili93xx_display_on+0x30>)
  400e34:	4798      	blx	r3
  400e36:	e008      	b.n	400e4a <ili93xx_display_on+0x2a>
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400e38:	4b04      	ldr	r3, [pc, #16]	; (400e4c <ili93xx_display_on+0x2c>)
  400e3a:	781b      	ldrb	r3, [r3, #0]
  400e3c:	2b02      	cmp	r3, #2
  400e3e:	d104      	bne.n	400e4a <ili93xx_display_on+0x2a>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  400e40:	2029      	movs	r0, #41	; 0x29
  400e42:	2100      	movs	r1, #0
  400e44:	2200      	movs	r2, #0
  400e46:	4b03      	ldr	r3, [pc, #12]	; (400e54 <ili93xx_display_on+0x34>)
  400e48:	4798      	blx	r3
	}
}
  400e4a:	bd80      	pop	{r7, pc}
  400e4c:	200008a0 	.word	0x200008a0
  400e50:	0040083d 	.word	0x0040083d
  400e54:	00400881 	.word	0x00400881

00400e58 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400e58:	b480      	push	{r7}
  400e5a:	b085      	sub	sp, #20
  400e5c:	af00      	add	r7, sp, #0
  400e5e:	6078      	str	r0, [r7, #4]
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400e60:	2300      	movs	r3, #0
  400e62:	60fb      	str	r3, [r7, #12]
  400e64:	e007      	b.n	400e76 <ili93xx_set_foreground_color+0x1e>
		g_ul_pixel_cache[i] = ul_color;
  400e66:	4908      	ldr	r1, [pc, #32]	; (400e88 <ili93xx_set_foreground_color+0x30>)
  400e68:	68fb      	ldr	r3, [r7, #12]
  400e6a:	687a      	ldr	r2, [r7, #4]
  400e6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400e70:	68fb      	ldr	r3, [r7, #12]
  400e72:	3301      	adds	r3, #1
  400e74:	60fb      	str	r3, [r7, #12]
  400e76:	68fb      	ldr	r3, [r7, #12]
  400e78:	2bef      	cmp	r3, #239	; 0xef
  400e7a:	d9f4      	bls.n	400e66 <ili93xx_set_foreground_color+0xe>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  400e7c:	3714      	adds	r7, #20
  400e7e:	46bd      	mov	sp, r7
  400e80:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e84:	4770      	bx	lr
  400e86:	bf00      	nop
  400e88:	200008a4 	.word	0x200008a4

00400e8c <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400e8c:	b580      	push	{r7, lr}
  400e8e:	b086      	sub	sp, #24
  400e90:	af00      	add	r7, sp, #0
  400e92:	60f8      	str	r0, [r7, #12]
  400e94:	60b9      	str	r1, [r7, #8]
  400e96:	607a      	str	r2, [r7, #4]
  400e98:	603b      	str	r3, [r7, #0]
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400e9a:	4b36      	ldr	r3, [pc, #216]	; (400f74 <ili93xx_set_window+0xe8>)
  400e9c:	781b      	ldrb	r3, [r3, #0]
  400e9e:	2b01      	cmp	r3, #1
  400ea0:	d124      	bne.n	400eec <ili93xx_set_window+0x60>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  400ea2:	68fb      	ldr	r3, [r7, #12]
  400ea4:	b29b      	uxth	r3, r3
  400ea6:	2050      	movs	r0, #80	; 0x50
  400ea8:	4619      	mov	r1, r3
  400eaa:	4b33      	ldr	r3, [pc, #204]	; (400f78 <ili93xx_set_window+0xec>)
  400eac:	4798      	blx	r3
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400eae:	68fb      	ldr	r3, [r7, #12]
  400eb0:	b29a      	uxth	r2, r3
  400eb2:	687b      	ldr	r3, [r7, #4]
  400eb4:	b29b      	uxth	r3, r3
  400eb6:	4413      	add	r3, r2
  400eb8:	b29b      	uxth	r3, r3
  400eba:	3b01      	subs	r3, #1
  400ebc:	b29b      	uxth	r3, r3
  400ebe:	2051      	movs	r0, #81	; 0x51
  400ec0:	4619      	mov	r1, r3
  400ec2:	4b2d      	ldr	r3, [pc, #180]	; (400f78 <ili93xx_set_window+0xec>)
  400ec4:	4798      	blx	r3
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  400ec6:	68bb      	ldr	r3, [r7, #8]
  400ec8:	b29b      	uxth	r3, r3
  400eca:	2052      	movs	r0, #82	; 0x52
  400ecc:	4619      	mov	r1, r3
  400ece:	4b2a      	ldr	r3, [pc, #168]	; (400f78 <ili93xx_set_window+0xec>)
  400ed0:	4798      	blx	r3
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400ed2:	68bb      	ldr	r3, [r7, #8]
  400ed4:	b29a      	uxth	r2, r3
  400ed6:	683b      	ldr	r3, [r7, #0]
  400ed8:	b29b      	uxth	r3, r3
  400eda:	4413      	add	r3, r2
  400edc:	b29b      	uxth	r3, r3
  400ede:	3b01      	subs	r3, #1
  400ee0:	b29b      	uxth	r3, r3
  400ee2:	2053      	movs	r0, #83	; 0x53
  400ee4:	4619      	mov	r1, r3
  400ee6:	4b24      	ldr	r3, [pc, #144]	; (400f78 <ili93xx_set_window+0xec>)
  400ee8:	4798      	blx	r3
  400eea:	e03f      	b.n	400f6c <ili93xx_set_window+0xe0>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400eec:	4b21      	ldr	r3, [pc, #132]	; (400f74 <ili93xx_set_window+0xe8>)
  400eee:	781b      	ldrb	r3, [r3, #0]
  400ef0:	2b02      	cmp	r3, #2
  400ef2:	d13b      	bne.n	400f6c <ili93xx_set_window+0xe0>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  400ef4:	68fb      	ldr	r3, [r7, #12]
  400ef6:	0a1b      	lsrs	r3, r3, #8
  400ef8:	b2db      	uxtb	r3, r3
  400efa:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_x & 0xFF;
  400efc:	68fb      	ldr	r3, [r7, #12]
  400efe:	b2db      	uxtb	r3, r3
  400f00:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  400f02:	68fa      	ldr	r2, [r7, #12]
  400f04:	687b      	ldr	r3, [r7, #4]
  400f06:	4413      	add	r3, r2
  400f08:	3b01      	subs	r3, #1
  400f0a:	0a1b      	lsrs	r3, r3, #8
  400f0c:	b2db      	uxtb	r3, r3
  400f0e:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  400f10:	68fb      	ldr	r3, [r7, #12]
  400f12:	b2da      	uxtb	r2, r3
  400f14:	687b      	ldr	r3, [r7, #4]
  400f16:	b2db      	uxtb	r3, r3
  400f18:	4413      	add	r3, r2
  400f1a:	b2db      	uxtb	r3, r3
  400f1c:	3b01      	subs	r3, #1
  400f1e:	b2db      	uxtb	r3, r3
  400f20:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  400f22:	f107 0314 	add.w	r3, r7, #20
  400f26:	202a      	movs	r0, #42	; 0x2a
  400f28:	4619      	mov	r1, r3
  400f2a:	2204      	movs	r2, #4
  400f2c:	4b13      	ldr	r3, [pc, #76]	; (400f7c <ili93xx_set_window+0xf0>)
  400f2e:	4798      	blx	r3
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  400f30:	68bb      	ldr	r3, [r7, #8]
  400f32:	0a1b      	lsrs	r3, r3, #8
  400f34:	b2db      	uxtb	r3, r3
  400f36:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_y & 0xFF;
  400f38:	68bb      	ldr	r3, [r7, #8]
  400f3a:	b2db      	uxtb	r3, r3
  400f3c:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  400f3e:	68ba      	ldr	r2, [r7, #8]
  400f40:	683b      	ldr	r3, [r7, #0]
  400f42:	4413      	add	r3, r2
  400f44:	3b01      	subs	r3, #1
  400f46:	0a1b      	lsrs	r3, r3, #8
  400f48:	b2db      	uxtb	r3, r3
  400f4a:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  400f4c:	68bb      	ldr	r3, [r7, #8]
  400f4e:	b2da      	uxtb	r2, r3
  400f50:	683b      	ldr	r3, [r7, #0]
  400f52:	b2db      	uxtb	r3, r3
  400f54:	4413      	add	r3, r2
  400f56:	b2db      	uxtb	r3, r3
  400f58:	3b01      	subs	r3, #1
  400f5a:	b2db      	uxtb	r3, r3
  400f5c:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  400f5e:	f107 0314 	add.w	r3, r7, #20
  400f62:	202b      	movs	r0, #43	; 0x2b
  400f64:	4619      	mov	r1, r3
  400f66:	2204      	movs	r2, #4
  400f68:	4b04      	ldr	r3, [pc, #16]	; (400f7c <ili93xx_set_window+0xf0>)
  400f6a:	4798      	blx	r3
				       paratable, 4);
	}
}
  400f6c:	3718      	adds	r7, #24
  400f6e:	46bd      	mov	sp, r7
  400f70:	bd80      	pop	{r7, pc}
  400f72:	bf00      	nop
  400f74:	200008a0 	.word	0x200008a0
  400f78:	0040083d 	.word	0x0040083d
  400f7c:	00400881 	.word	0x00400881

00400f80 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  400f80:	b580      	push	{r7, lr}
  400f82:	b082      	sub	sp, #8
  400f84:	af00      	add	r7, sp, #0
  400f86:	4603      	mov	r3, r0
  400f88:	460a      	mov	r2, r1
  400f8a:	80fb      	strh	r3, [r7, #6]
  400f8c:	4613      	mov	r3, r2
  400f8e:	80bb      	strh	r3, [r7, #4]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400f90:	4b08      	ldr	r3, [pc, #32]	; (400fb4 <ili93xx_set_cursor_position+0x34>)
  400f92:	781b      	ldrb	r3, [r3, #0]
  400f94:	2b01      	cmp	r3, #1
  400f96:	d109      	bne.n	400fac <ili93xx_set_cursor_position+0x2c>
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  400f98:	88fb      	ldrh	r3, [r7, #6]
  400f9a:	2020      	movs	r0, #32
  400f9c:	4619      	mov	r1, r3
  400f9e:	4b06      	ldr	r3, [pc, #24]	; (400fb8 <ili93xx_set_cursor_position+0x38>)
  400fa0:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  400fa2:	88bb      	ldrh	r3, [r7, #4]
  400fa4:	2021      	movs	r0, #33	; 0x21
  400fa6:	4619      	mov	r1, r3
  400fa8:	4b03      	ldr	r3, [pc, #12]	; (400fb8 <ili93xx_set_cursor_position+0x38>)
  400faa:	4798      	blx	r3
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  400fac:	3708      	adds	r7, #8
  400fae:	46bd      	mov	sp, r7
  400fb0:	bd80      	pop	{r7, pc}
  400fb2:	bf00      	nop
  400fb4:	200008a0 	.word	0x200008a0
  400fb8:	0040083d 	.word	0x0040083d

00400fbc <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400fbc:	b590      	push	{r4, r7, lr}
  400fbe:	b083      	sub	sp, #12
  400fc0:	af00      	add	r7, sp, #0
  400fc2:	6078      	str	r0, [r7, #4]
  400fc4:	6039      	str	r1, [r7, #0]
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  400fc6:	4b1b      	ldr	r3, [pc, #108]	; (401034 <ili93xx_draw_pixel+0x78>)
  400fc8:	681b      	ldr	r3, [r3, #0]
  400fca:	687a      	ldr	r2, [r7, #4]
  400fcc:	429a      	cmp	r2, r3
  400fce:	d204      	bcs.n	400fda <ili93xx_draw_pixel+0x1e>
  400fd0:	4b19      	ldr	r3, [pc, #100]	; (401038 <ili93xx_draw_pixel+0x7c>)
  400fd2:	681b      	ldr	r3, [r3, #0]
  400fd4:	683a      	ldr	r2, [r7, #0]
  400fd6:	429a      	cmp	r2, r3
  400fd8:	d301      	bcc.n	400fde <ili93xx_draw_pixel+0x22>
		return 1;
  400fda:	2301      	movs	r3, #1
  400fdc:	e025      	b.n	40102a <ili93xx_draw_pixel+0x6e>
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400fde:	4b17      	ldr	r3, [pc, #92]	; (40103c <ili93xx_draw_pixel+0x80>)
  400fe0:	781b      	ldrb	r3, [r3, #0]
  400fe2:	2b01      	cmp	r3, #1
  400fe4:	d10f      	bne.n	401006 <ili93xx_draw_pixel+0x4a>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  400fe6:	687b      	ldr	r3, [r7, #4]
  400fe8:	b29a      	uxth	r2, r3
  400fea:	683b      	ldr	r3, [r7, #0]
  400fec:	b29b      	uxth	r3, r3
  400fee:	4610      	mov	r0, r2
  400ff0:	4619      	mov	r1, r3
  400ff2:	4b13      	ldr	r3, [pc, #76]	; (401040 <ili93xx_draw_pixel+0x84>)
  400ff4:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  400ff6:	4b13      	ldr	r3, [pc, #76]	; (401044 <ili93xx_draw_pixel+0x88>)
  400ff8:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400ffa:	4b13      	ldr	r3, [pc, #76]	; (401048 <ili93xx_draw_pixel+0x8c>)
  400ffc:	681b      	ldr	r3, [r3, #0]
  400ffe:	4618      	mov	r0, r3
  401000:	4b12      	ldr	r3, [pc, #72]	; (40104c <ili93xx_draw_pixel+0x90>)
  401002:	4798      	blx	r3
  401004:	e010      	b.n	401028 <ili93xx_draw_pixel+0x6c>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  401006:	4b0d      	ldr	r3, [pc, #52]	; (40103c <ili93xx_draw_pixel+0x80>)
  401008:	781b      	ldrb	r3, [r3, #0]
  40100a:	2b02      	cmp	r3, #2
  40100c:	d10c      	bne.n	401028 <ili93xx_draw_pixel+0x6c>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  40100e:	6878      	ldr	r0, [r7, #4]
  401010:	6839      	ldr	r1, [r7, #0]
  401012:	2200      	movs	r2, #0
  401014:	2300      	movs	r3, #0
  401016:	4c0e      	ldr	r4, [pc, #56]	; (401050 <ili93xx_draw_pixel+0x94>)
  401018:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  40101a:	4b0a      	ldr	r3, [pc, #40]	; (401044 <ili93xx_draw_pixel+0x88>)
  40101c:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40101e:	4b0a      	ldr	r3, [pc, #40]	; (401048 <ili93xx_draw_pixel+0x8c>)
  401020:	681b      	ldr	r3, [r3, #0]
  401022:	4618      	mov	r0, r3
  401024:	4b09      	ldr	r3, [pc, #36]	; (40104c <ili93xx_draw_pixel+0x90>)
  401026:	4798      	blx	r3
	}

	return 0;
  401028:	2300      	movs	r3, #0
}
  40102a:	4618      	mov	r0, r3
  40102c:	370c      	adds	r7, #12
  40102e:	46bd      	mov	sp, r7
  401030:	bd90      	pop	{r4, r7, pc}
  401032:	bf00      	nop
  401034:	20000000 	.word	0x20000000
  401038:	20000004 	.word	0x20000004
  40103c:	200008a0 	.word	0x200008a0
  401040:	00400f81 	.word	0x00400f81
  401044:	004006ed 	.word	0x004006ed
  401048:	200008a4 	.word	0x200008a4
  40104c:	0040072d 	.word	0x0040072d
  401050:	00400e8d 	.word	0x00400e8d

00401054 <ili93xx_draw_line_bresenham>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line endl.
 */
static void ili93xx_draw_line_bresenham(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  401054:	b580      	push	{r7, lr}
  401056:	b08c      	sub	sp, #48	; 0x30
  401058:	af00      	add	r7, sp, #0
  40105a:	60f8      	str	r0, [r7, #12]
  40105c:	60b9      	str	r1, [r7, #8]
  40105e:	607a      	str	r2, [r7, #4]
  401060:	603b      	str	r3, [r7, #0]
	int dx, dy;
	int i;
	int xinc, yinc, cumul;
	int x, y;

	x = ul_x1;
  401062:	68fb      	ldr	r3, [r7, #12]
  401064:	627b      	str	r3, [r7, #36]	; 0x24
	y = ul_y1;
  401066:	68bb      	ldr	r3, [r7, #8]
  401068:	623b      	str	r3, [r7, #32]
	dx = ul_x2 - ul_x1;
  40106a:	687a      	ldr	r2, [r7, #4]
  40106c:	68fb      	ldr	r3, [r7, #12]
  40106e:	1ad3      	subs	r3, r2, r3
  401070:	61fb      	str	r3, [r7, #28]
	dy = ul_y2 - ul_y1;
  401072:	683a      	ldr	r2, [r7, #0]
  401074:	68bb      	ldr	r3, [r7, #8]
  401076:	1ad3      	subs	r3, r2, r3
  401078:	61bb      	str	r3, [r7, #24]
	xinc = (dx > 0) ? 1 : -1;
  40107a:	69fb      	ldr	r3, [r7, #28]
  40107c:	2b00      	cmp	r3, #0
  40107e:	dd01      	ble.n	401084 <ili93xx_draw_line_bresenham+0x30>
  401080:	2301      	movs	r3, #1
  401082:	e001      	b.n	401088 <ili93xx_draw_line_bresenham+0x34>
  401084:	f04f 33ff 	mov.w	r3, #4294967295
  401088:	617b      	str	r3, [r7, #20]
	yinc = (dy > 0) ? 1 : -1;
  40108a:	69bb      	ldr	r3, [r7, #24]
  40108c:	2b00      	cmp	r3, #0
  40108e:	dd01      	ble.n	401094 <ili93xx_draw_line_bresenham+0x40>
  401090:	2301      	movs	r3, #1
  401092:	e001      	b.n	401098 <ili93xx_draw_line_bresenham+0x44>
  401094:	f04f 33ff 	mov.w	r3, #4294967295
  401098:	613b      	str	r3, [r7, #16]
	dx = abs(ul_x2 - ul_x1);
  40109a:	687a      	ldr	r2, [r7, #4]
  40109c:	68fb      	ldr	r3, [r7, #12]
  40109e:	1ad3      	subs	r3, r2, r3
  4010a0:	2b00      	cmp	r3, #0
  4010a2:	bfb8      	it	lt
  4010a4:	425b      	neglt	r3, r3
  4010a6:	61fb      	str	r3, [r7, #28]
	dy = abs(ul_y2 - ul_y1);
  4010a8:	683a      	ldr	r2, [r7, #0]
  4010aa:	68bb      	ldr	r3, [r7, #8]
  4010ac:	1ad3      	subs	r3, r2, r3
  4010ae:	2b00      	cmp	r3, #0
  4010b0:	bfb8      	it	lt
  4010b2:	425b      	neglt	r3, r3
  4010b4:	61bb      	str	r3, [r7, #24]

	ili93xx_draw_pixel(x, y);
  4010b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4010b8:	6a3b      	ldr	r3, [r7, #32]
  4010ba:	4610      	mov	r0, r2
  4010bc:	4619      	mov	r1, r3
  4010be:	4b2c      	ldr	r3, [pc, #176]	; (401170 <ili93xx_draw_line_bresenham+0x11c>)
  4010c0:	4798      	blx	r3

	if (dx > dy) {
  4010c2:	69fa      	ldr	r2, [r7, #28]
  4010c4:	69bb      	ldr	r3, [r7, #24]
  4010c6:	429a      	cmp	r2, r3
  4010c8:	dd27      	ble.n	40111a <ili93xx_draw_line_bresenham+0xc6>
		cumul = dx >> 1;
  4010ca:	69fb      	ldr	r3, [r7, #28]
  4010cc:	105b      	asrs	r3, r3, #1
  4010ce:	62bb      	str	r3, [r7, #40]	; 0x28

		for (i = 1; i <= dx; i++) {
  4010d0:	2301      	movs	r3, #1
  4010d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  4010d4:	e01c      	b.n	401110 <ili93xx_draw_line_bresenham+0xbc>
			x += xinc;
  4010d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4010d8:	697b      	ldr	r3, [r7, #20]
  4010da:	4413      	add	r3, r2
  4010dc:	627b      	str	r3, [r7, #36]	; 0x24
			cumul += dy;
  4010de:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4010e0:	69bb      	ldr	r3, [r7, #24]
  4010e2:	4413      	add	r3, r2
  4010e4:	62bb      	str	r3, [r7, #40]	; 0x28

			if (cumul >= dx) {
  4010e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4010e8:	69fb      	ldr	r3, [r7, #28]
  4010ea:	429a      	cmp	r2, r3
  4010ec:	db07      	blt.n	4010fe <ili93xx_draw_line_bresenham+0xaa>
				cumul -= dx;
  4010ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4010f0:	69fb      	ldr	r3, [r7, #28]
  4010f2:	1ad3      	subs	r3, r2, r3
  4010f4:	62bb      	str	r3, [r7, #40]	; 0x28
				y += yinc;
  4010f6:	6a3a      	ldr	r2, [r7, #32]
  4010f8:	693b      	ldr	r3, [r7, #16]
  4010fa:	4413      	add	r3, r2
  4010fc:	623b      	str	r3, [r7, #32]
			}

			ili93xx_draw_pixel(x, y);
  4010fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401100:	6a3b      	ldr	r3, [r7, #32]
  401102:	4610      	mov	r0, r2
  401104:	4619      	mov	r1, r3
  401106:	4b1a      	ldr	r3, [pc, #104]	; (401170 <ili93xx_draw_line_bresenham+0x11c>)
  401108:	4798      	blx	r3
	ili93xx_draw_pixel(x, y);

	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
  40110a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40110c:	3301      	adds	r3, #1
  40110e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401110:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  401112:	69fb      	ldr	r3, [r7, #28]
  401114:	429a      	cmp	r2, r3
  401116:	ddde      	ble.n	4010d6 <ili93xx_draw_line_bresenham+0x82>
  401118:	e026      	b.n	401168 <ili93xx_draw_line_bresenham+0x114>
			}

			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;
  40111a:	69bb      	ldr	r3, [r7, #24]
  40111c:	105b      	asrs	r3, r3, #1
  40111e:	62bb      	str	r3, [r7, #40]	; 0x28

		for (i = 1; i <= dy; i++) {
  401120:	2301      	movs	r3, #1
  401122:	62fb      	str	r3, [r7, #44]	; 0x2c
  401124:	e01c      	b.n	401160 <ili93xx_draw_line_bresenham+0x10c>
			y += yinc;
  401126:	6a3a      	ldr	r2, [r7, #32]
  401128:	693b      	ldr	r3, [r7, #16]
  40112a:	4413      	add	r3, r2
  40112c:	623b      	str	r3, [r7, #32]
			cumul += dx;
  40112e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401130:	69fb      	ldr	r3, [r7, #28]
  401132:	4413      	add	r3, r2
  401134:	62bb      	str	r3, [r7, #40]	; 0x28

			if (cumul >= dy) {
  401136:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401138:	69bb      	ldr	r3, [r7, #24]
  40113a:	429a      	cmp	r2, r3
  40113c:	db07      	blt.n	40114e <ili93xx_draw_line_bresenham+0xfa>
				cumul -= dy;
  40113e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401140:	69bb      	ldr	r3, [r7, #24]
  401142:	1ad3      	subs	r3, r2, r3
  401144:	62bb      	str	r3, [r7, #40]	; 0x28
				x += xinc;
  401146:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401148:	697b      	ldr	r3, [r7, #20]
  40114a:	4413      	add	r3, r2
  40114c:	627b      	str	r3, [r7, #36]	; 0x24
			}

			ili93xx_draw_pixel(x, y);
  40114e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401150:	6a3b      	ldr	r3, [r7, #32]
  401152:	4610      	mov	r0, r2
  401154:	4619      	mov	r1, r3
  401156:	4b06      	ldr	r3, [pc, #24]	; (401170 <ili93xx_draw_line_bresenham+0x11c>)
  401158:	4798      	blx	r3
			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
  40115a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40115c:	3301      	adds	r3, #1
  40115e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401160:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  401162:	69bb      	ldr	r3, [r7, #24]
  401164:	429a      	cmp	r2, r3
  401166:	ddde      	ble.n	401126 <ili93xx_draw_line_bresenham+0xd2>
			}

			ili93xx_draw_pixel(x, y);
		}
	}
}
  401168:	3730      	adds	r7, #48	; 0x30
  40116a:	46bd      	mov	sp, r7
  40116c:	bd80      	pop	{r7, pc}
  40116e:	bf00      	nop
  401170:	00400fbd 	.word	0x00400fbd

00401174 <ili93xx_draw_line>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line end.
 */
void ili93xx_draw_line(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  401174:	b590      	push	{r4, r7, lr}
  401176:	b085      	sub	sp, #20
  401178:	af00      	add	r7, sp, #0
  40117a:	60f8      	str	r0, [r7, #12]
  40117c:	60b9      	str	r1, [r7, #8]
  40117e:	607a      	str	r2, [r7, #4]
  401180:	603b      	str	r3, [r7, #0]
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
  401182:	68ba      	ldr	r2, [r7, #8]
  401184:	683b      	ldr	r3, [r7, #0]
  401186:	429a      	cmp	r2, r3
  401188:	d003      	beq.n	401192 <ili93xx_draw_line+0x1e>
  40118a:	68fa      	ldr	r2, [r7, #12]
  40118c:	687b      	ldr	r3, [r7, #4]
  40118e:	429a      	cmp	r2, r3
  401190:	d106      	bne.n	4011a0 <ili93xx_draw_line+0x2c>
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
  401192:	68f8      	ldr	r0, [r7, #12]
  401194:	68b9      	ldr	r1, [r7, #8]
  401196:	687a      	ldr	r2, [r7, #4]
  401198:	683b      	ldr	r3, [r7, #0]
  40119a:	4c06      	ldr	r4, [pc, #24]	; (4011b4 <ili93xx_draw_line+0x40>)
  40119c:	47a0      	blx	r4
  40119e:	e005      	b.n	4011ac <ili93xx_draw_line+0x38>
	} else {
		ili93xx_draw_line_bresenham(ul_x1, ul_y1, ul_x2, ul_y2);
  4011a0:	68f8      	ldr	r0, [r7, #12]
  4011a2:	68b9      	ldr	r1, [r7, #8]
  4011a4:	687a      	ldr	r2, [r7, #4]
  4011a6:	683b      	ldr	r3, [r7, #0]
  4011a8:	4c03      	ldr	r4, [pc, #12]	; (4011b8 <ili93xx_draw_line+0x44>)
  4011aa:	47a0      	blx	r4
	}
}
  4011ac:	3714      	adds	r7, #20
  4011ae:	46bd      	mov	sp, r7
  4011b0:	bd90      	pop	{r4, r7, pc}
  4011b2:	bf00      	nop
  4011b4:	004011bd 	.word	0x004011bd
  4011b8:	00401055 	.word	0x00401055

004011bc <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4011bc:	b590      	push	{r4, r7, lr}
  4011be:	b087      	sub	sp, #28
  4011c0:	af00      	add	r7, sp, #0
  4011c2:	60f8      	str	r0, [r7, #12]
  4011c4:	60b9      	str	r1, [r7, #8]
  4011c6:	607a      	str	r2, [r7, #4]
  4011c8:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4011ca:	f107 000c 	add.w	r0, r7, #12
  4011ce:	f107 0108 	add.w	r1, r7, #8
  4011d2:	1d3a      	adds	r2, r7, #4
  4011d4:	463b      	mov	r3, r7
  4011d6:	4c26      	ldr	r4, [pc, #152]	; (401270 <ili93xx_draw_filled_rectangle+0xb4>)
  4011d8:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  4011da:	68f8      	ldr	r0, [r7, #12]
  4011dc:	68b9      	ldr	r1, [r7, #8]
  4011de:	687a      	ldr	r2, [r7, #4]
  4011e0:	68fb      	ldr	r3, [r7, #12]
  4011e2:	1ad3      	subs	r3, r2, r3
  4011e4:	1c5c      	adds	r4, r3, #1
			(ul_y2 - ul_y1) + 1);
  4011e6:	683a      	ldr	r2, [r7, #0]
  4011e8:	68bb      	ldr	r3, [r7, #8]
  4011ea:	1ad3      	subs	r3, r2, r3

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  4011ec:	3301      	adds	r3, #1
  4011ee:	4622      	mov	r2, r4
  4011f0:	4c20      	ldr	r4, [pc, #128]	; (401274 <ili93xx_draw_filled_rectangle+0xb8>)
  4011f2:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  4011f4:	68fb      	ldr	r3, [r7, #12]
  4011f6:	b29a      	uxth	r2, r3
  4011f8:	68bb      	ldr	r3, [r7, #8]
  4011fa:	b29b      	uxth	r3, r3
  4011fc:	4610      	mov	r0, r2
  4011fe:	4619      	mov	r1, r3
  401200:	4b1d      	ldr	r3, [pc, #116]	; (401278 <ili93xx_draw_filled_rectangle+0xbc>)
  401202:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  401204:	4b1d      	ldr	r3, [pc, #116]	; (40127c <ili93xx_draw_filled_rectangle+0xc0>)
  401206:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  401208:	687a      	ldr	r2, [r7, #4]
  40120a:	68fb      	ldr	r3, [r7, #12]
  40120c:	1ad3      	subs	r3, r2, r3
  40120e:	3301      	adds	r3, #1
  401210:	6839      	ldr	r1, [r7, #0]
  401212:	68ba      	ldr	r2, [r7, #8]
  401214:	1a8a      	subs	r2, r1, r2
  401216:	3201      	adds	r2, #1
  401218:	fb02 f303 	mul.w	r3, r2, r3
  40121c:	613b      	str	r3, [r7, #16]

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  40121e:	693b      	ldr	r3, [r7, #16]
  401220:	4a17      	ldr	r2, [pc, #92]	; (401280 <ili93xx_draw_filled_rectangle+0xc4>)
  401222:	fba2 2303 	umull	r2, r3, r2, r3
  401226:	09db      	lsrs	r3, r3, #7
  401228:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  40122a:	e003      	b.n	401234 <ili93xx_draw_filled_rectangle+0x78>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40122c:	4815      	ldr	r0, [pc, #84]	; (401284 <ili93xx_draw_filled_rectangle+0xc8>)
  40122e:	21f0      	movs	r1, #240	; 0xf0
  401230:	4b15      	ldr	r3, [pc, #84]	; (401288 <ili93xx_draw_filled_rectangle+0xcc>)
  401232:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  401234:	697b      	ldr	r3, [r7, #20]
  401236:	1e5a      	subs	r2, r3, #1
  401238:	617a      	str	r2, [r7, #20]
  40123a:	2b00      	cmp	r3, #0
  40123c:	d1f6      	bne.n	40122c <ili93xx_draw_filled_rectangle+0x70>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40123e:	6939      	ldr	r1, [r7, #16]
  401240:	4b0f      	ldr	r3, [pc, #60]	; (401280 <ili93xx_draw_filled_rectangle+0xc4>)
  401242:	fba3 2301 	umull	r2, r3, r3, r1
  401246:	09da      	lsrs	r2, r3, #7
  401248:	4613      	mov	r3, r2
  40124a:	011b      	lsls	r3, r3, #4
  40124c:	1a9b      	subs	r3, r3, r2
  40124e:	011b      	lsls	r3, r3, #4
  401250:	1aca      	subs	r2, r1, r3
  401252:	480c      	ldr	r0, [pc, #48]	; (401284 <ili93xx_draw_filled_rectangle+0xc8>)
  401254:	4611      	mov	r1, r2
  401256:	4b0c      	ldr	r3, [pc, #48]	; (401288 <ili93xx_draw_filled_rectangle+0xcc>)
  401258:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  40125a:	4b0c      	ldr	r3, [pc, #48]	; (40128c <ili93xx_draw_filled_rectangle+0xd0>)
  40125c:	681a      	ldr	r2, [r3, #0]
  40125e:	4b0c      	ldr	r3, [pc, #48]	; (401290 <ili93xx_draw_filled_rectangle+0xd4>)
  401260:	681b      	ldr	r3, [r3, #0]
  401262:	2000      	movs	r0, #0
  401264:	2100      	movs	r1, #0
  401266:	4c03      	ldr	r4, [pc, #12]	; (401274 <ili93xx_draw_filled_rectangle+0xb8>)
  401268:	47a0      	blx	r4
}
  40126a:	371c      	adds	r7, #28
  40126c:	46bd      	mov	sp, r7
  40126e:	bd90      	pop	{r4, r7, pc}
  401270:	00400961 	.word	0x00400961
  401274:	00400e8d 	.word	0x00400e8d
  401278:	00400f81 	.word	0x00400f81
  40127c:	004006ed 	.word	0x004006ed
  401280:	88888889 	.word	0x88888889
  401284:	200008a4 	.word	0x200008a4
  401288:	00400761 	.word	0x00400761
  40128c:	20000000 	.word	0x20000000
  401290:	20000004 	.word	0x20000004

00401294 <ili93xx_draw_circle>:
 * \param ul_r circle radius.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_circle(uint32_t ul_x, uint32_t ul_y, uint32_t ul_r)
{
  401294:	b580      	push	{r7, lr}
  401296:	b088      	sub	sp, #32
  401298:	af00      	add	r7, sp, #0
  40129a:	60f8      	str	r0, [r7, #12]
  40129c:	60b9      	str	r1, [r7, #8]
  40129e:	607a      	str	r2, [r7, #4]
	int32_t d;
	uint32_t curX;
	uint32_t curY;

	if (ul_r == 0) {
  4012a0:	687b      	ldr	r3, [r7, #4]
  4012a2:	2b00      	cmp	r3, #0
  4012a4:	d101      	bne.n	4012aa <ili93xx_draw_circle+0x16>
		return 1;
  4012a6:	2301      	movs	r3, #1
  4012a8:	e076      	b.n	401398 <ili93xx_draw_circle+0x104>
	}

	d = 3 - (ul_r << 1);
  4012aa:	687b      	ldr	r3, [r7, #4]
  4012ac:	005b      	lsls	r3, r3, #1
  4012ae:	f1c3 0303 	rsb	r3, r3, #3
  4012b2:	61fb      	str	r3, [r7, #28]
	curX = 0;
  4012b4:	2300      	movs	r3, #0
  4012b6:	61bb      	str	r3, [r7, #24]
	curY = ul_r;
  4012b8:	687b      	ldr	r3, [r7, #4]
  4012ba:	617b      	str	r3, [r7, #20]

	while (curX <= curY) {
  4012bc:	e067      	b.n	40138e <ili93xx_draw_circle+0xfa>
		ili93xx_draw_pixel(ul_x + curX, ul_y + curY);
  4012be:	68fa      	ldr	r2, [r7, #12]
  4012c0:	69bb      	ldr	r3, [r7, #24]
  4012c2:	18d1      	adds	r1, r2, r3
  4012c4:	68ba      	ldr	r2, [r7, #8]
  4012c6:	697b      	ldr	r3, [r7, #20]
  4012c8:	4413      	add	r3, r2
  4012ca:	4608      	mov	r0, r1
  4012cc:	4619      	mov	r1, r3
  4012ce:	4b34      	ldr	r3, [pc, #208]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  4012d0:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curX, ul_y - curY);
  4012d2:	68fa      	ldr	r2, [r7, #12]
  4012d4:	69bb      	ldr	r3, [r7, #24]
  4012d6:	18d1      	adds	r1, r2, r3
  4012d8:	68ba      	ldr	r2, [r7, #8]
  4012da:	697b      	ldr	r3, [r7, #20]
  4012dc:	1ad3      	subs	r3, r2, r3
  4012de:	4608      	mov	r0, r1
  4012e0:	4619      	mov	r1, r3
  4012e2:	4b2f      	ldr	r3, [pc, #188]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  4012e4:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curX, ul_y + curY);
  4012e6:	68fa      	ldr	r2, [r7, #12]
  4012e8:	69bb      	ldr	r3, [r7, #24]
  4012ea:	1ad1      	subs	r1, r2, r3
  4012ec:	68ba      	ldr	r2, [r7, #8]
  4012ee:	697b      	ldr	r3, [r7, #20]
  4012f0:	4413      	add	r3, r2
  4012f2:	4608      	mov	r0, r1
  4012f4:	4619      	mov	r1, r3
  4012f6:	4b2a      	ldr	r3, [pc, #168]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  4012f8:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curX, ul_y - curY);
  4012fa:	68fa      	ldr	r2, [r7, #12]
  4012fc:	69bb      	ldr	r3, [r7, #24]
  4012fe:	1ad1      	subs	r1, r2, r3
  401300:	68ba      	ldr	r2, [r7, #8]
  401302:	697b      	ldr	r3, [r7, #20]
  401304:	1ad3      	subs	r3, r2, r3
  401306:	4608      	mov	r0, r1
  401308:	4619      	mov	r1, r3
  40130a:	4b25      	ldr	r3, [pc, #148]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  40130c:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curY, ul_y + curX);
  40130e:	68fa      	ldr	r2, [r7, #12]
  401310:	697b      	ldr	r3, [r7, #20]
  401312:	18d1      	adds	r1, r2, r3
  401314:	68ba      	ldr	r2, [r7, #8]
  401316:	69bb      	ldr	r3, [r7, #24]
  401318:	4413      	add	r3, r2
  40131a:	4608      	mov	r0, r1
  40131c:	4619      	mov	r1, r3
  40131e:	4b20      	ldr	r3, [pc, #128]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  401320:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curY, ul_y - curX);
  401322:	68fa      	ldr	r2, [r7, #12]
  401324:	697b      	ldr	r3, [r7, #20]
  401326:	18d1      	adds	r1, r2, r3
  401328:	68ba      	ldr	r2, [r7, #8]
  40132a:	69bb      	ldr	r3, [r7, #24]
  40132c:	1ad3      	subs	r3, r2, r3
  40132e:	4608      	mov	r0, r1
  401330:	4619      	mov	r1, r3
  401332:	4b1b      	ldr	r3, [pc, #108]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  401334:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curY, ul_y + curX);
  401336:	68fa      	ldr	r2, [r7, #12]
  401338:	697b      	ldr	r3, [r7, #20]
  40133a:	1ad1      	subs	r1, r2, r3
  40133c:	68ba      	ldr	r2, [r7, #8]
  40133e:	69bb      	ldr	r3, [r7, #24]
  401340:	4413      	add	r3, r2
  401342:	4608      	mov	r0, r1
  401344:	4619      	mov	r1, r3
  401346:	4b16      	ldr	r3, [pc, #88]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  401348:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curY, ul_y - curX);
  40134a:	68fa      	ldr	r2, [r7, #12]
  40134c:	697b      	ldr	r3, [r7, #20]
  40134e:	1ad1      	subs	r1, r2, r3
  401350:	68ba      	ldr	r2, [r7, #8]
  401352:	69bb      	ldr	r3, [r7, #24]
  401354:	1ad3      	subs	r3, r2, r3
  401356:	4608      	mov	r0, r1
  401358:	4619      	mov	r1, r3
  40135a:	4b11      	ldr	r3, [pc, #68]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  40135c:	4798      	blx	r3

		if (d < 0) {
  40135e:	69fb      	ldr	r3, [r7, #28]
  401360:	2b00      	cmp	r3, #0
  401362:	da06      	bge.n	401372 <ili93xx_draw_circle+0xde>
			d += (curX << 2) + 6;
  401364:	69bb      	ldr	r3, [r7, #24]
  401366:	009a      	lsls	r2, r3, #2
  401368:	69fb      	ldr	r3, [r7, #28]
  40136a:	4413      	add	r3, r2
  40136c:	3306      	adds	r3, #6
  40136e:	61fb      	str	r3, [r7, #28]
  401370:	e00a      	b.n	401388 <ili93xx_draw_circle+0xf4>
		} else {
			d += ((curX - curY) << 2) + 10;
  401372:	69ba      	ldr	r2, [r7, #24]
  401374:	697b      	ldr	r3, [r7, #20]
  401376:	1ad3      	subs	r3, r2, r3
  401378:	009a      	lsls	r2, r3, #2
  40137a:	69fb      	ldr	r3, [r7, #28]
  40137c:	4413      	add	r3, r2
  40137e:	330a      	adds	r3, #10
  401380:	61fb      	str	r3, [r7, #28]
			curY--;
  401382:	697b      	ldr	r3, [r7, #20]
  401384:	3b01      	subs	r3, #1
  401386:	617b      	str	r3, [r7, #20]
		}

		curX++;
  401388:	69bb      	ldr	r3, [r7, #24]
  40138a:	3301      	adds	r3, #1
  40138c:	61bb      	str	r3, [r7, #24]

	d = 3 - (ul_r << 1);
	curX = 0;
	curY = ul_r;

	while (curX <= curY) {
  40138e:	69ba      	ldr	r2, [r7, #24]
  401390:	697b      	ldr	r3, [r7, #20]
  401392:	429a      	cmp	r2, r3
  401394:	d993      	bls.n	4012be <ili93xx_draw_circle+0x2a>
		}

		curX++;
	}

	return 0;
  401396:	2300      	movs	r3, #0
}
  401398:	4618      	mov	r0, r3
  40139a:	3720      	adds	r7, #32
  40139c:	46bd      	mov	sp, r7
  40139e:	bd80      	pop	{r7, pc}
  4013a0:	00400fbd 	.word	0x00400fbd

004013a4 <ili93xx_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili93xx_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  4013a4:	b580      	push	{r7, lr}
  4013a6:	b08a      	sub	sp, #40	; 0x28
  4013a8:	af00      	add	r7, sp, #0
  4013aa:	60f8      	str	r0, [r7, #12]
  4013ac:	60b9      	str	r1, [r7, #8]
  4013ae:	4613      	mov	r3, r2
  4013b0:	71fb      	strb	r3, [r7, #7]

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4013b2:	79fa      	ldrb	r2, [r7, #7]
  4013b4:	4613      	mov	r3, r2
  4013b6:	009b      	lsls	r3, r3, #2
  4013b8:	4413      	add	r3, r2
  4013ba:	009b      	lsls	r3, r3, #2
  4013bc:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  4013c0:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  4013c2:	2300      	movs	r3, #0
  4013c4:	623b      	str	r3, [r7, #32]
  4013c6:	e04d      	b.n	401464 <ili93xx_draw_char+0xc0>
		/** Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  4013c8:	6a3b      	ldr	r3, [r7, #32]
  4013ca:	005a      	lsls	r2, r3, #1
  4013cc:	69fb      	ldr	r3, [r7, #28]
  4013ce:	4413      	add	r3, r2
  4013d0:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  4013d2:	69bb      	ldr	r3, [r7, #24]
  4013d4:	3301      	adds	r3, #1
  4013d6:	617b      	str	r3, [r7, #20]

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  4013d8:	2300      	movs	r3, #0
  4013da:	627b      	str	r3, [r7, #36]	; 0x24
  4013dc:	e01a      	b.n	401414 <ili93xx_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  4013de:	4a24      	ldr	r2, [pc, #144]	; (401470 <ili93xx_draw_char+0xcc>)
  4013e0:	69bb      	ldr	r3, [r7, #24]
  4013e2:	4413      	add	r3, r2
  4013e4:	781b      	ldrb	r3, [r3, #0]
  4013e6:	461a      	mov	r2, r3
  4013e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4013ea:	f1c3 0307 	rsb	r3, r3, #7
  4013ee:	fa42 f303 	asr.w	r3, r2, r3
  4013f2:	f003 0301 	and.w	r3, r3, #1
  4013f6:	2b00      	cmp	r3, #0
  4013f8:	d009      	beq.n	40140e <ili93xx_draw_char+0x6a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  4013fa:	68fa      	ldr	r2, [r7, #12]
  4013fc:	6a3b      	ldr	r3, [r7, #32]
  4013fe:	18d1      	adds	r1, r2, r3
  401400:	68ba      	ldr	r2, [r7, #8]
  401402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401404:	4413      	add	r3, r2
  401406:	4608      	mov	r0, r1
  401408:	4619      	mov	r1, r3
  40140a:	4b1a      	ldr	r3, [pc, #104]	; (401474 <ili93xx_draw_char+0xd0>)
  40140c:	4798      	blx	r3

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  40140e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401410:	3301      	adds	r3, #1
  401412:	627b      	str	r3, [r7, #36]	; 0x24
  401414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401416:	2b07      	cmp	r3, #7
  401418:	d9e1      	bls.n	4013de <ili93xx_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  40141a:	2300      	movs	r3, #0
  40141c:	627b      	str	r3, [r7, #36]	; 0x24
  40141e:	e01b      	b.n	401458 <ili93xx_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  401420:	4a13      	ldr	r2, [pc, #76]	; (401470 <ili93xx_draw_char+0xcc>)
  401422:	697b      	ldr	r3, [r7, #20]
  401424:	4413      	add	r3, r2
  401426:	781b      	ldrb	r3, [r3, #0]
  401428:	461a      	mov	r2, r3
  40142a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40142c:	f1c3 0307 	rsb	r3, r3, #7
  401430:	fa42 f303 	asr.w	r3, r2, r3
  401434:	f003 0301 	and.w	r3, r3, #1
  401438:	2b00      	cmp	r3, #0
  40143a:	d00a      	beq.n	401452 <ili93xx_draw_char+0xae>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  40143c:	68fa      	ldr	r2, [r7, #12]
  40143e:	6a3b      	ldr	r3, [r7, #32]
  401440:	18d1      	adds	r1, r2, r3
  401442:	68ba      	ldr	r2, [r7, #8]
  401444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401446:	4413      	add	r3, r2
  401448:	3308      	adds	r3, #8
  40144a:	4608      	mov	r0, r1
  40144c:	4619      	mov	r1, r3
  40144e:	4b09      	ldr	r3, [pc, #36]	; (401474 <ili93xx_draw_char+0xd0>)
  401450:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  401452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401454:	3301      	adds	r3, #1
  401456:	627b      	str	r3, [r7, #36]	; 0x24
  401458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40145a:	2b05      	cmp	r3, #5
  40145c:	d9e0      	bls.n	401420 <ili93xx_draw_char+0x7c>
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  40145e:	6a3b      	ldr	r3, [r7, #32]
  401460:	3301      	adds	r3, #1
  401462:	623b      	str	r3, [r7, #32]
  401464:	6a3b      	ldr	r3, [r7, #32]
  401466:	2b09      	cmp	r3, #9
  401468:	d9ae      	bls.n	4013c8 <ili93xx_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  40146a:	3728      	adds	r7, #40	; 0x28
  40146c:	46bd      	mov	sp, r7
  40146e:	bd80      	pop	{r7, pc}
  401470:	004088ac 	.word	0x004088ac
  401474:	00400fbd 	.word	0x00400fbd

00401478 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  401478:	b580      	push	{r7, lr}
  40147a:	b086      	sub	sp, #24
  40147c:	af00      	add	r7, sp, #0
  40147e:	60f8      	str	r0, [r7, #12]
  401480:	60b9      	str	r1, [r7, #8]
  401482:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  401484:	68fb      	ldr	r3, [r7, #12]
  401486:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  401488:	e01c      	b.n	4014c4 <ili93xx_draw_string+0x4c>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  40148a:	687b      	ldr	r3, [r7, #4]
  40148c:	781b      	ldrb	r3, [r3, #0]
  40148e:	2b0a      	cmp	r3, #10
  401490:	d108      	bne.n	4014a4 <ili93xx_draw_string+0x2c>
			ul_y += gfont.height + 2;
  401492:	230e      	movs	r3, #14
  401494:	461a      	mov	r2, r3
  401496:	68bb      	ldr	r3, [r7, #8]
  401498:	4413      	add	r3, r2
  40149a:	3302      	adds	r3, #2
  40149c:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  40149e:	697b      	ldr	r3, [r7, #20]
  4014a0:	60fb      	str	r3, [r7, #12]
  4014a2:	e00c      	b.n	4014be <ili93xx_draw_string+0x46>
		} else {
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
  4014a4:	687b      	ldr	r3, [r7, #4]
  4014a6:	781b      	ldrb	r3, [r3, #0]
  4014a8:	68f8      	ldr	r0, [r7, #12]
  4014aa:	68b9      	ldr	r1, [r7, #8]
  4014ac:	461a      	mov	r2, r3
  4014ae:	4b09      	ldr	r3, [pc, #36]	; (4014d4 <ili93xx_draw_string+0x5c>)
  4014b0:	4798      	blx	r3
			ul_x += gfont.width + 2;
  4014b2:	230a      	movs	r3, #10
  4014b4:	461a      	mov	r2, r3
  4014b6:	68fb      	ldr	r3, [r7, #12]
  4014b8:	4413      	add	r3, r2
  4014ba:	3302      	adds	r3, #2
  4014bc:	60fb      	str	r3, [r7, #12]
		}

		p_str++;
  4014be:	687b      	ldr	r3, [r7, #4]
  4014c0:	3301      	adds	r3, #1
  4014c2:	607b      	str	r3, [r7, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4014c4:	687b      	ldr	r3, [r7, #4]
  4014c6:	781b      	ldrb	r3, [r3, #0]
  4014c8:	2b00      	cmp	r3, #0
  4014ca:	d1de      	bne.n	40148a <ili93xx_draw_string+0x12>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  4014cc:	3718      	adds	r7, #24
  4014ce:	46bd      	mov	sp, r7
  4014d0:	bd80      	pop	{r7, pc}
  4014d2:	bf00      	nop
  4014d4:	004013a5 	.word	0x004013a5

004014d8 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  4014d8:	b480      	push	{r7}
  4014da:	b087      	sub	sp, #28
  4014dc:	af00      	add	r7, sp, #0
  4014de:	60f8      	str	r0, [r7, #12]
  4014e0:	60b9      	str	r1, [r7, #8]
  4014e2:	607a      	str	r2, [r7, #4]
  4014e4:	603b      	str	r3, [r7, #0]
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  4014e6:	68fb      	ldr	r3, [r7, #12]
  4014e8:	2201      	movs	r2, #1
  4014ea:	601a      	str	r2, [r3, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  4014ec:	68fb      	ldr	r3, [r7, #12]
  4014ee:	2200      	movs	r2, #0
  4014f0:	605a      	str	r2, [r3, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  4014f2:	68fb      	ldr	r3, [r7, #12]
  4014f4:	f240 2202 	movw	r2, #514	; 0x202
  4014f8:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  4014fc:	68fb      	ldr	r3, [r7, #12]
  4014fe:	2200      	movs	r2, #0
  401500:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  401504:	68fb      	ldr	r3, [r7, #12]
  401506:	2200      	movs	r2, #0
  401508:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  40150c:	687b      	ldr	r3, [r7, #4]
  40150e:	005b      	lsls	r3, r3, #1
  401510:	68ba      	ldr	r2, [r7, #8]
  401512:	fbb2 f3f3 	udiv	r3, r2, r3
  401516:	3b01      	subs	r3, #1
  401518:	617b      	str	r3, [r7, #20]
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  40151a:	68fb      	ldr	r3, [r7, #12]
  40151c:	685a      	ldr	r2, [r3, #4]
  40151e:	697b      	ldr	r3, [r7, #20]
  401520:	021b      	lsls	r3, r3, #8
  401522:	b299      	uxth	r1, r3
  401524:	683b      	ldr	r3, [r7, #0]
  401526:	430b      	orrs	r3, r1
  401528:	431a      	orrs	r2, r3
  40152a:	68fb      	ldr	r3, [r7, #12]
  40152c:	605a      	str	r2, [r3, #4]
	return 0;
  40152e:	2300      	movs	r3, #0
}
  401530:	4618      	mov	r0, r3
  401532:	371c      	adds	r7, #28
  401534:	46bd      	mov	sp, r7
  401536:	f85d 7b04 	ldr.w	r7, [sp], #4
  40153a:	4770      	bx	lr

0040153c <adc_configure_trigger>:
 * ADC_MR_FREERUN_OFF disables freerun mode.
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
  40153c:	b480      	push	{r7}
  40153e:	b083      	sub	sp, #12
  401540:	af00      	add	r7, sp, #0
  401542:	6078      	str	r0, [r7, #4]
  401544:	460b      	mov	r3, r1
  401546:	70fb      	strb	r3, [r7, #3]
  401548:	4613      	mov	r3, r2
  40154a:	70bb      	strb	r3, [r7, #2]
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  40154c:	687b      	ldr	r3, [r7, #4]
  40154e:	685a      	ldr	r2, [r3, #4]
  401550:	78f9      	ldrb	r1, [r7, #3]
  401552:	78bb      	ldrb	r3, [r7, #2]
  401554:	01db      	lsls	r3, r3, #7
  401556:	b2db      	uxtb	r3, r3
  401558:	430b      	orrs	r3, r1
  40155a:	431a      	orrs	r2, r3
  40155c:	687b      	ldr	r3, [r7, #4]
  40155e:	605a      	str	r2, [r3, #4]
}
  401560:	370c      	adds	r7, #12
  401562:	46bd      	mov	sp, r7
  401564:	f85d 7b04 	ldr.w	r7, [sp], #4
  401568:	4770      	bx	lr
  40156a:	bf00      	nop

0040156c <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  40156c:	b480      	push	{r7}
  40156e:	b085      	sub	sp, #20
  401570:	af00      	add	r7, sp, #0
  401572:	60f8      	str	r0, [r7, #12]
  401574:	607a      	str	r2, [r7, #4]
  401576:	461a      	mov	r2, r3
  401578:	460b      	mov	r3, r1
  40157a:	72fb      	strb	r3, [r7, #11]
  40157c:	4613      	mov	r3, r2
  40157e:	72bb      	strb	r3, [r7, #10]
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  401580:	68fb      	ldr	r3, [r7, #12]
  401582:	685a      	ldr	r2, [r3, #4]
  401584:	7abb      	ldrb	r3, [r7, #10]
  401586:	071b      	lsls	r3, r3, #28
  401588:	f003 5140 	and.w	r1, r3, #805306368	; 0x30000000
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  40158c:	687b      	ldr	r3, [r7, #4]
  40158e:	4319      	orrs	r1, r3
  401590:	7afb      	ldrb	r3, [r7, #11]
  401592:	061b      	lsls	r3, r3, #24
  401594:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  401598:	430b      	orrs	r3, r1
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  40159a:	431a      	orrs	r2, r3
  40159c:	68fb      	ldr	r3, [r7, #12]
  40159e:	605a      	str	r2, [r3, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  4015a0:	3714      	adds	r7, #20
  4015a2:	46bd      	mov	sp, r7
  4015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015a8:	4770      	bx	lr
  4015aa:	bf00      	nop

004015ac <adc_start>:
 *
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
  4015ac:	b480      	push	{r7}
  4015ae:	b083      	sub	sp, #12
  4015b0:	af00      	add	r7, sp, #0
  4015b2:	6078      	str	r0, [r7, #4]
	p_adc->ADC_CR = ADC_CR_START;
  4015b4:	687b      	ldr	r3, [r7, #4]
  4015b6:	2202      	movs	r2, #2
  4015b8:	601a      	str	r2, [r3, #0]
}
  4015ba:	370c      	adds	r7, #12
  4015bc:	46bd      	mov	sp, r7
  4015be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015c2:	4770      	bx	lr

004015c4 <adc_enable_channel>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  4015c4:	b480      	push	{r7}
  4015c6:	b083      	sub	sp, #12
  4015c8:	af00      	add	r7, sp, #0
  4015ca:	6078      	str	r0, [r7, #4]
  4015cc:	460b      	mov	r3, r1
  4015ce:	70fb      	strb	r3, [r7, #3]
	p_adc->ADC_CHER = 1 << adc_ch;
  4015d0:	78fb      	ldrb	r3, [r7, #3]
  4015d2:	2201      	movs	r2, #1
  4015d4:	fa02 f303 	lsl.w	r3, r2, r3
  4015d8:	461a      	mov	r2, r3
  4015da:	687b      	ldr	r3, [r7, #4]
  4015dc:	611a      	str	r2, [r3, #16]
}
  4015de:	370c      	adds	r7, #12
  4015e0:	46bd      	mov	sp, r7
  4015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015e6:	4770      	bx	lr

004015e8 <adc_get_channel_value>:
 * \param adc_ch ADC channel number.
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  4015e8:	b480      	push	{r7}
  4015ea:	b085      	sub	sp, #20
  4015ec:	af00      	add	r7, sp, #0
  4015ee:	6078      	str	r0, [r7, #4]
  4015f0:	460b      	mov	r3, r1
  4015f2:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_data = 0;
  4015f4:	2300      	movs	r3, #0
  4015f6:	60fb      	str	r3, [r7, #12]

	if (15 >= adc_ch) {
  4015f8:	78fb      	ldrb	r3, [r7, #3]
  4015fa:	2b0f      	cmp	r3, #15
  4015fc:	d805      	bhi.n	40160a <adc_get_channel_value+0x22>
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  4015fe:	78fa      	ldrb	r2, [r7, #3]
  401600:	687b      	ldr	r3, [r7, #4]
  401602:	3214      	adds	r2, #20
  401604:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401608:	60fb      	str	r3, [r7, #12]
	}

	return ul_data;
  40160a:	68fb      	ldr	r3, [r7, #12]
}
  40160c:	4618      	mov	r0, r3
  40160e:	3714      	adds	r7, #20
  401610:	46bd      	mov	sp, r7
  401612:	f85d 7b04 	ldr.w	r7, [sp], #4
  401616:	4770      	bx	lr

00401618 <adc_enable_interrupt>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
  401618:	b480      	push	{r7}
  40161a:	b083      	sub	sp, #12
  40161c:	af00      	add	r7, sp, #0
  40161e:	6078      	str	r0, [r7, #4]
  401620:	6039      	str	r1, [r7, #0]
	p_adc->ADC_IER = ul_source;
  401622:	687b      	ldr	r3, [r7, #4]
  401624:	683a      	ldr	r2, [r7, #0]
  401626:	625a      	str	r2, [r3, #36]	; 0x24
}
  401628:	370c      	adds	r7, #12
  40162a:	46bd      	mov	sp, r7
  40162c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401630:	4770      	bx	lr
  401632:	bf00      	nop

00401634 <adc_get_status>:
 * \param p_adc Pointer to an ADC instance.
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
  401634:	b480      	push	{r7}
  401636:	b083      	sub	sp, #12
  401638:	af00      	add	r7, sp, #0
  40163a:	6078      	str	r0, [r7, #4]
	return p_adc->ADC_ISR;
  40163c:	687b      	ldr	r3, [r7, #4]
  40163e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401640:	4618      	mov	r0, r3
  401642:	370c      	adds	r7, #12
  401644:	46bd      	mov	sp, r7
  401646:	f85d 7b04 	ldr.w	r7, [sp], #4
  40164a:	4770      	bx	lr

0040164c <adc_enable_ts>:
 * \brief Turn on temperature sensor.
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_ts(Adc *p_adc)
{
  40164c:	b480      	push	{r7}
  40164e:	b083      	sub	sp, #12
  401650:	af00      	add	r7, sp, #0
  401652:	6078      	str	r0, [r7, #4]
	p_adc->ADC_ACR |= ADC_ACR_TSON;
  401654:	687b      	ldr	r3, [r7, #4]
  401656:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
  40165a:	f043 0210 	orr.w	r2, r3, #16
  40165e:	687b      	ldr	r3, [r7, #4]
  401660:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
  401664:	370c      	adds	r7, #12
  401666:	46bd      	mov	sp, r7
  401668:	f85d 7b04 	ldr.w	r7, [sp], #4
  40166c:	4770      	bx	lr
  40166e:	bf00      	nop

00401670 <smc_set_setup_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
  401670:	b480      	push	{r7}
  401672:	b085      	sub	sp, #20
  401674:	af00      	add	r7, sp, #0
  401676:	60f8      	str	r0, [r7, #12]
  401678:	60b9      	str	r1, [r7, #8]
  40167a:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  40167c:	68fa      	ldr	r2, [r7, #12]
  40167e:	68bb      	ldr	r3, [r7, #8]
  401680:	011b      	lsls	r3, r3, #4
  401682:	4413      	add	r3, r2
  401684:	687a      	ldr	r2, [r7, #4]
  401686:	601a      	str	r2, [r3, #0]
}
  401688:	3714      	adds	r7, #20
  40168a:	46bd      	mov	sp, r7
  40168c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401690:	4770      	bx	lr
  401692:	bf00      	nop

00401694 <smc_set_pulse_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
  401694:	b480      	push	{r7}
  401696:	b085      	sub	sp, #20
  401698:	af00      	add	r7, sp, #0
  40169a:	60f8      	str	r0, [r7, #12]
  40169c:	60b9      	str	r1, [r7, #8]
  40169e:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  4016a0:	68fa      	ldr	r2, [r7, #12]
  4016a2:	68bb      	ldr	r3, [r7, #8]
  4016a4:	011b      	lsls	r3, r3, #4
  4016a6:	4413      	add	r3, r2
  4016a8:	687a      	ldr	r2, [r7, #4]
  4016aa:	605a      	str	r2, [r3, #4]
}
  4016ac:	3714      	adds	r7, #20
  4016ae:	46bd      	mov	sp, r7
  4016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016b4:	4770      	bx	lr
  4016b6:	bf00      	nop

004016b8 <smc_set_cycle_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
  4016b8:	b480      	push	{r7}
  4016ba:	b085      	sub	sp, #20
  4016bc:	af00      	add	r7, sp, #0
  4016be:	60f8      	str	r0, [r7, #12]
  4016c0:	60b9      	str	r1, [r7, #8]
  4016c2:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  4016c4:	68fa      	ldr	r2, [r7, #12]
  4016c6:	68bb      	ldr	r3, [r7, #8]
  4016c8:	011b      	lsls	r3, r3, #4
  4016ca:	4413      	add	r3, r2
  4016cc:	3308      	adds	r3, #8
  4016ce:	687a      	ldr	r2, [r7, #4]
  4016d0:	601a      	str	r2, [r3, #0]
}
  4016d2:	3714      	adds	r7, #20
  4016d4:	46bd      	mov	sp, r7
  4016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016da:	4770      	bx	lr

004016dc <smc_set_mode>:
 * \param p_smc Pointer to an SMC instance.
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
  4016dc:	b480      	push	{r7}
  4016de:	b085      	sub	sp, #20
  4016e0:	af00      	add	r7, sp, #0
  4016e2:	60f8      	str	r0, [r7, #12]
  4016e4:	60b9      	str	r1, [r7, #8]
  4016e6:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  4016e8:	68fa      	ldr	r2, [r7, #12]
  4016ea:	68bb      	ldr	r3, [r7, #8]
  4016ec:	011b      	lsls	r3, r3, #4
  4016ee:	4413      	add	r3, r2
  4016f0:	3308      	adds	r3, #8
  4016f2:	687a      	ldr	r2, [r7, #4]
  4016f4:	605a      	str	r2, [r3, #4]
}
  4016f6:	3714      	adds	r7, #20
  4016f8:	46bd      	mov	sp, r7
  4016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016fe:	4770      	bx	lr

00401700 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401700:	b480      	push	{r7}
  401702:	b085      	sub	sp, #20
  401704:	af00      	add	r7, sp, #0
  401706:	60f8      	str	r0, [r7, #12]
  401708:	60b9      	str	r1, [r7, #8]
  40170a:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40170c:	687b      	ldr	r3, [r7, #4]
  40170e:	2b00      	cmp	r3, #0
  401710:	d003      	beq.n	40171a <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401712:	68fb      	ldr	r3, [r7, #12]
  401714:	68ba      	ldr	r2, [r7, #8]
  401716:	665a      	str	r2, [r3, #100]	; 0x64
  401718:	e002      	b.n	401720 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40171a:	68fb      	ldr	r3, [r7, #12]
  40171c:	68ba      	ldr	r2, [r7, #8]
  40171e:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  401720:	3714      	adds	r7, #20
  401722:	46bd      	mov	sp, r7
  401724:	f85d 7b04 	ldr.w	r7, [sp], #4
  401728:	4770      	bx	lr
  40172a:	bf00      	nop

0040172c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40172c:	b480      	push	{r7}
  40172e:	b087      	sub	sp, #28
  401730:	af00      	add	r7, sp, #0
  401732:	60f8      	str	r0, [r7, #12]
  401734:	60b9      	str	r1, [r7, #8]
  401736:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401738:	68fb      	ldr	r3, [r7, #12]
  40173a:	687a      	ldr	r2, [r7, #4]
  40173c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40173e:	68bb      	ldr	r3, [r7, #8]
  401740:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401744:	d04a      	beq.n	4017dc <pio_set_peripheral+0xb0>
  401746:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40174a:	d808      	bhi.n	40175e <pio_set_peripheral+0x32>
  40174c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401750:	d016      	beq.n	401780 <pio_set_peripheral+0x54>
  401752:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401756:	d02c      	beq.n	4017b2 <pio_set_peripheral+0x86>
  401758:	2b00      	cmp	r3, #0
  40175a:	d069      	beq.n	401830 <pio_set_peripheral+0x104>
  40175c:	e064      	b.n	401828 <pio_set_peripheral+0xfc>
  40175e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401762:	d065      	beq.n	401830 <pio_set_peripheral+0x104>
  401764:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401768:	d803      	bhi.n	401772 <pio_set_peripheral+0x46>
  40176a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40176e:	d04a      	beq.n	401806 <pio_set_peripheral+0xda>
  401770:	e05a      	b.n	401828 <pio_set_peripheral+0xfc>
  401772:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401776:	d05b      	beq.n	401830 <pio_set_peripheral+0x104>
  401778:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40177c:	d058      	beq.n	401830 <pio_set_peripheral+0x104>
  40177e:	e053      	b.n	401828 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401780:	68fb      	ldr	r3, [r7, #12]
  401782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401784:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401786:	68fb      	ldr	r3, [r7, #12]
  401788:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40178a:	687b      	ldr	r3, [r7, #4]
  40178c:	43d9      	mvns	r1, r3
  40178e:	697b      	ldr	r3, [r7, #20]
  401790:	400b      	ands	r3, r1
  401792:	401a      	ands	r2, r3
  401794:	68fb      	ldr	r3, [r7, #12]
  401796:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401798:	68fb      	ldr	r3, [r7, #12]
  40179a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40179c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40179e:	68fb      	ldr	r3, [r7, #12]
  4017a0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4017a2:	687b      	ldr	r3, [r7, #4]
  4017a4:	43d9      	mvns	r1, r3
  4017a6:	697b      	ldr	r3, [r7, #20]
  4017a8:	400b      	ands	r3, r1
  4017aa:	401a      	ands	r2, r3
  4017ac:	68fb      	ldr	r3, [r7, #12]
  4017ae:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4017b0:	e03a      	b.n	401828 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4017b2:	68fb      	ldr	r3, [r7, #12]
  4017b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4017b6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4017b8:	687a      	ldr	r2, [r7, #4]
  4017ba:	697b      	ldr	r3, [r7, #20]
  4017bc:	431a      	orrs	r2, r3
  4017be:	68fb      	ldr	r3, [r7, #12]
  4017c0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4017c2:	68fb      	ldr	r3, [r7, #12]
  4017c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4017c6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4017c8:	68fb      	ldr	r3, [r7, #12]
  4017ca:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4017cc:	687b      	ldr	r3, [r7, #4]
  4017ce:	43d9      	mvns	r1, r3
  4017d0:	697b      	ldr	r3, [r7, #20]
  4017d2:	400b      	ands	r3, r1
  4017d4:	401a      	ands	r2, r3
  4017d6:	68fb      	ldr	r3, [r7, #12]
  4017d8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4017da:	e025      	b.n	401828 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4017dc:	68fb      	ldr	r3, [r7, #12]
  4017de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4017e0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4017e2:	68fb      	ldr	r3, [r7, #12]
  4017e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4017e6:	687b      	ldr	r3, [r7, #4]
  4017e8:	43d9      	mvns	r1, r3
  4017ea:	697b      	ldr	r3, [r7, #20]
  4017ec:	400b      	ands	r3, r1
  4017ee:	401a      	ands	r2, r3
  4017f0:	68fb      	ldr	r3, [r7, #12]
  4017f2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4017f4:	68fb      	ldr	r3, [r7, #12]
  4017f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4017f8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4017fa:	687a      	ldr	r2, [r7, #4]
  4017fc:	697b      	ldr	r3, [r7, #20]
  4017fe:	431a      	orrs	r2, r3
  401800:	68fb      	ldr	r3, [r7, #12]
  401802:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401804:	e010      	b.n	401828 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401806:	68fb      	ldr	r3, [r7, #12]
  401808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40180a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40180c:	687a      	ldr	r2, [r7, #4]
  40180e:	697b      	ldr	r3, [r7, #20]
  401810:	431a      	orrs	r2, r3
  401812:	68fb      	ldr	r3, [r7, #12]
  401814:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401816:	68fb      	ldr	r3, [r7, #12]
  401818:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40181a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40181c:	687a      	ldr	r2, [r7, #4]
  40181e:	697b      	ldr	r3, [r7, #20]
  401820:	431a      	orrs	r2, r3
  401822:	68fb      	ldr	r3, [r7, #12]
  401824:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401826:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401828:	68fb      	ldr	r3, [r7, #12]
  40182a:	687a      	ldr	r2, [r7, #4]
  40182c:	605a      	str	r2, [r3, #4]
  40182e:	e000      	b.n	401832 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  401830:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  401832:	371c      	adds	r7, #28
  401834:	46bd      	mov	sp, r7
  401836:	f85d 7b04 	ldr.w	r7, [sp], #4
  40183a:	4770      	bx	lr

0040183c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40183c:	b580      	push	{r7, lr}
  40183e:	b084      	sub	sp, #16
  401840:	af00      	add	r7, sp, #0
  401842:	60f8      	str	r0, [r7, #12]
  401844:	60b9      	str	r1, [r7, #8]
  401846:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401848:	68f8      	ldr	r0, [r7, #12]
  40184a:	68b9      	ldr	r1, [r7, #8]
  40184c:	4b18      	ldr	r3, [pc, #96]	; (4018b0 <pio_set_input+0x74>)
  40184e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401850:	687b      	ldr	r3, [r7, #4]
  401852:	f003 0301 	and.w	r3, r3, #1
  401856:	68f8      	ldr	r0, [r7, #12]
  401858:	68b9      	ldr	r1, [r7, #8]
  40185a:	461a      	mov	r2, r3
  40185c:	4b15      	ldr	r3, [pc, #84]	; (4018b4 <pio_set_input+0x78>)
  40185e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401860:	687b      	ldr	r3, [r7, #4]
  401862:	f003 030a 	and.w	r3, r3, #10
  401866:	2b00      	cmp	r3, #0
  401868:	d003      	beq.n	401872 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40186a:	68fb      	ldr	r3, [r7, #12]
  40186c:	68ba      	ldr	r2, [r7, #8]
  40186e:	621a      	str	r2, [r3, #32]
  401870:	e002      	b.n	401878 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401872:	68fb      	ldr	r3, [r7, #12]
  401874:	68ba      	ldr	r2, [r7, #8]
  401876:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401878:	687b      	ldr	r3, [r7, #4]
  40187a:	f003 0302 	and.w	r3, r3, #2
  40187e:	2b00      	cmp	r3, #0
  401880:	d004      	beq.n	40188c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  401882:	68fb      	ldr	r3, [r7, #12]
  401884:	68ba      	ldr	r2, [r7, #8]
  401886:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40188a:	e008      	b.n	40189e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40188c:	687b      	ldr	r3, [r7, #4]
  40188e:	f003 0308 	and.w	r3, r3, #8
  401892:	2b00      	cmp	r3, #0
  401894:	d003      	beq.n	40189e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  401896:	68fb      	ldr	r3, [r7, #12]
  401898:	68ba      	ldr	r2, [r7, #8]
  40189a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40189e:	68fb      	ldr	r3, [r7, #12]
  4018a0:	68ba      	ldr	r2, [r7, #8]
  4018a2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4018a4:	68fb      	ldr	r3, [r7, #12]
  4018a6:	68ba      	ldr	r2, [r7, #8]
  4018a8:	601a      	str	r2, [r3, #0]
}
  4018aa:	3710      	adds	r7, #16
  4018ac:	46bd      	mov	sp, r7
  4018ae:	bd80      	pop	{r7, pc}
  4018b0:	0040191d 	.word	0x0040191d
  4018b4:	00401701 	.word	0x00401701

004018b8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4018b8:	b580      	push	{r7, lr}
  4018ba:	b084      	sub	sp, #16
  4018bc:	af00      	add	r7, sp, #0
  4018be:	60f8      	str	r0, [r7, #12]
  4018c0:	60b9      	str	r1, [r7, #8]
  4018c2:	607a      	str	r2, [r7, #4]
  4018c4:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4018c6:	68f8      	ldr	r0, [r7, #12]
  4018c8:	68b9      	ldr	r1, [r7, #8]
  4018ca:	4b12      	ldr	r3, [pc, #72]	; (401914 <pio_set_output+0x5c>)
  4018cc:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4018ce:	68f8      	ldr	r0, [r7, #12]
  4018d0:	68b9      	ldr	r1, [r7, #8]
  4018d2:	69ba      	ldr	r2, [r7, #24]
  4018d4:	4b10      	ldr	r3, [pc, #64]	; (401918 <pio_set_output+0x60>)
  4018d6:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4018d8:	683b      	ldr	r3, [r7, #0]
  4018da:	2b00      	cmp	r3, #0
  4018dc:	d003      	beq.n	4018e6 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4018de:	68fb      	ldr	r3, [r7, #12]
  4018e0:	68ba      	ldr	r2, [r7, #8]
  4018e2:	651a      	str	r2, [r3, #80]	; 0x50
  4018e4:	e002      	b.n	4018ec <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4018e6:	68fb      	ldr	r3, [r7, #12]
  4018e8:	68ba      	ldr	r2, [r7, #8]
  4018ea:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4018ec:	687b      	ldr	r3, [r7, #4]
  4018ee:	2b00      	cmp	r3, #0
  4018f0:	d003      	beq.n	4018fa <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4018f2:	68fb      	ldr	r3, [r7, #12]
  4018f4:	68ba      	ldr	r2, [r7, #8]
  4018f6:	631a      	str	r2, [r3, #48]	; 0x30
  4018f8:	e002      	b.n	401900 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4018fa:	68fb      	ldr	r3, [r7, #12]
  4018fc:	68ba      	ldr	r2, [r7, #8]
  4018fe:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401900:	68fb      	ldr	r3, [r7, #12]
  401902:	68ba      	ldr	r2, [r7, #8]
  401904:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401906:	68fb      	ldr	r3, [r7, #12]
  401908:	68ba      	ldr	r2, [r7, #8]
  40190a:	601a      	str	r2, [r3, #0]
}
  40190c:	3710      	adds	r7, #16
  40190e:	46bd      	mov	sp, r7
  401910:	bd80      	pop	{r7, pc}
  401912:	bf00      	nop
  401914:	0040191d 	.word	0x0040191d
  401918:	00401701 	.word	0x00401701

0040191c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40191c:	b480      	push	{r7}
  40191e:	b083      	sub	sp, #12
  401920:	af00      	add	r7, sp, #0
  401922:	6078      	str	r0, [r7, #4]
  401924:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401926:	687b      	ldr	r3, [r7, #4]
  401928:	683a      	ldr	r2, [r7, #0]
  40192a:	645a      	str	r2, [r3, #68]	; 0x44
}
  40192c:	370c      	adds	r7, #12
  40192e:	46bd      	mov	sp, r7
  401930:	f85d 7b04 	ldr.w	r7, [sp], #4
  401934:	4770      	bx	lr
  401936:	bf00      	nop

00401938 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401938:	b480      	push	{r7}
  40193a:	b083      	sub	sp, #12
  40193c:	af00      	add	r7, sp, #0
  40193e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401940:	687b      	ldr	r3, [r7, #4]
  401942:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401944:	4618      	mov	r0, r3
  401946:	370c      	adds	r7, #12
  401948:	46bd      	mov	sp, r7
  40194a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40194e:	4770      	bx	lr

00401950 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401950:	b480      	push	{r7}
  401952:	b083      	sub	sp, #12
  401954:	af00      	add	r7, sp, #0
  401956:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401958:	687b      	ldr	r3, [r7, #4]
  40195a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40195c:	4618      	mov	r0, r3
  40195e:	370c      	adds	r7, #12
  401960:	46bd      	mov	sp, r7
  401962:	f85d 7b04 	ldr.w	r7, [sp], #4
  401966:	4770      	bx	lr

00401968 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401968:	b590      	push	{r4, r7, lr}
  40196a:	b087      	sub	sp, #28
  40196c:	af02      	add	r7, sp, #8
  40196e:	6078      	str	r0, [r7, #4]
  401970:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401972:	6878      	ldr	r0, [r7, #4]
  401974:	4b65      	ldr	r3, [pc, #404]	; (401b0c <pio_configure_pin+0x1a4>)
  401976:	4798      	blx	r3
  401978:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40197a:	683b      	ldr	r3, [r7, #0]
  40197c:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401980:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401984:	d06b      	beq.n	401a5e <pio_configure_pin+0xf6>
  401986:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40198a:	d809      	bhi.n	4019a0 <pio_configure_pin+0x38>
  40198c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401990:	d02d      	beq.n	4019ee <pio_configure_pin+0x86>
  401992:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401996:	d046      	beq.n	401a26 <pio_configure_pin+0xbe>
  401998:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40199c:	d00b      	beq.n	4019b6 <pio_configure_pin+0x4e>
  40199e:	e0ae      	b.n	401afe <pio_configure_pin+0x196>
  4019a0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4019a4:	f000 8083 	beq.w	401aae <pio_configure_pin+0x146>
  4019a8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4019ac:	d07f      	beq.n	401aae <pio_configure_pin+0x146>
  4019ae:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4019b2:	d070      	beq.n	401a96 <pio_configure_pin+0x12e>
  4019b4:	e0a3      	b.n	401afe <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4019b6:	687b      	ldr	r3, [r7, #4]
  4019b8:	f003 031f 	and.w	r3, r3, #31
  4019bc:	2201      	movs	r2, #1
  4019be:	fa02 f303 	lsl.w	r3, r2, r3
  4019c2:	68f8      	ldr	r0, [r7, #12]
  4019c4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019c8:	461a      	mov	r2, r3
  4019ca:	4b51      	ldr	r3, [pc, #324]	; (401b10 <pio_configure_pin+0x1a8>)
  4019cc:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4019ce:	687b      	ldr	r3, [r7, #4]
  4019d0:	f003 031f 	and.w	r3, r3, #31
  4019d4:	2201      	movs	r2, #1
  4019d6:	fa02 f303 	lsl.w	r3, r2, r3
  4019da:	461a      	mov	r2, r3
  4019dc:	683b      	ldr	r3, [r7, #0]
  4019de:	f003 0301 	and.w	r3, r3, #1
  4019e2:	68f8      	ldr	r0, [r7, #12]
  4019e4:	4611      	mov	r1, r2
  4019e6:	461a      	mov	r2, r3
  4019e8:	4b4a      	ldr	r3, [pc, #296]	; (401b14 <pio_configure_pin+0x1ac>)
  4019ea:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4019ec:	e089      	b.n	401b02 <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4019ee:	687b      	ldr	r3, [r7, #4]
  4019f0:	f003 031f 	and.w	r3, r3, #31
  4019f4:	2201      	movs	r2, #1
  4019f6:	fa02 f303 	lsl.w	r3, r2, r3
  4019fa:	68f8      	ldr	r0, [r7, #12]
  4019fc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401a00:	461a      	mov	r2, r3
  401a02:	4b43      	ldr	r3, [pc, #268]	; (401b10 <pio_configure_pin+0x1a8>)
  401a04:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401a06:	687b      	ldr	r3, [r7, #4]
  401a08:	f003 031f 	and.w	r3, r3, #31
  401a0c:	2201      	movs	r2, #1
  401a0e:	fa02 f303 	lsl.w	r3, r2, r3
  401a12:	461a      	mov	r2, r3
  401a14:	683b      	ldr	r3, [r7, #0]
  401a16:	f003 0301 	and.w	r3, r3, #1
  401a1a:	68f8      	ldr	r0, [r7, #12]
  401a1c:	4611      	mov	r1, r2
  401a1e:	461a      	mov	r2, r3
  401a20:	4b3c      	ldr	r3, [pc, #240]	; (401b14 <pio_configure_pin+0x1ac>)
  401a22:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401a24:	e06d      	b.n	401b02 <pio_configure_pin+0x19a>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401a26:	687b      	ldr	r3, [r7, #4]
  401a28:	f003 031f 	and.w	r3, r3, #31
  401a2c:	2201      	movs	r2, #1
  401a2e:	fa02 f303 	lsl.w	r3, r2, r3
  401a32:	68f8      	ldr	r0, [r7, #12]
  401a34:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401a38:	461a      	mov	r2, r3
  401a3a:	4b35      	ldr	r3, [pc, #212]	; (401b10 <pio_configure_pin+0x1a8>)
  401a3c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401a3e:	687b      	ldr	r3, [r7, #4]
  401a40:	f003 031f 	and.w	r3, r3, #31
  401a44:	2201      	movs	r2, #1
  401a46:	fa02 f303 	lsl.w	r3, r2, r3
  401a4a:	461a      	mov	r2, r3
  401a4c:	683b      	ldr	r3, [r7, #0]
  401a4e:	f003 0301 	and.w	r3, r3, #1
  401a52:	68f8      	ldr	r0, [r7, #12]
  401a54:	4611      	mov	r1, r2
  401a56:	461a      	mov	r2, r3
  401a58:	4b2e      	ldr	r3, [pc, #184]	; (401b14 <pio_configure_pin+0x1ac>)
  401a5a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401a5c:	e051      	b.n	401b02 <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401a5e:	687b      	ldr	r3, [r7, #4]
  401a60:	f003 031f 	and.w	r3, r3, #31
  401a64:	2201      	movs	r2, #1
  401a66:	fa02 f303 	lsl.w	r3, r2, r3
  401a6a:	68f8      	ldr	r0, [r7, #12]
  401a6c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401a70:	461a      	mov	r2, r3
  401a72:	4b27      	ldr	r3, [pc, #156]	; (401b10 <pio_configure_pin+0x1a8>)
  401a74:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401a76:	687b      	ldr	r3, [r7, #4]
  401a78:	f003 031f 	and.w	r3, r3, #31
  401a7c:	2201      	movs	r2, #1
  401a7e:	fa02 f303 	lsl.w	r3, r2, r3
  401a82:	461a      	mov	r2, r3
  401a84:	683b      	ldr	r3, [r7, #0]
  401a86:	f003 0301 	and.w	r3, r3, #1
  401a8a:	68f8      	ldr	r0, [r7, #12]
  401a8c:	4611      	mov	r1, r2
  401a8e:	461a      	mov	r2, r3
  401a90:	4b20      	ldr	r3, [pc, #128]	; (401b14 <pio_configure_pin+0x1ac>)
  401a92:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401a94:	e035      	b.n	401b02 <pio_configure_pin+0x19a>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401a96:	687b      	ldr	r3, [r7, #4]
  401a98:	f003 031f 	and.w	r3, r3, #31
  401a9c:	2201      	movs	r2, #1
  401a9e:	fa02 f303 	lsl.w	r3, r2, r3
  401aa2:	68f8      	ldr	r0, [r7, #12]
  401aa4:	4619      	mov	r1, r3
  401aa6:	683a      	ldr	r2, [r7, #0]
  401aa8:	4b1b      	ldr	r3, [pc, #108]	; (401b18 <pio_configure_pin+0x1b0>)
  401aaa:	4798      	blx	r3
		break;
  401aac:	e029      	b.n	401b02 <pio_configure_pin+0x19a>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401aae:	687b      	ldr	r3, [r7, #4]
  401ab0:	f003 031f 	and.w	r3, r3, #31
  401ab4:	2201      	movs	r2, #1
  401ab6:	fa02 f303 	lsl.w	r3, r2, r3
  401aba:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401abc:	683b      	ldr	r3, [r7, #0]
  401abe:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401ac2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401ac6:	bf0c      	ite	eq
  401ac8:	2301      	moveq	r3, #1
  401aca:	2300      	movne	r3, #0
  401acc:	b2db      	uxtb	r3, r3
  401ace:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401ad0:	683b      	ldr	r3, [r7, #0]
  401ad2:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401ad6:	2b00      	cmp	r3, #0
  401ad8:	bf14      	ite	ne
  401ada:	2301      	movne	r3, #1
  401adc:	2300      	moveq	r3, #0
  401ade:	b2db      	uxtb	r3, r3
  401ae0:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401ae2:	683b      	ldr	r3, [r7, #0]
  401ae4:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401ae8:	2b00      	cmp	r3, #0
  401aea:	bf14      	ite	ne
  401aec:	2301      	movne	r3, #1
  401aee:	2300      	moveq	r3, #0
  401af0:	b2db      	uxtb	r3, r3
  401af2:	9300      	str	r3, [sp, #0]
  401af4:	68f8      	ldr	r0, [r7, #12]
  401af6:	4623      	mov	r3, r4
  401af8:	4c08      	ldr	r4, [pc, #32]	; (401b1c <pio_configure_pin+0x1b4>)
  401afa:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401afc:	e001      	b.n	401b02 <pio_configure_pin+0x19a>

	default:
		return 0;
  401afe:	2300      	movs	r3, #0
  401b00:	e000      	b.n	401b04 <pio_configure_pin+0x19c>
	}

	return 1;
  401b02:	2301      	movs	r3, #1
}
  401b04:	4618      	mov	r0, r3
  401b06:	3714      	adds	r7, #20
  401b08:	46bd      	mov	sp, r7
  401b0a:	bd90      	pop	{r4, r7, pc}
  401b0c:	00401c4d 	.word	0x00401c4d
  401b10:	0040172d 	.word	0x0040172d
  401b14:	00401701 	.word	0x00401701
  401b18:	0040183d 	.word	0x0040183d
  401b1c:	004018b9 	.word	0x004018b9

00401b20 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401b20:	b590      	push	{r4, r7, lr}
  401b22:	b087      	sub	sp, #28
  401b24:	af02      	add	r7, sp, #8
  401b26:	60f8      	str	r0, [r7, #12]
  401b28:	60b9      	str	r1, [r7, #8]
  401b2a:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401b2c:	687b      	ldr	r3, [r7, #4]
  401b2e:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401b32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401b36:	d043      	beq.n	401bc0 <pio_configure_pin_group+0xa0>
  401b38:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401b3c:	d809      	bhi.n	401b52 <pio_configure_pin_group+0x32>
  401b3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401b42:	d01f      	beq.n	401b84 <pio_configure_pin_group+0x64>
  401b44:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401b48:	d02b      	beq.n	401ba2 <pio_configure_pin_group+0x82>
  401b4a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401b4e:	d00a      	beq.n	401b66 <pio_configure_pin_group+0x46>
  401b50:	e06d      	b.n	401c2e <pio_configure_pin_group+0x10e>
  401b52:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401b56:	d048      	beq.n	401bea <pio_configure_pin_group+0xca>
  401b58:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401b5c:	d045      	beq.n	401bea <pio_configure_pin_group+0xca>
  401b5e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401b62:	d03c      	beq.n	401bde <pio_configure_pin_group+0xbe>
  401b64:	e063      	b.n	401c2e <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401b66:	68f8      	ldr	r0, [r7, #12]
  401b68:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401b6c:	68ba      	ldr	r2, [r7, #8]
  401b6e:	4b33      	ldr	r3, [pc, #204]	; (401c3c <pio_configure_pin_group+0x11c>)
  401b70:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401b72:	687b      	ldr	r3, [r7, #4]
  401b74:	f003 0301 	and.w	r3, r3, #1
  401b78:	68f8      	ldr	r0, [r7, #12]
  401b7a:	68b9      	ldr	r1, [r7, #8]
  401b7c:	461a      	mov	r2, r3
  401b7e:	4b30      	ldr	r3, [pc, #192]	; (401c40 <pio_configure_pin_group+0x120>)
  401b80:	4798      	blx	r3
		break;
  401b82:	e056      	b.n	401c32 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401b84:	68f8      	ldr	r0, [r7, #12]
  401b86:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401b8a:	68ba      	ldr	r2, [r7, #8]
  401b8c:	4b2b      	ldr	r3, [pc, #172]	; (401c3c <pio_configure_pin_group+0x11c>)
  401b8e:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401b90:	687b      	ldr	r3, [r7, #4]
  401b92:	f003 0301 	and.w	r3, r3, #1
  401b96:	68f8      	ldr	r0, [r7, #12]
  401b98:	68b9      	ldr	r1, [r7, #8]
  401b9a:	461a      	mov	r2, r3
  401b9c:	4b28      	ldr	r3, [pc, #160]	; (401c40 <pio_configure_pin_group+0x120>)
  401b9e:	4798      	blx	r3
		break;
  401ba0:	e047      	b.n	401c32 <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401ba2:	68f8      	ldr	r0, [r7, #12]
  401ba4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401ba8:	68ba      	ldr	r2, [r7, #8]
  401baa:	4b24      	ldr	r3, [pc, #144]	; (401c3c <pio_configure_pin_group+0x11c>)
  401bac:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401bae:	687b      	ldr	r3, [r7, #4]
  401bb0:	f003 0301 	and.w	r3, r3, #1
  401bb4:	68f8      	ldr	r0, [r7, #12]
  401bb6:	68b9      	ldr	r1, [r7, #8]
  401bb8:	461a      	mov	r2, r3
  401bba:	4b21      	ldr	r3, [pc, #132]	; (401c40 <pio_configure_pin_group+0x120>)
  401bbc:	4798      	blx	r3
		break;
  401bbe:	e038      	b.n	401c32 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401bc0:	68f8      	ldr	r0, [r7, #12]
  401bc2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401bc6:	68ba      	ldr	r2, [r7, #8]
  401bc8:	4b1c      	ldr	r3, [pc, #112]	; (401c3c <pio_configure_pin_group+0x11c>)
  401bca:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401bcc:	687b      	ldr	r3, [r7, #4]
  401bce:	f003 0301 	and.w	r3, r3, #1
  401bd2:	68f8      	ldr	r0, [r7, #12]
  401bd4:	68b9      	ldr	r1, [r7, #8]
  401bd6:	461a      	mov	r2, r3
  401bd8:	4b19      	ldr	r3, [pc, #100]	; (401c40 <pio_configure_pin_group+0x120>)
  401bda:	4798      	blx	r3
		break;
  401bdc:	e029      	b.n	401c32 <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401bde:	68f8      	ldr	r0, [r7, #12]
  401be0:	68b9      	ldr	r1, [r7, #8]
  401be2:	687a      	ldr	r2, [r7, #4]
  401be4:	4b17      	ldr	r3, [pc, #92]	; (401c44 <pio_configure_pin_group+0x124>)
  401be6:	4798      	blx	r3
		break;
  401be8:	e023      	b.n	401c32 <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401bea:	687b      	ldr	r3, [r7, #4]
  401bec:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401bf0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401bf4:	bf0c      	ite	eq
  401bf6:	2301      	moveq	r3, #1
  401bf8:	2300      	movne	r3, #0
  401bfa:	b2db      	uxtb	r3, r3
  401bfc:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401bfe:	687b      	ldr	r3, [r7, #4]
  401c00:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401c04:	2b00      	cmp	r3, #0
  401c06:	bf14      	ite	ne
  401c08:	2301      	movne	r3, #1
  401c0a:	2300      	moveq	r3, #0
  401c0c:	b2db      	uxtb	r3, r3
  401c0e:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401c10:	687b      	ldr	r3, [r7, #4]
  401c12:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401c16:	2b00      	cmp	r3, #0
  401c18:	bf14      	ite	ne
  401c1a:	2301      	movne	r3, #1
  401c1c:	2300      	moveq	r3, #0
  401c1e:	b2db      	uxtb	r3, r3
  401c20:	9300      	str	r3, [sp, #0]
  401c22:	68f8      	ldr	r0, [r7, #12]
  401c24:	68b9      	ldr	r1, [r7, #8]
  401c26:	4623      	mov	r3, r4
  401c28:	4c07      	ldr	r4, [pc, #28]	; (401c48 <pio_configure_pin_group+0x128>)
  401c2a:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401c2c:	e001      	b.n	401c32 <pio_configure_pin_group+0x112>

	default:
		return 0;
  401c2e:	2300      	movs	r3, #0
  401c30:	e000      	b.n	401c34 <pio_configure_pin_group+0x114>
	}

	return 1;
  401c32:	2301      	movs	r3, #1
}
  401c34:	4618      	mov	r0, r3
  401c36:	3714      	adds	r7, #20
  401c38:	46bd      	mov	sp, r7
  401c3a:	bd90      	pop	{r4, r7, pc}
  401c3c:	0040172d 	.word	0x0040172d
  401c40:	00401701 	.word	0x00401701
  401c44:	0040183d 	.word	0x0040183d
  401c48:	004018b9 	.word	0x004018b9

00401c4c <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  401c4c:	b480      	push	{r7}
  401c4e:	b085      	sub	sp, #20
  401c50:	af00      	add	r7, sp, #0
  401c52:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401c54:	687b      	ldr	r3, [r7, #4]
  401c56:	095b      	lsrs	r3, r3, #5
  401c58:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401c5c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401c60:	025b      	lsls	r3, r3, #9
  401c62:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  401c64:	68fb      	ldr	r3, [r7, #12]
}
  401c66:	4618      	mov	r0, r3
  401c68:	3714      	adds	r7, #20
  401c6a:	46bd      	mov	sp, r7
  401c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c70:	4770      	bx	lr
  401c72:	bf00      	nop

00401c74 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401c74:	b580      	push	{r7, lr}
  401c76:	b084      	sub	sp, #16
  401c78:	af00      	add	r7, sp, #0
  401c7a:	6078      	str	r0, [r7, #4]
  401c7c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401c7e:	6878      	ldr	r0, [r7, #4]
  401c80:	4b2a      	ldr	r3, [pc, #168]	; (401d2c <pio_handler_process+0xb8>)
  401c82:	4798      	blx	r3
  401c84:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401c86:	6878      	ldr	r0, [r7, #4]
  401c88:	4b29      	ldr	r3, [pc, #164]	; (401d30 <pio_handler_process+0xbc>)
  401c8a:	4798      	blx	r3
  401c8c:	4602      	mov	r2, r0
  401c8e:	68fb      	ldr	r3, [r7, #12]
  401c90:	4013      	ands	r3, r2
  401c92:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401c94:	68fb      	ldr	r3, [r7, #12]
  401c96:	2b00      	cmp	r3, #0
  401c98:	d038      	beq.n	401d0c <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  401c9a:	2300      	movs	r3, #0
  401c9c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401c9e:	e032      	b.n	401d06 <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401ca0:	4a24      	ldr	r2, [pc, #144]	; (401d34 <pio_handler_process+0xc0>)
  401ca2:	68bb      	ldr	r3, [r7, #8]
  401ca4:	011b      	lsls	r3, r3, #4
  401ca6:	4413      	add	r3, r2
  401ca8:	681a      	ldr	r2, [r3, #0]
  401caa:	683b      	ldr	r3, [r7, #0]
  401cac:	429a      	cmp	r2, r3
  401cae:	d123      	bne.n	401cf8 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401cb0:	4a20      	ldr	r2, [pc, #128]	; (401d34 <pio_handler_process+0xc0>)
  401cb2:	68bb      	ldr	r3, [r7, #8]
  401cb4:	011b      	lsls	r3, r3, #4
  401cb6:	4413      	add	r3, r2
  401cb8:	685a      	ldr	r2, [r3, #4]
  401cba:	68fb      	ldr	r3, [r7, #12]
  401cbc:	4013      	ands	r3, r2
  401cbe:	2b00      	cmp	r3, #0
  401cc0:	d01a      	beq.n	401cf8 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401cc2:	4a1c      	ldr	r2, [pc, #112]	; (401d34 <pio_handler_process+0xc0>)
  401cc4:	68bb      	ldr	r3, [r7, #8]
  401cc6:	011b      	lsls	r3, r3, #4
  401cc8:	4413      	add	r3, r2
  401cca:	3308      	adds	r3, #8
  401ccc:	685b      	ldr	r3, [r3, #4]
  401cce:	4919      	ldr	r1, [pc, #100]	; (401d34 <pio_handler_process+0xc0>)
  401cd0:	68ba      	ldr	r2, [r7, #8]
  401cd2:	0112      	lsls	r2, r2, #4
  401cd4:	440a      	add	r2, r1
  401cd6:	6810      	ldr	r0, [r2, #0]
  401cd8:	4916      	ldr	r1, [pc, #88]	; (401d34 <pio_handler_process+0xc0>)
  401cda:	68ba      	ldr	r2, [r7, #8]
  401cdc:	0112      	lsls	r2, r2, #4
  401cde:	440a      	add	r2, r1
  401ce0:	6852      	ldr	r2, [r2, #4]
  401ce2:	4611      	mov	r1, r2
  401ce4:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401ce6:	4a13      	ldr	r2, [pc, #76]	; (401d34 <pio_handler_process+0xc0>)
  401ce8:	68bb      	ldr	r3, [r7, #8]
  401cea:	011b      	lsls	r3, r3, #4
  401cec:	4413      	add	r3, r2
  401cee:	685b      	ldr	r3, [r3, #4]
  401cf0:	43db      	mvns	r3, r3
  401cf2:	68fa      	ldr	r2, [r7, #12]
  401cf4:	4013      	ands	r3, r2
  401cf6:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401cf8:	68bb      	ldr	r3, [r7, #8]
  401cfa:	3301      	adds	r3, #1
  401cfc:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401cfe:	68bb      	ldr	r3, [r7, #8]
  401d00:	2b06      	cmp	r3, #6
  401d02:	d900      	bls.n	401d06 <pio_handler_process+0x92>
				break;
  401d04:	e002      	b.n	401d0c <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401d06:	68fb      	ldr	r3, [r7, #12]
  401d08:	2b00      	cmp	r3, #0
  401d0a:	d1c9      	bne.n	401ca0 <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401d0c:	4b0a      	ldr	r3, [pc, #40]	; (401d38 <pio_handler_process+0xc4>)
  401d0e:	681b      	ldr	r3, [r3, #0]
  401d10:	2b00      	cmp	r3, #0
  401d12:	d007      	beq.n	401d24 <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  401d14:	4b09      	ldr	r3, [pc, #36]	; (401d3c <pio_handler_process+0xc8>)
  401d16:	681b      	ldr	r3, [r3, #0]
  401d18:	2b00      	cmp	r3, #0
  401d1a:	d003      	beq.n	401d24 <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  401d1c:	4b07      	ldr	r3, [pc, #28]	; (401d3c <pio_handler_process+0xc8>)
  401d1e:	681b      	ldr	r3, [r3, #0]
  401d20:	6878      	ldr	r0, [r7, #4]
  401d22:	4798      	blx	r3
		}
	}
#endif
}
  401d24:	3710      	adds	r7, #16
  401d26:	46bd      	mov	sp, r7
  401d28:	bd80      	pop	{r7, pc}
  401d2a:	bf00      	nop
  401d2c:	00401939 	.word	0x00401939
  401d30:	00401951 	.word	0x00401951
  401d34:	20000c64 	.word	0x20000c64
  401d38:	20000d10 	.word	0x20000d10
  401d3c:	20000cd4 	.word	0x20000cd4

00401d40 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401d40:	b580      	push	{r7, lr}
  401d42:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401d44:	4802      	ldr	r0, [pc, #8]	; (401d50 <PIOA_Handler+0x10>)
  401d46:	210b      	movs	r1, #11
  401d48:	4b02      	ldr	r3, [pc, #8]	; (401d54 <PIOA_Handler+0x14>)
  401d4a:	4798      	blx	r3
}
  401d4c:	bd80      	pop	{r7, pc}
  401d4e:	bf00      	nop
  401d50:	400e0e00 	.word	0x400e0e00
  401d54:	00401c75 	.word	0x00401c75

00401d58 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401d58:	b580      	push	{r7, lr}
  401d5a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401d5c:	4802      	ldr	r0, [pc, #8]	; (401d68 <PIOB_Handler+0x10>)
  401d5e:	210c      	movs	r1, #12
  401d60:	4b02      	ldr	r3, [pc, #8]	; (401d6c <PIOB_Handler+0x14>)
  401d62:	4798      	blx	r3
}
  401d64:	bd80      	pop	{r7, pc}
  401d66:	bf00      	nop
  401d68:	400e1000 	.word	0x400e1000
  401d6c:	00401c75 	.word	0x00401c75

00401d70 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401d70:	b580      	push	{r7, lr}
  401d72:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401d74:	4802      	ldr	r0, [pc, #8]	; (401d80 <PIOC_Handler+0x10>)
  401d76:	210d      	movs	r1, #13
  401d78:	4b02      	ldr	r3, [pc, #8]	; (401d84 <PIOC_Handler+0x14>)
  401d7a:	4798      	blx	r3
}
  401d7c:	bd80      	pop	{r7, pc}
  401d7e:	bf00      	nop
  401d80:	400e1200 	.word	0x400e1200
  401d84:	00401c75 	.word	0x00401c75

00401d88 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401d88:	b480      	push	{r7}
  401d8a:	b085      	sub	sp, #20
  401d8c:	af00      	add	r7, sp, #0
  401d8e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401d90:	491d      	ldr	r1, [pc, #116]	; (401e08 <pmc_switch_mck_to_pllack+0x80>)
  401d92:	4b1d      	ldr	r3, [pc, #116]	; (401e08 <pmc_switch_mck_to_pllack+0x80>)
  401d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d96:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401d9a:	687b      	ldr	r3, [r7, #4]
  401d9c:	4313      	orrs	r3, r2
  401d9e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401da0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401da4:	60fb      	str	r3, [r7, #12]
  401da6:	e007      	b.n	401db8 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401da8:	68fb      	ldr	r3, [r7, #12]
  401daa:	2b00      	cmp	r3, #0
  401dac:	d101      	bne.n	401db2 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401dae:	2301      	movs	r3, #1
  401db0:	e023      	b.n	401dfa <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401db2:	68fb      	ldr	r3, [r7, #12]
  401db4:	3b01      	subs	r3, #1
  401db6:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401db8:	4b13      	ldr	r3, [pc, #76]	; (401e08 <pmc_switch_mck_to_pllack+0x80>)
  401dba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401dbc:	f003 0308 	and.w	r3, r3, #8
  401dc0:	2b00      	cmp	r3, #0
  401dc2:	d0f1      	beq.n	401da8 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401dc4:	4a10      	ldr	r2, [pc, #64]	; (401e08 <pmc_switch_mck_to_pllack+0x80>)
  401dc6:	4b10      	ldr	r3, [pc, #64]	; (401e08 <pmc_switch_mck_to_pllack+0x80>)
  401dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401dca:	f023 0303 	bic.w	r3, r3, #3
  401dce:	f043 0302 	orr.w	r3, r3, #2
  401dd2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401dd4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401dd8:	60fb      	str	r3, [r7, #12]
  401dda:	e007      	b.n	401dec <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401ddc:	68fb      	ldr	r3, [r7, #12]
  401dde:	2b00      	cmp	r3, #0
  401de0:	d101      	bne.n	401de6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401de2:	2301      	movs	r3, #1
  401de4:	e009      	b.n	401dfa <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401de6:	68fb      	ldr	r3, [r7, #12]
  401de8:	3b01      	subs	r3, #1
  401dea:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401dec:	4b06      	ldr	r3, [pc, #24]	; (401e08 <pmc_switch_mck_to_pllack+0x80>)
  401dee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401df0:	f003 0308 	and.w	r3, r3, #8
  401df4:	2b00      	cmp	r3, #0
  401df6:	d0f1      	beq.n	401ddc <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401df8:	2300      	movs	r3, #0
}
  401dfa:	4618      	mov	r0, r3
  401dfc:	3714      	adds	r7, #20
  401dfe:	46bd      	mov	sp, r7
  401e00:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e04:	4770      	bx	lr
  401e06:	bf00      	nop
  401e08:	400e0400 	.word	0x400e0400

00401e0c <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401e0c:	b480      	push	{r7}
  401e0e:	b083      	sub	sp, #12
  401e10:	af00      	add	r7, sp, #0
  401e12:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401e14:	687b      	ldr	r3, [r7, #4]
  401e16:	2b01      	cmp	r3, #1
  401e18:	d107      	bne.n	401e2a <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401e1a:	4a08      	ldr	r2, [pc, #32]	; (401e3c <pmc_switch_sclk_to_32kxtal+0x30>)
  401e1c:	4b07      	ldr	r3, [pc, #28]	; (401e3c <pmc_switch_sclk_to_32kxtal+0x30>)
  401e1e:	689b      	ldr	r3, [r3, #8]
  401e20:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  401e24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401e28:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  401e2a:	4b04      	ldr	r3, [pc, #16]	; (401e3c <pmc_switch_sclk_to_32kxtal+0x30>)
  401e2c:	4a04      	ldr	r2, [pc, #16]	; (401e40 <pmc_switch_sclk_to_32kxtal+0x34>)
  401e2e:	601a      	str	r2, [r3, #0]
}
  401e30:	370c      	adds	r7, #12
  401e32:	46bd      	mov	sp, r7
  401e34:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e38:	4770      	bx	lr
  401e3a:	bf00      	nop
  401e3c:	400e1410 	.word	0x400e1410
  401e40:	a5000008 	.word	0xa5000008

00401e44 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401e44:	b480      	push	{r7}
  401e46:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401e48:	4b09      	ldr	r3, [pc, #36]	; (401e70 <pmc_osc_is_ready_32kxtal+0x2c>)
  401e4a:	695b      	ldr	r3, [r3, #20]
  401e4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401e50:	2b00      	cmp	r3, #0
  401e52:	d007      	beq.n	401e64 <pmc_osc_is_ready_32kxtal+0x20>
  401e54:	4b07      	ldr	r3, [pc, #28]	; (401e74 <pmc_osc_is_ready_32kxtal+0x30>)
  401e56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e58:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401e5c:	2b00      	cmp	r3, #0
  401e5e:	d001      	beq.n	401e64 <pmc_osc_is_ready_32kxtal+0x20>
  401e60:	2301      	movs	r3, #1
  401e62:	e000      	b.n	401e66 <pmc_osc_is_ready_32kxtal+0x22>
  401e64:	2300      	movs	r3, #0
}
  401e66:	4618      	mov	r0, r3
  401e68:	46bd      	mov	sp, r7
  401e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e6e:	4770      	bx	lr
  401e70:	400e1410 	.word	0x400e1410
  401e74:	400e0400 	.word	0x400e0400

00401e78 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401e78:	b480      	push	{r7}
  401e7a:	b083      	sub	sp, #12
  401e7c:	af00      	add	r7, sp, #0
  401e7e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401e80:	4a18      	ldr	r2, [pc, #96]	; (401ee4 <pmc_switch_mainck_to_fastrc+0x6c>)
  401e82:	4b18      	ldr	r3, [pc, #96]	; (401ee4 <pmc_switch_mainck_to_fastrc+0x6c>)
  401e84:	6a1b      	ldr	r3, [r3, #32]
  401e86:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401e8a:	f043 0308 	orr.w	r3, r3, #8
  401e8e:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401e90:	bf00      	nop
  401e92:	4b14      	ldr	r3, [pc, #80]	; (401ee4 <pmc_switch_mainck_to_fastrc+0x6c>)
  401e94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401e9a:	2b00      	cmp	r3, #0
  401e9c:	d0f9      	beq.n	401e92 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401e9e:	4911      	ldr	r1, [pc, #68]	; (401ee4 <pmc_switch_mainck_to_fastrc+0x6c>)
  401ea0:	4b10      	ldr	r3, [pc, #64]	; (401ee4 <pmc_switch_mainck_to_fastrc+0x6c>)
  401ea2:	6a1b      	ldr	r3, [r3, #32]
  401ea4:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401ea8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401eac:	687a      	ldr	r2, [r7, #4]
  401eae:	4313      	orrs	r3, r2
  401eb0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401eb4:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401eb6:	bf00      	nop
  401eb8:	4b0a      	ldr	r3, [pc, #40]	; (401ee4 <pmc_switch_mainck_to_fastrc+0x6c>)
  401eba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401ebc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401ec0:	2b00      	cmp	r3, #0
  401ec2:	d0f9      	beq.n	401eb8 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401ec4:	4a07      	ldr	r2, [pc, #28]	; (401ee4 <pmc_switch_mainck_to_fastrc+0x6c>)
  401ec6:	4b07      	ldr	r3, [pc, #28]	; (401ee4 <pmc_switch_mainck_to_fastrc+0x6c>)
  401ec8:	6a1b      	ldr	r3, [r3, #32]
  401eca:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  401ece:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401ed2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401ed6:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401ed8:	370c      	adds	r7, #12
  401eda:	46bd      	mov	sp, r7
  401edc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ee0:	4770      	bx	lr
  401ee2:	bf00      	nop
  401ee4:	400e0400 	.word	0x400e0400

00401ee8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401ee8:	b480      	push	{r7}
  401eea:	b083      	sub	sp, #12
  401eec:	af00      	add	r7, sp, #0
  401eee:	6078      	str	r0, [r7, #4]
  401ef0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401ef2:	687b      	ldr	r3, [r7, #4]
  401ef4:	2b00      	cmp	r3, #0
  401ef6:	d008      	beq.n	401f0a <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401ef8:	4916      	ldr	r1, [pc, #88]	; (401f54 <pmc_switch_mainck_to_xtal+0x6c>)
  401efa:	4b16      	ldr	r3, [pc, #88]	; (401f54 <pmc_switch_mainck_to_xtal+0x6c>)
  401efc:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401efe:	4a16      	ldr	r2, [pc, #88]	; (401f58 <pmc_switch_mainck_to_xtal+0x70>)
  401f00:	401a      	ands	r2, r3
  401f02:	4b16      	ldr	r3, [pc, #88]	; (401f5c <pmc_switch_mainck_to_xtal+0x74>)
  401f04:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401f06:	620b      	str	r3, [r1, #32]
  401f08:	e01e      	b.n	401f48 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401f0a:	4912      	ldr	r1, [pc, #72]	; (401f54 <pmc_switch_mainck_to_xtal+0x6c>)
  401f0c:	4b11      	ldr	r3, [pc, #68]	; (401f54 <pmc_switch_mainck_to_xtal+0x6c>)
  401f0e:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401f10:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401f14:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401f18:	683a      	ldr	r2, [r7, #0]
  401f1a:	0212      	lsls	r2, r2, #8
  401f1c:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401f1e:	4313      	orrs	r3, r2
  401f20:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401f24:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401f28:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401f2a:	bf00      	nop
  401f2c:	4b09      	ldr	r3, [pc, #36]	; (401f54 <pmc_switch_mainck_to_xtal+0x6c>)
  401f2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401f30:	f003 0301 	and.w	r3, r3, #1
  401f34:	2b00      	cmp	r3, #0
  401f36:	d0f9      	beq.n	401f2c <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401f38:	4a06      	ldr	r2, [pc, #24]	; (401f54 <pmc_switch_mainck_to_xtal+0x6c>)
  401f3a:	4b06      	ldr	r3, [pc, #24]	; (401f54 <pmc_switch_mainck_to_xtal+0x6c>)
  401f3c:	6a1b      	ldr	r3, [r3, #32]
  401f3e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401f42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401f46:	6213      	str	r3, [r2, #32]
	}
}
  401f48:	370c      	adds	r7, #12
  401f4a:	46bd      	mov	sp, r7
  401f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f50:	4770      	bx	lr
  401f52:	bf00      	nop
  401f54:	400e0400 	.word	0x400e0400
  401f58:	fec8fffc 	.word	0xfec8fffc
  401f5c:	01370002 	.word	0x01370002

00401f60 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401f60:	b480      	push	{r7}
  401f62:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401f64:	4b04      	ldr	r3, [pc, #16]	; (401f78 <pmc_osc_is_ready_mainck+0x18>)
  401f66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401f68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401f6c:	4618      	mov	r0, r3
  401f6e:	46bd      	mov	sp, r7
  401f70:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f74:	4770      	bx	lr
  401f76:	bf00      	nop
  401f78:	400e0400 	.word	0x400e0400

00401f7c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401f7c:	b480      	push	{r7}
  401f7e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401f80:	4b03      	ldr	r3, [pc, #12]	; (401f90 <pmc_disable_pllack+0x14>)
  401f82:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401f86:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401f88:	46bd      	mov	sp, r7
  401f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f8e:	4770      	bx	lr
  401f90:	400e0400 	.word	0x400e0400

00401f94 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401f94:	b480      	push	{r7}
  401f96:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401f98:	4b04      	ldr	r3, [pc, #16]	; (401fac <pmc_is_locked_pllack+0x18>)
  401f9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401f9c:	f003 0302 	and.w	r3, r3, #2
}
  401fa0:	4618      	mov	r0, r3
  401fa2:	46bd      	mov	sp, r7
  401fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fa8:	4770      	bx	lr
  401faa:	bf00      	nop
  401fac:	400e0400 	.word	0x400e0400

00401fb0 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  401fb0:	b480      	push	{r7}
  401fb2:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  401fb4:	4b03      	ldr	r3, [pc, #12]	; (401fc4 <pmc_disable_pllbck+0x14>)
  401fb6:	2200      	movs	r2, #0
  401fb8:	62da      	str	r2, [r3, #44]	; 0x2c
}
  401fba:	46bd      	mov	sp, r7
  401fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fc0:	4770      	bx	lr
  401fc2:	bf00      	nop
  401fc4:	400e0400 	.word	0x400e0400

00401fc8 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  401fc8:	b480      	push	{r7}
  401fca:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  401fcc:	4b04      	ldr	r3, [pc, #16]	; (401fe0 <pmc_is_locked_pllbck+0x18>)
  401fce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401fd0:	f003 0304 	and.w	r3, r3, #4
}
  401fd4:	4618      	mov	r0, r3
  401fd6:	46bd      	mov	sp, r7
  401fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fdc:	4770      	bx	lr
  401fde:	bf00      	nop
  401fe0:	400e0400 	.word	0x400e0400

00401fe4 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401fe4:	b480      	push	{r7}
  401fe6:	b083      	sub	sp, #12
  401fe8:	af00      	add	r7, sp, #0
  401fea:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  401fec:	687b      	ldr	r3, [r7, #4]
  401fee:	2b22      	cmp	r3, #34	; 0x22
  401ff0:	d901      	bls.n	401ff6 <pmc_enable_periph_clk+0x12>
		return 1;
  401ff2:	2301      	movs	r3, #1
  401ff4:	e02f      	b.n	402056 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  401ff6:	687b      	ldr	r3, [r7, #4]
  401ff8:	2b1f      	cmp	r3, #31
  401ffa:	d813      	bhi.n	402024 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401ffc:	4b19      	ldr	r3, [pc, #100]	; (402064 <pmc_enable_periph_clk+0x80>)
  401ffe:	699a      	ldr	r2, [r3, #24]
  402000:	687b      	ldr	r3, [r7, #4]
  402002:	2101      	movs	r1, #1
  402004:	fa01 f303 	lsl.w	r3, r1, r3
  402008:	401a      	ands	r2, r3
  40200a:	687b      	ldr	r3, [r7, #4]
  40200c:	2101      	movs	r1, #1
  40200e:	fa01 f303 	lsl.w	r3, r1, r3
  402012:	429a      	cmp	r2, r3
  402014:	d01e      	beq.n	402054 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  402016:	4a13      	ldr	r2, [pc, #76]	; (402064 <pmc_enable_periph_clk+0x80>)
  402018:	687b      	ldr	r3, [r7, #4]
  40201a:	2101      	movs	r1, #1
  40201c:	fa01 f303 	lsl.w	r3, r1, r3
  402020:	6113      	str	r3, [r2, #16]
  402022:	e017      	b.n	402054 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402024:	687b      	ldr	r3, [r7, #4]
  402026:	3b20      	subs	r3, #32
  402028:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40202a:	4b0e      	ldr	r3, [pc, #56]	; (402064 <pmc_enable_periph_clk+0x80>)
  40202c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402030:	687b      	ldr	r3, [r7, #4]
  402032:	2101      	movs	r1, #1
  402034:	fa01 f303 	lsl.w	r3, r1, r3
  402038:	401a      	ands	r2, r3
  40203a:	687b      	ldr	r3, [r7, #4]
  40203c:	2101      	movs	r1, #1
  40203e:	fa01 f303 	lsl.w	r3, r1, r3
  402042:	429a      	cmp	r2, r3
  402044:	d006      	beq.n	402054 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  402046:	4a07      	ldr	r2, [pc, #28]	; (402064 <pmc_enable_periph_clk+0x80>)
  402048:	687b      	ldr	r3, [r7, #4]
  40204a:	2101      	movs	r1, #1
  40204c:	fa01 f303 	lsl.w	r3, r1, r3
  402050:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402054:	2300      	movs	r3, #0
}
  402056:	4618      	mov	r0, r3
  402058:	370c      	adds	r7, #12
  40205a:	46bd      	mov	sp, r7
  40205c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402060:	4770      	bx	lr
  402062:	bf00      	nop
  402064:	400e0400 	.word	0x400e0400

00402068 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  402068:	b480      	push	{r7}
  40206a:	b087      	sub	sp, #28
  40206c:	af00      	add	r7, sp, #0
  40206e:	60f8      	str	r0, [r7, #12]
  402070:	60b9      	str	r1, [r7, #8]
  402072:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  402074:	68bb      	ldr	r3, [r7, #8]
  402076:	019b      	lsls	r3, r3, #6
  402078:	68fa      	ldr	r2, [r7, #12]
  40207a:	4413      	add	r3, r2
  40207c:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40207e:	697b      	ldr	r3, [r7, #20]
  402080:	2202      	movs	r2, #2
  402082:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  402084:	697b      	ldr	r3, [r7, #20]
  402086:	f04f 32ff 	mov.w	r2, #4294967295
  40208a:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40208c:	697b      	ldr	r3, [r7, #20]
  40208e:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  402090:	697b      	ldr	r3, [r7, #20]
  402092:	687a      	ldr	r2, [r7, #4]
  402094:	605a      	str	r2, [r3, #4]
}
  402096:	371c      	adds	r7, #28
  402098:	46bd      	mov	sp, r7
  40209a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40209e:	4770      	bx	lr

004020a0 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4020a0:	b480      	push	{r7}
  4020a2:	b083      	sub	sp, #12
  4020a4:	af00      	add	r7, sp, #0
  4020a6:	6078      	str	r0, [r7, #4]
  4020a8:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4020aa:	687a      	ldr	r2, [r7, #4]
  4020ac:	683b      	ldr	r3, [r7, #0]
  4020ae:	019b      	lsls	r3, r3, #6
  4020b0:	4413      	add	r3, r2
  4020b2:	2205      	movs	r2, #5
  4020b4:	601a      	str	r2, [r3, #0]
}
  4020b6:	370c      	adds	r7, #12
  4020b8:	46bd      	mov	sp, r7
  4020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020be:	4770      	bx	lr

004020c0 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  4020c0:	b480      	push	{r7}
  4020c2:	b085      	sub	sp, #20
  4020c4:	af00      	add	r7, sp, #0
  4020c6:	60f8      	str	r0, [r7, #12]
  4020c8:	60b9      	str	r1, [r7, #8]
  4020ca:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4020cc:	68fa      	ldr	r2, [r7, #12]
  4020ce:	68bb      	ldr	r3, [r7, #8]
  4020d0:	019b      	lsls	r3, r3, #6
  4020d2:	4413      	add	r3, r2
  4020d4:	3318      	adds	r3, #24
  4020d6:	687a      	ldr	r2, [r7, #4]
  4020d8:	605a      	str	r2, [r3, #4]
}
  4020da:	3714      	adds	r7, #20
  4020dc:	46bd      	mov	sp, r7
  4020de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020e2:	4770      	bx	lr

004020e4 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  4020e4:	b480      	push	{r7}
  4020e6:	b087      	sub	sp, #28
  4020e8:	af00      	add	r7, sp, #0
  4020ea:	60f8      	str	r0, [r7, #12]
  4020ec:	60b9      	str	r1, [r7, #8]
  4020ee:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4020f0:	68bb      	ldr	r3, [r7, #8]
  4020f2:	019b      	lsls	r3, r3, #6
  4020f4:	68fa      	ldr	r2, [r7, #12]
  4020f6:	4413      	add	r3, r2
  4020f8:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  4020fa:	697b      	ldr	r3, [r7, #20]
  4020fc:	687a      	ldr	r2, [r7, #4]
  4020fe:	625a      	str	r2, [r3, #36]	; 0x24
}
  402100:	371c      	adds	r7, #28
  402102:	46bd      	mov	sp, r7
  402104:	f85d 7b04 	ldr.w	r7, [sp], #4
  402108:	4770      	bx	lr
  40210a:	bf00      	nop

0040210c <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40210c:	b480      	push	{r7}
  40210e:	b085      	sub	sp, #20
  402110:	af00      	add	r7, sp, #0
  402112:	6078      	str	r0, [r7, #4]
  402114:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  402116:	683b      	ldr	r3, [r7, #0]
  402118:	019b      	lsls	r3, r3, #6
  40211a:	687a      	ldr	r2, [r7, #4]
  40211c:	4413      	add	r3, r2
  40211e:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  402120:	68fb      	ldr	r3, [r7, #12]
  402122:	6a1b      	ldr	r3, [r3, #32]
}
  402124:	4618      	mov	r0, r3
  402126:	3714      	adds	r7, #20
  402128:	46bd      	mov	sp, r7
  40212a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40212e:	4770      	bx	lr

00402130 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402130:	b580      	push	{r7, lr}
  402132:	b084      	sub	sp, #16
  402134:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  402136:	4b27      	ldr	r3, [pc, #156]	; (4021d4 <Reset_Handler+0xa4>)
  402138:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  40213a:	4b27      	ldr	r3, [pc, #156]	; (4021d8 <Reset_Handler+0xa8>)
  40213c:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  40213e:	68fa      	ldr	r2, [r7, #12]
  402140:	68bb      	ldr	r3, [r7, #8]
  402142:	429a      	cmp	r2, r3
  402144:	d90d      	bls.n	402162 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  402146:	e007      	b.n	402158 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  402148:	68bb      	ldr	r3, [r7, #8]
  40214a:	1d1a      	adds	r2, r3, #4
  40214c:	60ba      	str	r2, [r7, #8]
  40214e:	68fa      	ldr	r2, [r7, #12]
  402150:	1d11      	adds	r1, r2, #4
  402152:	60f9      	str	r1, [r7, #12]
  402154:	6812      	ldr	r2, [r2, #0]
  402156:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  402158:	68bb      	ldr	r3, [r7, #8]
  40215a:	4a20      	ldr	r2, [pc, #128]	; (4021dc <Reset_Handler+0xac>)
  40215c:	4293      	cmp	r3, r2
  40215e:	d3f3      	bcc.n	402148 <Reset_Handler+0x18>
  402160:	e020      	b.n	4021a4 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  402162:	68fa      	ldr	r2, [r7, #12]
  402164:	68bb      	ldr	r3, [r7, #8]
  402166:	429a      	cmp	r2, r3
  402168:	d21c      	bcs.n	4021a4 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40216a:	4a1c      	ldr	r2, [pc, #112]	; (4021dc <Reset_Handler+0xac>)
  40216c:	4b1a      	ldr	r3, [pc, #104]	; (4021d8 <Reset_Handler+0xa8>)
  40216e:	1ad3      	subs	r3, r2, r3
  402170:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  402172:	68fa      	ldr	r2, [r7, #12]
  402174:	687b      	ldr	r3, [r7, #4]
  402176:	4413      	add	r3, r2
  402178:	3b04      	subs	r3, #4
  40217a:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  40217c:	68ba      	ldr	r2, [r7, #8]
  40217e:	687b      	ldr	r3, [r7, #4]
  402180:	4413      	add	r3, r2
  402182:	3b04      	subs	r3, #4
  402184:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  402186:	e00a      	b.n	40219e <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  402188:	68bb      	ldr	r3, [r7, #8]
  40218a:	1f1a      	subs	r2, r3, #4
  40218c:	60ba      	str	r2, [r7, #8]
  40218e:	68fa      	ldr	r2, [r7, #12]
  402190:	1f11      	subs	r1, r2, #4
  402192:	60f9      	str	r1, [r7, #12]
  402194:	6812      	ldr	r2, [r2, #0]
  402196:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  402198:	687b      	ldr	r3, [r7, #4]
  40219a:	3b04      	subs	r3, #4
  40219c:	607b      	str	r3, [r7, #4]
  40219e:	687b      	ldr	r3, [r7, #4]
  4021a0:	2b00      	cmp	r3, #0
  4021a2:	d1f1      	bne.n	402188 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4021a4:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4021a6:	4b0e      	ldr	r3, [pc, #56]	; (4021e0 <Reset_Handler+0xb0>)
  4021a8:	60bb      	str	r3, [r7, #8]
  4021aa:	e004      	b.n	4021b6 <Reset_Handler+0x86>
		*pDest++ = 0;
  4021ac:	68bb      	ldr	r3, [r7, #8]
  4021ae:	1d1a      	adds	r2, r3, #4
  4021b0:	60ba      	str	r2, [r7, #8]
  4021b2:	2200      	movs	r2, #0
  4021b4:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4021b6:	68bb      	ldr	r3, [r7, #8]
  4021b8:	4a0a      	ldr	r2, [pc, #40]	; (4021e4 <Reset_Handler+0xb4>)
  4021ba:	4293      	cmp	r3, r2
  4021bc:	d3f6      	bcc.n	4021ac <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  4021be:	4b0a      	ldr	r3, [pc, #40]	; (4021e8 <Reset_Handler+0xb8>)
  4021c0:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  4021c2:	4a0a      	ldr	r2, [pc, #40]	; (4021ec <Reset_Handler+0xbc>)
  4021c4:	68fb      	ldr	r3, [r7, #12]
  4021c6:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  4021c8:	4b09      	ldr	r3, [pc, #36]	; (4021f0 <Reset_Handler+0xc0>)
  4021ca:	4798      	blx	r3

	/* Branch to main function */
	main();
  4021cc:	4b09      	ldr	r3, [pc, #36]	; (4021f4 <Reset_Handler+0xc4>)
  4021ce:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4021d0:	e7fe      	b.n	4021d0 <Reset_Handler+0xa0>
  4021d2:	bf00      	nop
  4021d4:	004093d4 	.word	0x004093d4
  4021d8:	20000000 	.word	0x20000000
  4021dc:	20000884 	.word	0x20000884
  4021e0:	20000884 	.word	0x20000884
  4021e4:	20000d2c 	.word	0x20000d2c
  4021e8:	00400000 	.word	0x00400000
  4021ec:	e000ed00 	.word	0xe000ed00
  4021f0:	00404621 	.word	0x00404621
  4021f4:	00402931 	.word	0x00402931

004021f8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4021f8:	b480      	push	{r7}
  4021fa:	af00      	add	r7, sp, #0
	while (1) {
	}
  4021fc:	e7fe      	b.n	4021fc <Dummy_Handler+0x4>
  4021fe:	bf00      	nop

00402200 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  402200:	b480      	push	{r7}
  402202:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  402204:	4b5d      	ldr	r3, [pc, #372]	; (40237c <SystemCoreClockUpdate+0x17c>)
  402206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402208:	f003 0303 	and.w	r3, r3, #3
  40220c:	2b03      	cmp	r3, #3
  40220e:	f200 8096 	bhi.w	40233e <SystemCoreClockUpdate+0x13e>
  402212:	a201      	add	r2, pc, #4	; (adr r2, 402218 <SystemCoreClockUpdate+0x18>)
  402214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402218:	00402229 	.word	0x00402229
  40221c:	00402249 	.word	0x00402249
  402220:	00402293 	.word	0x00402293
  402224:	00402293 	.word	0x00402293
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  402228:	4b55      	ldr	r3, [pc, #340]	; (402380 <SystemCoreClockUpdate+0x180>)
  40222a:	695b      	ldr	r3, [r3, #20]
  40222c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402230:	2b00      	cmp	r3, #0
  402232:	d004      	beq.n	40223e <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402234:	4b53      	ldr	r3, [pc, #332]	; (402384 <SystemCoreClockUpdate+0x184>)
  402236:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40223a:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  40223c:	e080      	b.n	402340 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40223e:	4b51      	ldr	r3, [pc, #324]	; (402384 <SystemCoreClockUpdate+0x184>)
  402240:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402244:	601a      	str	r2, [r3, #0]
			}
		break;
  402246:	e07b      	b.n	402340 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402248:	4b4c      	ldr	r3, [pc, #304]	; (40237c <SystemCoreClockUpdate+0x17c>)
  40224a:	6a1b      	ldr	r3, [r3, #32]
  40224c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402250:	2b00      	cmp	r3, #0
  402252:	d003      	beq.n	40225c <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  402254:	4b4b      	ldr	r3, [pc, #300]	; (402384 <SystemCoreClockUpdate+0x184>)
  402256:	4a4c      	ldr	r2, [pc, #304]	; (402388 <SystemCoreClockUpdate+0x188>)
  402258:	601a      	str	r2, [r3, #0]
  40225a:	e019      	b.n	402290 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40225c:	4b49      	ldr	r3, [pc, #292]	; (402384 <SystemCoreClockUpdate+0x184>)
  40225e:	4a4b      	ldr	r2, [pc, #300]	; (40238c <SystemCoreClockUpdate+0x18c>)
  402260:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402262:	4b46      	ldr	r3, [pc, #280]	; (40237c <SystemCoreClockUpdate+0x17c>)
  402264:	6a1b      	ldr	r3, [r3, #32]
  402266:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40226a:	2b10      	cmp	r3, #16
  40226c:	d008      	beq.n	402280 <SystemCoreClockUpdate+0x80>
  40226e:	2b20      	cmp	r3, #32
  402270:	d00a      	beq.n	402288 <SystemCoreClockUpdate+0x88>
  402272:	2b00      	cmp	r3, #0
  402274:	d000      	beq.n	402278 <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  402276:	e00b      	b.n	402290 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402278:	4b42      	ldr	r3, [pc, #264]	; (402384 <SystemCoreClockUpdate+0x184>)
  40227a:	4a44      	ldr	r2, [pc, #272]	; (40238c <SystemCoreClockUpdate+0x18c>)
  40227c:	601a      	str	r2, [r3, #0]
			break;
  40227e:	e007      	b.n	402290 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402280:	4b40      	ldr	r3, [pc, #256]	; (402384 <SystemCoreClockUpdate+0x184>)
  402282:	4a43      	ldr	r2, [pc, #268]	; (402390 <SystemCoreClockUpdate+0x190>)
  402284:	601a      	str	r2, [r3, #0]
			break;
  402286:	e003      	b.n	402290 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402288:	4b3e      	ldr	r3, [pc, #248]	; (402384 <SystemCoreClockUpdate+0x184>)
  40228a:	4a3f      	ldr	r2, [pc, #252]	; (402388 <SystemCoreClockUpdate+0x188>)
  40228c:	601a      	str	r2, [r3, #0]
			break;
  40228e:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  402290:	e056      	b.n	402340 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402292:	4b3a      	ldr	r3, [pc, #232]	; (40237c <SystemCoreClockUpdate+0x17c>)
  402294:	6a1b      	ldr	r3, [r3, #32]
  402296:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40229a:	2b00      	cmp	r3, #0
  40229c:	d003      	beq.n	4022a6 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40229e:	4b39      	ldr	r3, [pc, #228]	; (402384 <SystemCoreClockUpdate+0x184>)
  4022a0:	4a39      	ldr	r2, [pc, #228]	; (402388 <SystemCoreClockUpdate+0x188>)
  4022a2:	601a      	str	r2, [r3, #0]
  4022a4:	e019      	b.n	4022da <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4022a6:	4b37      	ldr	r3, [pc, #220]	; (402384 <SystemCoreClockUpdate+0x184>)
  4022a8:	4a38      	ldr	r2, [pc, #224]	; (40238c <SystemCoreClockUpdate+0x18c>)
  4022aa:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4022ac:	4b33      	ldr	r3, [pc, #204]	; (40237c <SystemCoreClockUpdate+0x17c>)
  4022ae:	6a1b      	ldr	r3, [r3, #32]
  4022b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4022b4:	2b10      	cmp	r3, #16
  4022b6:	d008      	beq.n	4022ca <SystemCoreClockUpdate+0xca>
  4022b8:	2b20      	cmp	r3, #32
  4022ba:	d00a      	beq.n	4022d2 <SystemCoreClockUpdate+0xd2>
  4022bc:	2b00      	cmp	r3, #0
  4022be:	d000      	beq.n	4022c2 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  4022c0:	e00b      	b.n	4022da <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4022c2:	4b30      	ldr	r3, [pc, #192]	; (402384 <SystemCoreClockUpdate+0x184>)
  4022c4:	4a31      	ldr	r2, [pc, #196]	; (40238c <SystemCoreClockUpdate+0x18c>)
  4022c6:	601a      	str	r2, [r3, #0]
					break;
  4022c8:	e007      	b.n	4022da <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4022ca:	4b2e      	ldr	r3, [pc, #184]	; (402384 <SystemCoreClockUpdate+0x184>)
  4022cc:	4a30      	ldr	r2, [pc, #192]	; (402390 <SystemCoreClockUpdate+0x190>)
  4022ce:	601a      	str	r2, [r3, #0]
					break;
  4022d0:	e003      	b.n	4022da <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4022d2:	4b2c      	ldr	r3, [pc, #176]	; (402384 <SystemCoreClockUpdate+0x184>)
  4022d4:	4a2c      	ldr	r2, [pc, #176]	; (402388 <SystemCoreClockUpdate+0x188>)
  4022d6:	601a      	str	r2, [r3, #0]
					break;
  4022d8:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4022da:	4b28      	ldr	r3, [pc, #160]	; (40237c <SystemCoreClockUpdate+0x17c>)
  4022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4022de:	f003 0303 	and.w	r3, r3, #3
  4022e2:	2b02      	cmp	r3, #2
  4022e4:	d115      	bne.n	402312 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4022e6:	4b25      	ldr	r3, [pc, #148]	; (40237c <SystemCoreClockUpdate+0x17c>)
  4022e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4022ea:	4b2a      	ldr	r3, [pc, #168]	; (402394 <SystemCoreClockUpdate+0x194>)
  4022ec:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  4022ee:	0c1b      	lsrs	r3, r3, #16
  4022f0:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4022f2:	4a24      	ldr	r2, [pc, #144]	; (402384 <SystemCoreClockUpdate+0x184>)
  4022f4:	6812      	ldr	r2, [r2, #0]
  4022f6:	fb02 f303 	mul.w	r3, r2, r3
  4022fa:	4a22      	ldr	r2, [pc, #136]	; (402384 <SystemCoreClockUpdate+0x184>)
  4022fc:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4022fe:	4b1f      	ldr	r3, [pc, #124]	; (40237c <SystemCoreClockUpdate+0x17c>)
  402300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  402302:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402304:	4a1f      	ldr	r2, [pc, #124]	; (402384 <SystemCoreClockUpdate+0x184>)
  402306:	6812      	ldr	r2, [r2, #0]
  402308:	fbb2 f3f3 	udiv	r3, r2, r3
  40230c:	4a1d      	ldr	r2, [pc, #116]	; (402384 <SystemCoreClockUpdate+0x184>)
  40230e:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402310:	e016      	b.n	402340 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402312:	4b1a      	ldr	r3, [pc, #104]	; (40237c <SystemCoreClockUpdate+0x17c>)
  402314:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402316:	4b1f      	ldr	r3, [pc, #124]	; (402394 <SystemCoreClockUpdate+0x194>)
  402318:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40231a:	0c1b      	lsrs	r3, r3, #16
  40231c:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40231e:	4a19      	ldr	r2, [pc, #100]	; (402384 <SystemCoreClockUpdate+0x184>)
  402320:	6812      	ldr	r2, [r2, #0]
  402322:	fb02 f303 	mul.w	r3, r2, r3
  402326:	4a17      	ldr	r2, [pc, #92]	; (402384 <SystemCoreClockUpdate+0x184>)
  402328:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40232a:	4b14      	ldr	r3, [pc, #80]	; (40237c <SystemCoreClockUpdate+0x17c>)
  40232c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  40232e:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402330:	4a14      	ldr	r2, [pc, #80]	; (402384 <SystemCoreClockUpdate+0x184>)
  402332:	6812      	ldr	r2, [r2, #0]
  402334:	fbb2 f3f3 	udiv	r3, r2, r3
  402338:	4a12      	ldr	r2, [pc, #72]	; (402384 <SystemCoreClockUpdate+0x184>)
  40233a:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  40233c:	e000      	b.n	402340 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  40233e:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  402340:	4b0e      	ldr	r3, [pc, #56]	; (40237c <SystemCoreClockUpdate+0x17c>)
  402342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402344:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402348:	2b70      	cmp	r3, #112	; 0x70
  40234a:	d108      	bne.n	40235e <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  40234c:	4b0d      	ldr	r3, [pc, #52]	; (402384 <SystemCoreClockUpdate+0x184>)
  40234e:	681b      	ldr	r3, [r3, #0]
  402350:	4a11      	ldr	r2, [pc, #68]	; (402398 <SystemCoreClockUpdate+0x198>)
  402352:	fba2 2303 	umull	r2, r3, r2, r3
  402356:	085b      	lsrs	r3, r3, #1
  402358:	4a0a      	ldr	r2, [pc, #40]	; (402384 <SystemCoreClockUpdate+0x184>)
  40235a:	6013      	str	r3, [r2, #0]
  40235c:	e009      	b.n	402372 <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40235e:	4b07      	ldr	r3, [pc, #28]	; (40237c <SystemCoreClockUpdate+0x17c>)
  402360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402362:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402366:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  402368:	4b06      	ldr	r3, [pc, #24]	; (402384 <SystemCoreClockUpdate+0x184>)
  40236a:	681b      	ldr	r3, [r3, #0]
  40236c:	40d3      	lsrs	r3, r2
  40236e:	4a05      	ldr	r2, [pc, #20]	; (402384 <SystemCoreClockUpdate+0x184>)
  402370:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  402372:	46bd      	mov	sp, r7
  402374:	f85d 7b04 	ldr.w	r7, [sp], #4
  402378:	4770      	bx	lr
  40237a:	bf00      	nop
  40237c:	400e0400 	.word	0x400e0400
  402380:	400e1410 	.word	0x400e1410
  402384:	20000008 	.word	0x20000008
  402388:	00b71b00 	.word	0x00b71b00
  40238c:	003d0900 	.word	0x003d0900
  402390:	007a1200 	.word	0x007a1200
  402394:	07ff0000 	.word	0x07ff0000
  402398:	aaaaaaab 	.word	0xaaaaaaab

0040239c <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  40239c:	b480      	push	{r7}
  40239e:	b083      	sub	sp, #12
  4023a0:	af00      	add	r7, sp, #0
  4023a2:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4023a4:	687b      	ldr	r3, [r7, #4]
  4023a6:	4a22      	ldr	r2, [pc, #136]	; (402430 <system_init_flash+0x94>)
  4023a8:	4293      	cmp	r3, r2
  4023aa:	d808      	bhi.n	4023be <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4023ac:	4b21      	ldr	r3, [pc, #132]	; (402434 <system_init_flash+0x98>)
  4023ae:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4023b2:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4023b4:	4b20      	ldr	r3, [pc, #128]	; (402438 <system_init_flash+0x9c>)
  4023b6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4023ba:	601a      	str	r2, [r3, #0]
  4023bc:	e033      	b.n	402426 <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4023be:	687b      	ldr	r3, [r7, #4]
  4023c0:	4a1e      	ldr	r2, [pc, #120]	; (40243c <system_init_flash+0xa0>)
  4023c2:	4293      	cmp	r3, r2
  4023c4:	d806      	bhi.n	4023d4 <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4023c6:	4b1b      	ldr	r3, [pc, #108]	; (402434 <system_init_flash+0x98>)
  4023c8:	4a1d      	ldr	r2, [pc, #116]	; (402440 <system_init_flash+0xa4>)
  4023ca:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4023cc:	4b1a      	ldr	r3, [pc, #104]	; (402438 <system_init_flash+0x9c>)
  4023ce:	4a1c      	ldr	r2, [pc, #112]	; (402440 <system_init_flash+0xa4>)
  4023d0:	601a      	str	r2, [r3, #0]
  4023d2:	e028      	b.n	402426 <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4023d4:	687b      	ldr	r3, [r7, #4]
  4023d6:	4a1b      	ldr	r2, [pc, #108]	; (402444 <system_init_flash+0xa8>)
  4023d8:	4293      	cmp	r3, r2
  4023da:	d806      	bhi.n	4023ea <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4023dc:	4b15      	ldr	r3, [pc, #84]	; (402434 <system_init_flash+0x98>)
  4023de:	4a1a      	ldr	r2, [pc, #104]	; (402448 <system_init_flash+0xac>)
  4023e0:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4023e2:	4b15      	ldr	r3, [pc, #84]	; (402438 <system_init_flash+0x9c>)
  4023e4:	4a18      	ldr	r2, [pc, #96]	; (402448 <system_init_flash+0xac>)
  4023e6:	601a      	str	r2, [r3, #0]
  4023e8:	e01d      	b.n	402426 <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4023ea:	687b      	ldr	r3, [r7, #4]
  4023ec:	4a17      	ldr	r2, [pc, #92]	; (40244c <system_init_flash+0xb0>)
  4023ee:	4293      	cmp	r3, r2
  4023f0:	d806      	bhi.n	402400 <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4023f2:	4b10      	ldr	r3, [pc, #64]	; (402434 <system_init_flash+0x98>)
  4023f4:	4a16      	ldr	r2, [pc, #88]	; (402450 <system_init_flash+0xb4>)
  4023f6:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4023f8:	4b0f      	ldr	r3, [pc, #60]	; (402438 <system_init_flash+0x9c>)
  4023fa:	4a15      	ldr	r2, [pc, #84]	; (402450 <system_init_flash+0xb4>)
  4023fc:	601a      	str	r2, [r3, #0]
  4023fe:	e012      	b.n	402426 <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402400:	687b      	ldr	r3, [r7, #4]
  402402:	4a14      	ldr	r2, [pc, #80]	; (402454 <system_init_flash+0xb8>)
  402404:	4293      	cmp	r3, r2
  402406:	d808      	bhi.n	40241a <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402408:	4b0a      	ldr	r3, [pc, #40]	; (402434 <system_init_flash+0x98>)
  40240a:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40240e:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402410:	4b09      	ldr	r3, [pc, #36]	; (402438 <system_init_flash+0x9c>)
  402412:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402416:	601a      	str	r2, [r3, #0]
  402418:	e005      	b.n	402426 <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40241a:	4b06      	ldr	r3, [pc, #24]	; (402434 <system_init_flash+0x98>)
  40241c:	4a0e      	ldr	r2, [pc, #56]	; (402458 <system_init_flash+0xbc>)
  40241e:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402420:	4b05      	ldr	r3, [pc, #20]	; (402438 <system_init_flash+0x9c>)
  402422:	4a0d      	ldr	r2, [pc, #52]	; (402458 <system_init_flash+0xbc>)
  402424:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402426:	370c      	adds	r7, #12
  402428:	46bd      	mov	sp, r7
  40242a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40242e:	4770      	bx	lr
  402430:	01312cff 	.word	0x01312cff
  402434:	400e0a00 	.word	0x400e0a00
  402438:	400e0c00 	.word	0x400e0c00
  40243c:	026259ff 	.word	0x026259ff
  402440:	04000100 	.word	0x04000100
  402444:	039386ff 	.word	0x039386ff
  402448:	04000200 	.word	0x04000200
  40244c:	04c4b3ff 	.word	0x04c4b3ff
  402450:	04000300 	.word	0x04000300
  402454:	05f5e0ff 	.word	0x05f5e0ff
  402458:	04000500 	.word	0x04000500

0040245c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  40245c:	b480      	push	{r7}
  40245e:	b085      	sub	sp, #20
  402460:	af00      	add	r7, sp, #0
  402462:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402464:	4b10      	ldr	r3, [pc, #64]	; (4024a8 <_sbrk+0x4c>)
  402466:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402468:	4b10      	ldr	r3, [pc, #64]	; (4024ac <_sbrk+0x50>)
  40246a:	681b      	ldr	r3, [r3, #0]
  40246c:	2b00      	cmp	r3, #0
  40246e:	d102      	bne.n	402476 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402470:	4b0e      	ldr	r3, [pc, #56]	; (4024ac <_sbrk+0x50>)
  402472:	4a0f      	ldr	r2, [pc, #60]	; (4024b0 <_sbrk+0x54>)
  402474:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402476:	4b0d      	ldr	r3, [pc, #52]	; (4024ac <_sbrk+0x50>)
  402478:	681b      	ldr	r3, [r3, #0]
  40247a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40247c:	68ba      	ldr	r2, [r7, #8]
  40247e:	687b      	ldr	r3, [r7, #4]
  402480:	441a      	add	r2, r3
  402482:	68fb      	ldr	r3, [r7, #12]
  402484:	429a      	cmp	r2, r3
  402486:	dd02      	ble.n	40248e <_sbrk+0x32>
		return (caddr_t) -1;	
  402488:	f04f 33ff 	mov.w	r3, #4294967295
  40248c:	e006      	b.n	40249c <_sbrk+0x40>
	}

	heap += incr;
  40248e:	4b07      	ldr	r3, [pc, #28]	; (4024ac <_sbrk+0x50>)
  402490:	681a      	ldr	r2, [r3, #0]
  402492:	687b      	ldr	r3, [r7, #4]
  402494:	4413      	add	r3, r2
  402496:	4a05      	ldr	r2, [pc, #20]	; (4024ac <_sbrk+0x50>)
  402498:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40249a:	68bb      	ldr	r3, [r7, #8]
}
  40249c:	4618      	mov	r0, r3
  40249e:	3714      	adds	r7, #20
  4024a0:	46bd      	mov	sp, r7
  4024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024a6:	4770      	bx	lr
  4024a8:	20027ffc 	.word	0x20027ffc
  4024ac:	20000cd8 	.word	0x20000cd8
  4024b0:	20003d30 	.word	0x20003d30

004024b4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4024b4:	b480      	push	{r7}
  4024b6:	b083      	sub	sp, #12
  4024b8:	af00      	add	r7, sp, #0
  4024ba:	4603      	mov	r3, r0
  4024bc:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4024be:	4908      	ldr	r1, [pc, #32]	; (4024e0 <NVIC_EnableIRQ+0x2c>)
  4024c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4024c4:	095b      	lsrs	r3, r3, #5
  4024c6:	79fa      	ldrb	r2, [r7, #7]
  4024c8:	f002 021f 	and.w	r2, r2, #31
  4024cc:	2001      	movs	r0, #1
  4024ce:	fa00 f202 	lsl.w	r2, r0, r2
  4024d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4024d6:	370c      	adds	r7, #12
  4024d8:	46bd      	mov	sp, r7
  4024da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024de:	4770      	bx	lr
  4024e0:	e000e100 	.word	0xe000e100

004024e4 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4024e4:	b480      	push	{r7}
  4024e6:	b083      	sub	sp, #12
  4024e8:	af00      	add	r7, sp, #0
  4024ea:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4024ec:	687b      	ldr	r3, [r7, #4]
  4024ee:	2b07      	cmp	r3, #7
  4024f0:	d825      	bhi.n	40253e <osc_get_rate+0x5a>
  4024f2:	a201      	add	r2, pc, #4	; (adr r2, 4024f8 <osc_get_rate+0x14>)
  4024f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4024f8:	00402519 	.word	0x00402519
  4024fc:	0040251f 	.word	0x0040251f
  402500:	00402525 	.word	0x00402525
  402504:	0040252b 	.word	0x0040252b
  402508:	0040252f 	.word	0x0040252f
  40250c:	00402533 	.word	0x00402533
  402510:	00402537 	.word	0x00402537
  402514:	0040253b 	.word	0x0040253b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  402518:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40251c:	e010      	b.n	402540 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40251e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402522:	e00d      	b.n	402540 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  402524:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402528:	e00a      	b.n	402540 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40252a:	4b08      	ldr	r3, [pc, #32]	; (40254c <osc_get_rate+0x68>)
  40252c:	e008      	b.n	402540 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40252e:	4b08      	ldr	r3, [pc, #32]	; (402550 <osc_get_rate+0x6c>)
  402530:	e006      	b.n	402540 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  402532:	4b08      	ldr	r3, [pc, #32]	; (402554 <osc_get_rate+0x70>)
  402534:	e004      	b.n	402540 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  402536:	4b07      	ldr	r3, [pc, #28]	; (402554 <osc_get_rate+0x70>)
  402538:	e002      	b.n	402540 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40253a:	4b06      	ldr	r3, [pc, #24]	; (402554 <osc_get_rate+0x70>)
  40253c:	e000      	b.n	402540 <osc_get_rate+0x5c>
	}

	return 0;
  40253e:	2300      	movs	r3, #0
}
  402540:	4618      	mov	r0, r3
  402542:	370c      	adds	r7, #12
  402544:	46bd      	mov	sp, r7
  402546:	f85d 7b04 	ldr.w	r7, [sp], #4
  40254a:	4770      	bx	lr
  40254c:	003d0900 	.word	0x003d0900
  402550:	007a1200 	.word	0x007a1200
  402554:	00b71b00 	.word	0x00b71b00

00402558 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  402558:	b580      	push	{r7, lr}
  40255a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40255c:	2006      	movs	r0, #6
  40255e:	4b04      	ldr	r3, [pc, #16]	; (402570 <sysclk_get_main_hz+0x18>)
  402560:	4798      	blx	r3
  402562:	4602      	mov	r2, r0
  402564:	4613      	mov	r3, r2
  402566:	009b      	lsls	r3, r3, #2
  402568:	4413      	add	r3, r2
  40256a:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40256c:	4618      	mov	r0, r3
  40256e:	bd80      	pop	{r7, pc}
  402570:	004024e5 	.word	0x004024e5

00402574 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  402574:	b580      	push	{r7, lr}
  402576:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402578:	4b02      	ldr	r3, [pc, #8]	; (402584 <sysclk_get_cpu_hz+0x10>)
  40257a:	4798      	blx	r3
  40257c:	4603      	mov	r3, r0
  40257e:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402580:	4618      	mov	r0, r3
  402582:	bd80      	pop	{r7, pc}
  402584:	00402559 	.word	0x00402559

00402588 <atualiza_lcd>:
/** Chip select number to be set */
#define ILI93XX_LCD_CS      1

struct ili93xx_opt_t g_ili93xx_display_opt;

void atualiza_lcd(double valor){
  402588:	b590      	push	{r4, r7, lr}
  40258a:	b08f      	sub	sp, #60	; 0x3c
  40258c:	af02      	add	r7, sp, #8
  40258e:	e9c7 0100 	strd	r0, r1, [r7]
	ili93xx_set_foreground_color(COLOR_WHITE);
  402592:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402596:	4b40      	ldr	r3, [pc, #256]	; (402698 <atualiza_lcd+0x110>)
  402598:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0,90,ILI93XX_LCD_WIDTH,200);
  40259a:	2000      	movs	r0, #0
  40259c:	215a      	movs	r1, #90	; 0x5a
  40259e:	22f0      	movs	r2, #240	; 0xf0
  4025a0:	23c8      	movs	r3, #200	; 0xc8
  4025a2:	4c3e      	ldr	r4, [pc, #248]	; (40269c <atualiza_lcd+0x114>)
  4025a4:	47a0      	blx	r4
	ili93xx_set_foreground_color(COLOR_BLACK);
  4025a6:	2000      	movs	r0, #0
  4025a8:	4b3b      	ldr	r3, [pc, #236]	; (402698 <atualiza_lcd+0x110>)
  4025aa:	4798      	blx	r3
	ili93xx_draw_circle(ILI93XX_LCD_WIDTH/2, ILI93XX_LCD_HEIGHT/2, 40);
  4025ac:	2078      	movs	r0, #120	; 0x78
  4025ae:	21a0      	movs	r1, #160	; 0xa0
  4025b0:	2228      	movs	r2, #40	; 0x28
  4025b2:	4b3b      	ldr	r3, [pc, #236]	; (4026a0 <atualiza_lcd+0x118>)
  4025b4:	4798      	blx	r3
	double angulo = valor * M_PI/4095;
  4025b6:	4c3b      	ldr	r4, [pc, #236]	; (4026a4 <atualiza_lcd+0x11c>)
  4025b8:	e9d7 0100 	ldrd	r0, r1, [r7]
  4025bc:	a332      	add	r3, pc, #200	; (adr r3, 402688 <atualiza_lcd+0x100>)
  4025be:	e9d3 2300 	ldrd	r2, r3, [r3]
  4025c2:	47a0      	blx	r4
  4025c4:	4602      	mov	r2, r0
  4025c6:	460b      	mov	r3, r1
  4025c8:	4c37      	ldr	r4, [pc, #220]	; (4026a8 <atualiza_lcd+0x120>)
  4025ca:	4610      	mov	r0, r2
  4025cc:	4619      	mov	r1, r3
  4025ce:	a330      	add	r3, pc, #192	; (adr r3, 402690 <atualiza_lcd+0x108>)
  4025d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4025d4:	47a0      	blx	r4
  4025d6:	4602      	mov	r2, r0
  4025d8:	460b      	mov	r3, r1
  4025da:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double x, y;
	x = ILI93XX_LCD_WIDTH/2 - cos(angulo)*40;
  4025de:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
  4025e2:	4b32      	ldr	r3, [pc, #200]	; (4026ac <atualiza_lcd+0x124>)
  4025e4:	4798      	blx	r3
  4025e6:	4602      	mov	r2, r0
  4025e8:	460b      	mov	r3, r1
  4025ea:	4c2e      	ldr	r4, [pc, #184]	; (4026a4 <atualiza_lcd+0x11c>)
  4025ec:	4610      	mov	r0, r2
  4025ee:	4619      	mov	r1, r3
  4025f0:	f04f 0200 	mov.w	r2, #0
  4025f4:	4b2e      	ldr	r3, [pc, #184]	; (4026b0 <atualiza_lcd+0x128>)
  4025f6:	47a0      	blx	r4
  4025f8:	4602      	mov	r2, r0
  4025fa:	460b      	mov	r3, r1
  4025fc:	4c2d      	ldr	r4, [pc, #180]	; (4026b4 <atualiza_lcd+0x12c>)
  4025fe:	f04f 0000 	mov.w	r0, #0
  402602:	492d      	ldr	r1, [pc, #180]	; (4026b8 <atualiza_lcd+0x130>)
  402604:	47a0      	blx	r4
  402606:	4602      	mov	r2, r0
  402608:	460b      	mov	r3, r1
  40260a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	y = ILI93XX_LCD_HEIGHT/2 - sin(angulo)*40;
  40260e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
  402612:	4b2a      	ldr	r3, [pc, #168]	; (4026bc <atualiza_lcd+0x134>)
  402614:	4798      	blx	r3
  402616:	4602      	mov	r2, r0
  402618:	460b      	mov	r3, r1
  40261a:	4c22      	ldr	r4, [pc, #136]	; (4026a4 <atualiza_lcd+0x11c>)
  40261c:	4610      	mov	r0, r2
  40261e:	4619      	mov	r1, r3
  402620:	f04f 0200 	mov.w	r2, #0
  402624:	4b22      	ldr	r3, [pc, #136]	; (4026b0 <atualiza_lcd+0x128>)
  402626:	47a0      	blx	r4
  402628:	4602      	mov	r2, r0
  40262a:	460b      	mov	r3, r1
  40262c:	4c21      	ldr	r4, [pc, #132]	; (4026b4 <atualiza_lcd+0x12c>)
  40262e:	f04f 0000 	mov.w	r0, #0
  402632:	4923      	ldr	r1, [pc, #140]	; (4026c0 <atualiza_lcd+0x138>)
  402634:	47a0      	blx	r4
  402636:	4602      	mov	r2, r0
  402638:	460b      	mov	r3, r1
  40263a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	ili93xx_draw_line(ILI93XX_LCD_WIDTH/2, ILI93XX_LCD_HEIGHT/2, x, y);
  40263e:	4b21      	ldr	r3, [pc, #132]	; (4026c4 <atualiza_lcd+0x13c>)
  402640:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
  402644:	4798      	blx	r3
  402646:	4604      	mov	r4, r0
  402648:	4b1e      	ldr	r3, [pc, #120]	; (4026c4 <atualiza_lcd+0x13c>)
  40264a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  40264e:	4798      	blx	r3
  402650:	4603      	mov	r3, r0
  402652:	2078      	movs	r0, #120	; 0x78
  402654:	21a0      	movs	r1, #160	; 0xa0
  402656:	4622      	mov	r2, r4
  402658:	4c1b      	ldr	r4, [pc, #108]	; (4026c8 <atualiza_lcd+0x140>)
  40265a:	47a0      	blx	r4
	char buffer[10];
	snprintf(buffer, 10, "%4.0f Owms", valor);
  40265c:	f107 010c 	add.w	r1, r7, #12
  402660:	e9d7 2300 	ldrd	r2, r3, [r7]
  402664:	e9cd 2300 	strd	r2, r3, [sp]
  402668:	4608      	mov	r0, r1
  40266a:	210a      	movs	r1, #10
  40266c:	4a17      	ldr	r2, [pc, #92]	; (4026cc <atualiza_lcd+0x144>)
  40266e:	4b18      	ldr	r3, [pc, #96]	; (4026d0 <atualiza_lcd+0x148>)
  402670:	4798      	blx	r3
	ili93xx_draw_string(130, 110, (uint8_t *)buffer);
  402672:	f107 030c 	add.w	r3, r7, #12
  402676:	2082      	movs	r0, #130	; 0x82
  402678:	216e      	movs	r1, #110	; 0x6e
  40267a:	461a      	mov	r2, r3
  40267c:	4b15      	ldr	r3, [pc, #84]	; (4026d4 <atualiza_lcd+0x14c>)
  40267e:	4798      	blx	r3
}
  402680:	3734      	adds	r7, #52	; 0x34
  402682:	46bd      	mov	sp, r7
  402684:	bd90      	pop	{r4, r7, pc}
  402686:	bf00      	nop
  402688:	54442d18 	.word	0x54442d18
  40268c:	400921fb 	.word	0x400921fb
  402690:	00000000 	.word	0x00000000
  402694:	40affe00 	.word	0x40affe00
  402698:	00400e59 	.word	0x00400e59
  40269c:	004011bd 	.word	0x004011bd
  4026a0:	00401295 	.word	0x00401295
  4026a4:	0040405d 	.word	0x0040405d
  4026a8:	004042b1 	.word	0x004042b1
  4026ac:	00402995 	.word	0x00402995
  4026b0:	40440000 	.word	0x40440000
  4026b4:	00403cf5 	.word	0x00403cf5
  4026b8:	405e0000 	.word	0x405e0000
  4026bc:	00402a1d 	.word	0x00402a1d
  4026c0:	40640000 	.word	0x40640000
  4026c4:	004045e1 	.word	0x004045e1
  4026c8:	00401175 	.word	0x00401175
  4026cc:	0040902c 	.word	0x0040902c
  4026d0:	0040470d 	.word	0x0040470d
  4026d4:	00401479 	.word	0x00401479

004026d8 <configure_LCD>:
void configure_ADC();

/************************************************************************/
/* Configs                                                              */
/************************************************************************/
void configure_LCD(){
  4026d8:	b598      	push	{r3, r4, r7, lr}
  4026da:	af00      	add	r7, sp, #0
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  4026dc:	200a      	movs	r0, #10
  4026de:	4b1f      	ldr	r3, [pc, #124]	; (40275c <configure_LCD+0x84>)
  4026e0:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  4026e2:	481f      	ldr	r0, [pc, #124]	; (402760 <configure_LCD+0x88>)
  4026e4:	2101      	movs	r1, #1
  4026e6:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  4026ea:	4b1e      	ldr	r3, [pc, #120]	; (402764 <configure_LCD+0x8c>)
  4026ec:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  4026ee:	481c      	ldr	r0, [pc, #112]	; (402760 <configure_LCD+0x88>)
  4026f0:	2101      	movs	r1, #1
  4026f2:	4a1d      	ldr	r2, [pc, #116]	; (402768 <configure_LCD+0x90>)
  4026f4:	4b1d      	ldr	r3, [pc, #116]	; (40276c <configure_LCD+0x94>)
  4026f6:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  4026f8:	4819      	ldr	r0, [pc, #100]	; (402760 <configure_LCD+0x88>)
  4026fa:	2101      	movs	r1, #1
  4026fc:	4a1c      	ldr	r2, [pc, #112]	; (402770 <configure_LCD+0x98>)
  4026fe:	4b1d      	ldr	r3, [pc, #116]	; (402774 <configure_LCD+0x9c>)
  402700:	4798      	blx	r3
	#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
	| SMC_MODE_WRITE_MODE
	| SMC_MODE_DBW_8_BIT);
	#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  402702:	4817      	ldr	r0, [pc, #92]	; (402760 <configure_LCD+0x88>)
  402704:	2101      	movs	r1, #1
  402706:	2203      	movs	r2, #3
  402708:	4b1b      	ldr	r3, [pc, #108]	; (402778 <configure_LCD+0xa0>)
  40270a:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  40270c:	4b1b      	ldr	r3, [pc, #108]	; (40277c <configure_LCD+0xa4>)
  40270e:	22f0      	movs	r2, #240	; 0xf0
  402710:	601a      	str	r2, [r3, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  402712:	4b1a      	ldr	r3, [pc, #104]	; (40277c <configure_LCD+0xa4>)
  402714:	f44f 72a0 	mov.w	r2, #320	; 0x140
  402718:	605a      	str	r2, [r3, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  40271a:	4b18      	ldr	r3, [pc, #96]	; (40277c <configure_LCD+0xa4>)
  40271c:	2200      	movs	r2, #0
  40271e:	609a      	str	r2, [r3, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  402720:	4b16      	ldr	r3, [pc, #88]	; (40277c <configure_LCD+0xa4>)
  402722:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  402726:	60da      	str	r2, [r3, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  402728:	4b15      	ldr	r3, [pc, #84]	; (402780 <configure_LCD+0xa8>)
  40272a:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  40272c:	4813      	ldr	r0, [pc, #76]	; (40277c <configure_LCD+0xa4>)
  40272e:	4b15      	ldr	r3, [pc, #84]	; (402784 <configure_LCD+0xac>)
  402730:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  402732:	2008      	movs	r0, #8
  402734:	4b14      	ldr	r3, [pc, #80]	; (402788 <configure_LCD+0xb0>)
  402736:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  402738:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40273c:	4b13      	ldr	r3, [pc, #76]	; (40278c <configure_LCD+0xb4>)
  40273e:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  402740:	2000      	movs	r0, #0
  402742:	2100      	movs	r1, #0
  402744:	22f0      	movs	r2, #240	; 0xf0
  402746:	f44f 73a0 	mov.w	r3, #320	; 0x140
  40274a:	4c11      	ldr	r4, [pc, #68]	; (402790 <configure_LCD+0xb8>)
  40274c:	47a0      	blx	r4
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  40274e:	4b11      	ldr	r3, [pc, #68]	; (402794 <configure_LCD+0xbc>)
  402750:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  402752:	2000      	movs	r0, #0
  402754:	2100      	movs	r1, #0
  402756:	4b10      	ldr	r3, [pc, #64]	; (402798 <configure_LCD+0xc0>)
  402758:	4798      	blx	r3
}
  40275a:	bd98      	pop	{r3, r4, r7, pc}
  40275c:	00401fe5 	.word	0x00401fe5
  402760:	400e0000 	.word	0x400e0000
  402764:	00401671 	.word	0x00401671
  402768:	0a0a0404 	.word	0x0a0a0404
  40276c:	00401695 	.word	0x00401695
  402770:	0016000a 	.word	0x0016000a
  402774:	004016b9 	.word	0x004016b9
  402778:	004016dd 	.word	0x004016dd
  40277c:	20000d18 	.word	0x20000d18
  402780:	0040066d 	.word	0x0040066d
  402784:	00400a91 	.word	0x00400a91
  402788:	004005e5 	.word	0x004005e5
  40278c:	00400e59 	.word	0x00400e59
  402790:	004011bd 	.word	0x004011bd
  402794:	00400e21 	.word	0x00400e21
  402798:	00400f81 	.word	0x00400f81

0040279c <configure_ADC>:

void configure_ADC(void){
  40279c:	b598      	push	{r3, r4, r7, lr}
  40279e:	af00      	add	r7, sp, #0
	
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  4027a0:	201d      	movs	r0, #29
  4027a2:	4b15      	ldr	r3, [pc, #84]	; (4027f8 <configure_ADC+0x5c>)
  4027a4:	4798      	blx	r3
	*/
	/* Formula:
	*     Startup  Time = startup value / ADCClock
	*     Startup time = 64 / 6.4MHz = 10 us
	*/
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  4027a6:	4b15      	ldr	r3, [pc, #84]	; (4027fc <configure_ADC+0x60>)
  4027a8:	4798      	blx	r3
  4027aa:	4603      	mov	r3, r0
  4027ac:	4814      	ldr	r0, [pc, #80]	; (402800 <configure_ADC+0x64>)
  4027ae:	4619      	mov	r1, r3
  4027b0:	4a14      	ldr	r2, [pc, #80]	; (402804 <configure_ADC+0x68>)
  4027b2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4027b6:	4c14      	ldr	r4, [pc, #80]	; (402808 <configure_ADC+0x6c>)
  4027b8:	47a0      	blx	r4
	*
	*     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	*     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	*     Settling Time = 3 / 6.4MHz = 469 ns
	*/
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  4027ba:	4811      	ldr	r0, [pc, #68]	; (402800 <configure_ADC+0x64>)
  4027bc:	2101      	movs	r1, #1
  4027be:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  4027c2:	2301      	movs	r3, #1
  4027c4:	4c11      	ldr	r4, [pc, #68]	; (40280c <configure_ADC+0x70>)
  4027c6:	47a0      	blx	r4

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  4027c8:	480d      	ldr	r0, [pc, #52]	; (402800 <configure_ADC+0x64>)
  4027ca:	2100      	movs	r1, #0
  4027cc:	2200      	movs	r2, #0
  4027ce:	4b10      	ldr	r3, [pc, #64]	; (402810 <configure_ADC+0x74>)
  4027d0:	4798      	blx	r3

	//adc_check(ADC, sysclk_get_cpu_hz());

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_POT_CHANNEL);
  4027d2:	480b      	ldr	r0, [pc, #44]	; (402800 <configure_ADC+0x64>)
  4027d4:	2105      	movs	r1, #5
  4027d6:	4b0f      	ldr	r3, [pc, #60]	; (402814 <configure_ADC+0x78>)
  4027d8:	4798      	blx	r3

	/* Enable the temperature sensor. */
	adc_enable_ts(ADC);
  4027da:	4809      	ldr	r0, [pc, #36]	; (402800 <configure_ADC+0x64>)
  4027dc:	4b0e      	ldr	r3, [pc, #56]	; (402818 <configure_ADC+0x7c>)
  4027de:	4798      	blx	r3

	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);
  4027e0:	201d      	movs	r0, #29
  4027e2:	4b0e      	ldr	r3, [pc, #56]	; (40281c <configure_ADC+0x80>)
  4027e4:	4798      	blx	r3

	/* Start conversion. */
	adc_start(ADC);
  4027e6:	4806      	ldr	r0, [pc, #24]	; (402800 <configure_ADC+0x64>)
  4027e8:	4b0d      	ldr	r3, [pc, #52]	; (402820 <configure_ADC+0x84>)
  4027ea:	4798      	blx	r3
	//adc_read_buffer(ADC, gs_s_adc_values, BUFFER_SIZE);

	//adc_get_channel_value(ADC, ADC_POT_CHANNEL);

	/* Enable PDC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_ISR_EOC5);
  4027ec:	4804      	ldr	r0, [pc, #16]	; (402800 <configure_ADC+0x64>)
  4027ee:	2120      	movs	r1, #32
  4027f0:	4b0c      	ldr	r3, [pc, #48]	; (402824 <configure_ADC+0x88>)
  4027f2:	4798      	blx	r3
}
  4027f4:	bd98      	pop	{r3, r4, r7, pc}
  4027f6:	bf00      	nop
  4027f8:	00401fe5 	.word	0x00401fe5
  4027fc:	00402575 	.word	0x00402575
  402800:	40038000 	.word	0x40038000
  402804:	0061a800 	.word	0x0061a800
  402808:	004014d9 	.word	0x004014d9
  40280c:	0040156d 	.word	0x0040156d
  402810:	0040153d 	.word	0x0040153d
  402814:	004015c5 	.word	0x004015c5
  402818:	0040164d 	.word	0x0040164d
  40281c:	004024b5 	.word	0x004024b5
  402820:	004015ad 	.word	0x004015ad
  402824:	00401619 	.word	0x00401619

00402828 <configure_tc>:

/**
 *  Configure Timer Counter 0 to generate an interrupt every 1s.
 */
static void configure_tc(void)
{
  402828:	b580      	push	{r7, lr}
  40282a:	b082      	sub	sp, #8
  40282c:	af00      	add	r7, sp, #0
	/*
	* Aqui atualizamos o clock da cpu que foi configurado em sysclk init
	*
	* O valor atual est em : 120_000_000 Hz (120Mhz)
	*/
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  40282e:	4b10      	ldr	r3, [pc, #64]	; (402870 <configure_tc+0x48>)
  402830:	4798      	blx	r3
  402832:	6078      	str	r0, [r7, #4]
	
	/*
	*	Ativa o clock do perifrico TC 0
	*/
	pmc_enable_periph_clk(ID_TC0);
  402834:	2017      	movs	r0, #23
  402836:	4b0f      	ldr	r3, [pc, #60]	; (402874 <configure_tc+0x4c>)
  402838:	4798      	blx	r3
	
	// Configura TC para operar no modo de comparao e trigger RC
	
	tc_init(TC0,0,TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  40283a:	480f      	ldr	r0, [pc, #60]	; (402878 <configure_tc+0x50>)
  40283c:	2100      	movs	r1, #0
  40283e:	f244 0204 	movw	r2, #16388	; 0x4004
  402842:	4b0e      	ldr	r3, [pc, #56]	; (40287c <configure_tc+0x54>)
  402844:	4798      	blx	r3

	// Valor para o contador de um em um segundo.
	//tc_write_rc(TC0,0,32768);
	tc_write_rc(TC0,0,65536);
  402846:	480c      	ldr	r0, [pc, #48]	; (402878 <configure_tc+0x50>)
  402848:	2100      	movs	r1, #0
  40284a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  40284e:	4b0c      	ldr	r3, [pc, #48]	; (402880 <configure_tc+0x58>)
  402850:	4798      	blx	r3

	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
  402852:	2017      	movs	r0, #23
  402854:	4b0b      	ldr	r3, [pc, #44]	; (402884 <configure_tc+0x5c>)
  402856:	4798      	blx	r3
	
	tc_enable_interrupt(TC0,0,TC_IER_CPCS);
  402858:	4807      	ldr	r0, [pc, #28]	; (402878 <configure_tc+0x50>)
  40285a:	2100      	movs	r1, #0
  40285c:	2210      	movs	r2, #16
  40285e:	4b0a      	ldr	r3, [pc, #40]	; (402888 <configure_tc+0x60>)
  402860:	4798      	blx	r3
	
	tc_start(TC0, 0);
  402862:	4805      	ldr	r0, [pc, #20]	; (402878 <configure_tc+0x50>)
  402864:	2100      	movs	r1, #0
  402866:	4b09      	ldr	r3, [pc, #36]	; (40288c <configure_tc+0x64>)
  402868:	4798      	blx	r3
}
  40286a:	3708      	adds	r7, #8
  40286c:	46bd      	mov	sp, r7
  40286e:	bd80      	pop	{r7, pc}
  402870:	00402575 	.word	0x00402575
  402874:	00401fe5 	.word	0x00401fe5
  402878:	40010000 	.word	0x40010000
  40287c:	00402069 	.word	0x00402069
  402880:	004020c1 	.word	0x004020c1
  402884:	004024b5 	.word	0x004024b5
  402888:	004020e5 	.word	0x004020e5
  40288c:	004020a1 	.word	0x004020a1

00402890 <TC0_Handler>:

/**
 * \brief Timmer handler (100ms) starts a new conversion.
 */
void TC0_Handler(void)
{
  402890:	b580      	push	{r7, lr}
  402892:	b082      	sub	sp, #8
  402894:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt */
	ul_dummy = tc_get_status(TC0,0);
  402896:	4806      	ldr	r0, [pc, #24]	; (4028b0 <TC0_Handler+0x20>)
  402898:	2100      	movs	r1, #0
  40289a:	4b06      	ldr	r3, [pc, #24]	; (4028b4 <TC0_Handler+0x24>)
  40289c:	4798      	blx	r3
  40289e:	4603      	mov	r3, r0
  4028a0:	607b      	str	r3, [r7, #4]
	

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  4028a2:	687b      	ldr	r3, [r7, #4]
	
	adc_start(ADC);
  4028a4:	4804      	ldr	r0, [pc, #16]	; (4028b8 <TC0_Handler+0x28>)
  4028a6:	4b05      	ldr	r3, [pc, #20]	; (4028bc <TC0_Handler+0x2c>)
  4028a8:	4798      	blx	r3
	
}
  4028aa:	3708      	adds	r7, #8
  4028ac:	46bd      	mov	sp, r7
  4028ae:	bd80      	pop	{r7, pc}
  4028b0:	40010000 	.word	0x40010000
  4028b4:	0040210d 	.word	0x0040210d
  4028b8:	40038000 	.word	0x40038000
  4028bc:	004015ad 	.word	0x004015ad

004028c0 <ADC_Handler>:
/**
 * \brief ADC interrupt handler.
 * Entramos aqui quando a conversao for concluida.
 */
void ADC_Handler(void)
{
  4028c0:	b580      	push	{r7, lr}
  4028c2:	b082      	sub	sp, #8
  4028c4:	af00      	add	r7, sp, #0
	uint32_t resistencia;
	uint32_t status ;

	status = adc_get_status(ADC);
  4028c6:	4814      	ldr	r0, [pc, #80]	; (402918 <ADC_Handler+0x58>)
  4028c8:	4b14      	ldr	r3, [pc, #80]	; (40291c <ADC_Handler+0x5c>)
  4028ca:	4798      	blx	r3
  4028cc:	6078      	str	r0, [r7, #4]
	
	/* Checa se a interrupo  devido ao canal 5 */
	if ((status & ADC_ISR_EOC5)) {
  4028ce:	687b      	ldr	r3, [r7, #4]
  4028d0:	f003 0320 	and.w	r3, r3, #32
  4028d4:	2b00      	cmp	r3, #0
  4028d6:	d01c      	beq.n	402912 <ADC_Handler+0x52>
		resistencia = adc_get_channel_value(ADC, ADC_POT_CHANNEL);
  4028d8:	480f      	ldr	r0, [pc, #60]	; (402918 <ADC_Handler+0x58>)
  4028da:	2105      	movs	r1, #5
  4028dc:	4b10      	ldr	r3, [pc, #64]	; (402920 <ADC_Handler+0x60>)
  4028de:	4798      	blx	r3
  4028e0:	6038      	str	r0, [r7, #0]
		if ((resistencia > adc_value_old + 2) || (resistencia < adc_value_old - 2))
  4028e2:	4b10      	ldr	r3, [pc, #64]	; (402924 <ADC_Handler+0x64>)
  4028e4:	681b      	ldr	r3, [r3, #0]
  4028e6:	1c9a      	adds	r2, r3, #2
  4028e8:	683b      	ldr	r3, [r7, #0]
  4028ea:	429a      	cmp	r2, r3
  4028ec:	d305      	bcc.n	4028fa <ADC_Handler+0x3a>
  4028ee:	4b0d      	ldr	r3, [pc, #52]	; (402924 <ADC_Handler+0x64>)
  4028f0:	681b      	ldr	r3, [r3, #0]
  4028f2:	1e9a      	subs	r2, r3, #2
  4028f4:	683b      	ldr	r3, [r7, #0]
  4028f6:	429a      	cmp	r2, r3
  4028f8:	d908      	bls.n	40290c <ADC_Handler+0x4c>
		{
			atualiza_lcd(resistencia);
  4028fa:	4b0b      	ldr	r3, [pc, #44]	; (402928 <ADC_Handler+0x68>)
  4028fc:	6838      	ldr	r0, [r7, #0]
  4028fe:	4798      	blx	r3
  402900:	4602      	mov	r2, r0
  402902:	460b      	mov	r3, r1
  402904:	4610      	mov	r0, r2
  402906:	4619      	mov	r1, r3
  402908:	4b08      	ldr	r3, [pc, #32]	; (40292c <ADC_Handler+0x6c>)
  40290a:	4798      	blx	r3
		}
		adc_value_old = resistencia;
  40290c:	4a05      	ldr	r2, [pc, #20]	; (402924 <ADC_Handler+0x64>)
  40290e:	683b      	ldr	r3, [r7, #0]
  402910:	6013      	str	r3, [r2, #0]
	}
	
	
}
  402912:	3708      	adds	r7, #8
  402914:	46bd      	mov	sp, r7
  402916:	bd80      	pop	{r7, pc}
  402918:	40038000 	.word	0x40038000
  40291c:	00401635 	.word	0x00401635
  402920:	004015e9 	.word	0x004015e9
  402924:	20000d14 	.word	0x20000d14
  402928:	00403f71 	.word	0x00403f71
  40292c:	00402589 	.word	0x00402589

00402930 <main>:
 * \brief Application entry point for smc_lcd example.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  402930:	b580      	push	{r7, lr}
  402932:	af00      	add	r7, sp, #0
	sysclk_init();
  402934:	4b0e      	ldr	r3, [pc, #56]	; (402970 <main+0x40>)
  402936:	4798      	blx	r3
	board_init();
  402938:	4b0e      	ldr	r3, [pc, #56]	; (402974 <main+0x44>)
  40293a:	4798      	blx	r3

	configure_LCD();
  40293c:	4b0e      	ldr	r3, [pc, #56]	; (402978 <main+0x48>)
  40293e:	4798      	blx	r3
	configure_ADC();
  402940:	4b0e      	ldr	r3, [pc, #56]	; (40297c <main+0x4c>)
  402942:	4798      	blx	r3
	configure_tc();
  402944:	4b0e      	ldr	r3, [pc, #56]	; (402980 <main+0x50>)
  402946:	4798      	blx	r3
	
	ili93xx_set_foreground_color(COLOR_BLACK);
  402948:	2000      	movs	r0, #0
  40294a:	4b0e      	ldr	r3, [pc, #56]	; (402984 <main+0x54>)
  40294c:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"14 - ADC");
  40294e:	200a      	movs	r0, #10
  402950:	2114      	movs	r1, #20
  402952:	4a0d      	ldr	r2, [pc, #52]	; (402988 <main+0x58>)
  402954:	4b0d      	ldr	r3, [pc, #52]	; (40298c <main+0x5c>)
  402956:	4798      	blx	r3
	
	atualiza_lcd(0.8);
  402958:	a103      	add	r1, pc, #12	; (adr r1, 402968 <main+0x38>)
  40295a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40295e:	4b0c      	ldr	r3, [pc, #48]	; (402990 <main+0x60>)
  402960:	4798      	blx	r3
	
	while (1) {
	}
  402962:	e7fe      	b.n	402962 <main+0x32>
  402964:	f3af 8000 	nop.w
  402968:	9999999a 	.word	0x9999999a
  40296c:	3fe99999 	.word	0x3fe99999
  402970:	00400405 	.word	0x00400405
  402974:	004004a9 	.word	0x004004a9
  402978:	004026d9 	.word	0x004026d9
  40297c:	0040279d 	.word	0x0040279d
  402980:	00402829 	.word	0x00402829
  402984:	00400e59 	.word	0x00400e59
  402988:	00409038 	.word	0x00409038
  40298c:	00401479 	.word	0x00401479
  402990:	00402589 	.word	0x00402589

00402994 <cos>:
  402994:	b530      	push	{r4, r5, lr}
  402996:	4a1f      	ldr	r2, [pc, #124]	; (402a14 <cos+0x80>)
  402998:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40299c:	4293      	cmp	r3, r2
  40299e:	b087      	sub	sp, #28
  4029a0:	dd1b      	ble.n	4029da <cos+0x46>
  4029a2:	4a1d      	ldr	r2, [pc, #116]	; (402a18 <cos+0x84>)
  4029a4:	4293      	cmp	r3, r2
  4029a6:	dd05      	ble.n	4029b4 <cos+0x20>
  4029a8:	4602      	mov	r2, r0
  4029aa:	460b      	mov	r3, r1
  4029ac:	f001 f9a2 	bl	403cf4 <__aeabi_dsub>
  4029b0:	b007      	add	sp, #28
  4029b2:	bd30      	pop	{r4, r5, pc}
  4029b4:	aa02      	add	r2, sp, #8
  4029b6:	f000 f87b 	bl	402ab0 <__ieee754_rem_pio2>
  4029ba:	f000 0303 	and.w	r3, r0, #3
  4029be:	2b01      	cmp	r3, #1
  4029c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4029c4:	d016      	beq.n	4029f4 <cos+0x60>
  4029c6:	2b02      	cmp	r3, #2
  4029c8:	d00d      	beq.n	4029e6 <cos+0x52>
  4029ca:	b1eb      	cbz	r3, 402a08 <cos+0x74>
  4029cc:	2401      	movs	r4, #1
  4029ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4029d2:	9400      	str	r4, [sp, #0]
  4029d4:	f000 ffb8 	bl	403948 <__kernel_sin>
  4029d8:	e7ea      	b.n	4029b0 <cos+0x1c>
  4029da:	2200      	movs	r2, #0
  4029dc:	2300      	movs	r3, #0
  4029de:	f000 fa8b 	bl	402ef8 <__kernel_cos>
  4029e2:	b007      	add	sp, #28
  4029e4:	bd30      	pop	{r4, r5, pc}
  4029e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4029ea:	f000 fa85 	bl	402ef8 <__kernel_cos>
  4029ee:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4029f2:	e7dd      	b.n	4029b0 <cos+0x1c>
  4029f4:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  4029f8:	9300      	str	r3, [sp, #0]
  4029fa:	4622      	mov	r2, r4
  4029fc:	462b      	mov	r3, r5
  4029fe:	f000 ffa3 	bl	403948 <__kernel_sin>
  402a02:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402a06:	e7d3      	b.n	4029b0 <cos+0x1c>
  402a08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402a0c:	f000 fa74 	bl	402ef8 <__kernel_cos>
  402a10:	e7ce      	b.n	4029b0 <cos+0x1c>
  402a12:	bf00      	nop
  402a14:	3fe921fb 	.word	0x3fe921fb
  402a18:	7fefffff 	.word	0x7fefffff

00402a1c <sin>:
  402a1c:	b530      	push	{r4, r5, lr}
  402a1e:	4a22      	ldr	r2, [pc, #136]	; (402aa8 <sin+0x8c>)
  402a20:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  402a24:	4293      	cmp	r3, r2
  402a26:	b087      	sub	sp, #28
  402a28:	dd1b      	ble.n	402a62 <sin+0x46>
  402a2a:	4a20      	ldr	r2, [pc, #128]	; (402aac <sin+0x90>)
  402a2c:	4293      	cmp	r3, r2
  402a2e:	dd05      	ble.n	402a3c <sin+0x20>
  402a30:	4602      	mov	r2, r0
  402a32:	460b      	mov	r3, r1
  402a34:	f001 f95e 	bl	403cf4 <__aeabi_dsub>
  402a38:	b007      	add	sp, #28
  402a3a:	bd30      	pop	{r4, r5, pc}
  402a3c:	aa02      	add	r2, sp, #8
  402a3e:	f000 f837 	bl	402ab0 <__ieee754_rem_pio2>
  402a42:	f000 0003 	and.w	r0, r0, #3
  402a46:	2801      	cmp	r0, #1
  402a48:	d01e      	beq.n	402a88 <sin+0x6c>
  402a4a:	2802      	cmp	r0, #2
  402a4c:	d011      	beq.n	402a72 <sin+0x56>
  402a4e:	b310      	cbz	r0, 402a96 <sin+0x7a>
  402a50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402a54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402a58:	f000 fa4e 	bl	402ef8 <__kernel_cos>
  402a5c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402a60:	e7ea      	b.n	402a38 <sin+0x1c>
  402a62:	2300      	movs	r3, #0
  402a64:	9300      	str	r3, [sp, #0]
  402a66:	2200      	movs	r2, #0
  402a68:	2300      	movs	r3, #0
  402a6a:	f000 ff6d 	bl	403948 <__kernel_sin>
  402a6e:	b007      	add	sp, #28
  402a70:	bd30      	pop	{r4, r5, pc}
  402a72:	2401      	movs	r4, #1
  402a74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402a78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402a7c:	9400      	str	r4, [sp, #0]
  402a7e:	f000 ff63 	bl	403948 <__kernel_sin>
  402a82:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402a86:	e7d7      	b.n	402a38 <sin+0x1c>
  402a88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402a8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402a90:	f000 fa32 	bl	402ef8 <__kernel_cos>
  402a94:	e7d0      	b.n	402a38 <sin+0x1c>
  402a96:	2401      	movs	r4, #1
  402a98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402a9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402aa0:	9400      	str	r4, [sp, #0]
  402aa2:	f000 ff51 	bl	403948 <__kernel_sin>
  402aa6:	e7c7      	b.n	402a38 <sin+0x1c>
  402aa8:	3fe921fb 	.word	0x3fe921fb
  402aac:	7fefffff 	.word	0x7fefffff

00402ab0 <__ieee754_rem_pio2>:
  402ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ab4:	4e96      	ldr	r6, [pc, #600]	; (402d10 <__ieee754_rem_pio2+0x260>)
  402ab6:	f021 4b00 	bic.w	fp, r1, #2147483648	; 0x80000000
  402aba:	45b3      	cmp	fp, r6
  402abc:	b08f      	sub	sp, #60	; 0x3c
  402abe:	460c      	mov	r4, r1
  402ac0:	f340 8081 	ble.w	402bc6 <__ieee754_rem_pio2+0x116>
  402ac4:	4692      	mov	sl, r2
  402ac6:	4a93      	ldr	r2, [pc, #588]	; (402d14 <__ieee754_rem_pio2+0x264>)
  402ac8:	4593      	cmp	fp, r2
  402aca:	dc26      	bgt.n	402b1a <__ieee754_rem_pio2+0x6a>
  402acc:	2900      	cmp	r1, #0
  402ace:	a386      	add	r3, pc, #536	; (adr r3, 402ce8 <__ieee754_rem_pio2+0x238>)
  402ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
  402ad4:	f340 81a8 	ble.w	402e28 <__ieee754_rem_pio2+0x378>
  402ad8:	f001 f90c 	bl	403cf4 <__aeabi_dsub>
  402adc:	4b8e      	ldr	r3, [pc, #568]	; (402d18 <__ieee754_rem_pio2+0x268>)
  402ade:	459b      	cmp	fp, r3
  402ae0:	4604      	mov	r4, r0
  402ae2:	460d      	mov	r5, r1
  402ae4:	f000 8084 	beq.w	402bf0 <__ieee754_rem_pio2+0x140>
  402ae8:	a381      	add	r3, pc, #516	; (adr r3, 402cf0 <__ieee754_rem_pio2+0x240>)
  402aea:	e9d3 2300 	ldrd	r2, r3, [r3]
  402aee:	f001 f901 	bl	403cf4 <__aeabi_dsub>
  402af2:	4602      	mov	r2, r0
  402af4:	460b      	mov	r3, r1
  402af6:	e9ca 2300 	strd	r2, r3, [sl]
  402afa:	4620      	mov	r0, r4
  402afc:	4629      	mov	r1, r5
  402afe:	f001 f8f9 	bl	403cf4 <__aeabi_dsub>
  402b02:	a37b      	add	r3, pc, #492	; (adr r3, 402cf0 <__ieee754_rem_pio2+0x240>)
  402b04:	e9d3 2300 	ldrd	r2, r3, [r3]
  402b08:	f001 f8f4 	bl	403cf4 <__aeabi_dsub>
  402b0c:	2501      	movs	r5, #1
  402b0e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  402b12:	4628      	mov	r0, r5
  402b14:	b00f      	add	sp, #60	; 0x3c
  402b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b1a:	4a80      	ldr	r2, [pc, #512]	; (402d1c <__ieee754_rem_pio2+0x26c>)
  402b1c:	4593      	cmp	fp, r2
  402b1e:	f340 8084 	ble.w	402c2a <__ieee754_rem_pio2+0x17a>
  402b22:	4a7f      	ldr	r2, [pc, #508]	; (402d20 <__ieee754_rem_pio2+0x270>)
  402b24:	4593      	cmp	fp, r2
  402b26:	dc59      	bgt.n	402bdc <__ieee754_rem_pio2+0x12c>
  402b28:	ea4f 552b 	mov.w	r5, fp, asr #20
  402b2c:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
  402b30:	ebab 5705 	sub.w	r7, fp, r5, lsl #20
  402b34:	4639      	mov	r1, r7
  402b36:	4606      	mov	r6, r0
  402b38:	f001 fd2a 	bl	404590 <__aeabi_d2iz>
  402b3c:	f001 fa28 	bl	403f90 <__aeabi_i2d>
  402b40:	4680      	mov	r8, r0
  402b42:	4689      	mov	r9, r1
  402b44:	4602      	mov	r2, r0
  402b46:	460b      	mov	r3, r1
  402b48:	4630      	mov	r0, r6
  402b4a:	4639      	mov	r1, r7
  402b4c:	e9cd 8908 	strd	r8, r9, [sp, #32]
  402b50:	f001 f8d0 	bl	403cf4 <__aeabi_dsub>
  402b54:	2200      	movs	r2, #0
  402b56:	4b73      	ldr	r3, [pc, #460]	; (402d24 <__ieee754_rem_pio2+0x274>)
  402b58:	f001 fa80 	bl	40405c <__aeabi_dmul>
  402b5c:	460f      	mov	r7, r1
  402b5e:	4606      	mov	r6, r0
  402b60:	f001 fd16 	bl	404590 <__aeabi_d2iz>
  402b64:	f001 fa14 	bl	403f90 <__aeabi_i2d>
  402b68:	4602      	mov	r2, r0
  402b6a:	460b      	mov	r3, r1
  402b6c:	4680      	mov	r8, r0
  402b6e:	4689      	mov	r9, r1
  402b70:	4630      	mov	r0, r6
  402b72:	4639      	mov	r1, r7
  402b74:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  402b78:	f001 f8bc 	bl	403cf4 <__aeabi_dsub>
  402b7c:	2200      	movs	r2, #0
  402b7e:	4b69      	ldr	r3, [pc, #420]	; (402d24 <__ieee754_rem_pio2+0x274>)
  402b80:	f001 fa6c 	bl	40405c <__aeabi_dmul>
  402b84:	2200      	movs	r2, #0
  402b86:	2300      	movs	r3, #0
  402b88:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  402b8c:	f001 fcce 	bl	40452c <__aeabi_dcmpeq>
  402b90:	2800      	cmp	r0, #0
  402b92:	f000 8175 	beq.w	402e80 <__ieee754_rem_pio2+0x3d0>
  402b96:	2300      	movs	r3, #0
  402b98:	4640      	mov	r0, r8
  402b9a:	4649      	mov	r1, r9
  402b9c:	2200      	movs	r2, #0
  402b9e:	f001 fcc5 	bl	40452c <__aeabi_dcmpeq>
  402ba2:	2800      	cmp	r0, #0
  402ba4:	bf14      	ite	ne
  402ba6:	2301      	movne	r3, #1
  402ba8:	2302      	moveq	r3, #2
  402baa:	2202      	movs	r2, #2
  402bac:	495e      	ldr	r1, [pc, #376]	; (402d28 <__ieee754_rem_pio2+0x278>)
  402bae:	9200      	str	r2, [sp, #0]
  402bb0:	9101      	str	r1, [sp, #4]
  402bb2:	462a      	mov	r2, r5
  402bb4:	a808      	add	r0, sp, #32
  402bb6:	4651      	mov	r1, sl
  402bb8:	f000 fac2 	bl	403140 <__kernel_rem_pio2>
  402bbc:	2c00      	cmp	r4, #0
  402bbe:	f2c0 8151 	blt.w	402e64 <__ieee754_rem_pio2+0x3b4>
  402bc2:	4605      	mov	r5, r0
  402bc4:	e006      	b.n	402bd4 <__ieee754_rem_pio2+0x124>
  402bc6:	e9c2 0100 	strd	r0, r1, [r2]
  402bca:	2500      	movs	r5, #0
  402bcc:	2400      	movs	r4, #0
  402bce:	e9c2 4502 	strd	r4, r5, [r2, #8]
  402bd2:	2500      	movs	r5, #0
  402bd4:	4628      	mov	r0, r5
  402bd6:	b00f      	add	sp, #60	; 0x3c
  402bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402bdc:	4602      	mov	r2, r0
  402bde:	460b      	mov	r3, r1
  402be0:	f001 f888 	bl	403cf4 <__aeabi_dsub>
  402be4:	2500      	movs	r5, #0
  402be6:	e9ca 0102 	strd	r0, r1, [sl, #8]
  402bea:	e9ca 0100 	strd	r0, r1, [sl]
  402bee:	e7f1      	b.n	402bd4 <__ieee754_rem_pio2+0x124>
  402bf0:	a341      	add	r3, pc, #260	; (adr r3, 402cf8 <__ieee754_rem_pio2+0x248>)
  402bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
  402bf6:	f001 f87d 	bl	403cf4 <__aeabi_dsub>
  402bfa:	a341      	add	r3, pc, #260	; (adr r3, 402d00 <__ieee754_rem_pio2+0x250>)
  402bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
  402c00:	460d      	mov	r5, r1
  402c02:	4604      	mov	r4, r0
  402c04:	f001 f876 	bl	403cf4 <__aeabi_dsub>
  402c08:	4602      	mov	r2, r0
  402c0a:	460b      	mov	r3, r1
  402c0c:	e9ca 2300 	strd	r2, r3, [sl]
  402c10:	4629      	mov	r1, r5
  402c12:	4620      	mov	r0, r4
  402c14:	f001 f86e 	bl	403cf4 <__aeabi_dsub>
  402c18:	a339      	add	r3, pc, #228	; (adr r3, 402d00 <__ieee754_rem_pio2+0x250>)
  402c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
  402c1e:	f001 f869 	bl	403cf4 <__aeabi_dsub>
  402c22:	2501      	movs	r5, #1
  402c24:	e9ca 0102 	strd	r0, r1, [sl, #8]
  402c28:	e7d4      	b.n	402bd4 <__ieee754_rem_pio2+0x124>
  402c2a:	f000 ff43 	bl	403ab4 <fabs>
  402c2e:	a336      	add	r3, pc, #216	; (adr r3, 402d08 <__ieee754_rem_pio2+0x258>)
  402c30:	e9d3 2300 	ldrd	r2, r3, [r3]
  402c34:	4606      	mov	r6, r0
  402c36:	460f      	mov	r7, r1
  402c38:	f001 fa10 	bl	40405c <__aeabi_dmul>
  402c3c:	2200      	movs	r2, #0
  402c3e:	4b3b      	ldr	r3, [pc, #236]	; (402d2c <__ieee754_rem_pio2+0x27c>)
  402c40:	f001 f85a 	bl	403cf8 <__adddf3>
  402c44:	f001 fca4 	bl	404590 <__aeabi_d2iz>
  402c48:	4605      	mov	r5, r0
  402c4a:	f001 f9a1 	bl	403f90 <__aeabi_i2d>
  402c4e:	a326      	add	r3, pc, #152	; (adr r3, 402ce8 <__ieee754_rem_pio2+0x238>)
  402c50:	e9d3 2300 	ldrd	r2, r3, [r3]
  402c54:	e9cd 0104 	strd	r0, r1, [sp, #16]
  402c58:	f001 fa00 	bl	40405c <__aeabi_dmul>
  402c5c:	4602      	mov	r2, r0
  402c5e:	460b      	mov	r3, r1
  402c60:	4630      	mov	r0, r6
  402c62:	4639      	mov	r1, r7
  402c64:	f001 f846 	bl	403cf4 <__aeabi_dsub>
  402c68:	a321      	add	r3, pc, #132	; (adr r3, 402cf0 <__ieee754_rem_pio2+0x240>)
  402c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
  402c6e:	4680      	mov	r8, r0
  402c70:	4689      	mov	r9, r1
  402c72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402c76:	f001 f9f1 	bl	40405c <__aeabi_dmul>
  402c7a:	2d1f      	cmp	r5, #31
  402c7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402c80:	4640      	mov	r0, r8
  402c82:	4649      	mov	r1, r9
  402c84:	dc56      	bgt.n	402d34 <__ieee754_rem_pio2+0x284>
  402c86:	4b2a      	ldr	r3, [pc, #168]	; (402d30 <__ieee754_rem_pio2+0x280>)
  402c88:	1e6a      	subs	r2, r5, #1
  402c8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402c8e:	455b      	cmp	r3, fp
  402c90:	d050      	beq.n	402d34 <__ieee754_rem_pio2+0x284>
  402c92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402c96:	f001 f82d 	bl	403cf4 <__aeabi_dsub>
  402c9a:	4602      	mov	r2, r0
  402c9c:	460b      	mov	r3, r1
  402c9e:	e9ca 2300 	strd	r2, r3, [sl]
  402ca2:	4607      	mov	r7, r0
  402ca4:	460e      	mov	r6, r1
  402ca6:	463a      	mov	r2, r7
  402ca8:	4633      	mov	r3, r6
  402caa:	4640      	mov	r0, r8
  402cac:	4649      	mov	r1, r9
  402cae:	f001 f821 	bl	403cf4 <__aeabi_dsub>
  402cb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402cb6:	f001 f81d 	bl	403cf4 <__aeabi_dsub>
  402cba:	2c00      	cmp	r4, #0
  402cbc:	4602      	mov	r2, r0
  402cbe:	460b      	mov	r3, r1
  402cc0:	e9ca 2302 	strd	r2, r3, [sl, #8]
  402cc4:	da86      	bge.n	402bd4 <__ieee754_rem_pio2+0x124>
  402cc6:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  402cca:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402cce:	f8ca 7000 	str.w	r7, [sl]
  402cd2:	f8ca 6004 	str.w	r6, [sl, #4]
  402cd6:	f8ca 100c 	str.w	r1, [sl, #12]
  402cda:	f8ca 0008 	str.w	r0, [sl, #8]
  402cde:	426d      	negs	r5, r5
  402ce0:	e778      	b.n	402bd4 <__ieee754_rem_pio2+0x124>
  402ce2:	bf00      	nop
  402ce4:	f3af 8000 	nop.w
  402ce8:	54400000 	.word	0x54400000
  402cec:	3ff921fb 	.word	0x3ff921fb
  402cf0:	1a626331 	.word	0x1a626331
  402cf4:	3dd0b461 	.word	0x3dd0b461
  402cf8:	1a600000 	.word	0x1a600000
  402cfc:	3dd0b461 	.word	0x3dd0b461
  402d00:	2e037073 	.word	0x2e037073
  402d04:	3ba3198a 	.word	0x3ba3198a
  402d08:	6dc9c883 	.word	0x6dc9c883
  402d0c:	3fe45f30 	.word	0x3fe45f30
  402d10:	3fe921fb 	.word	0x3fe921fb
  402d14:	4002d97b 	.word	0x4002d97b
  402d18:	3ff921fb 	.word	0x3ff921fb
  402d1c:	413921fb 	.word	0x413921fb
  402d20:	7fefffff 	.word	0x7fefffff
  402d24:	41700000 	.word	0x41700000
  402d28:	004090c4 	.word	0x004090c4
  402d2c:	3fe00000 	.word	0x3fe00000
  402d30:	00409044 	.word	0x00409044
  402d34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402d38:	f000 ffdc 	bl	403cf4 <__aeabi_dsub>
  402d3c:	460e      	mov	r6, r1
  402d3e:	ea4f 5b2b 	mov.w	fp, fp, asr #20
  402d42:	f3c6 530a 	ubfx	r3, r6, #20, #11
  402d46:	ebc3 030b 	rsb	r3, r3, fp
  402d4a:	2b10      	cmp	r3, #16
  402d4c:	4607      	mov	r7, r0
  402d4e:	e9ca 0100 	strd	r0, r1, [sl]
  402d52:	dda8      	ble.n	402ca6 <__ieee754_rem_pio2+0x1f6>
  402d54:	a35c      	add	r3, pc, #368	; (adr r3, 402ec8 <__ieee754_rem_pio2+0x418>)
  402d56:	e9d3 2300 	ldrd	r2, r3, [r3]
  402d5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402d5e:	f001 f97d 	bl	40405c <__aeabi_dmul>
  402d62:	4606      	mov	r6, r0
  402d64:	460f      	mov	r7, r1
  402d66:	4632      	mov	r2, r6
  402d68:	463b      	mov	r3, r7
  402d6a:	4640      	mov	r0, r8
  402d6c:	4649      	mov	r1, r9
  402d6e:	f000 ffc1 	bl	403cf4 <__aeabi_dsub>
  402d72:	e9cd 0106 	strd	r0, r1, [sp, #24]
  402d76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  402d7a:	4640      	mov	r0, r8
  402d7c:	4649      	mov	r1, r9
  402d7e:	f000 ffb9 	bl	403cf4 <__aeabi_dsub>
  402d82:	4632      	mov	r2, r6
  402d84:	463b      	mov	r3, r7
  402d86:	f000 ffb5 	bl	403cf4 <__aeabi_dsub>
  402d8a:	a351      	add	r3, pc, #324	; (adr r3, 402ed0 <__ieee754_rem_pio2+0x420>)
  402d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402d90:	4606      	mov	r6, r0
  402d92:	460f      	mov	r7, r1
  402d94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402d98:	f001 f960 	bl	40405c <__aeabi_dmul>
  402d9c:	4632      	mov	r2, r6
  402d9e:	463b      	mov	r3, r7
  402da0:	f000 ffa8 	bl	403cf4 <__aeabi_dsub>
  402da4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402da8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402dac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  402db0:	f000 ffa0 	bl	403cf4 <__aeabi_dsub>
  402db4:	460e      	mov	r6, r1
  402db6:	f3c1 510a 	ubfx	r1, r1, #20, #11
  402dba:	ebc1 0b0b 	rsb	fp, r1, fp
  402dbe:	4602      	mov	r2, r0
  402dc0:	4633      	mov	r3, r6
  402dc2:	f1bb 0f31 	cmp.w	fp, #49	; 0x31
  402dc6:	4607      	mov	r7, r0
  402dc8:	e9ca 2300 	strd	r2, r3, [sl]
  402dcc:	dd78      	ble.n	402ec0 <__ieee754_rem_pio2+0x410>
  402dce:	a342      	add	r3, pc, #264	; (adr r3, 402ed8 <__ieee754_rem_pio2+0x428>)
  402dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
  402dd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402dd8:	f001 f940 	bl	40405c <__aeabi_dmul>
  402ddc:	4606      	mov	r6, r0
  402dde:	460f      	mov	r7, r1
  402de0:	4632      	mov	r2, r6
  402de2:	463b      	mov	r3, r7
  402de4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  402de8:	f000 ff84 	bl	403cf4 <__aeabi_dsub>
  402dec:	4680      	mov	r8, r0
  402dee:	4689      	mov	r9, r1
  402df0:	4642      	mov	r2, r8
  402df2:	464b      	mov	r3, r9
  402df4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  402df8:	f000 ff7c 	bl	403cf4 <__aeabi_dsub>
  402dfc:	4632      	mov	r2, r6
  402dfe:	463b      	mov	r3, r7
  402e00:	f000 ff78 	bl	403cf4 <__aeabi_dsub>
  402e04:	a336      	add	r3, pc, #216	; (adr r3, 402ee0 <__ieee754_rem_pio2+0x430>)
  402e06:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e0a:	4606      	mov	r6, r0
  402e0c:	460f      	mov	r7, r1
  402e0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402e12:	f001 f923 	bl	40405c <__aeabi_dmul>
  402e16:	4632      	mov	r2, r6
  402e18:	463b      	mov	r3, r7
  402e1a:	f000 ff6b 	bl	403cf4 <__aeabi_dsub>
  402e1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402e22:	4640      	mov	r0, r8
  402e24:	4649      	mov	r1, r9
  402e26:	e734      	b.n	402c92 <__ieee754_rem_pio2+0x1e2>
  402e28:	f000 ff66 	bl	403cf8 <__adddf3>
  402e2c:	4b30      	ldr	r3, [pc, #192]	; (402ef0 <__ieee754_rem_pio2+0x440>)
  402e2e:	459b      	cmp	fp, r3
  402e30:	4604      	mov	r4, r0
  402e32:	460d      	mov	r5, r1
  402e34:	d026      	beq.n	402e84 <__ieee754_rem_pio2+0x3d4>
  402e36:	a32c      	add	r3, pc, #176	; (adr r3, 402ee8 <__ieee754_rem_pio2+0x438>)
  402e38:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e3c:	f000 ff5c 	bl	403cf8 <__adddf3>
  402e40:	4602      	mov	r2, r0
  402e42:	460b      	mov	r3, r1
  402e44:	e9ca 2300 	strd	r2, r3, [sl]
  402e48:	4629      	mov	r1, r5
  402e4a:	4620      	mov	r0, r4
  402e4c:	f000 ff52 	bl	403cf4 <__aeabi_dsub>
  402e50:	a325      	add	r3, pc, #148	; (adr r3, 402ee8 <__ieee754_rem_pio2+0x438>)
  402e52:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e56:	f000 ff4f 	bl	403cf8 <__adddf3>
  402e5a:	f04f 35ff 	mov.w	r5, #4294967295
  402e5e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  402e62:	e6b7      	b.n	402bd4 <__ieee754_rem_pio2+0x124>
  402e64:	f8da 2004 	ldr.w	r2, [sl, #4]
  402e68:	f8da 300c 	ldr.w	r3, [sl, #12]
  402e6c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  402e70:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  402e74:	4245      	negs	r5, r0
  402e76:	f8ca 2004 	str.w	r2, [sl, #4]
  402e7a:	f8ca 300c 	str.w	r3, [sl, #12]
  402e7e:	e6a9      	b.n	402bd4 <__ieee754_rem_pio2+0x124>
  402e80:	2303      	movs	r3, #3
  402e82:	e692      	b.n	402baa <__ieee754_rem_pio2+0xfa>
  402e84:	a310      	add	r3, pc, #64	; (adr r3, 402ec8 <__ieee754_rem_pio2+0x418>)
  402e86:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e8a:	f000 ff35 	bl	403cf8 <__adddf3>
  402e8e:	a310      	add	r3, pc, #64	; (adr r3, 402ed0 <__ieee754_rem_pio2+0x420>)
  402e90:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e94:	460d      	mov	r5, r1
  402e96:	4604      	mov	r4, r0
  402e98:	f000 ff2e 	bl	403cf8 <__adddf3>
  402e9c:	4602      	mov	r2, r0
  402e9e:	460b      	mov	r3, r1
  402ea0:	e9ca 2300 	strd	r2, r3, [sl]
  402ea4:	4629      	mov	r1, r5
  402ea6:	4620      	mov	r0, r4
  402ea8:	f000 ff24 	bl	403cf4 <__aeabi_dsub>
  402eac:	a308      	add	r3, pc, #32	; (adr r3, 402ed0 <__ieee754_rem_pio2+0x420>)
  402eae:	e9d3 2300 	ldrd	r2, r3, [r3]
  402eb2:	f000 ff21 	bl	403cf8 <__adddf3>
  402eb6:	f04f 35ff 	mov.w	r5, #4294967295
  402eba:	e9ca 0102 	strd	r0, r1, [sl, #8]
  402ebe:	e689      	b.n	402bd4 <__ieee754_rem_pio2+0x124>
  402ec0:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  402ec4:	e6ef      	b.n	402ca6 <__ieee754_rem_pio2+0x1f6>
  402ec6:	bf00      	nop
  402ec8:	1a600000 	.word	0x1a600000
  402ecc:	3dd0b461 	.word	0x3dd0b461
  402ed0:	2e037073 	.word	0x2e037073
  402ed4:	3ba3198a 	.word	0x3ba3198a
  402ed8:	2e000000 	.word	0x2e000000
  402edc:	3ba3198a 	.word	0x3ba3198a
  402ee0:	252049c1 	.word	0x252049c1
  402ee4:	397b839a 	.word	0x397b839a
  402ee8:	1a626331 	.word	0x1a626331
  402eec:	3dd0b461 	.word	0x3dd0b461
  402ef0:	3ff921fb 	.word	0x3ff921fb
  402ef4:	00000000 	.word	0x00000000

00402ef8 <__kernel_cos>:
  402ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402efc:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  402f00:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
  402f04:	b085      	sub	sp, #20
  402f06:	460c      	mov	r4, r1
  402f08:	4692      	mov	sl, r2
  402f0a:	469b      	mov	fp, r3
  402f0c:	4605      	mov	r5, r0
  402f0e:	da6b      	bge.n	402fe8 <__kernel_cos+0xf0>
  402f10:	f001 fb3e 	bl	404590 <__aeabi_d2iz>
  402f14:	2800      	cmp	r0, #0
  402f16:	f000 80e8 	beq.w	4030ea <__kernel_cos+0x1f2>
  402f1a:	462a      	mov	r2, r5
  402f1c:	4623      	mov	r3, r4
  402f1e:	4628      	mov	r0, r5
  402f20:	4621      	mov	r1, r4
  402f22:	f001 f89b 	bl	40405c <__aeabi_dmul>
  402f26:	a374      	add	r3, pc, #464	; (adr r3, 4030f8 <__kernel_cos+0x200>)
  402f28:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f2c:	4680      	mov	r8, r0
  402f2e:	4689      	mov	r9, r1
  402f30:	f001 f894 	bl	40405c <__aeabi_dmul>
  402f34:	a372      	add	r3, pc, #456	; (adr r3, 403100 <__kernel_cos+0x208>)
  402f36:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f3a:	f000 fedd 	bl	403cf8 <__adddf3>
  402f3e:	4642      	mov	r2, r8
  402f40:	464b      	mov	r3, r9
  402f42:	f001 f88b 	bl	40405c <__aeabi_dmul>
  402f46:	a370      	add	r3, pc, #448	; (adr r3, 403108 <__kernel_cos+0x210>)
  402f48:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f4c:	f000 fed2 	bl	403cf4 <__aeabi_dsub>
  402f50:	4642      	mov	r2, r8
  402f52:	464b      	mov	r3, r9
  402f54:	f001 f882 	bl	40405c <__aeabi_dmul>
  402f58:	a36d      	add	r3, pc, #436	; (adr r3, 403110 <__kernel_cos+0x218>)
  402f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f5e:	f000 fecb 	bl	403cf8 <__adddf3>
  402f62:	4642      	mov	r2, r8
  402f64:	464b      	mov	r3, r9
  402f66:	f001 f879 	bl	40405c <__aeabi_dmul>
  402f6a:	a36b      	add	r3, pc, #428	; (adr r3, 403118 <__kernel_cos+0x220>)
  402f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f70:	f000 fec0 	bl	403cf4 <__aeabi_dsub>
  402f74:	4642      	mov	r2, r8
  402f76:	464b      	mov	r3, r9
  402f78:	f001 f870 	bl	40405c <__aeabi_dmul>
  402f7c:	a368      	add	r3, pc, #416	; (adr r3, 403120 <__kernel_cos+0x228>)
  402f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f82:	f000 feb9 	bl	403cf8 <__adddf3>
  402f86:	4642      	mov	r2, r8
  402f88:	464b      	mov	r3, r9
  402f8a:	f001 f867 	bl	40405c <__aeabi_dmul>
  402f8e:	e9cd 0100 	strd	r0, r1, [sp]
  402f92:	4640      	mov	r0, r8
  402f94:	4649      	mov	r1, r9
  402f96:	2200      	movs	r2, #0
  402f98:	4b63      	ldr	r3, [pc, #396]	; (403128 <__kernel_cos+0x230>)
  402f9a:	f001 f85f 	bl	40405c <__aeabi_dmul>
  402f9e:	e9dd 2300 	ldrd	r2, r3, [sp]
  402fa2:	4606      	mov	r6, r0
  402fa4:	460f      	mov	r7, r1
  402fa6:	4640      	mov	r0, r8
  402fa8:	4649      	mov	r1, r9
  402faa:	f001 f857 	bl	40405c <__aeabi_dmul>
  402fae:	4652      	mov	r2, sl
  402fb0:	4680      	mov	r8, r0
  402fb2:	4689      	mov	r9, r1
  402fb4:	465b      	mov	r3, fp
  402fb6:	4628      	mov	r0, r5
  402fb8:	4621      	mov	r1, r4
  402fba:	f001 f84f 	bl	40405c <__aeabi_dmul>
  402fbe:	4602      	mov	r2, r0
  402fc0:	460b      	mov	r3, r1
  402fc2:	4640      	mov	r0, r8
  402fc4:	4649      	mov	r1, r9
  402fc6:	f000 fe95 	bl	403cf4 <__aeabi_dsub>
  402fca:	4602      	mov	r2, r0
  402fcc:	460b      	mov	r3, r1
  402fce:	4630      	mov	r0, r6
  402fd0:	4639      	mov	r1, r7
  402fd2:	f000 fe8f 	bl	403cf4 <__aeabi_dsub>
  402fd6:	4602      	mov	r2, r0
  402fd8:	460b      	mov	r3, r1
  402fda:	2000      	movs	r0, #0
  402fdc:	4953      	ldr	r1, [pc, #332]	; (40312c <__kernel_cos+0x234>)
  402fde:	f000 fe89 	bl	403cf4 <__aeabi_dsub>
  402fe2:	b005      	add	sp, #20
  402fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fe8:	4602      	mov	r2, r0
  402fea:	460b      	mov	r3, r1
  402fec:	f001 f836 	bl	40405c <__aeabi_dmul>
  402ff0:	a341      	add	r3, pc, #260	; (adr r3, 4030f8 <__kernel_cos+0x200>)
  402ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
  402ff6:	4680      	mov	r8, r0
  402ff8:	4689      	mov	r9, r1
  402ffa:	f001 f82f 	bl	40405c <__aeabi_dmul>
  402ffe:	a340      	add	r3, pc, #256	; (adr r3, 403100 <__kernel_cos+0x208>)
  403000:	e9d3 2300 	ldrd	r2, r3, [r3]
  403004:	f000 fe78 	bl	403cf8 <__adddf3>
  403008:	4642      	mov	r2, r8
  40300a:	464b      	mov	r3, r9
  40300c:	f001 f826 	bl	40405c <__aeabi_dmul>
  403010:	a33d      	add	r3, pc, #244	; (adr r3, 403108 <__kernel_cos+0x210>)
  403012:	e9d3 2300 	ldrd	r2, r3, [r3]
  403016:	f000 fe6d 	bl	403cf4 <__aeabi_dsub>
  40301a:	4642      	mov	r2, r8
  40301c:	464b      	mov	r3, r9
  40301e:	f001 f81d 	bl	40405c <__aeabi_dmul>
  403022:	a33b      	add	r3, pc, #236	; (adr r3, 403110 <__kernel_cos+0x218>)
  403024:	e9d3 2300 	ldrd	r2, r3, [r3]
  403028:	f000 fe66 	bl	403cf8 <__adddf3>
  40302c:	4642      	mov	r2, r8
  40302e:	464b      	mov	r3, r9
  403030:	f001 f814 	bl	40405c <__aeabi_dmul>
  403034:	a338      	add	r3, pc, #224	; (adr r3, 403118 <__kernel_cos+0x220>)
  403036:	e9d3 2300 	ldrd	r2, r3, [r3]
  40303a:	f000 fe5b 	bl	403cf4 <__aeabi_dsub>
  40303e:	4642      	mov	r2, r8
  403040:	464b      	mov	r3, r9
  403042:	f001 f80b 	bl	40405c <__aeabi_dmul>
  403046:	a336      	add	r3, pc, #216	; (adr r3, 403120 <__kernel_cos+0x228>)
  403048:	e9d3 2300 	ldrd	r2, r3, [r3]
  40304c:	f000 fe54 	bl	403cf8 <__adddf3>
  403050:	464b      	mov	r3, r9
  403052:	4642      	mov	r2, r8
  403054:	f001 f802 	bl	40405c <__aeabi_dmul>
  403058:	4b35      	ldr	r3, [pc, #212]	; (403130 <__kernel_cos+0x238>)
  40305a:	429f      	cmp	r7, r3
  40305c:	e9cd 0100 	strd	r0, r1, [sp]
  403060:	dd97      	ble.n	402f92 <__kernel_cos+0x9a>
  403062:	4b34      	ldr	r3, [pc, #208]	; (403134 <__kernel_cos+0x23c>)
  403064:	429f      	cmp	r7, r3
  403066:	f04f 0200 	mov.w	r2, #0
  40306a:	dc38      	bgt.n	4030de <__kernel_cos+0x1e6>
  40306c:	f5a7 1300 	sub.w	r3, r7, #2097152	; 0x200000
  403070:	2000      	movs	r0, #0
  403072:	492e      	ldr	r1, [pc, #184]	; (40312c <__kernel_cos+0x234>)
  403074:	4616      	mov	r6, r2
  403076:	461f      	mov	r7, r3
  403078:	f000 fe3c 	bl	403cf4 <__aeabi_dsub>
  40307c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403080:	4640      	mov	r0, r8
  403082:	4649      	mov	r1, r9
  403084:	2200      	movs	r2, #0
  403086:	4b28      	ldr	r3, [pc, #160]	; (403128 <__kernel_cos+0x230>)
  403088:	f000 ffe8 	bl	40405c <__aeabi_dmul>
  40308c:	4632      	mov	r2, r6
  40308e:	463b      	mov	r3, r7
  403090:	f000 fe30 	bl	403cf4 <__aeabi_dsub>
  403094:	e9dd 2300 	ldrd	r2, r3, [sp]
  403098:	4606      	mov	r6, r0
  40309a:	460f      	mov	r7, r1
  40309c:	4640      	mov	r0, r8
  40309e:	4649      	mov	r1, r9
  4030a0:	f000 ffdc 	bl	40405c <__aeabi_dmul>
  4030a4:	4652      	mov	r2, sl
  4030a6:	4680      	mov	r8, r0
  4030a8:	4689      	mov	r9, r1
  4030aa:	465b      	mov	r3, fp
  4030ac:	4628      	mov	r0, r5
  4030ae:	4621      	mov	r1, r4
  4030b0:	f000 ffd4 	bl	40405c <__aeabi_dmul>
  4030b4:	4602      	mov	r2, r0
  4030b6:	460b      	mov	r3, r1
  4030b8:	4640      	mov	r0, r8
  4030ba:	4649      	mov	r1, r9
  4030bc:	f000 fe1a 	bl	403cf4 <__aeabi_dsub>
  4030c0:	4602      	mov	r2, r0
  4030c2:	460b      	mov	r3, r1
  4030c4:	4630      	mov	r0, r6
  4030c6:	4639      	mov	r1, r7
  4030c8:	f000 fe14 	bl	403cf4 <__aeabi_dsub>
  4030cc:	4602      	mov	r2, r0
  4030ce:	460b      	mov	r3, r1
  4030d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4030d4:	f000 fe0e 	bl	403cf4 <__aeabi_dsub>
  4030d8:	b005      	add	sp, #20
  4030da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030de:	4b16      	ldr	r3, [pc, #88]	; (403138 <__kernel_cos+0x240>)
  4030e0:	4f16      	ldr	r7, [pc, #88]	; (40313c <__kernel_cos+0x244>)
  4030e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4030e6:	2600      	movs	r6, #0
  4030e8:	e7ca      	b.n	403080 <__kernel_cos+0x188>
  4030ea:	4910      	ldr	r1, [pc, #64]	; (40312c <__kernel_cos+0x234>)
  4030ec:	2000      	movs	r0, #0
  4030ee:	b005      	add	sp, #20
  4030f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030f4:	f3af 8000 	nop.w
  4030f8:	be8838d4 	.word	0xbe8838d4
  4030fc:	bda8fae9 	.word	0xbda8fae9
  403100:	bdb4b1c4 	.word	0xbdb4b1c4
  403104:	3e21ee9e 	.word	0x3e21ee9e
  403108:	809c52ad 	.word	0x809c52ad
  40310c:	3e927e4f 	.word	0x3e927e4f
  403110:	19cb1590 	.word	0x19cb1590
  403114:	3efa01a0 	.word	0x3efa01a0
  403118:	16c15177 	.word	0x16c15177
  40311c:	3f56c16c 	.word	0x3f56c16c
  403120:	5555554c 	.word	0x5555554c
  403124:	3fa55555 	.word	0x3fa55555
  403128:	3fe00000 	.word	0x3fe00000
  40312c:	3ff00000 	.word	0x3ff00000
  403130:	3fd33332 	.word	0x3fd33332
  403134:	3fe90000 	.word	0x3fe90000
  403138:	3fe70000 	.word	0x3fe70000
  40313c:	3fd20000 	.word	0x3fd20000

00403140 <__kernel_rem_pio2>:
  403140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403144:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
  403148:	4c7b      	ldr	r4, [pc, #492]	; (403338 <__kernel_rem_pio2+0x1f8>)
  40314a:	9ea6      	ldr	r6, [sp, #664]	; 0x298
  40314c:	4d7b      	ldr	r5, [pc, #492]	; (40333c <__kernel_rem_pio2+0x1fc>)
  40314e:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
  403152:	9409      	str	r4, [sp, #36]	; 0x24
  403154:	4626      	mov	r6, r4
  403156:	1ed4      	subs	r4, r2, #3
  403158:	fb85 7504 	smull	r7, r5, r5, r4
  40315c:	17e4      	asrs	r4, r4, #31
  40315e:	ebc4 04a5 	rsb	r4, r4, r5, asr #2
  403162:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  403166:	461d      	mov	r5, r3
  403168:	930c      	str	r3, [sp, #48]	; 0x30
  40316a:	43e3      	mvns	r3, r4
  40316c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  403170:	3d01      	subs	r5, #1
  403172:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  403176:	9308      	str	r3, [sp, #32]
  403178:	462b      	mov	r3, r5
  40317a:	940d      	str	r4, [sp, #52]	; 0x34
  40317c:	9503      	str	r5, [sp, #12]
  40317e:	1b65      	subs	r5, r4, r5
  403180:	199c      	adds	r4, r3, r6
  403182:	9004      	str	r0, [sp, #16]
  403184:	910a      	str	r1, [sp, #40]	; 0x28
  403186:	d416      	bmi.n	4031b6 <__kernel_rem_pio2+0x76>
  403188:	442c      	add	r4, r5
  40318a:	3401      	adds	r4, #1
  40318c:	ae22      	add	r6, sp, #136	; 0x88
  40318e:	9fa7      	ldr	r7, [sp, #668]	; 0x29c
  403190:	e008      	b.n	4031a4 <__kernel_rem_pio2+0x64>
  403192:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
  403196:	f000 fefb 	bl	403f90 <__aeabi_i2d>
  40319a:	3501      	adds	r5, #1
  40319c:	42a5      	cmp	r5, r4
  40319e:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  4031a2:	d008      	beq.n	4031b6 <__kernel_rem_pio2+0x76>
  4031a4:	2d00      	cmp	r5, #0
  4031a6:	daf4      	bge.n	403192 <__kernel_rem_pio2+0x52>
  4031a8:	3501      	adds	r5, #1
  4031aa:	2000      	movs	r0, #0
  4031ac:	2100      	movs	r1, #0
  4031ae:	42a5      	cmp	r5, r4
  4031b0:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  4031b4:	d1f6      	bne.n	4031a4 <__kernel_rem_pio2+0x64>
  4031b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4031b8:	2b00      	cmp	r3, #0
  4031ba:	db31      	blt.n	403220 <__kernel_rem_pio2+0xe0>
  4031bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4031be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4031c0:	a974      	add	r1, sp, #464	; 0x1d0
  4031c2:	eb01 0bc2 	add.w	fp, r1, r2, lsl #3
  4031c6:	ebc3 7343 	rsb	r3, r3, r3, lsl #29
  4031ca:	9a03      	ldr	r2, [sp, #12]
  4031cc:	a924      	add	r1, sp, #144	; 0x90
  4031ce:	00db      	lsls	r3, r3, #3
  4031d0:	eb01 08c2 	add.w	r8, r1, r2, lsl #3
  4031d4:	9300      	str	r3, [sp, #0]
  4031d6:	f50d 79e4 	add.w	r9, sp, #456	; 0x1c8
  4031da:	9b03      	ldr	r3, [sp, #12]
  4031dc:	2b00      	cmp	r3, #0
  4031de:	f2c0 8199 	blt.w	403514 <__kernel_rem_pio2+0x3d4>
  4031e2:	9b04      	ldr	r3, [sp, #16]
  4031e4:	f1a3 0a08 	sub.w	sl, r3, #8
  4031e8:	9b00      	ldr	r3, [sp, #0]
  4031ea:	4644      	mov	r4, r8
  4031ec:	eb08 0503 	add.w	r5, r8, r3
  4031f0:	2600      	movs	r6, #0
  4031f2:	2700      	movs	r7, #0
  4031f4:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  4031f8:	e874 0102 	ldrd	r0, r1, [r4], #-8
  4031fc:	f000 ff2e 	bl	40405c <__aeabi_dmul>
  403200:	4602      	mov	r2, r0
  403202:	460b      	mov	r3, r1
  403204:	4630      	mov	r0, r6
  403206:	4639      	mov	r1, r7
  403208:	f000 fd76 	bl	403cf8 <__adddf3>
  40320c:	42ac      	cmp	r4, r5
  40320e:	4606      	mov	r6, r0
  403210:	460f      	mov	r7, r1
  403212:	d1ef      	bne.n	4031f4 <__kernel_rem_pio2+0xb4>
  403214:	e9e9 6702 	strd	r6, r7, [r9, #8]!
  403218:	45d9      	cmp	r9, fp
  40321a:	f108 0808 	add.w	r8, r8, #8
  40321e:	d1dc      	bne.n	4031da <__kernel_rem_pio2+0x9a>
  403220:	9909      	ldr	r1, [sp, #36]	; 0x24
  403222:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
  403226:	3b01      	subs	r3, #1
  403228:	009b      	lsls	r3, r3, #2
  40322a:	1d1a      	adds	r2, r3, #4
  40322c:	a810      	add	r0, sp, #64	; 0x40
  40322e:	4402      	add	r2, r0
  403230:	4403      	add	r3, r0
  403232:	920f      	str	r2, [sp, #60]	; 0x3c
  403234:	930e      	str	r3, [sp, #56]	; 0x38
  403236:	468b      	mov	fp, r1
  403238:	ea4f 03cb 	mov.w	r3, fp, lsl #3
  40323c:	a99c      	add	r1, sp, #624	; 0x270
  40323e:	461a      	mov	r2, r3
  403240:	9306      	str	r3, [sp, #24]
  403242:	f1bb 0f00 	cmp.w	fp, #0
  403246:	440b      	add	r3, r1
  403248:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  40324c:	dd28      	ble.n	4032a0 <__kernel_rem_pio2+0x160>
  40324e:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
  403252:	eb0a 0602 	add.w	r6, sl, r2
  403256:	af0f      	add	r7, sp, #60	; 0x3c
  403258:	2200      	movs	r2, #0
  40325a:	4b39      	ldr	r3, [pc, #228]	; (403340 <__kernel_rem_pio2+0x200>)
  40325c:	4620      	mov	r0, r4
  40325e:	4629      	mov	r1, r5
  403260:	f000 fefc 	bl	40405c <__aeabi_dmul>
  403264:	f001 f994 	bl	404590 <__aeabi_d2iz>
  403268:	f000 fe92 	bl	403f90 <__aeabi_i2d>
  40326c:	2200      	movs	r2, #0
  40326e:	4b35      	ldr	r3, [pc, #212]	; (403344 <__kernel_rem_pio2+0x204>)
  403270:	4680      	mov	r8, r0
  403272:	4689      	mov	r9, r1
  403274:	f000 fef2 	bl	40405c <__aeabi_dmul>
  403278:	4602      	mov	r2, r0
  40327a:	460b      	mov	r3, r1
  40327c:	4620      	mov	r0, r4
  40327e:	4629      	mov	r1, r5
  403280:	f000 fd38 	bl	403cf4 <__aeabi_dsub>
  403284:	f001 f984 	bl	404590 <__aeabi_d2iz>
  403288:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
  40328c:	f847 0f04 	str.w	r0, [r7, #4]!
  403290:	4649      	mov	r1, r9
  403292:	4640      	mov	r0, r8
  403294:	f000 fd30 	bl	403cf8 <__adddf3>
  403298:	4556      	cmp	r6, sl
  40329a:	4604      	mov	r4, r0
  40329c:	460d      	mov	r5, r1
  40329e:	d1db      	bne.n	403258 <__kernel_rem_pio2+0x118>
  4032a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
  4032a4:	4620      	mov	r0, r4
  4032a6:	4629      	mov	r1, r5
  4032a8:	464a      	mov	r2, r9
  4032aa:	f000 fc95 	bl	403bd8 <scalbn>
  4032ae:	2200      	movs	r2, #0
  4032b0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  4032b4:	4604      	mov	r4, r0
  4032b6:	460d      	mov	r5, r1
  4032b8:	f000 fed0 	bl	40405c <__aeabi_dmul>
  4032bc:	f000 fc00 	bl	403ac0 <floor>
  4032c0:	2200      	movs	r2, #0
  4032c2:	4b21      	ldr	r3, [pc, #132]	; (403348 <__kernel_rem_pio2+0x208>)
  4032c4:	f000 feca 	bl	40405c <__aeabi_dmul>
  4032c8:	4602      	mov	r2, r0
  4032ca:	460b      	mov	r3, r1
  4032cc:	4620      	mov	r0, r4
  4032ce:	4629      	mov	r1, r5
  4032d0:	f000 fd10 	bl	403cf4 <__aeabi_dsub>
  4032d4:	4604      	mov	r4, r0
  4032d6:	460d      	mov	r5, r1
  4032d8:	f001 f95a 	bl	404590 <__aeabi_d2iz>
  4032dc:	4680      	mov	r8, r0
  4032de:	f000 fe57 	bl	403f90 <__aeabi_i2d>
  4032e2:	4602      	mov	r2, r0
  4032e4:	460b      	mov	r3, r1
  4032e6:	4620      	mov	r0, r4
  4032e8:	4629      	mov	r1, r5
  4032ea:	f000 fd03 	bl	403cf4 <__aeabi_dsub>
  4032ee:	464c      	mov	r4, r9
  4032f0:	2c00      	cmp	r4, #0
  4032f2:	4606      	mov	r6, r0
  4032f4:	460f      	mov	r7, r1
  4032f6:	f340 80f3 	ble.w	4034e0 <__kernel_rem_pio2+0x3a0>
  4032fa:	f10b 31ff 	add.w	r1, fp, #4294967295
  4032fe:	ab10      	add	r3, sp, #64	; 0x40
  403300:	f1c9 0218 	rsb	r2, r9, #24
  403304:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  403308:	fa43 f002 	asr.w	r0, r3, r2
  40330c:	fa00 f502 	lsl.w	r5, r0, r2
  403310:	aa10      	add	r2, sp, #64	; 0x40
  403312:	1b5d      	subs	r5, r3, r5
  403314:	f1c9 0317 	rsb	r3, r9, #23
  403318:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40331c:	4480      	add	r8, r0
  40331e:	411d      	asrs	r5, r3
  403320:	2d00      	cmp	r5, #0
  403322:	dd3e      	ble.n	4033a2 <__kernel_rem_pio2+0x262>
  403324:	f1bb 0f00 	cmp.w	fp, #0
  403328:	f108 0801 	add.w	r8, r8, #1
  40332c:	f340 828a 	ble.w	403844 <__kernel_rem_pio2+0x704>
  403330:	2200      	movs	r2, #0
  403332:	4614      	mov	r4, r2
  403334:	a90f      	add	r1, sp, #60	; 0x3c
  403336:	e011      	b.n	40335c <__kernel_rem_pio2+0x21c>
  403338:	004091cc 	.word	0x004091cc
  40333c:	2aaaaaab 	.word	0x2aaaaaab
  403340:	3e700000 	.word	0x3e700000
  403344:	41700000 	.word	0x41700000
  403348:	40200000 	.word	0x40200000
  40334c:	f1c3 7080 	rsb	r0, r3, #16777216	; 0x1000000
  403350:	b10b      	cbz	r3, 403356 <__kernel_rem_pio2+0x216>
  403352:	6008      	str	r0, [r1, #0]
  403354:	2401      	movs	r4, #1
  403356:	3201      	adds	r2, #1
  403358:	4593      	cmp	fp, r2
  40335a:	dd0d      	ble.n	403378 <__kernel_rem_pio2+0x238>
  40335c:	f851 3f04 	ldr.w	r3, [r1, #4]!
  403360:	2c00      	cmp	r4, #0
  403362:	d0f3      	beq.n	40334c <__kernel_rem_pio2+0x20c>
  403364:	f1c3 13ff 	rsb	r3, r3, #16711935	; 0xff00ff
  403368:	3201      	adds	r2, #1
  40336a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
  40336e:	4593      	cmp	fp, r2
  403370:	600b      	str	r3, [r1, #0]
  403372:	f04f 0401 	mov.w	r4, #1
  403376:	dcf1      	bgt.n	40335c <__kernel_rem_pio2+0x21c>
  403378:	9b08      	ldr	r3, [sp, #32]
  40337a:	2b00      	cmp	r3, #0
  40337c:	dd0e      	ble.n	40339c <__kernel_rem_pio2+0x25c>
  40337e:	2b01      	cmp	r3, #1
  403380:	f000 80b6 	beq.w	4034f0 <__kernel_rem_pio2+0x3b0>
  403384:	2b02      	cmp	r3, #2
  403386:	d109      	bne.n	40339c <__kernel_rem_pio2+0x25c>
  403388:	f10b 32ff 	add.w	r2, fp, #4294967295
  40338c:	ab10      	add	r3, sp, #64	; 0x40
  40338e:	a910      	add	r1, sp, #64	; 0x40
  403390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403394:	f3c3 0315 	ubfx	r3, r3, #0, #22
  403398:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  40339c:	2d02      	cmp	r5, #2
  40339e:	f000 8086 	beq.w	4034ae <__kernel_rem_pio2+0x36e>
  4033a2:	4630      	mov	r0, r6
  4033a4:	4639      	mov	r1, r7
  4033a6:	2200      	movs	r2, #0
  4033a8:	2300      	movs	r3, #0
  4033aa:	f001 f8bf 	bl	40452c <__aeabi_dcmpeq>
  4033ae:	2800      	cmp	r0, #0
  4033b0:	f000 80cc 	beq.w	40354c <__kernel_rem_pio2+0x40c>
  4033b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4033b6:	f10b 3aff 	add.w	sl, fp, #4294967295
  4033ba:	4553      	cmp	r3, sl
  4033bc:	dc0d      	bgt.n	4033da <__kernel_rem_pio2+0x29a>
  4033be:	ab10      	add	r3, sp, #64	; 0x40
  4033c0:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4033c2:	eb03 038b 	add.w	r3, r3, fp, lsl #2
  4033c6:	2200      	movs	r2, #0
  4033c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  4033cc:	4283      	cmp	r3, r0
  4033ce:	ea42 0201 	orr.w	r2, r2, r1
  4033d2:	d1f9      	bne.n	4033c8 <__kernel_rem_pio2+0x288>
  4033d4:	2a00      	cmp	r2, #0
  4033d6:	f040 821b 	bne.w	403810 <__kernel_rem_pio2+0x6d0>
  4033da:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4033dc:	aa10      	add	r2, sp, #64	; 0x40
  4033de:	3b01      	subs	r3, #1
  4033e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4033e4:	2b00      	cmp	r3, #0
  4033e6:	f040 822b 	bne.w	403840 <__kernel_rem_pio2+0x700>
  4033ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4033ec:	2301      	movs	r3, #1
  4033ee:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  4033f2:	3301      	adds	r3, #1
  4033f4:	2900      	cmp	r1, #0
  4033f6:	d0fa      	beq.n	4033ee <__kernel_rem_pio2+0x2ae>
  4033f8:	445b      	add	r3, fp
  4033fa:	461a      	mov	r2, r3
  4033fc:	930b      	str	r3, [sp, #44]	; 0x2c
  4033fe:	f10b 0301 	add.w	r3, fp, #1
  403402:	4293      	cmp	r3, r2
  403404:	dc4d      	bgt.n	4034a2 <__kernel_rem_pio2+0x362>
  403406:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403408:	eb03 0902 	add.w	r9, r3, r2
  40340c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40340e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403410:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
  403414:	445b      	add	r3, fp
  403416:	ebcb 0b02 	rsb	fp, fp, r2
  40341a:	9aa7      	ldr	r2, [sp, #668]	; 0x29c
  40341c:	f109 39ff 	add.w	r9, r9, #4294967295
  403420:	eb02 0289 	add.w	r2, r2, r9, lsl #2
  403424:	9200      	str	r2, [sp, #0]
  403426:	ea4f 02cb 	mov.w	r2, fp, lsl #3
  40342a:	00db      	lsls	r3, r3, #3
  40342c:	9205      	str	r2, [sp, #20]
  40342e:	aa24      	add	r2, sp, #144	; 0x90
  403430:	eb02 0b03 	add.w	fp, r2, r3
  403434:	9307      	str	r3, [sp, #28]
  403436:	9b06      	ldr	r3, [sp, #24]
  403438:	aa74      	add	r2, sp, #464	; 0x1d0
  40343a:	eb02 0a03 	add.w	sl, r2, r3
  40343e:	f04f 0800 	mov.w	r8, #0
  403442:	9b00      	ldr	r3, [sp, #0]
  403444:	f853 0f04 	ldr.w	r0, [r3, #4]!
  403448:	9300      	str	r3, [sp, #0]
  40344a:	f000 fda1 	bl	403f90 <__aeabi_i2d>
  40344e:	9b03      	ldr	r3, [sp, #12]
  403450:	2b00      	cmp	r3, #0
  403452:	e8eb 0102 	strd	r0, r1, [fp], #8
  403456:	db27      	blt.n	4034a8 <__kernel_rem_pio2+0x368>
  403458:	9b07      	ldr	r3, [sp, #28]
  40345a:	eb03 0408 	add.w	r4, r3, r8
  40345e:	9b06      	ldr	r3, [sp, #24]
  403460:	eb08 0503 	add.w	r5, r8, r3
  403464:	ab24      	add	r3, sp, #144	; 0x90
  403466:	441c      	add	r4, r3
  403468:	441d      	add	r5, r3
  40346a:	9b04      	ldr	r3, [sp, #16]
  40346c:	2600      	movs	r6, #0
  40346e:	f1a3 0908 	sub.w	r9, r3, #8
  403472:	2700      	movs	r7, #0
  403474:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  403478:	e874 0102 	ldrd	r0, r1, [r4], #-8
  40347c:	f000 fdee 	bl	40405c <__aeabi_dmul>
  403480:	4602      	mov	r2, r0
  403482:	460b      	mov	r3, r1
  403484:	4630      	mov	r0, r6
  403486:	4639      	mov	r1, r7
  403488:	f000 fc36 	bl	403cf8 <__adddf3>
  40348c:	42ac      	cmp	r4, r5
  40348e:	4606      	mov	r6, r0
  403490:	460f      	mov	r7, r1
  403492:	d1ef      	bne.n	403474 <__kernel_rem_pio2+0x334>
  403494:	9b05      	ldr	r3, [sp, #20]
  403496:	f108 0808 	add.w	r8, r8, #8
  40349a:	4598      	cmp	r8, r3
  40349c:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  4034a0:	d1cf      	bne.n	403442 <__kernel_rem_pio2+0x302>
  4034a2:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4034a6:	e6c7      	b.n	403238 <__kernel_rem_pio2+0xf8>
  4034a8:	2600      	movs	r6, #0
  4034aa:	2700      	movs	r7, #0
  4034ac:	e7f2      	b.n	403494 <__kernel_rem_pio2+0x354>
  4034ae:	4632      	mov	r2, r6
  4034b0:	463b      	mov	r3, r7
  4034b2:	2000      	movs	r0, #0
  4034b4:	49c0      	ldr	r1, [pc, #768]	; (4037b8 <__kernel_rem_pio2+0x678>)
  4034b6:	f000 fc1d 	bl	403cf4 <__aeabi_dsub>
  4034ba:	4606      	mov	r6, r0
  4034bc:	460f      	mov	r7, r1
  4034be:	2c00      	cmp	r4, #0
  4034c0:	f43f af6f 	beq.w	4033a2 <__kernel_rem_pio2+0x262>
  4034c4:	9a08      	ldr	r2, [sp, #32]
  4034c6:	49bc      	ldr	r1, [pc, #752]	; (4037b8 <__kernel_rem_pio2+0x678>)
  4034c8:	2000      	movs	r0, #0
  4034ca:	f000 fb85 	bl	403bd8 <scalbn>
  4034ce:	4602      	mov	r2, r0
  4034d0:	460b      	mov	r3, r1
  4034d2:	4630      	mov	r0, r6
  4034d4:	4639      	mov	r1, r7
  4034d6:	f000 fc0d 	bl	403cf4 <__aeabi_dsub>
  4034da:	4606      	mov	r6, r0
  4034dc:	460f      	mov	r7, r1
  4034de:	e760      	b.n	4033a2 <__kernel_rem_pio2+0x262>
  4034e0:	d111      	bne.n	403506 <__kernel_rem_pio2+0x3c6>
  4034e2:	f10b 33ff 	add.w	r3, fp, #4294967295
  4034e6:	aa10      	add	r2, sp, #64	; 0x40
  4034e8:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
  4034ec:	15ed      	asrs	r5, r5, #23
  4034ee:	e717      	b.n	403320 <__kernel_rem_pio2+0x1e0>
  4034f0:	f10b 32ff 	add.w	r2, fp, #4294967295
  4034f4:	ab10      	add	r3, sp, #64	; 0x40
  4034f6:	a910      	add	r1, sp, #64	; 0x40
  4034f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4034fc:	f3c3 0316 	ubfx	r3, r3, #0, #23
  403500:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  403504:	e74a      	b.n	40339c <__kernel_rem_pio2+0x25c>
  403506:	2200      	movs	r2, #0
  403508:	4bac      	ldr	r3, [pc, #688]	; (4037bc <__kernel_rem_pio2+0x67c>)
  40350a:	f001 f82d 	bl	404568 <__aeabi_dcmpge>
  40350e:	b958      	cbnz	r0, 403528 <__kernel_rem_pio2+0x3e8>
  403510:	4605      	mov	r5, r0
  403512:	e746      	b.n	4033a2 <__kernel_rem_pio2+0x262>
  403514:	2600      	movs	r6, #0
  403516:	2700      	movs	r7, #0
  403518:	e9e9 6702 	strd	r6, r7, [r9, #8]!
  40351c:	45d9      	cmp	r9, fp
  40351e:	f108 0808 	add.w	r8, r8, #8
  403522:	f47f ae5a 	bne.w	4031da <__kernel_rem_pio2+0x9a>
  403526:	e67b      	b.n	403220 <__kernel_rem_pio2+0xe0>
  403528:	f1bb 0f00 	cmp.w	fp, #0
  40352c:	f108 0801 	add.w	r8, r8, #1
  403530:	bfc8      	it	gt
  403532:	2502      	movgt	r5, #2
  403534:	f73f aefc 	bgt.w	403330 <__kernel_rem_pio2+0x1f0>
  403538:	4632      	mov	r2, r6
  40353a:	463b      	mov	r3, r7
  40353c:	2000      	movs	r0, #0
  40353e:	499e      	ldr	r1, [pc, #632]	; (4037b8 <__kernel_rem_pio2+0x678>)
  403540:	f000 fbd8 	bl	403cf4 <__aeabi_dsub>
  403544:	2502      	movs	r5, #2
  403546:	4606      	mov	r6, r0
  403548:	460f      	mov	r7, r1
  40354a:	e72a      	b.n	4033a2 <__kernel_rem_pio2+0x262>
  40354c:	9b08      	ldr	r3, [sp, #32]
  40354e:	9503      	str	r5, [sp, #12]
  403550:	425a      	negs	r2, r3
  403552:	4630      	mov	r0, r6
  403554:	4639      	mov	r1, r7
  403556:	f8cd 8014 	str.w	r8, [sp, #20]
  40355a:	f000 fb3d 	bl	403bd8 <scalbn>
  40355e:	2200      	movs	r2, #0
  403560:	4b97      	ldr	r3, [pc, #604]	; (4037c0 <__kernel_rem_pio2+0x680>)
  403562:	4604      	mov	r4, r0
  403564:	460d      	mov	r5, r1
  403566:	f000 ffff 	bl	404568 <__aeabi_dcmpge>
  40356a:	2800      	cmp	r0, #0
  40356c:	f000 81e3 	beq.w	403936 <__kernel_rem_pio2+0x7f6>
  403570:	2200      	movs	r2, #0
  403572:	4b94      	ldr	r3, [pc, #592]	; (4037c4 <__kernel_rem_pio2+0x684>)
  403574:	4620      	mov	r0, r4
  403576:	4629      	mov	r1, r5
  403578:	f000 fd70 	bl	40405c <__aeabi_dmul>
  40357c:	f001 f808 	bl	404590 <__aeabi_d2iz>
  403580:	4606      	mov	r6, r0
  403582:	f000 fd05 	bl	403f90 <__aeabi_i2d>
  403586:	2200      	movs	r2, #0
  403588:	4b8d      	ldr	r3, [pc, #564]	; (4037c0 <__kernel_rem_pio2+0x680>)
  40358a:	f000 fd67 	bl	40405c <__aeabi_dmul>
  40358e:	460b      	mov	r3, r1
  403590:	4602      	mov	r2, r0
  403592:	4629      	mov	r1, r5
  403594:	4620      	mov	r0, r4
  403596:	f000 fbad 	bl	403cf4 <__aeabi_dsub>
  40359a:	f000 fff9 	bl	404590 <__aeabi_d2iz>
  40359e:	9b08      	ldr	r3, [sp, #32]
  4035a0:	3318      	adds	r3, #24
  4035a2:	f10b 0a01 	add.w	sl, fp, #1
  4035a6:	9308      	str	r3, [sp, #32]
  4035a8:	ab10      	add	r3, sp, #64	; 0x40
  4035aa:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
  4035ae:	f843 602a 	str.w	r6, [r3, sl, lsl #2]
  4035b2:	9a08      	ldr	r2, [sp, #32]
  4035b4:	4980      	ldr	r1, [pc, #512]	; (4037b8 <__kernel_rem_pio2+0x678>)
  4035b6:	2000      	movs	r0, #0
  4035b8:	f000 fb0e 	bl	403bd8 <scalbn>
  4035bc:	f1ba 0f00 	cmp.w	sl, #0
  4035c0:	4604      	mov	r4, r0
  4035c2:	460d      	mov	r5, r1
  4035c4:	f2c0 80cd 	blt.w	403762 <__kernel_rem_pio2+0x622>
  4035c8:	f10a 0301 	add.w	r3, sl, #1
  4035cc:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  4035d0:	af74      	add	r7, sp, #464	; 0x1d0
  4035d2:	aa10      	add	r2, sp, #64	; 0x40
  4035d4:	9300      	str	r3, [sp, #0]
  4035d6:	eb02 0983 	add.w	r9, r2, r3, lsl #2
  4035da:	eb07 0608 	add.w	r6, r7, r8
  4035de:	f859 0d04 	ldr.w	r0, [r9, #-4]!
  4035e2:	f000 fcd5 	bl	403f90 <__aeabi_i2d>
  4035e6:	4622      	mov	r2, r4
  4035e8:	462b      	mov	r3, r5
  4035ea:	f000 fd37 	bl	40405c <__aeabi_dmul>
  4035ee:	2200      	movs	r2, #0
  4035f0:	e966 0102 	strd	r0, r1, [r6, #-8]!
  4035f4:	4b73      	ldr	r3, [pc, #460]	; (4037c4 <__kernel_rem_pio2+0x684>)
  4035f6:	4620      	mov	r0, r4
  4035f8:	4629      	mov	r1, r5
  4035fa:	f000 fd2f 	bl	40405c <__aeabi_dmul>
  4035fe:	42be      	cmp	r6, r7
  403600:	4604      	mov	r4, r0
  403602:	460d      	mov	r5, r1
  403604:	d1eb      	bne.n	4035de <__kernel_rem_pio2+0x49e>
  403606:	f1a8 0808 	sub.w	r8, r8, #8
  40360a:	eb06 0308 	add.w	r3, r6, r8
  40360e:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  403612:	f8cd a018 	str.w	sl, [sp, #24]
  403616:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
  40361a:	f8cd 9010 	str.w	r9, [sp, #16]
  40361e:	f04f 0800 	mov.w	r8, #0
  403622:	469b      	mov	fp, r3
  403624:	f1ba 0f00 	cmp.w	sl, #0
  403628:	f2c0 8098 	blt.w	40375c <__kernel_rem_pio2+0x61c>
  40362c:	f1b8 0f00 	cmp.w	r8, #0
  403630:	f2c0 8094 	blt.w	40375c <__kernel_rem_pio2+0x61c>
  403634:	f8df 9190 	ldr.w	r9, [pc, #400]	; 4037c8 <__kernel_rem_pio2+0x688>
  403638:	465d      	mov	r5, fp
  40363a:	2600      	movs	r6, #0
  40363c:	2700      	movs	r7, #0
  40363e:	2400      	movs	r4, #0
  403640:	e001      	b.n	403646 <__kernel_rem_pio2+0x506>
  403642:	4544      	cmp	r4, r8
  403644:	dc10      	bgt.n	403668 <__kernel_rem_pio2+0x528>
  403646:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  40364a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
  40364e:	f000 fd05 	bl	40405c <__aeabi_dmul>
  403652:	4602      	mov	r2, r0
  403654:	460b      	mov	r3, r1
  403656:	4630      	mov	r0, r6
  403658:	4639      	mov	r1, r7
  40365a:	f000 fb4d 	bl	403cf8 <__adddf3>
  40365e:	3401      	adds	r4, #1
  403660:	45a2      	cmp	sl, r4
  403662:	4606      	mov	r6, r0
  403664:	460f      	mov	r7, r1
  403666:	daec      	bge.n	403642 <__kernel_rem_pio2+0x502>
  403668:	9b04      	ldr	r3, [sp, #16]
  40366a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40366e:	e9c3 6700 	strd	r6, r7, [r3]
  403672:	9b00      	ldr	r3, [sp, #0]
  403674:	f108 0801 	add.w	r8, r8, #1
  403678:	4598      	cmp	r8, r3
  40367a:	f1ab 0b08 	sub.w	fp, fp, #8
  40367e:	d1d1      	bne.n	403624 <__kernel_rem_pio2+0x4e4>
  403680:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  403682:	f8dd a018 	ldr.w	sl, [sp, #24]
  403686:	f8dd 9010 	ldr.w	r9, [sp, #16]
  40368a:	2b03      	cmp	r3, #3
  40368c:	d83d      	bhi.n	40370a <__kernel_rem_pio2+0x5ca>
  40368e:	e8df f013 	tbh	[pc, r3, lsl #1]
  403692:	0043      	.short	0x0043
  403694:	00040004 	.word	0x00040004
  403698:	00db      	.short	0x00db
  40369a:	9b00      	ldr	r3, [sp, #0]
  40369c:	2400      	movs	r4, #0
  40369e:	eb09 06c3 	add.w	r6, r9, r3, lsl #3
  4036a2:	4625      	mov	r5, r4
  4036a4:	4620      	mov	r0, r4
  4036a6:	4629      	mov	r1, r5
  4036a8:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
  4036ac:	f000 fb24 	bl	403cf8 <__adddf3>
  4036b0:	454e      	cmp	r6, r9
  4036b2:	4604      	mov	r4, r0
  4036b4:	460d      	mov	r5, r1
  4036b6:	d1f5      	bne.n	4036a4 <__kernel_rem_pio2+0x564>
  4036b8:	9b03      	ldr	r3, [sp, #12]
  4036ba:	2b00      	cmp	r3, #0
  4036bc:	f000 808e 	beq.w	4037dc <__kernel_rem_pio2+0x69c>
  4036c0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4036c2:	462b      	mov	r3, r5
  4036c4:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  4036c8:	4622      	mov	r2, r4
  4036ca:	e880 0030 	stmia.w	r0, {r4, r5}
  4036ce:	e9d9 0100 	ldrd	r0, r1, [r9]
  4036d2:	f000 fb0f 	bl	403cf4 <__aeabi_dsub>
  4036d6:	f1ba 0f00 	cmp.w	sl, #0
  4036da:	4602      	mov	r2, r0
  4036dc:	460b      	mov	r3, r1
  4036de:	dd0d      	ble.n	4036fc <__kernel_rem_pio2+0x5bc>
  4036e0:	2401      	movs	r4, #1
  4036e2:	4610      	mov	r0, r2
  4036e4:	4619      	mov	r1, r3
  4036e6:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  4036ea:	f000 fb05 	bl	403cf8 <__adddf3>
  4036ee:	3401      	adds	r4, #1
  4036f0:	45a2      	cmp	sl, r4
  4036f2:	4602      	mov	r2, r0
  4036f4:	460b      	mov	r3, r1
  4036f6:	daf4      	bge.n	4036e2 <__kernel_rem_pio2+0x5a2>
  4036f8:	9903      	ldr	r1, [sp, #12]
  4036fa:	b109      	cbz	r1, 403700 <__kernel_rem_pio2+0x5c0>
  4036fc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  403700:	4619      	mov	r1, r3
  403702:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403704:	4610      	mov	r0, r2
  403706:	e9c3 0102 	strd	r0, r1, [r3, #8]
  40370a:	9b05      	ldr	r3, [sp, #20]
  40370c:	f003 0007 	and.w	r0, r3, #7
  403710:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  403714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403718:	9b00      	ldr	r3, [sp, #0]
  40371a:	2200      	movs	r2, #0
  40371c:	eb09 09c3 	add.w	r9, r9, r3, lsl #3
  403720:	4613      	mov	r3, r2
  403722:	4610      	mov	r0, r2
  403724:	4619      	mov	r1, r3
  403726:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
  40372a:	f000 fae5 	bl	403cf8 <__adddf3>
  40372e:	f10a 3aff 	add.w	sl, sl, #4294967295
  403732:	f1ba 3fff 	cmp.w	sl, #4294967295
  403736:	4602      	mov	r2, r0
  403738:	460b      	mov	r3, r1
  40373a:	d1f2      	bne.n	403722 <__kernel_rem_pio2+0x5e2>
  40373c:	9903      	ldr	r1, [sp, #12]
  40373e:	b109      	cbz	r1, 403744 <__kernel_rem_pio2+0x604>
  403740:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  403744:	4619      	mov	r1, r3
  403746:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403748:	4610      	mov	r0, r2
  40374a:	e9c3 0100 	strd	r0, r1, [r3]
  40374e:	9b05      	ldr	r3, [sp, #20]
  403750:	f003 0007 	and.w	r0, r3, #7
  403754:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  403758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40375c:	2600      	movs	r6, #0
  40375e:	2700      	movs	r7, #0
  403760:	e782      	b.n	403668 <__kernel_rem_pio2+0x528>
  403762:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  403764:	2b03      	cmp	r3, #3
  403766:	d8d0      	bhi.n	40370a <__kernel_rem_pio2+0x5ca>
  403768:	e8df f003 	tbb	[pc, r3]
  40376c:	0230304f 	.word	0x0230304f
  403770:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  403774:	9b03      	ldr	r3, [sp, #12]
  403776:	2700      	movs	r7, #0
  403778:	463e      	mov	r6, r7
  40377a:	2b00      	cmp	r3, #0
  40377c:	f000 80c7 	beq.w	40390e <__kernel_rem_pio2+0x7ce>
  403780:	f8d9 300c 	ldr.w	r3, [r9, #12]
  403784:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403786:	f8d9 0004 	ldr.w	r0, [r9, #4]
  40378a:	f8d9 2000 	ldr.w	r2, [r9]
  40378e:	f8d9 1008 	ldr.w	r1, [r9, #8]
  403792:	612f      	str	r7, [r5, #16]
  403794:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  403798:	60eb      	str	r3, [r5, #12]
  40379a:	9b05      	ldr	r3, [sp, #20]
  40379c:	602a      	str	r2, [r5, #0]
  40379e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4037a2:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  4037a6:	6068      	str	r0, [r5, #4]
  4037a8:	f003 0007 	and.w	r0, r3, #7
  4037ac:	616e      	str	r6, [r5, #20]
  4037ae:	60a9      	str	r1, [r5, #8]
  4037b0:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  4037b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037b8:	3ff00000 	.word	0x3ff00000
  4037bc:	3fe00000 	.word	0x3fe00000
  4037c0:	41700000 	.word	0x41700000
  4037c4:	3e700000 	.word	0x3e700000
  4037c8:	004091d8 	.word	0x004091d8
  4037cc:	9b03      	ldr	r3, [sp, #12]
  4037ce:	2400      	movs	r4, #0
  4037d0:	4625      	mov	r5, r4
  4037d2:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  4037d6:	2b00      	cmp	r3, #0
  4037d8:	f47f af72 	bne.w	4036c0 <__kernel_rem_pio2+0x580>
  4037dc:	4620      	mov	r0, r4
  4037de:	4622      	mov	r2, r4
  4037e0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4037e2:	4629      	mov	r1, r5
  4037e4:	462b      	mov	r3, r5
  4037e6:	e9c4 0100 	strd	r0, r1, [r4]
  4037ea:	e9d9 0100 	ldrd	r0, r1, [r9]
  4037ee:	f000 fa81 	bl	403cf4 <__aeabi_dsub>
  4037f2:	f1ba 0f00 	cmp.w	sl, #0
  4037f6:	4602      	mov	r2, r0
  4037f8:	460b      	mov	r3, r1
  4037fa:	f73f af71 	bgt.w	4036e0 <__kernel_rem_pio2+0x5a0>
  4037fe:	4619      	mov	r1, r3
  403800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403802:	4610      	mov	r0, r2
  403804:	e9c3 0102 	strd	r0, r1, [r3, #8]
  403808:	e77f      	b.n	40370a <__kernel_rem_pio2+0x5ca>
  40380a:	2200      	movs	r2, #0
  40380c:	4613      	mov	r3, r2
  40380e:	e795      	b.n	40373c <__kernel_rem_pio2+0x5fc>
  403810:	ab10      	add	r3, sp, #64	; 0x40
  403812:	9a08      	ldr	r2, [sp, #32]
  403814:	f853 302a 	ldr.w	r3, [r3, sl, lsl #2]
  403818:	9503      	str	r5, [sp, #12]
  40381a:	3a18      	subs	r2, #24
  40381c:	f8cd 8014 	str.w	r8, [sp, #20]
  403820:	9208      	str	r2, [sp, #32]
  403822:	2b00      	cmp	r3, #0
  403824:	f47f aec5 	bne.w	4035b2 <__kernel_rem_pio2+0x472>
  403828:	ab10      	add	r3, sp, #64	; 0x40
  40382a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  40382e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  403832:	f10a 3aff 	add.w	sl, sl, #4294967295
  403836:	3a18      	subs	r2, #24
  403838:	2900      	cmp	r1, #0
  40383a:	d0f8      	beq.n	40382e <__kernel_rem_pio2+0x6ee>
  40383c:	9208      	str	r2, [sp, #32]
  40383e:	e6b8      	b.n	4035b2 <__kernel_rem_pio2+0x472>
  403840:	2301      	movs	r3, #1
  403842:	e5d9      	b.n	4033f8 <__kernel_rem_pio2+0x2b8>
  403844:	2400      	movs	r4, #0
  403846:	e597      	b.n	403378 <__kernel_rem_pio2+0x238>
  403848:	f1ba 0f00 	cmp.w	sl, #0
  40384c:	dd92      	ble.n	403774 <__kernel_rem_pio2+0x634>
  40384e:	ea4f 08ca 	mov.w	r8, sl, lsl #3
  403852:	eb09 0b08 	add.w	fp, r9, r8
  403856:	e9db 6700 	ldrd	r6, r7, [fp]
  40385a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
  40385e:	4630      	mov	r0, r6
  403860:	4639      	mov	r1, r7
  403862:	e9cd 2300 	strd	r2, r3, [sp]
  403866:	f000 fa47 	bl	403cf8 <__adddf3>
  40386a:	4604      	mov	r4, r0
  40386c:	460d      	mov	r5, r1
  40386e:	4622      	mov	r2, r4
  403870:	462b      	mov	r3, r5
  403872:	e9dd 0100 	ldrd	r0, r1, [sp]
  403876:	f000 fa3d 	bl	403cf4 <__aeabi_dsub>
  40387a:	4602      	mov	r2, r0
  40387c:	460b      	mov	r3, r1
  40387e:	4630      	mov	r0, r6
  403880:	4639      	mov	r1, r7
  403882:	f000 fa39 	bl	403cf8 <__adddf3>
  403886:	45cb      	cmp	fp, r9
  403888:	4626      	mov	r6, r4
  40388a:	462f      	mov	r7, r5
  40388c:	e9cb 0102 	strd	r0, r1, [fp, #8]
  403890:	e9cb 4500 	strd	r4, r5, [fp]
  403894:	d1e1      	bne.n	40385a <__kernel_rem_pio2+0x71a>
  403896:	f1ba 0f01 	cmp.w	sl, #1
  40389a:	f77f af6b 	ble.w	403774 <__kernel_rem_pio2+0x634>
  40389e:	eb09 0a08 	add.w	sl, r9, r8
  4038a2:	e9da 6700 	ldrd	r6, r7, [sl]
  4038a6:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
  4038aa:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
  4038ae:	4610      	mov	r0, r2
  4038b0:	4619      	mov	r1, r3
  4038b2:	4632      	mov	r2, r6
  4038b4:	463b      	mov	r3, r7
  4038b6:	e9cd 0100 	strd	r0, r1, [sp]
  4038ba:	f000 fa1d 	bl	403cf8 <__adddf3>
  4038be:	4604      	mov	r4, r0
  4038c0:	460d      	mov	r5, r1
  4038c2:	4622      	mov	r2, r4
  4038c4:	462b      	mov	r3, r5
  4038c6:	e9dd 0100 	ldrd	r0, r1, [sp]
  4038ca:	f000 fa13 	bl	403cf4 <__aeabi_dsub>
  4038ce:	4632      	mov	r2, r6
  4038d0:	463b      	mov	r3, r7
  4038d2:	f000 fa11 	bl	403cf8 <__adddf3>
  4038d6:	45da      	cmp	sl, fp
  4038d8:	4626      	mov	r6, r4
  4038da:	462f      	mov	r7, r5
  4038dc:	e9ca 0102 	strd	r0, r1, [sl, #8]
  4038e0:	e9ca 4500 	strd	r4, r5, [sl]
  4038e4:	d1e1      	bne.n	4038aa <__kernel_rem_pio2+0x76a>
  4038e6:	f108 0408 	add.w	r4, r8, #8
  4038ea:	2700      	movs	r7, #0
  4038ec:	444c      	add	r4, r9
  4038ee:	463e      	mov	r6, r7
  4038f0:	ad50      	add	r5, sp, #320	; 0x140
  4038f2:	4638      	mov	r0, r7
  4038f4:	4631      	mov	r1, r6
  4038f6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  4038fa:	f000 f9fd 	bl	403cf8 <__adddf3>
  4038fe:	42ac      	cmp	r4, r5
  403900:	4607      	mov	r7, r0
  403902:	460e      	mov	r6, r1
  403904:	d1f5      	bne.n	4038f2 <__kernel_rem_pio2+0x7b2>
  403906:	9b03      	ldr	r3, [sp, #12]
  403908:	2b00      	cmp	r3, #0
  40390a:	f47f af39 	bne.w	403780 <__kernel_rem_pio2+0x640>
  40390e:	e9d9 2300 	ldrd	r2, r3, [r9]
  403912:	463c      	mov	r4, r7
  403914:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403916:	e9d9 0102 	ldrd	r0, r1, [r9, #8]
  40391a:	e9c7 2300 	strd	r2, r3, [r7]
  40391e:	9b05      	ldr	r3, [sp, #20]
  403920:	4635      	mov	r5, r6
  403922:	e9c7 0102 	strd	r0, r1, [r7, #8]
  403926:	f003 0007 	and.w	r0, r3, #7
  40392a:	e9c7 4504 	strd	r4, r5, [r7, #16]
  40392e:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  403932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403936:	4620      	mov	r0, r4
  403938:	4629      	mov	r1, r5
  40393a:	f000 fe29 	bl	404590 <__aeabi_d2iz>
  40393e:	ab10      	add	r3, sp, #64	; 0x40
  403940:	46da      	mov	sl, fp
  403942:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
  403946:	e634      	b.n	4035b2 <__kernel_rem_pio2+0x472>

00403948 <__kernel_sin>:
  403948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40394c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  403950:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  403954:	b085      	sub	sp, #20
  403956:	460c      	mov	r4, r1
  403958:	4690      	mov	r8, r2
  40395a:	4699      	mov	r9, r3
  40395c:	4605      	mov	r5, r0
  40395e:	da04      	bge.n	40396a <__kernel_sin+0x22>
  403960:	f000 fe16 	bl	404590 <__aeabi_d2iz>
  403964:	2800      	cmp	r0, #0
  403966:	f000 8083 	beq.w	403a70 <__kernel_sin+0x128>
  40396a:	462a      	mov	r2, r5
  40396c:	4623      	mov	r3, r4
  40396e:	4628      	mov	r0, r5
  403970:	4621      	mov	r1, r4
  403972:	f000 fb73 	bl	40405c <__aeabi_dmul>
  403976:	462a      	mov	r2, r5
  403978:	4623      	mov	r3, r4
  40397a:	4606      	mov	r6, r0
  40397c:	460f      	mov	r7, r1
  40397e:	f000 fb6d 	bl	40405c <__aeabi_dmul>
  403982:	a33f      	add	r3, pc, #252	; (adr r3, 403a80 <__kernel_sin+0x138>)
  403984:	e9d3 2300 	ldrd	r2, r3, [r3]
  403988:	4682      	mov	sl, r0
  40398a:	468b      	mov	fp, r1
  40398c:	4630      	mov	r0, r6
  40398e:	4639      	mov	r1, r7
  403990:	f000 fb64 	bl	40405c <__aeabi_dmul>
  403994:	a33c      	add	r3, pc, #240	; (adr r3, 403a88 <__kernel_sin+0x140>)
  403996:	e9d3 2300 	ldrd	r2, r3, [r3]
  40399a:	f000 f9ab 	bl	403cf4 <__aeabi_dsub>
  40399e:	4632      	mov	r2, r6
  4039a0:	463b      	mov	r3, r7
  4039a2:	f000 fb5b 	bl	40405c <__aeabi_dmul>
  4039a6:	a33a      	add	r3, pc, #232	; (adr r3, 403a90 <__kernel_sin+0x148>)
  4039a8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4039ac:	f000 f9a4 	bl	403cf8 <__adddf3>
  4039b0:	4632      	mov	r2, r6
  4039b2:	463b      	mov	r3, r7
  4039b4:	f000 fb52 	bl	40405c <__aeabi_dmul>
  4039b8:	a337      	add	r3, pc, #220	; (adr r3, 403a98 <__kernel_sin+0x150>)
  4039ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4039be:	f000 f999 	bl	403cf4 <__aeabi_dsub>
  4039c2:	4632      	mov	r2, r6
  4039c4:	463b      	mov	r3, r7
  4039c6:	f000 fb49 	bl	40405c <__aeabi_dmul>
  4039ca:	a335      	add	r3, pc, #212	; (adr r3, 403aa0 <__kernel_sin+0x158>)
  4039cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4039d0:	f000 f992 	bl	403cf8 <__adddf3>
  4039d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4039d6:	e9cd 0100 	strd	r0, r1, [sp]
  4039da:	b39b      	cbz	r3, 403a44 <__kernel_sin+0xfc>
  4039dc:	4640      	mov	r0, r8
  4039de:	4649      	mov	r1, r9
  4039e0:	2200      	movs	r2, #0
  4039e2:	4b33      	ldr	r3, [pc, #204]	; (403ab0 <__kernel_sin+0x168>)
  4039e4:	f000 fb3a 	bl	40405c <__aeabi_dmul>
  4039e8:	e9dd 2300 	ldrd	r2, r3, [sp]
  4039ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4039f0:	4650      	mov	r0, sl
  4039f2:	4659      	mov	r1, fp
  4039f4:	f000 fb32 	bl	40405c <__aeabi_dmul>
  4039f8:	4602      	mov	r2, r0
  4039fa:	460b      	mov	r3, r1
  4039fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403a00:	f000 f978 	bl	403cf4 <__aeabi_dsub>
  403a04:	4632      	mov	r2, r6
  403a06:	463b      	mov	r3, r7
  403a08:	f000 fb28 	bl	40405c <__aeabi_dmul>
  403a0c:	4642      	mov	r2, r8
  403a0e:	464b      	mov	r3, r9
  403a10:	f000 f970 	bl	403cf4 <__aeabi_dsub>
  403a14:	a324      	add	r3, pc, #144	; (adr r3, 403aa8 <__kernel_sin+0x160>)
  403a16:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a1a:	4606      	mov	r6, r0
  403a1c:	460f      	mov	r7, r1
  403a1e:	4650      	mov	r0, sl
  403a20:	4659      	mov	r1, fp
  403a22:	f000 fb1b 	bl	40405c <__aeabi_dmul>
  403a26:	4602      	mov	r2, r0
  403a28:	460b      	mov	r3, r1
  403a2a:	4630      	mov	r0, r6
  403a2c:	4639      	mov	r1, r7
  403a2e:	f000 f963 	bl	403cf8 <__adddf3>
  403a32:	4602      	mov	r2, r0
  403a34:	460b      	mov	r3, r1
  403a36:	4628      	mov	r0, r5
  403a38:	4621      	mov	r1, r4
  403a3a:	f000 f95b 	bl	403cf4 <__aeabi_dsub>
  403a3e:	b005      	add	sp, #20
  403a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a44:	e9dd 2300 	ldrd	r2, r3, [sp]
  403a48:	4630      	mov	r0, r6
  403a4a:	4639      	mov	r1, r7
  403a4c:	f000 fb06 	bl	40405c <__aeabi_dmul>
  403a50:	a315      	add	r3, pc, #84	; (adr r3, 403aa8 <__kernel_sin+0x160>)
  403a52:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a56:	f000 f94d 	bl	403cf4 <__aeabi_dsub>
  403a5a:	4652      	mov	r2, sl
  403a5c:	465b      	mov	r3, fp
  403a5e:	f000 fafd 	bl	40405c <__aeabi_dmul>
  403a62:	462a      	mov	r2, r5
  403a64:	4623      	mov	r3, r4
  403a66:	f000 f947 	bl	403cf8 <__adddf3>
  403a6a:	b005      	add	sp, #20
  403a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a70:	4628      	mov	r0, r5
  403a72:	4621      	mov	r1, r4
  403a74:	b005      	add	sp, #20
  403a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a7a:	bf00      	nop
  403a7c:	f3af 8000 	nop.w
  403a80:	5acfd57c 	.word	0x5acfd57c
  403a84:	3de5d93a 	.word	0x3de5d93a
  403a88:	8a2b9ceb 	.word	0x8a2b9ceb
  403a8c:	3e5ae5e6 	.word	0x3e5ae5e6
  403a90:	57b1fe7d 	.word	0x57b1fe7d
  403a94:	3ec71de3 	.word	0x3ec71de3
  403a98:	19c161d5 	.word	0x19c161d5
  403a9c:	3f2a01a0 	.word	0x3f2a01a0
  403aa0:	1110f8a6 	.word	0x1110f8a6
  403aa4:	3f811111 	.word	0x3f811111
  403aa8:	55555549 	.word	0x55555549
  403aac:	3fc55555 	.word	0x3fc55555
  403ab0:	3fe00000 	.word	0x3fe00000

00403ab4 <fabs>:
  403ab4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403ab8:	4770      	bx	lr
  403aba:	bf00      	nop
  403abc:	0000      	movs	r0, r0
	...

00403ac0 <floor>:
  403ac0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403ac4:	f3c1 580a 	ubfx	r8, r1, #20, #11
  403ac8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
  403acc:	2e13      	cmp	r6, #19
  403ace:	460b      	mov	r3, r1
  403ad0:	460d      	mov	r5, r1
  403ad2:	4604      	mov	r4, r0
  403ad4:	4602      	mov	r2, r0
  403ad6:	4689      	mov	r9, r1
  403ad8:	4607      	mov	r7, r0
  403ada:	dc1d      	bgt.n	403b18 <floor+0x58>
  403adc:	2e00      	cmp	r6, #0
  403ade:	db40      	blt.n	403b62 <floor+0xa2>
  403ae0:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 403bd4 <floor+0x114>
  403ae4:	fa48 f806 	asr.w	r8, r8, r6
  403ae8:	ea08 0e01 	and.w	lr, r8, r1
  403aec:	ea5e 0202 	orrs.w	r2, lr, r2
  403af0:	d017      	beq.n	403b22 <floor+0x62>
  403af2:	a335      	add	r3, pc, #212	; (adr r3, 403bc8 <floor+0x108>)
  403af4:	e9d3 2300 	ldrd	r2, r3, [r3]
  403af8:	f000 f8fe 	bl	403cf8 <__adddf3>
  403afc:	2200      	movs	r2, #0
  403afe:	2300      	movs	r3, #0
  403b00:	f000 fd3c 	bl	40457c <__aeabi_dcmpgt>
  403b04:	b120      	cbz	r0, 403b10 <floor+0x50>
  403b06:	2d00      	cmp	r5, #0
  403b08:	db40      	blt.n	403b8c <floor+0xcc>
  403b0a:	ea29 0508 	bic.w	r5, r9, r8
  403b0e:	2700      	movs	r7, #0
  403b10:	4638      	mov	r0, r7
  403b12:	4629      	mov	r1, r5
  403b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b18:	2e33      	cmp	r6, #51	; 0x33
  403b1a:	dd06      	ble.n	403b2a <floor+0x6a>
  403b1c:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  403b20:	d02f      	beq.n	403b82 <floor+0xc2>
  403b22:	4620      	mov	r0, r4
  403b24:	4619      	mov	r1, r3
  403b26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b2a:	f2a8 4213 	subw	r2, r8, #1043	; 0x413
  403b2e:	f04f 3aff 	mov.w	sl, #4294967295
  403b32:	fa2a fa02 	lsr.w	sl, sl, r2
  403b36:	ea1a 0f00 	tst.w	sl, r0
  403b3a:	d0f2      	beq.n	403b22 <floor+0x62>
  403b3c:	a322      	add	r3, pc, #136	; (adr r3, 403bc8 <floor+0x108>)
  403b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b42:	f000 f8d9 	bl	403cf8 <__adddf3>
  403b46:	2200      	movs	r2, #0
  403b48:	2300      	movs	r3, #0
  403b4a:	f000 fd17 	bl	40457c <__aeabi_dcmpgt>
  403b4e:	2800      	cmp	r0, #0
  403b50:	d0de      	beq.n	403b10 <floor+0x50>
  403b52:	2d00      	cmp	r5, #0
  403b54:	db1f      	blt.n	403b96 <floor+0xd6>
  403b56:	464d      	mov	r5, r9
  403b58:	ea27 070a 	bic.w	r7, r7, sl
  403b5c:	4638      	mov	r0, r7
  403b5e:	4629      	mov	r1, r5
  403b60:	e7d8      	b.n	403b14 <floor+0x54>
  403b62:	a319      	add	r3, pc, #100	; (adr r3, 403bc8 <floor+0x108>)
  403b64:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b68:	f000 f8c6 	bl	403cf8 <__adddf3>
  403b6c:	2200      	movs	r2, #0
  403b6e:	2300      	movs	r3, #0
  403b70:	f000 fd04 	bl	40457c <__aeabi_dcmpgt>
  403b74:	2800      	cmp	r0, #0
  403b76:	d0cb      	beq.n	403b10 <floor+0x50>
  403b78:	2d00      	cmp	r5, #0
  403b7a:	db1a      	blt.n	403bb2 <floor+0xf2>
  403b7c:	2700      	movs	r7, #0
  403b7e:	463d      	mov	r5, r7
  403b80:	e7c6      	b.n	403b10 <floor+0x50>
  403b82:	4602      	mov	r2, r0
  403b84:	460b      	mov	r3, r1
  403b86:	f000 f8b7 	bl	403cf8 <__adddf3>
  403b8a:	e7cc      	b.n	403b26 <floor+0x66>
  403b8c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  403b90:	4133      	asrs	r3, r6
  403b92:	4499      	add	r9, r3
  403b94:	e7b9      	b.n	403b0a <floor+0x4a>
  403b96:	2e14      	cmp	r6, #20
  403b98:	d008      	beq.n	403bac <floor+0xec>
  403b9a:	f5c8 6886 	rsb	r8, r8, #1072	; 0x430
  403b9e:	f108 0803 	add.w	r8, r8, #3
  403ba2:	2301      	movs	r3, #1
  403ba4:	fa03 f308 	lsl.w	r3, r3, r8
  403ba8:	191f      	adds	r7, r3, r4
  403baa:	d3d4      	bcc.n	403b56 <floor+0x96>
  403bac:	f109 0901 	add.w	r9, r9, #1
  403bb0:	e7d1      	b.n	403b56 <floor+0x96>
  403bb2:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  403bb6:	4b06      	ldr	r3, [pc, #24]	; (403bd0 <floor+0x110>)
  403bb8:	4322      	orrs	r2, r4
  403bba:	bf18      	it	ne
  403bbc:	461d      	movne	r5, r3
  403bbe:	2700      	movs	r7, #0
  403bc0:	e7a6      	b.n	403b10 <floor+0x50>
  403bc2:	bf00      	nop
  403bc4:	f3af 8000 	nop.w
  403bc8:	8800759c 	.word	0x8800759c
  403bcc:	7e37e43c 	.word	0x7e37e43c
  403bd0:	bff00000 	.word	0xbff00000
  403bd4:	000fffff 	.word	0x000fffff

00403bd8 <scalbn>:
  403bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403bda:	f3c1 560a 	ubfx	r6, r1, #20, #11
  403bde:	4604      	mov	r4, r0
  403be0:	460d      	mov	r5, r1
  403be2:	460b      	mov	r3, r1
  403be4:	4617      	mov	r7, r2
  403be6:	bb16      	cbnz	r6, 403c2e <scalbn+0x56>
  403be8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  403bec:	4303      	orrs	r3, r0
  403bee:	d032      	beq.n	403c56 <scalbn+0x7e>
  403bf0:	2200      	movs	r2, #0
  403bf2:	4b37      	ldr	r3, [pc, #220]	; (403cd0 <scalbn+0xf8>)
  403bf4:	f000 fa32 	bl	40405c <__aeabi_dmul>
  403bf8:	4a36      	ldr	r2, [pc, #216]	; (403cd4 <scalbn+0xfc>)
  403bfa:	4297      	cmp	r7, r2
  403bfc:	4604      	mov	r4, r0
  403bfe:	460d      	mov	r5, r1
  403c00:	460b      	mov	r3, r1
  403c02:	db37      	blt.n	403c74 <scalbn+0x9c>
  403c04:	f3c1 560a 	ubfx	r6, r1, #20, #11
  403c08:	3e36      	subs	r6, #54	; 0x36
  403c0a:	443e      	add	r6, r7
  403c0c:	f240 72fe 	movw	r2, #2046	; 0x7fe
  403c10:	4296      	cmp	r6, r2
  403c12:	dd15      	ble.n	403c40 <scalbn+0x68>
  403c14:	4622      	mov	r2, r4
  403c16:	462b      	mov	r3, r5
  403c18:	a129      	add	r1, pc, #164	; (adr r1, 403cc0 <scalbn+0xe8>)
  403c1a:	e9d1 0100 	ldrd	r0, r1, [r1]
  403c1e:	f000 f85d 	bl	403cdc <copysign>
  403c22:	a327      	add	r3, pc, #156	; (adr r3, 403cc0 <scalbn+0xe8>)
  403c24:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c28:	f000 fa18 	bl	40405c <__aeabi_dmul>
  403c2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403c2e:	f240 72ff 	movw	r2, #2047	; 0x7ff
  403c32:	4296      	cmp	r6, r2
  403c34:	d024      	beq.n	403c80 <scalbn+0xa8>
  403c36:	443e      	add	r6, r7
  403c38:	f240 72fe 	movw	r2, #2046	; 0x7fe
  403c3c:	4296      	cmp	r6, r2
  403c3e:	dce9      	bgt.n	403c14 <scalbn+0x3c>
  403c40:	2e00      	cmp	r6, #0
  403c42:	dd09      	ble.n	403c58 <scalbn+0x80>
  403c44:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  403c48:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  403c4c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  403c50:	4620      	mov	r0, r4
  403c52:	4629      	mov	r1, r5
  403c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403c56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403c58:	f116 0f35 	cmn.w	r6, #53	; 0x35
  403c5c:	da15      	bge.n	403c8a <scalbn+0xb2>
  403c5e:	f24c 3350 	movw	r3, #50000	; 0xc350
  403c62:	429f      	cmp	r7, r3
  403c64:	4622      	mov	r2, r4
  403c66:	462b      	mov	r3, r5
  403c68:	dc1d      	bgt.n	403ca6 <scalbn+0xce>
  403c6a:	a117      	add	r1, pc, #92	; (adr r1, 403cc8 <scalbn+0xf0>)
  403c6c:	e9d1 0100 	ldrd	r0, r1, [r1]
  403c70:	f000 f834 	bl	403cdc <copysign>
  403c74:	a314      	add	r3, pc, #80	; (adr r3, 403cc8 <scalbn+0xf0>)
  403c76:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c7a:	f000 f9ef 	bl	40405c <__aeabi_dmul>
  403c7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403c80:	4602      	mov	r2, r0
  403c82:	460b      	mov	r3, r1
  403c84:	f000 f838 	bl	403cf8 <__adddf3>
  403c88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403c8a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  403c8e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  403c92:	3636      	adds	r6, #54	; 0x36
  403c94:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  403c98:	4620      	mov	r0, r4
  403c9a:	4629      	mov	r1, r5
  403c9c:	2200      	movs	r2, #0
  403c9e:	4b0e      	ldr	r3, [pc, #56]	; (403cd8 <scalbn+0x100>)
  403ca0:	f000 f9dc 	bl	40405c <__aeabi_dmul>
  403ca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403ca6:	a106      	add	r1, pc, #24	; (adr r1, 403cc0 <scalbn+0xe8>)
  403ca8:	e9d1 0100 	ldrd	r0, r1, [r1]
  403cac:	f000 f816 	bl	403cdc <copysign>
  403cb0:	a303      	add	r3, pc, #12	; (adr r3, 403cc0 <scalbn+0xe8>)
  403cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
  403cb6:	f000 f9d1 	bl	40405c <__aeabi_dmul>
  403cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403cbc:	f3af 8000 	nop.w
  403cc0:	8800759c 	.word	0x8800759c
  403cc4:	7e37e43c 	.word	0x7e37e43c
  403cc8:	c2f8f359 	.word	0xc2f8f359
  403ccc:	01a56e1f 	.word	0x01a56e1f
  403cd0:	43500000 	.word	0x43500000
  403cd4:	ffff3cb0 	.word	0xffff3cb0
  403cd8:	3c900000 	.word	0x3c900000

00403cdc <copysign>:
  403cdc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  403ce0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  403ce4:	ea43 0102 	orr.w	r1, r3, r2
  403ce8:	4770      	bx	lr
  403cea:	bf00      	nop

00403cec <__aeabi_drsub>:
  403cec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  403cf0:	e002      	b.n	403cf8 <__adddf3>
  403cf2:	bf00      	nop

00403cf4 <__aeabi_dsub>:
  403cf4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403cf8 <__adddf3>:
  403cf8:	b530      	push	{r4, r5, lr}
  403cfa:	ea4f 0441 	mov.w	r4, r1, lsl #1
  403cfe:	ea4f 0543 	mov.w	r5, r3, lsl #1
  403d02:	ea94 0f05 	teq	r4, r5
  403d06:	bf08      	it	eq
  403d08:	ea90 0f02 	teqeq	r0, r2
  403d0c:	bf1f      	itttt	ne
  403d0e:	ea54 0c00 	orrsne.w	ip, r4, r0
  403d12:	ea55 0c02 	orrsne.w	ip, r5, r2
  403d16:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  403d1a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403d1e:	f000 80e2 	beq.w	403ee6 <__adddf3+0x1ee>
  403d22:	ea4f 5454 	mov.w	r4, r4, lsr #21
  403d26:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  403d2a:	bfb8      	it	lt
  403d2c:	426d      	neglt	r5, r5
  403d2e:	dd0c      	ble.n	403d4a <__adddf3+0x52>
  403d30:	442c      	add	r4, r5
  403d32:	ea80 0202 	eor.w	r2, r0, r2
  403d36:	ea81 0303 	eor.w	r3, r1, r3
  403d3a:	ea82 0000 	eor.w	r0, r2, r0
  403d3e:	ea83 0101 	eor.w	r1, r3, r1
  403d42:	ea80 0202 	eor.w	r2, r0, r2
  403d46:	ea81 0303 	eor.w	r3, r1, r3
  403d4a:	2d36      	cmp	r5, #54	; 0x36
  403d4c:	bf88      	it	hi
  403d4e:	bd30      	pophi	{r4, r5, pc}
  403d50:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403d54:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403d58:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  403d5c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  403d60:	d002      	beq.n	403d68 <__adddf3+0x70>
  403d62:	4240      	negs	r0, r0
  403d64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403d68:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  403d6c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403d70:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  403d74:	d002      	beq.n	403d7c <__adddf3+0x84>
  403d76:	4252      	negs	r2, r2
  403d78:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403d7c:	ea94 0f05 	teq	r4, r5
  403d80:	f000 80a7 	beq.w	403ed2 <__adddf3+0x1da>
  403d84:	f1a4 0401 	sub.w	r4, r4, #1
  403d88:	f1d5 0e20 	rsbs	lr, r5, #32
  403d8c:	db0d      	blt.n	403daa <__adddf3+0xb2>
  403d8e:	fa02 fc0e 	lsl.w	ip, r2, lr
  403d92:	fa22 f205 	lsr.w	r2, r2, r5
  403d96:	1880      	adds	r0, r0, r2
  403d98:	f141 0100 	adc.w	r1, r1, #0
  403d9c:	fa03 f20e 	lsl.w	r2, r3, lr
  403da0:	1880      	adds	r0, r0, r2
  403da2:	fa43 f305 	asr.w	r3, r3, r5
  403da6:	4159      	adcs	r1, r3
  403da8:	e00e      	b.n	403dc8 <__adddf3+0xd0>
  403daa:	f1a5 0520 	sub.w	r5, r5, #32
  403dae:	f10e 0e20 	add.w	lr, lr, #32
  403db2:	2a01      	cmp	r2, #1
  403db4:	fa03 fc0e 	lsl.w	ip, r3, lr
  403db8:	bf28      	it	cs
  403dba:	f04c 0c02 	orrcs.w	ip, ip, #2
  403dbe:	fa43 f305 	asr.w	r3, r3, r5
  403dc2:	18c0      	adds	r0, r0, r3
  403dc4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  403dc8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403dcc:	d507      	bpl.n	403dde <__adddf3+0xe6>
  403dce:	f04f 0e00 	mov.w	lr, #0
  403dd2:	f1dc 0c00 	rsbs	ip, ip, #0
  403dd6:	eb7e 0000 	sbcs.w	r0, lr, r0
  403dda:	eb6e 0101 	sbc.w	r1, lr, r1
  403dde:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  403de2:	d31b      	bcc.n	403e1c <__adddf3+0x124>
  403de4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  403de8:	d30c      	bcc.n	403e04 <__adddf3+0x10c>
  403dea:	0849      	lsrs	r1, r1, #1
  403dec:	ea5f 0030 	movs.w	r0, r0, rrx
  403df0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  403df4:	f104 0401 	add.w	r4, r4, #1
  403df8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  403dfc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  403e00:	f080 809a 	bcs.w	403f38 <__adddf3+0x240>
  403e04:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  403e08:	bf08      	it	eq
  403e0a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403e0e:	f150 0000 	adcs.w	r0, r0, #0
  403e12:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403e16:	ea41 0105 	orr.w	r1, r1, r5
  403e1a:	bd30      	pop	{r4, r5, pc}
  403e1c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  403e20:	4140      	adcs	r0, r0
  403e22:	eb41 0101 	adc.w	r1, r1, r1
  403e26:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403e2a:	f1a4 0401 	sub.w	r4, r4, #1
  403e2e:	d1e9      	bne.n	403e04 <__adddf3+0x10c>
  403e30:	f091 0f00 	teq	r1, #0
  403e34:	bf04      	itt	eq
  403e36:	4601      	moveq	r1, r0
  403e38:	2000      	moveq	r0, #0
  403e3a:	fab1 f381 	clz	r3, r1
  403e3e:	bf08      	it	eq
  403e40:	3320      	addeq	r3, #32
  403e42:	f1a3 030b 	sub.w	r3, r3, #11
  403e46:	f1b3 0220 	subs.w	r2, r3, #32
  403e4a:	da0c      	bge.n	403e66 <__adddf3+0x16e>
  403e4c:	320c      	adds	r2, #12
  403e4e:	dd08      	ble.n	403e62 <__adddf3+0x16a>
  403e50:	f102 0c14 	add.w	ip, r2, #20
  403e54:	f1c2 020c 	rsb	r2, r2, #12
  403e58:	fa01 f00c 	lsl.w	r0, r1, ip
  403e5c:	fa21 f102 	lsr.w	r1, r1, r2
  403e60:	e00c      	b.n	403e7c <__adddf3+0x184>
  403e62:	f102 0214 	add.w	r2, r2, #20
  403e66:	bfd8      	it	le
  403e68:	f1c2 0c20 	rsble	ip, r2, #32
  403e6c:	fa01 f102 	lsl.w	r1, r1, r2
  403e70:	fa20 fc0c 	lsr.w	ip, r0, ip
  403e74:	bfdc      	itt	le
  403e76:	ea41 010c 	orrle.w	r1, r1, ip
  403e7a:	4090      	lslle	r0, r2
  403e7c:	1ae4      	subs	r4, r4, r3
  403e7e:	bfa2      	ittt	ge
  403e80:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  403e84:	4329      	orrge	r1, r5
  403e86:	bd30      	popge	{r4, r5, pc}
  403e88:	ea6f 0404 	mvn.w	r4, r4
  403e8c:	3c1f      	subs	r4, #31
  403e8e:	da1c      	bge.n	403eca <__adddf3+0x1d2>
  403e90:	340c      	adds	r4, #12
  403e92:	dc0e      	bgt.n	403eb2 <__adddf3+0x1ba>
  403e94:	f104 0414 	add.w	r4, r4, #20
  403e98:	f1c4 0220 	rsb	r2, r4, #32
  403e9c:	fa20 f004 	lsr.w	r0, r0, r4
  403ea0:	fa01 f302 	lsl.w	r3, r1, r2
  403ea4:	ea40 0003 	orr.w	r0, r0, r3
  403ea8:	fa21 f304 	lsr.w	r3, r1, r4
  403eac:	ea45 0103 	orr.w	r1, r5, r3
  403eb0:	bd30      	pop	{r4, r5, pc}
  403eb2:	f1c4 040c 	rsb	r4, r4, #12
  403eb6:	f1c4 0220 	rsb	r2, r4, #32
  403eba:	fa20 f002 	lsr.w	r0, r0, r2
  403ebe:	fa01 f304 	lsl.w	r3, r1, r4
  403ec2:	ea40 0003 	orr.w	r0, r0, r3
  403ec6:	4629      	mov	r1, r5
  403ec8:	bd30      	pop	{r4, r5, pc}
  403eca:	fa21 f004 	lsr.w	r0, r1, r4
  403ece:	4629      	mov	r1, r5
  403ed0:	bd30      	pop	{r4, r5, pc}
  403ed2:	f094 0f00 	teq	r4, #0
  403ed6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  403eda:	bf06      	itte	eq
  403edc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  403ee0:	3401      	addeq	r4, #1
  403ee2:	3d01      	subne	r5, #1
  403ee4:	e74e      	b.n	403d84 <__adddf3+0x8c>
  403ee6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403eea:	bf18      	it	ne
  403eec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403ef0:	d029      	beq.n	403f46 <__adddf3+0x24e>
  403ef2:	ea94 0f05 	teq	r4, r5
  403ef6:	bf08      	it	eq
  403ef8:	ea90 0f02 	teqeq	r0, r2
  403efc:	d005      	beq.n	403f0a <__adddf3+0x212>
  403efe:	ea54 0c00 	orrs.w	ip, r4, r0
  403f02:	bf04      	itt	eq
  403f04:	4619      	moveq	r1, r3
  403f06:	4610      	moveq	r0, r2
  403f08:	bd30      	pop	{r4, r5, pc}
  403f0a:	ea91 0f03 	teq	r1, r3
  403f0e:	bf1e      	ittt	ne
  403f10:	2100      	movne	r1, #0
  403f12:	2000      	movne	r0, #0
  403f14:	bd30      	popne	{r4, r5, pc}
  403f16:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  403f1a:	d105      	bne.n	403f28 <__adddf3+0x230>
  403f1c:	0040      	lsls	r0, r0, #1
  403f1e:	4149      	adcs	r1, r1
  403f20:	bf28      	it	cs
  403f22:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  403f26:	bd30      	pop	{r4, r5, pc}
  403f28:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  403f2c:	bf3c      	itt	cc
  403f2e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  403f32:	bd30      	popcc	{r4, r5, pc}
  403f34:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403f38:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  403f3c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403f40:	f04f 0000 	mov.w	r0, #0
  403f44:	bd30      	pop	{r4, r5, pc}
  403f46:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403f4a:	bf1a      	itte	ne
  403f4c:	4619      	movne	r1, r3
  403f4e:	4610      	movne	r0, r2
  403f50:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  403f54:	bf1c      	itt	ne
  403f56:	460b      	movne	r3, r1
  403f58:	4602      	movne	r2, r0
  403f5a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403f5e:	bf06      	itte	eq
  403f60:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  403f64:	ea91 0f03 	teqeq	r1, r3
  403f68:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  403f6c:	bd30      	pop	{r4, r5, pc}
  403f6e:	bf00      	nop

00403f70 <__aeabi_ui2d>:
  403f70:	f090 0f00 	teq	r0, #0
  403f74:	bf04      	itt	eq
  403f76:	2100      	moveq	r1, #0
  403f78:	4770      	bxeq	lr
  403f7a:	b530      	push	{r4, r5, lr}
  403f7c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403f80:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403f84:	f04f 0500 	mov.w	r5, #0
  403f88:	f04f 0100 	mov.w	r1, #0
  403f8c:	e750      	b.n	403e30 <__adddf3+0x138>
  403f8e:	bf00      	nop

00403f90 <__aeabi_i2d>:
  403f90:	f090 0f00 	teq	r0, #0
  403f94:	bf04      	itt	eq
  403f96:	2100      	moveq	r1, #0
  403f98:	4770      	bxeq	lr
  403f9a:	b530      	push	{r4, r5, lr}
  403f9c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403fa0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403fa4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  403fa8:	bf48      	it	mi
  403faa:	4240      	negmi	r0, r0
  403fac:	f04f 0100 	mov.w	r1, #0
  403fb0:	e73e      	b.n	403e30 <__adddf3+0x138>
  403fb2:	bf00      	nop

00403fb4 <__aeabi_f2d>:
  403fb4:	0042      	lsls	r2, r0, #1
  403fb6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  403fba:	ea4f 0131 	mov.w	r1, r1, rrx
  403fbe:	ea4f 7002 	mov.w	r0, r2, lsl #28
  403fc2:	bf1f      	itttt	ne
  403fc4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  403fc8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403fcc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  403fd0:	4770      	bxne	lr
  403fd2:	f092 0f00 	teq	r2, #0
  403fd6:	bf14      	ite	ne
  403fd8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403fdc:	4770      	bxeq	lr
  403fde:	b530      	push	{r4, r5, lr}
  403fe0:	f44f 7460 	mov.w	r4, #896	; 0x380
  403fe4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403fe8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403fec:	e720      	b.n	403e30 <__adddf3+0x138>
  403fee:	bf00      	nop

00403ff0 <__aeabi_ul2d>:
  403ff0:	ea50 0201 	orrs.w	r2, r0, r1
  403ff4:	bf08      	it	eq
  403ff6:	4770      	bxeq	lr
  403ff8:	b530      	push	{r4, r5, lr}
  403ffa:	f04f 0500 	mov.w	r5, #0
  403ffe:	e00a      	b.n	404016 <__aeabi_l2d+0x16>

00404000 <__aeabi_l2d>:
  404000:	ea50 0201 	orrs.w	r2, r0, r1
  404004:	bf08      	it	eq
  404006:	4770      	bxeq	lr
  404008:	b530      	push	{r4, r5, lr}
  40400a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40400e:	d502      	bpl.n	404016 <__aeabi_l2d+0x16>
  404010:	4240      	negs	r0, r0
  404012:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404016:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40401a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40401e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  404022:	f43f aedc 	beq.w	403dde <__adddf3+0xe6>
  404026:	f04f 0203 	mov.w	r2, #3
  40402a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40402e:	bf18      	it	ne
  404030:	3203      	addne	r2, #3
  404032:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404036:	bf18      	it	ne
  404038:	3203      	addne	r2, #3
  40403a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40403e:	f1c2 0320 	rsb	r3, r2, #32
  404042:	fa00 fc03 	lsl.w	ip, r0, r3
  404046:	fa20 f002 	lsr.w	r0, r0, r2
  40404a:	fa01 fe03 	lsl.w	lr, r1, r3
  40404e:	ea40 000e 	orr.w	r0, r0, lr
  404052:	fa21 f102 	lsr.w	r1, r1, r2
  404056:	4414      	add	r4, r2
  404058:	e6c1      	b.n	403dde <__adddf3+0xe6>
  40405a:	bf00      	nop

0040405c <__aeabi_dmul>:
  40405c:	b570      	push	{r4, r5, r6, lr}
  40405e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404062:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404066:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40406a:	bf1d      	ittte	ne
  40406c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404070:	ea94 0f0c 	teqne	r4, ip
  404074:	ea95 0f0c 	teqne	r5, ip
  404078:	f000 f8de 	bleq	404238 <__aeabi_dmul+0x1dc>
  40407c:	442c      	add	r4, r5
  40407e:	ea81 0603 	eor.w	r6, r1, r3
  404082:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  404086:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40408a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40408e:	bf18      	it	ne
  404090:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404094:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404098:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40409c:	d038      	beq.n	404110 <__aeabi_dmul+0xb4>
  40409e:	fba0 ce02 	umull	ip, lr, r0, r2
  4040a2:	f04f 0500 	mov.w	r5, #0
  4040a6:	fbe1 e502 	umlal	lr, r5, r1, r2
  4040aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4040ae:	fbe0 e503 	umlal	lr, r5, r0, r3
  4040b2:	f04f 0600 	mov.w	r6, #0
  4040b6:	fbe1 5603 	umlal	r5, r6, r1, r3
  4040ba:	f09c 0f00 	teq	ip, #0
  4040be:	bf18      	it	ne
  4040c0:	f04e 0e01 	orrne.w	lr, lr, #1
  4040c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4040c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4040cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4040d0:	d204      	bcs.n	4040dc <__aeabi_dmul+0x80>
  4040d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4040d6:	416d      	adcs	r5, r5
  4040d8:	eb46 0606 	adc.w	r6, r6, r6
  4040dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4040e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4040e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4040e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4040ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4040f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4040f4:	bf88      	it	hi
  4040f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4040fa:	d81e      	bhi.n	40413a <__aeabi_dmul+0xde>
  4040fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  404100:	bf08      	it	eq
  404102:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  404106:	f150 0000 	adcs.w	r0, r0, #0
  40410a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40410e:	bd70      	pop	{r4, r5, r6, pc}
  404110:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  404114:	ea46 0101 	orr.w	r1, r6, r1
  404118:	ea40 0002 	orr.w	r0, r0, r2
  40411c:	ea81 0103 	eor.w	r1, r1, r3
  404120:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  404124:	bfc2      	ittt	gt
  404126:	ebd4 050c 	rsbsgt	r5, r4, ip
  40412a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40412e:	bd70      	popgt	{r4, r5, r6, pc}
  404130:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404134:	f04f 0e00 	mov.w	lr, #0
  404138:	3c01      	subs	r4, #1
  40413a:	f300 80ab 	bgt.w	404294 <__aeabi_dmul+0x238>
  40413e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  404142:	bfde      	ittt	le
  404144:	2000      	movle	r0, #0
  404146:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40414a:	bd70      	pople	{r4, r5, r6, pc}
  40414c:	f1c4 0400 	rsb	r4, r4, #0
  404150:	3c20      	subs	r4, #32
  404152:	da35      	bge.n	4041c0 <__aeabi_dmul+0x164>
  404154:	340c      	adds	r4, #12
  404156:	dc1b      	bgt.n	404190 <__aeabi_dmul+0x134>
  404158:	f104 0414 	add.w	r4, r4, #20
  40415c:	f1c4 0520 	rsb	r5, r4, #32
  404160:	fa00 f305 	lsl.w	r3, r0, r5
  404164:	fa20 f004 	lsr.w	r0, r0, r4
  404168:	fa01 f205 	lsl.w	r2, r1, r5
  40416c:	ea40 0002 	orr.w	r0, r0, r2
  404170:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  404174:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404178:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40417c:	fa21 f604 	lsr.w	r6, r1, r4
  404180:	eb42 0106 	adc.w	r1, r2, r6
  404184:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404188:	bf08      	it	eq
  40418a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40418e:	bd70      	pop	{r4, r5, r6, pc}
  404190:	f1c4 040c 	rsb	r4, r4, #12
  404194:	f1c4 0520 	rsb	r5, r4, #32
  404198:	fa00 f304 	lsl.w	r3, r0, r4
  40419c:	fa20 f005 	lsr.w	r0, r0, r5
  4041a0:	fa01 f204 	lsl.w	r2, r1, r4
  4041a4:	ea40 0002 	orr.w	r0, r0, r2
  4041a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4041ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4041b0:	f141 0100 	adc.w	r1, r1, #0
  4041b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4041b8:	bf08      	it	eq
  4041ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4041be:	bd70      	pop	{r4, r5, r6, pc}
  4041c0:	f1c4 0520 	rsb	r5, r4, #32
  4041c4:	fa00 f205 	lsl.w	r2, r0, r5
  4041c8:	ea4e 0e02 	orr.w	lr, lr, r2
  4041cc:	fa20 f304 	lsr.w	r3, r0, r4
  4041d0:	fa01 f205 	lsl.w	r2, r1, r5
  4041d4:	ea43 0302 	orr.w	r3, r3, r2
  4041d8:	fa21 f004 	lsr.w	r0, r1, r4
  4041dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4041e0:	fa21 f204 	lsr.w	r2, r1, r4
  4041e4:	ea20 0002 	bic.w	r0, r0, r2
  4041e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4041ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4041f0:	bf08      	it	eq
  4041f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4041f6:	bd70      	pop	{r4, r5, r6, pc}
  4041f8:	f094 0f00 	teq	r4, #0
  4041fc:	d10f      	bne.n	40421e <__aeabi_dmul+0x1c2>
  4041fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  404202:	0040      	lsls	r0, r0, #1
  404204:	eb41 0101 	adc.w	r1, r1, r1
  404208:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40420c:	bf08      	it	eq
  40420e:	3c01      	subeq	r4, #1
  404210:	d0f7      	beq.n	404202 <__aeabi_dmul+0x1a6>
  404212:	ea41 0106 	orr.w	r1, r1, r6
  404216:	f095 0f00 	teq	r5, #0
  40421a:	bf18      	it	ne
  40421c:	4770      	bxne	lr
  40421e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  404222:	0052      	lsls	r2, r2, #1
  404224:	eb43 0303 	adc.w	r3, r3, r3
  404228:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40422c:	bf08      	it	eq
  40422e:	3d01      	subeq	r5, #1
  404230:	d0f7      	beq.n	404222 <__aeabi_dmul+0x1c6>
  404232:	ea43 0306 	orr.w	r3, r3, r6
  404236:	4770      	bx	lr
  404238:	ea94 0f0c 	teq	r4, ip
  40423c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404240:	bf18      	it	ne
  404242:	ea95 0f0c 	teqne	r5, ip
  404246:	d00c      	beq.n	404262 <__aeabi_dmul+0x206>
  404248:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40424c:	bf18      	it	ne
  40424e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404252:	d1d1      	bne.n	4041f8 <__aeabi_dmul+0x19c>
  404254:	ea81 0103 	eor.w	r1, r1, r3
  404258:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40425c:	f04f 0000 	mov.w	r0, #0
  404260:	bd70      	pop	{r4, r5, r6, pc}
  404262:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404266:	bf06      	itte	eq
  404268:	4610      	moveq	r0, r2
  40426a:	4619      	moveq	r1, r3
  40426c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404270:	d019      	beq.n	4042a6 <__aeabi_dmul+0x24a>
  404272:	ea94 0f0c 	teq	r4, ip
  404276:	d102      	bne.n	40427e <__aeabi_dmul+0x222>
  404278:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40427c:	d113      	bne.n	4042a6 <__aeabi_dmul+0x24a>
  40427e:	ea95 0f0c 	teq	r5, ip
  404282:	d105      	bne.n	404290 <__aeabi_dmul+0x234>
  404284:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  404288:	bf1c      	itt	ne
  40428a:	4610      	movne	r0, r2
  40428c:	4619      	movne	r1, r3
  40428e:	d10a      	bne.n	4042a6 <__aeabi_dmul+0x24a>
  404290:	ea81 0103 	eor.w	r1, r1, r3
  404294:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404298:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40429c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4042a0:	f04f 0000 	mov.w	r0, #0
  4042a4:	bd70      	pop	{r4, r5, r6, pc}
  4042a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4042aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4042ae:	bd70      	pop	{r4, r5, r6, pc}

004042b0 <__aeabi_ddiv>:
  4042b0:	b570      	push	{r4, r5, r6, lr}
  4042b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4042b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4042ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4042be:	bf1d      	ittte	ne
  4042c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4042c4:	ea94 0f0c 	teqne	r4, ip
  4042c8:	ea95 0f0c 	teqne	r5, ip
  4042cc:	f000 f8a7 	bleq	40441e <__aeabi_ddiv+0x16e>
  4042d0:	eba4 0405 	sub.w	r4, r4, r5
  4042d4:	ea81 0e03 	eor.w	lr, r1, r3
  4042d8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4042dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4042e0:	f000 8088 	beq.w	4043f4 <__aeabi_ddiv+0x144>
  4042e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4042e8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4042ec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4042f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4042f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4042f8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4042fc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  404300:	ea4f 2600 	mov.w	r6, r0, lsl #8
  404304:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  404308:	429d      	cmp	r5, r3
  40430a:	bf08      	it	eq
  40430c:	4296      	cmpeq	r6, r2
  40430e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  404312:	f504 7440 	add.w	r4, r4, #768	; 0x300
  404316:	d202      	bcs.n	40431e <__aeabi_ddiv+0x6e>
  404318:	085b      	lsrs	r3, r3, #1
  40431a:	ea4f 0232 	mov.w	r2, r2, rrx
  40431e:	1ab6      	subs	r6, r6, r2
  404320:	eb65 0503 	sbc.w	r5, r5, r3
  404324:	085b      	lsrs	r3, r3, #1
  404326:	ea4f 0232 	mov.w	r2, r2, rrx
  40432a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40432e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  404332:	ebb6 0e02 	subs.w	lr, r6, r2
  404336:	eb75 0e03 	sbcs.w	lr, r5, r3
  40433a:	bf22      	ittt	cs
  40433c:	1ab6      	subcs	r6, r6, r2
  40433e:	4675      	movcs	r5, lr
  404340:	ea40 000c 	orrcs.w	r0, r0, ip
  404344:	085b      	lsrs	r3, r3, #1
  404346:	ea4f 0232 	mov.w	r2, r2, rrx
  40434a:	ebb6 0e02 	subs.w	lr, r6, r2
  40434e:	eb75 0e03 	sbcs.w	lr, r5, r3
  404352:	bf22      	ittt	cs
  404354:	1ab6      	subcs	r6, r6, r2
  404356:	4675      	movcs	r5, lr
  404358:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40435c:	085b      	lsrs	r3, r3, #1
  40435e:	ea4f 0232 	mov.w	r2, r2, rrx
  404362:	ebb6 0e02 	subs.w	lr, r6, r2
  404366:	eb75 0e03 	sbcs.w	lr, r5, r3
  40436a:	bf22      	ittt	cs
  40436c:	1ab6      	subcs	r6, r6, r2
  40436e:	4675      	movcs	r5, lr
  404370:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404374:	085b      	lsrs	r3, r3, #1
  404376:	ea4f 0232 	mov.w	r2, r2, rrx
  40437a:	ebb6 0e02 	subs.w	lr, r6, r2
  40437e:	eb75 0e03 	sbcs.w	lr, r5, r3
  404382:	bf22      	ittt	cs
  404384:	1ab6      	subcs	r6, r6, r2
  404386:	4675      	movcs	r5, lr
  404388:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40438c:	ea55 0e06 	orrs.w	lr, r5, r6
  404390:	d018      	beq.n	4043c4 <__aeabi_ddiv+0x114>
  404392:	ea4f 1505 	mov.w	r5, r5, lsl #4
  404396:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40439a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40439e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4043a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4043a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4043aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4043ae:	d1c0      	bne.n	404332 <__aeabi_ddiv+0x82>
  4043b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4043b4:	d10b      	bne.n	4043ce <__aeabi_ddiv+0x11e>
  4043b6:	ea41 0100 	orr.w	r1, r1, r0
  4043ba:	f04f 0000 	mov.w	r0, #0
  4043be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4043c2:	e7b6      	b.n	404332 <__aeabi_ddiv+0x82>
  4043c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4043c8:	bf04      	itt	eq
  4043ca:	4301      	orreq	r1, r0
  4043cc:	2000      	moveq	r0, #0
  4043ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4043d2:	bf88      	it	hi
  4043d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4043d8:	f63f aeaf 	bhi.w	40413a <__aeabi_dmul+0xde>
  4043dc:	ebb5 0c03 	subs.w	ip, r5, r3
  4043e0:	bf04      	itt	eq
  4043e2:	ebb6 0c02 	subseq.w	ip, r6, r2
  4043e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4043ea:	f150 0000 	adcs.w	r0, r0, #0
  4043ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4043f2:	bd70      	pop	{r4, r5, r6, pc}
  4043f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4043f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4043fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  404400:	bfc2      	ittt	gt
  404402:	ebd4 050c 	rsbsgt	r5, r4, ip
  404406:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40440a:	bd70      	popgt	{r4, r5, r6, pc}
  40440c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404410:	f04f 0e00 	mov.w	lr, #0
  404414:	3c01      	subs	r4, #1
  404416:	e690      	b.n	40413a <__aeabi_dmul+0xde>
  404418:	ea45 0e06 	orr.w	lr, r5, r6
  40441c:	e68d      	b.n	40413a <__aeabi_dmul+0xde>
  40441e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404422:	ea94 0f0c 	teq	r4, ip
  404426:	bf08      	it	eq
  404428:	ea95 0f0c 	teqeq	r5, ip
  40442c:	f43f af3b 	beq.w	4042a6 <__aeabi_dmul+0x24a>
  404430:	ea94 0f0c 	teq	r4, ip
  404434:	d10a      	bne.n	40444c <__aeabi_ddiv+0x19c>
  404436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40443a:	f47f af34 	bne.w	4042a6 <__aeabi_dmul+0x24a>
  40443e:	ea95 0f0c 	teq	r5, ip
  404442:	f47f af25 	bne.w	404290 <__aeabi_dmul+0x234>
  404446:	4610      	mov	r0, r2
  404448:	4619      	mov	r1, r3
  40444a:	e72c      	b.n	4042a6 <__aeabi_dmul+0x24a>
  40444c:	ea95 0f0c 	teq	r5, ip
  404450:	d106      	bne.n	404460 <__aeabi_ddiv+0x1b0>
  404452:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404456:	f43f aefd 	beq.w	404254 <__aeabi_dmul+0x1f8>
  40445a:	4610      	mov	r0, r2
  40445c:	4619      	mov	r1, r3
  40445e:	e722      	b.n	4042a6 <__aeabi_dmul+0x24a>
  404460:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404464:	bf18      	it	ne
  404466:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40446a:	f47f aec5 	bne.w	4041f8 <__aeabi_dmul+0x19c>
  40446e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  404472:	f47f af0d 	bne.w	404290 <__aeabi_dmul+0x234>
  404476:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40447a:	f47f aeeb 	bne.w	404254 <__aeabi_dmul+0x1f8>
  40447e:	e712      	b.n	4042a6 <__aeabi_dmul+0x24a>

00404480 <__gedf2>:
  404480:	f04f 3cff 	mov.w	ip, #4294967295
  404484:	e006      	b.n	404494 <__cmpdf2+0x4>
  404486:	bf00      	nop

00404488 <__ledf2>:
  404488:	f04f 0c01 	mov.w	ip, #1
  40448c:	e002      	b.n	404494 <__cmpdf2+0x4>
  40448e:	bf00      	nop

00404490 <__cmpdf2>:
  404490:	f04f 0c01 	mov.w	ip, #1
  404494:	f84d cd04 	str.w	ip, [sp, #-4]!
  404498:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40449c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4044a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4044a4:	bf18      	it	ne
  4044a6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4044aa:	d01b      	beq.n	4044e4 <__cmpdf2+0x54>
  4044ac:	b001      	add	sp, #4
  4044ae:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4044b2:	bf0c      	ite	eq
  4044b4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4044b8:	ea91 0f03 	teqne	r1, r3
  4044bc:	bf02      	ittt	eq
  4044be:	ea90 0f02 	teqeq	r0, r2
  4044c2:	2000      	moveq	r0, #0
  4044c4:	4770      	bxeq	lr
  4044c6:	f110 0f00 	cmn.w	r0, #0
  4044ca:	ea91 0f03 	teq	r1, r3
  4044ce:	bf58      	it	pl
  4044d0:	4299      	cmppl	r1, r3
  4044d2:	bf08      	it	eq
  4044d4:	4290      	cmpeq	r0, r2
  4044d6:	bf2c      	ite	cs
  4044d8:	17d8      	asrcs	r0, r3, #31
  4044da:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4044de:	f040 0001 	orr.w	r0, r0, #1
  4044e2:	4770      	bx	lr
  4044e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4044e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4044ec:	d102      	bne.n	4044f4 <__cmpdf2+0x64>
  4044ee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4044f2:	d107      	bne.n	404504 <__cmpdf2+0x74>
  4044f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4044f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4044fc:	d1d6      	bne.n	4044ac <__cmpdf2+0x1c>
  4044fe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  404502:	d0d3      	beq.n	4044ac <__cmpdf2+0x1c>
  404504:	f85d 0b04 	ldr.w	r0, [sp], #4
  404508:	4770      	bx	lr
  40450a:	bf00      	nop

0040450c <__aeabi_cdrcmple>:
  40450c:	4684      	mov	ip, r0
  40450e:	4610      	mov	r0, r2
  404510:	4662      	mov	r2, ip
  404512:	468c      	mov	ip, r1
  404514:	4619      	mov	r1, r3
  404516:	4663      	mov	r3, ip
  404518:	e000      	b.n	40451c <__aeabi_cdcmpeq>
  40451a:	bf00      	nop

0040451c <__aeabi_cdcmpeq>:
  40451c:	b501      	push	{r0, lr}
  40451e:	f7ff ffb7 	bl	404490 <__cmpdf2>
  404522:	2800      	cmp	r0, #0
  404524:	bf48      	it	mi
  404526:	f110 0f00 	cmnmi.w	r0, #0
  40452a:	bd01      	pop	{r0, pc}

0040452c <__aeabi_dcmpeq>:
  40452c:	f84d ed08 	str.w	lr, [sp, #-8]!
  404530:	f7ff fff4 	bl	40451c <__aeabi_cdcmpeq>
  404534:	bf0c      	ite	eq
  404536:	2001      	moveq	r0, #1
  404538:	2000      	movne	r0, #0
  40453a:	f85d fb08 	ldr.w	pc, [sp], #8
  40453e:	bf00      	nop

00404540 <__aeabi_dcmplt>:
  404540:	f84d ed08 	str.w	lr, [sp, #-8]!
  404544:	f7ff ffea 	bl	40451c <__aeabi_cdcmpeq>
  404548:	bf34      	ite	cc
  40454a:	2001      	movcc	r0, #1
  40454c:	2000      	movcs	r0, #0
  40454e:	f85d fb08 	ldr.w	pc, [sp], #8
  404552:	bf00      	nop

00404554 <__aeabi_dcmple>:
  404554:	f84d ed08 	str.w	lr, [sp, #-8]!
  404558:	f7ff ffe0 	bl	40451c <__aeabi_cdcmpeq>
  40455c:	bf94      	ite	ls
  40455e:	2001      	movls	r0, #1
  404560:	2000      	movhi	r0, #0
  404562:	f85d fb08 	ldr.w	pc, [sp], #8
  404566:	bf00      	nop

00404568 <__aeabi_dcmpge>:
  404568:	f84d ed08 	str.w	lr, [sp, #-8]!
  40456c:	f7ff ffce 	bl	40450c <__aeabi_cdrcmple>
  404570:	bf94      	ite	ls
  404572:	2001      	movls	r0, #1
  404574:	2000      	movhi	r0, #0
  404576:	f85d fb08 	ldr.w	pc, [sp], #8
  40457a:	bf00      	nop

0040457c <__aeabi_dcmpgt>:
  40457c:	f84d ed08 	str.w	lr, [sp, #-8]!
  404580:	f7ff ffc4 	bl	40450c <__aeabi_cdrcmple>
  404584:	bf34      	ite	cc
  404586:	2001      	movcc	r0, #1
  404588:	2000      	movcs	r0, #0
  40458a:	f85d fb08 	ldr.w	pc, [sp], #8
  40458e:	bf00      	nop

00404590 <__aeabi_d2iz>:
  404590:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404594:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  404598:	d215      	bcs.n	4045c6 <__aeabi_d2iz+0x36>
  40459a:	d511      	bpl.n	4045c0 <__aeabi_d2iz+0x30>
  40459c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4045a0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4045a4:	d912      	bls.n	4045cc <__aeabi_d2iz+0x3c>
  4045a6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4045aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4045ae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4045b2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4045b6:	fa23 f002 	lsr.w	r0, r3, r2
  4045ba:	bf18      	it	ne
  4045bc:	4240      	negne	r0, r0
  4045be:	4770      	bx	lr
  4045c0:	f04f 0000 	mov.w	r0, #0
  4045c4:	4770      	bx	lr
  4045c6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4045ca:	d105      	bne.n	4045d8 <__aeabi_d2iz+0x48>
  4045cc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4045d0:	bf08      	it	eq
  4045d2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4045d6:	4770      	bx	lr
  4045d8:	f04f 0000 	mov.w	r0, #0
  4045dc:	4770      	bx	lr
  4045de:	bf00      	nop

004045e0 <__aeabi_d2uiz>:
  4045e0:	004a      	lsls	r2, r1, #1
  4045e2:	d211      	bcs.n	404608 <__aeabi_d2uiz+0x28>
  4045e4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4045e8:	d211      	bcs.n	40460e <__aeabi_d2uiz+0x2e>
  4045ea:	d50d      	bpl.n	404608 <__aeabi_d2uiz+0x28>
  4045ec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4045f0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4045f4:	d40e      	bmi.n	404614 <__aeabi_d2uiz+0x34>
  4045f6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4045fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4045fe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  404602:	fa23 f002 	lsr.w	r0, r3, r2
  404606:	4770      	bx	lr
  404608:	f04f 0000 	mov.w	r0, #0
  40460c:	4770      	bx	lr
  40460e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  404612:	d102      	bne.n	40461a <__aeabi_d2uiz+0x3a>
  404614:	f04f 30ff 	mov.w	r0, #4294967295
  404618:	4770      	bx	lr
  40461a:	f04f 0000 	mov.w	r0, #0
  40461e:	4770      	bx	lr

00404620 <__libc_init_array>:
  404620:	b570      	push	{r4, r5, r6, lr}
  404622:	4e0f      	ldr	r6, [pc, #60]	; (404660 <__libc_init_array+0x40>)
  404624:	4d0f      	ldr	r5, [pc, #60]	; (404664 <__libc_init_array+0x44>)
  404626:	1b76      	subs	r6, r6, r5
  404628:	10b6      	asrs	r6, r6, #2
  40462a:	bf18      	it	ne
  40462c:	2400      	movne	r4, #0
  40462e:	d005      	beq.n	40463c <__libc_init_array+0x1c>
  404630:	3401      	adds	r4, #1
  404632:	f855 3b04 	ldr.w	r3, [r5], #4
  404636:	4798      	blx	r3
  404638:	42a6      	cmp	r6, r4
  40463a:	d1f9      	bne.n	404630 <__libc_init_array+0x10>
  40463c:	4e0a      	ldr	r6, [pc, #40]	; (404668 <__libc_init_array+0x48>)
  40463e:	4d0b      	ldr	r5, [pc, #44]	; (40466c <__libc_init_array+0x4c>)
  404640:	1b76      	subs	r6, r6, r5
  404642:	f004 feb1 	bl	4093a8 <_init>
  404646:	10b6      	asrs	r6, r6, #2
  404648:	bf18      	it	ne
  40464a:	2400      	movne	r4, #0
  40464c:	d006      	beq.n	40465c <__libc_init_array+0x3c>
  40464e:	3401      	adds	r4, #1
  404650:	f855 3b04 	ldr.w	r3, [r5], #4
  404654:	4798      	blx	r3
  404656:	42a6      	cmp	r6, r4
  404658:	d1f9      	bne.n	40464e <__libc_init_array+0x2e>
  40465a:	bd70      	pop	{r4, r5, r6, pc}
  40465c:	bd70      	pop	{r4, r5, r6, pc}
  40465e:	bf00      	nop
  404660:	004093b4 	.word	0x004093b4
  404664:	004093b4 	.word	0x004093b4
  404668:	004093bc 	.word	0x004093bc
  40466c:	004093b4 	.word	0x004093b4

00404670 <memset>:
  404670:	b470      	push	{r4, r5, r6}
  404672:	0784      	lsls	r4, r0, #30
  404674:	d046      	beq.n	404704 <memset+0x94>
  404676:	1e54      	subs	r4, r2, #1
  404678:	2a00      	cmp	r2, #0
  40467a:	d041      	beq.n	404700 <memset+0x90>
  40467c:	b2cd      	uxtb	r5, r1
  40467e:	4603      	mov	r3, r0
  404680:	e002      	b.n	404688 <memset+0x18>
  404682:	1e62      	subs	r2, r4, #1
  404684:	b3e4      	cbz	r4, 404700 <memset+0x90>
  404686:	4614      	mov	r4, r2
  404688:	f803 5b01 	strb.w	r5, [r3], #1
  40468c:	079a      	lsls	r2, r3, #30
  40468e:	d1f8      	bne.n	404682 <memset+0x12>
  404690:	2c03      	cmp	r4, #3
  404692:	d92e      	bls.n	4046f2 <memset+0x82>
  404694:	b2cd      	uxtb	r5, r1
  404696:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40469a:	2c0f      	cmp	r4, #15
  40469c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4046a0:	d919      	bls.n	4046d6 <memset+0x66>
  4046a2:	f103 0210 	add.w	r2, r3, #16
  4046a6:	4626      	mov	r6, r4
  4046a8:	3e10      	subs	r6, #16
  4046aa:	2e0f      	cmp	r6, #15
  4046ac:	f842 5c10 	str.w	r5, [r2, #-16]
  4046b0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4046b4:	f842 5c08 	str.w	r5, [r2, #-8]
  4046b8:	f842 5c04 	str.w	r5, [r2, #-4]
  4046bc:	f102 0210 	add.w	r2, r2, #16
  4046c0:	d8f2      	bhi.n	4046a8 <memset+0x38>
  4046c2:	f1a4 0210 	sub.w	r2, r4, #16
  4046c6:	f022 020f 	bic.w	r2, r2, #15
  4046ca:	f004 040f 	and.w	r4, r4, #15
  4046ce:	3210      	adds	r2, #16
  4046d0:	2c03      	cmp	r4, #3
  4046d2:	4413      	add	r3, r2
  4046d4:	d90d      	bls.n	4046f2 <memset+0x82>
  4046d6:	461e      	mov	r6, r3
  4046d8:	4622      	mov	r2, r4
  4046da:	3a04      	subs	r2, #4
  4046dc:	2a03      	cmp	r2, #3
  4046de:	f846 5b04 	str.w	r5, [r6], #4
  4046e2:	d8fa      	bhi.n	4046da <memset+0x6a>
  4046e4:	1f22      	subs	r2, r4, #4
  4046e6:	f022 0203 	bic.w	r2, r2, #3
  4046ea:	3204      	adds	r2, #4
  4046ec:	4413      	add	r3, r2
  4046ee:	f004 0403 	and.w	r4, r4, #3
  4046f2:	b12c      	cbz	r4, 404700 <memset+0x90>
  4046f4:	b2c9      	uxtb	r1, r1
  4046f6:	441c      	add	r4, r3
  4046f8:	f803 1b01 	strb.w	r1, [r3], #1
  4046fc:	42a3      	cmp	r3, r4
  4046fe:	d1fb      	bne.n	4046f8 <memset+0x88>
  404700:	bc70      	pop	{r4, r5, r6}
  404702:	4770      	bx	lr
  404704:	4614      	mov	r4, r2
  404706:	4603      	mov	r3, r0
  404708:	e7c2      	b.n	404690 <memset+0x20>
  40470a:	bf00      	nop

0040470c <snprintf>:
  40470c:	b40c      	push	{r2, r3}
  40470e:	b5f0      	push	{r4, r5, r6, r7, lr}
  404710:	4b24      	ldr	r3, [pc, #144]	; (4047a4 <snprintf+0x98>)
  404712:	2900      	cmp	r1, #0
  404714:	b09d      	sub	sp, #116	; 0x74
  404716:	681d      	ldr	r5, [r3, #0]
  404718:	db3e      	blt.n	404798 <snprintf+0x8c>
  40471a:	f44f 7302 	mov.w	r3, #520	; 0x208
  40471e:	460c      	mov	r4, r1
  404720:	9002      	str	r0, [sp, #8]
  404722:	9006      	str	r0, [sp, #24]
  404724:	f8ad 3014 	strh.w	r3, [sp, #20]
  404728:	ae23      	add	r6, sp, #140	; 0x8c
  40472a:	d017      	beq.n	40475c <snprintf+0x50>
  40472c:	1e4c      	subs	r4, r1, #1
  40472e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404730:	9404      	str	r4, [sp, #16]
  404732:	4633      	mov	r3, r6
  404734:	f64f 77ff 	movw	r7, #65535	; 0xffff
  404738:	4628      	mov	r0, r5
  40473a:	a902      	add	r1, sp, #8
  40473c:	9407      	str	r4, [sp, #28]
  40473e:	9601      	str	r6, [sp, #4]
  404740:	f8ad 7016 	strh.w	r7, [sp, #22]
  404744:	f000 f85e 	bl	404804 <_svfprintf_r>
  404748:	1c42      	adds	r2, r0, #1
  40474a:	db22      	blt.n	404792 <snprintf+0x86>
  40474c:	9b02      	ldr	r3, [sp, #8]
  40474e:	2200      	movs	r2, #0
  404750:	701a      	strb	r2, [r3, #0]
  404752:	b01d      	add	sp, #116	; 0x74
  404754:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  404758:	b002      	add	sp, #8
  40475a:	4770      	bx	lr
  40475c:	4633      	mov	r3, r6
  40475e:	f64f 77ff 	movw	r7, #65535	; 0xffff
  404762:	4628      	mov	r0, r5
  404764:	a902      	add	r1, sp, #8
  404766:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404768:	9404      	str	r4, [sp, #16]
  40476a:	9407      	str	r4, [sp, #28]
  40476c:	9601      	str	r6, [sp, #4]
  40476e:	f8ad 7016 	strh.w	r7, [sp, #22]
  404772:	f000 f847 	bl	404804 <_svfprintf_r>
  404776:	1c43      	adds	r3, r0, #1
  404778:	db04      	blt.n	404784 <snprintf+0x78>
  40477a:	b01d      	add	sp, #116	; 0x74
  40477c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  404780:	b002      	add	sp, #8
  404782:	4770      	bx	lr
  404784:	238b      	movs	r3, #139	; 0x8b
  404786:	602b      	str	r3, [r5, #0]
  404788:	b01d      	add	sp, #116	; 0x74
  40478a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40478e:	b002      	add	sp, #8
  404790:	4770      	bx	lr
  404792:	238b      	movs	r3, #139	; 0x8b
  404794:	602b      	str	r3, [r5, #0]
  404796:	e7d9      	b.n	40474c <snprintf+0x40>
  404798:	238b      	movs	r3, #139	; 0x8b
  40479a:	602b      	str	r3, [r5, #0]
  40479c:	f04f 30ff 	mov.w	r0, #4294967295
  4047a0:	e7eb      	b.n	40477a <snprintf+0x6e>
  4047a2:	bf00      	nop
  4047a4:	20000438 	.word	0x20000438

004047a8 <strlen>:
  4047a8:	f020 0103 	bic.w	r1, r0, #3
  4047ac:	f010 0003 	ands.w	r0, r0, #3
  4047b0:	f1c0 0000 	rsb	r0, r0, #0
  4047b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4047b8:	f100 0c04 	add.w	ip, r0, #4
  4047bc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  4047c0:	f06f 0200 	mvn.w	r2, #0
  4047c4:	bf1c      	itt	ne
  4047c6:	fa22 f20c 	lsrne.w	r2, r2, ip
  4047ca:	4313      	orrne	r3, r2
  4047cc:	f04f 0c01 	mov.w	ip, #1
  4047d0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4047d4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4047d8:	eba3 020c 	sub.w	r2, r3, ip
  4047dc:	ea22 0203 	bic.w	r2, r2, r3
  4047e0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  4047e4:	bf04      	itt	eq
  4047e6:	f851 3b04 	ldreq.w	r3, [r1], #4
  4047ea:	3004      	addeq	r0, #4
  4047ec:	d0f4      	beq.n	4047d8 <strlen+0x30>
  4047ee:	f1c2 0100 	rsb	r1, r2, #0
  4047f2:	ea02 0201 	and.w	r2, r2, r1
  4047f6:	fab2 f282 	clz	r2, r2
  4047fa:	f1c2 021f 	rsb	r2, r2, #31
  4047fe:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404802:	4770      	bx	lr

00404804 <_svfprintf_r>:
  404804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404808:	b0c1      	sub	sp, #260	; 0x104
  40480a:	4689      	mov	r9, r1
  40480c:	920a      	str	r2, [sp, #40]	; 0x28
  40480e:	930e      	str	r3, [sp, #56]	; 0x38
  404810:	9008      	str	r0, [sp, #32]
  404812:	f002 fb6f 	bl	406ef4 <_localeconv_r>
  404816:	6803      	ldr	r3, [r0, #0]
  404818:	9317      	str	r3, [sp, #92]	; 0x5c
  40481a:	4618      	mov	r0, r3
  40481c:	f7ff ffc4 	bl	4047a8 <strlen>
  404820:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  404824:	9018      	str	r0, [sp, #96]	; 0x60
  404826:	061a      	lsls	r2, r3, #24
  404828:	d504      	bpl.n	404834 <_svfprintf_r+0x30>
  40482a:	f8d9 3010 	ldr.w	r3, [r9, #16]
  40482e:	2b00      	cmp	r3, #0
  404830:	f001 808c 	beq.w	40594c <_svfprintf_r+0x1148>
  404834:	2300      	movs	r3, #0
  404836:	af30      	add	r7, sp, #192	; 0xc0
  404838:	9313      	str	r3, [sp, #76]	; 0x4c
  40483a:	9325      	str	r3, [sp, #148]	; 0x94
  40483c:	9324      	str	r3, [sp, #144]	; 0x90
  40483e:	9316      	str	r3, [sp, #88]	; 0x58
  404840:	9319      	str	r3, [sp, #100]	; 0x64
  404842:	930b      	str	r3, [sp, #44]	; 0x2c
  404844:	9723      	str	r7, [sp, #140]	; 0x8c
  404846:	9314      	str	r3, [sp, #80]	; 0x50
  404848:	9315      	str	r3, [sp, #84]	; 0x54
  40484a:	463c      	mov	r4, r7
  40484c:	464e      	mov	r6, r9
  40484e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404850:	782b      	ldrb	r3, [r5, #0]
  404852:	2b00      	cmp	r3, #0
  404854:	f000 80a9 	beq.w	4049aa <_svfprintf_r+0x1a6>
  404858:	2b25      	cmp	r3, #37	; 0x25
  40485a:	d102      	bne.n	404862 <_svfprintf_r+0x5e>
  40485c:	e0a5      	b.n	4049aa <_svfprintf_r+0x1a6>
  40485e:	2b25      	cmp	r3, #37	; 0x25
  404860:	d003      	beq.n	40486a <_svfprintf_r+0x66>
  404862:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  404866:	2b00      	cmp	r3, #0
  404868:	d1f9      	bne.n	40485e <_svfprintf_r+0x5a>
  40486a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40486c:	1aeb      	subs	r3, r5, r3
  40486e:	b173      	cbz	r3, 40488e <_svfprintf_r+0x8a>
  404870:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404872:	9925      	ldr	r1, [sp, #148]	; 0x94
  404874:	980a      	ldr	r0, [sp, #40]	; 0x28
  404876:	6020      	str	r0, [r4, #0]
  404878:	3201      	adds	r2, #1
  40487a:	4419      	add	r1, r3
  40487c:	2a07      	cmp	r2, #7
  40487e:	6063      	str	r3, [r4, #4]
  404880:	9125      	str	r1, [sp, #148]	; 0x94
  404882:	9224      	str	r2, [sp, #144]	; 0x90
  404884:	dc72      	bgt.n	40496c <_svfprintf_r+0x168>
  404886:	3408      	adds	r4, #8
  404888:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40488a:	441a      	add	r2, r3
  40488c:	920b      	str	r2, [sp, #44]	; 0x2c
  40488e:	782b      	ldrb	r3, [r5, #0]
  404890:	2b00      	cmp	r3, #0
  404892:	f000 87b5 	beq.w	405800 <_svfprintf_r+0xffc>
  404896:	2300      	movs	r3, #0
  404898:	1c69      	adds	r1, r5, #1
  40489a:	786d      	ldrb	r5, [r5, #1]
  40489c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4048a0:	461a      	mov	r2, r3
  4048a2:	930c      	str	r3, [sp, #48]	; 0x30
  4048a4:	9307      	str	r3, [sp, #28]
  4048a6:	f04f 3aff 	mov.w	sl, #4294967295
  4048aa:	1c4b      	adds	r3, r1, #1
  4048ac:	f1a5 0120 	sub.w	r1, r5, #32
  4048b0:	2958      	cmp	r1, #88	; 0x58
  4048b2:	f200 83d9 	bhi.w	405068 <_svfprintf_r+0x864>
  4048b6:	e8df f011 	tbh	[pc, r1, lsl #1]
  4048ba:	0270      	.short	0x0270
  4048bc:	03d703d7 	.word	0x03d703d7
  4048c0:	03d70374 	.word	0x03d70374
  4048c4:	03d703d7 	.word	0x03d703d7
  4048c8:	03d703d7 	.word	0x03d703d7
  4048cc:	02f003d7 	.word	0x02f003d7
  4048d0:	03d7020d 	.word	0x03d7020d
  4048d4:	021101f4 	.word	0x021101f4
  4048d8:	037b03d7 	.word	0x037b03d7
  4048dc:	02ba02ba 	.word	0x02ba02ba
  4048e0:	02ba02ba 	.word	0x02ba02ba
  4048e4:	02ba02ba 	.word	0x02ba02ba
  4048e8:	02ba02ba 	.word	0x02ba02ba
  4048ec:	03d702ba 	.word	0x03d702ba
  4048f0:	03d703d7 	.word	0x03d703d7
  4048f4:	03d703d7 	.word	0x03d703d7
  4048f8:	03d703d7 	.word	0x03d703d7
  4048fc:	03d703d7 	.word	0x03d703d7
  404900:	02c903d7 	.word	0x02c903d7
  404904:	03d7038b 	.word	0x03d7038b
  404908:	03d7038b 	.word	0x03d7038b
  40490c:	03d703d7 	.word	0x03d703d7
  404910:	036d03d7 	.word	0x036d03d7
  404914:	03d703d7 	.word	0x03d703d7
  404918:	03d70305 	.word	0x03d70305
  40491c:	03d703d7 	.word	0x03d703d7
  404920:	03d703d7 	.word	0x03d703d7
  404924:	03d70323 	.word	0x03d70323
  404928:	033d03d7 	.word	0x033d03d7
  40492c:	03d703d7 	.word	0x03d703d7
  404930:	03d703d7 	.word	0x03d703d7
  404934:	03d703d7 	.word	0x03d703d7
  404938:	03d703d7 	.word	0x03d703d7
  40493c:	03d703d7 	.word	0x03d703d7
  404940:	022c0358 	.word	0x022c0358
  404944:	038b038b 	.word	0x038b038b
  404948:	02fe038b 	.word	0x02fe038b
  40494c:	03d7022c 	.word	0x03d7022c
  404950:	02e603d7 	.word	0x02e603d7
  404954:	027e03d7 	.word	0x027e03d7
  404958:	03c001fb 	.word	0x03c001fb
  40495c:	03d70277 	.word	0x03d70277
  404960:	03d70292 	.word	0x03d70292
  404964:	03d7007a 	.word	0x03d7007a
  404968:	024a03d7 	.word	0x024a03d7
  40496c:	9808      	ldr	r0, [sp, #32]
  40496e:	9307      	str	r3, [sp, #28]
  404970:	4631      	mov	r1, r6
  404972:	aa23      	add	r2, sp, #140	; 0x8c
  404974:	f003 fbc8 	bl	408108 <__ssprint_r>
  404978:	b950      	cbnz	r0, 404990 <_svfprintf_r+0x18c>
  40497a:	463c      	mov	r4, r7
  40497c:	9b07      	ldr	r3, [sp, #28]
  40497e:	e783      	b.n	404888 <_svfprintf_r+0x84>
  404980:	9808      	ldr	r0, [sp, #32]
  404982:	4631      	mov	r1, r6
  404984:	aa23      	add	r2, sp, #140	; 0x8c
  404986:	f003 fbbf 	bl	408108 <__ssprint_r>
  40498a:	2800      	cmp	r0, #0
  40498c:	f000 8185 	beq.w	404c9a <_svfprintf_r+0x496>
  404990:	46b1      	mov	r9, r6
  404992:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  404996:	f013 0f40 	tst.w	r3, #64	; 0x40
  40499a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40499c:	bf18      	it	ne
  40499e:	f04f 33ff 	movne.w	r3, #4294967295
  4049a2:	4618      	mov	r0, r3
  4049a4:	b041      	add	sp, #260	; 0x104
  4049a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049aa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4049ac:	e76f      	b.n	40488e <_svfprintf_r+0x8a>
  4049ae:	930a      	str	r3, [sp, #40]	; 0x28
  4049b0:	9b07      	ldr	r3, [sp, #28]
  4049b2:	0698      	lsls	r0, r3, #26
  4049b4:	f140 82ad 	bpl.w	404f12 <_svfprintf_r+0x70e>
  4049b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4049ba:	f103 0907 	add.w	r9, r3, #7
  4049be:	f029 0307 	bic.w	r3, r9, #7
  4049c2:	f103 0208 	add.w	r2, r3, #8
  4049c6:	e9d3 8900 	ldrd	r8, r9, [r3]
  4049ca:	920e      	str	r2, [sp, #56]	; 0x38
  4049cc:	2301      	movs	r3, #1
  4049ce:	f04f 0c00 	mov.w	ip, #0
  4049d2:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  4049d6:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  4049da:	f1ba 0f00 	cmp.w	sl, #0
  4049de:	db03      	blt.n	4049e8 <_svfprintf_r+0x1e4>
  4049e0:	9a07      	ldr	r2, [sp, #28]
  4049e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4049e6:	9207      	str	r2, [sp, #28]
  4049e8:	ea58 0209 	orrs.w	r2, r8, r9
  4049ec:	f040 834c 	bne.w	405088 <_svfprintf_r+0x884>
  4049f0:	f1ba 0f00 	cmp.w	sl, #0
  4049f4:	f000 8451 	beq.w	40529a <_svfprintf_r+0xa96>
  4049f8:	2b01      	cmp	r3, #1
  4049fa:	f000 834f 	beq.w	40509c <_svfprintf_r+0x898>
  4049fe:	2b02      	cmp	r3, #2
  404a00:	f000 8490 	beq.w	405324 <_svfprintf_r+0xb20>
  404a04:	4639      	mov	r1, r7
  404a06:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  404a0a:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  404a0e:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  404a12:	f008 0307 	and.w	r3, r8, #7
  404a16:	4681      	mov	r9, r0
  404a18:	4690      	mov	r8, r2
  404a1a:	3330      	adds	r3, #48	; 0x30
  404a1c:	ea58 0209 	orrs.w	r2, r8, r9
  404a20:	f801 3d01 	strb.w	r3, [r1, #-1]!
  404a24:	d1ef      	bne.n	404a06 <_svfprintf_r+0x202>
  404a26:	9a07      	ldr	r2, [sp, #28]
  404a28:	9110      	str	r1, [sp, #64]	; 0x40
  404a2a:	07d2      	lsls	r2, r2, #31
  404a2c:	f100 8544 	bmi.w	4054b8 <_svfprintf_r+0xcb4>
  404a30:	1a7b      	subs	r3, r7, r1
  404a32:	930d      	str	r3, [sp, #52]	; 0x34
  404a34:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404a36:	4592      	cmp	sl, r2
  404a38:	4653      	mov	r3, sl
  404a3a:	bfb8      	it	lt
  404a3c:	4613      	movlt	r3, r2
  404a3e:	9309      	str	r3, [sp, #36]	; 0x24
  404a40:	2300      	movs	r3, #0
  404a42:	9312      	str	r3, [sp, #72]	; 0x48
  404a44:	f1bc 0f00 	cmp.w	ip, #0
  404a48:	d002      	beq.n	404a50 <_svfprintf_r+0x24c>
  404a4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404a4c:	3301      	adds	r3, #1
  404a4e:	9309      	str	r3, [sp, #36]	; 0x24
  404a50:	9b07      	ldr	r3, [sp, #28]
  404a52:	f013 0302 	ands.w	r3, r3, #2
  404a56:	930f      	str	r3, [sp, #60]	; 0x3c
  404a58:	d002      	beq.n	404a60 <_svfprintf_r+0x25c>
  404a5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404a5c:	3302      	adds	r3, #2
  404a5e:	9309      	str	r3, [sp, #36]	; 0x24
  404a60:	9b07      	ldr	r3, [sp, #28]
  404a62:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  404a66:	f040 830c 	bne.w	405082 <_svfprintf_r+0x87e>
  404a6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404a6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404a6e:	ebc2 0803 	rsb	r8, r2, r3
  404a72:	f1b8 0f00 	cmp.w	r8, #0
  404a76:	f340 8304 	ble.w	405082 <_svfprintf_r+0x87e>
  404a7a:	f1b8 0f10 	cmp.w	r8, #16
  404a7e:	9925      	ldr	r1, [sp, #148]	; 0x94
  404a80:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404a82:	f8df a544 	ldr.w	sl, [pc, #1348]	; 404fc8 <_svfprintf_r+0x7c4>
  404a86:	dd29      	ble.n	404adc <_svfprintf_r+0x2d8>
  404a88:	4653      	mov	r3, sl
  404a8a:	f04f 0b10 	mov.w	fp, #16
  404a8e:	46c2      	mov	sl, r8
  404a90:	46a8      	mov	r8, r5
  404a92:	461d      	mov	r5, r3
  404a94:	e006      	b.n	404aa4 <_svfprintf_r+0x2a0>
  404a96:	f1aa 0a10 	sub.w	sl, sl, #16
  404a9a:	f1ba 0f10 	cmp.w	sl, #16
  404a9e:	f104 0408 	add.w	r4, r4, #8
  404aa2:	dd17      	ble.n	404ad4 <_svfprintf_r+0x2d0>
  404aa4:	3201      	adds	r2, #1
  404aa6:	3110      	adds	r1, #16
  404aa8:	2a07      	cmp	r2, #7
  404aaa:	9125      	str	r1, [sp, #148]	; 0x94
  404aac:	9224      	str	r2, [sp, #144]	; 0x90
  404aae:	e884 0820 	stmia.w	r4, {r5, fp}
  404ab2:	ddf0      	ble.n	404a96 <_svfprintf_r+0x292>
  404ab4:	9808      	ldr	r0, [sp, #32]
  404ab6:	4631      	mov	r1, r6
  404ab8:	aa23      	add	r2, sp, #140	; 0x8c
  404aba:	f003 fb25 	bl	408108 <__ssprint_r>
  404abe:	2800      	cmp	r0, #0
  404ac0:	f47f af66 	bne.w	404990 <_svfprintf_r+0x18c>
  404ac4:	f1aa 0a10 	sub.w	sl, sl, #16
  404ac8:	f1ba 0f10 	cmp.w	sl, #16
  404acc:	9925      	ldr	r1, [sp, #148]	; 0x94
  404ace:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404ad0:	463c      	mov	r4, r7
  404ad2:	dce7      	bgt.n	404aa4 <_svfprintf_r+0x2a0>
  404ad4:	462b      	mov	r3, r5
  404ad6:	4645      	mov	r5, r8
  404ad8:	46d0      	mov	r8, sl
  404ada:	469a      	mov	sl, r3
  404adc:	3201      	adds	r2, #1
  404ade:	eb08 0b01 	add.w	fp, r8, r1
  404ae2:	2a07      	cmp	r2, #7
  404ae4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404ae8:	9224      	str	r2, [sp, #144]	; 0x90
  404aea:	f8c4 a000 	str.w	sl, [r4]
  404aee:	f8c4 8004 	str.w	r8, [r4, #4]
  404af2:	f300 847b 	bgt.w	4053ec <_svfprintf_r+0xbe8>
  404af6:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404afa:	3408      	adds	r4, #8
  404afc:	f1bc 0f00 	cmp.w	ip, #0
  404b00:	d00f      	beq.n	404b22 <_svfprintf_r+0x31e>
  404b02:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b04:	3301      	adds	r3, #1
  404b06:	f10b 0b01 	add.w	fp, fp, #1
  404b0a:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  404b0e:	2201      	movs	r2, #1
  404b10:	2b07      	cmp	r3, #7
  404b12:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404b16:	9324      	str	r3, [sp, #144]	; 0x90
  404b18:	e884 0006 	stmia.w	r4, {r1, r2}
  404b1c:	f300 83da 	bgt.w	4052d4 <_svfprintf_r+0xad0>
  404b20:	3408      	adds	r4, #8
  404b22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404b24:	b173      	cbz	r3, 404b44 <_svfprintf_r+0x340>
  404b26:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b28:	3301      	adds	r3, #1
  404b2a:	f10b 0b02 	add.w	fp, fp, #2
  404b2e:	a91c      	add	r1, sp, #112	; 0x70
  404b30:	2202      	movs	r2, #2
  404b32:	2b07      	cmp	r3, #7
  404b34:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404b38:	9324      	str	r3, [sp, #144]	; 0x90
  404b3a:	e884 0006 	stmia.w	r4, {r1, r2}
  404b3e:	f300 83d5 	bgt.w	4052ec <_svfprintf_r+0xae8>
  404b42:	3408      	adds	r4, #8
  404b44:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  404b48:	f000 8311 	beq.w	40516e <_svfprintf_r+0x96a>
  404b4c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b4e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404b50:	ebc2 0a03 	rsb	sl, r2, r3
  404b54:	f1ba 0f00 	cmp.w	sl, #0
  404b58:	dd3c      	ble.n	404bd4 <_svfprintf_r+0x3d0>
  404b5a:	f1ba 0f10 	cmp.w	sl, #16
  404b5e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404b60:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 404fcc <_svfprintf_r+0x7c8>
  404b64:	dd2b      	ble.n	404bbe <_svfprintf_r+0x3ba>
  404b66:	4649      	mov	r1, r9
  404b68:	465b      	mov	r3, fp
  404b6a:	46a9      	mov	r9, r5
  404b6c:	f04f 0810 	mov.w	r8, #16
  404b70:	f8dd b020 	ldr.w	fp, [sp, #32]
  404b74:	460d      	mov	r5, r1
  404b76:	e006      	b.n	404b86 <_svfprintf_r+0x382>
  404b78:	f1aa 0a10 	sub.w	sl, sl, #16
  404b7c:	f1ba 0f10 	cmp.w	sl, #16
  404b80:	f104 0408 	add.w	r4, r4, #8
  404b84:	dd17      	ble.n	404bb6 <_svfprintf_r+0x3b2>
  404b86:	3201      	adds	r2, #1
  404b88:	3310      	adds	r3, #16
  404b8a:	2a07      	cmp	r2, #7
  404b8c:	9325      	str	r3, [sp, #148]	; 0x94
  404b8e:	9224      	str	r2, [sp, #144]	; 0x90
  404b90:	e884 0120 	stmia.w	r4, {r5, r8}
  404b94:	ddf0      	ble.n	404b78 <_svfprintf_r+0x374>
  404b96:	4658      	mov	r0, fp
  404b98:	4631      	mov	r1, r6
  404b9a:	aa23      	add	r2, sp, #140	; 0x8c
  404b9c:	f003 fab4 	bl	408108 <__ssprint_r>
  404ba0:	2800      	cmp	r0, #0
  404ba2:	f47f aef5 	bne.w	404990 <_svfprintf_r+0x18c>
  404ba6:	f1aa 0a10 	sub.w	sl, sl, #16
  404baa:	f1ba 0f10 	cmp.w	sl, #16
  404bae:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404bb0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404bb2:	463c      	mov	r4, r7
  404bb4:	dce7      	bgt.n	404b86 <_svfprintf_r+0x382>
  404bb6:	469b      	mov	fp, r3
  404bb8:	462b      	mov	r3, r5
  404bba:	464d      	mov	r5, r9
  404bbc:	4699      	mov	r9, r3
  404bbe:	3201      	adds	r2, #1
  404bc0:	44d3      	add	fp, sl
  404bc2:	2a07      	cmp	r2, #7
  404bc4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404bc8:	9224      	str	r2, [sp, #144]	; 0x90
  404bca:	e884 0600 	stmia.w	r4, {r9, sl}
  404bce:	f300 8375 	bgt.w	4052bc <_svfprintf_r+0xab8>
  404bd2:	3408      	adds	r4, #8
  404bd4:	9b07      	ldr	r3, [sp, #28]
  404bd6:	05d9      	lsls	r1, r3, #23
  404bd8:	f100 826c 	bmi.w	4050b4 <_svfprintf_r+0x8b0>
  404bdc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404bde:	990d      	ldr	r1, [sp, #52]	; 0x34
  404be0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404be2:	6022      	str	r2, [r4, #0]
  404be4:	3301      	adds	r3, #1
  404be6:	448b      	add	fp, r1
  404be8:	2b07      	cmp	r3, #7
  404bea:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404bee:	6061      	str	r1, [r4, #4]
  404bf0:	9324      	str	r3, [sp, #144]	; 0x90
  404bf2:	f300 8346 	bgt.w	405282 <_svfprintf_r+0xa7e>
  404bf6:	3408      	adds	r4, #8
  404bf8:	9b07      	ldr	r3, [sp, #28]
  404bfa:	075a      	lsls	r2, r3, #29
  404bfc:	d541      	bpl.n	404c82 <_svfprintf_r+0x47e>
  404bfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404c00:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404c02:	1a9d      	subs	r5, r3, r2
  404c04:	2d00      	cmp	r5, #0
  404c06:	dd3c      	ble.n	404c82 <_svfprintf_r+0x47e>
  404c08:	2d10      	cmp	r5, #16
  404c0a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c0c:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 404fc8 <_svfprintf_r+0x7c4>
  404c10:	dd23      	ble.n	404c5a <_svfprintf_r+0x456>
  404c12:	f04f 0810 	mov.w	r8, #16
  404c16:	465a      	mov	r2, fp
  404c18:	f8dd 9020 	ldr.w	r9, [sp, #32]
  404c1c:	e004      	b.n	404c28 <_svfprintf_r+0x424>
  404c1e:	3d10      	subs	r5, #16
  404c20:	2d10      	cmp	r5, #16
  404c22:	f104 0408 	add.w	r4, r4, #8
  404c26:	dd17      	ble.n	404c58 <_svfprintf_r+0x454>
  404c28:	3301      	adds	r3, #1
  404c2a:	3210      	adds	r2, #16
  404c2c:	2b07      	cmp	r3, #7
  404c2e:	9225      	str	r2, [sp, #148]	; 0x94
  404c30:	9324      	str	r3, [sp, #144]	; 0x90
  404c32:	f8c4 a000 	str.w	sl, [r4]
  404c36:	f8c4 8004 	str.w	r8, [r4, #4]
  404c3a:	ddf0      	ble.n	404c1e <_svfprintf_r+0x41a>
  404c3c:	4648      	mov	r0, r9
  404c3e:	4631      	mov	r1, r6
  404c40:	aa23      	add	r2, sp, #140	; 0x8c
  404c42:	f003 fa61 	bl	408108 <__ssprint_r>
  404c46:	2800      	cmp	r0, #0
  404c48:	f47f aea2 	bne.w	404990 <_svfprintf_r+0x18c>
  404c4c:	3d10      	subs	r5, #16
  404c4e:	2d10      	cmp	r5, #16
  404c50:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404c52:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c54:	463c      	mov	r4, r7
  404c56:	dce7      	bgt.n	404c28 <_svfprintf_r+0x424>
  404c58:	4693      	mov	fp, r2
  404c5a:	3301      	adds	r3, #1
  404c5c:	44ab      	add	fp, r5
  404c5e:	2b07      	cmp	r3, #7
  404c60:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404c64:	9324      	str	r3, [sp, #144]	; 0x90
  404c66:	f8c4 a000 	str.w	sl, [r4]
  404c6a:	6065      	str	r5, [r4, #4]
  404c6c:	dd09      	ble.n	404c82 <_svfprintf_r+0x47e>
  404c6e:	9808      	ldr	r0, [sp, #32]
  404c70:	4631      	mov	r1, r6
  404c72:	aa23      	add	r2, sp, #140	; 0x8c
  404c74:	f003 fa48 	bl	408108 <__ssprint_r>
  404c78:	2800      	cmp	r0, #0
  404c7a:	f47f ae89 	bne.w	404990 <_svfprintf_r+0x18c>
  404c7e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404c82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404c84:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404c86:	990c      	ldr	r1, [sp, #48]	; 0x30
  404c88:	428a      	cmp	r2, r1
  404c8a:	bfac      	ite	ge
  404c8c:	189b      	addge	r3, r3, r2
  404c8e:	185b      	addlt	r3, r3, r1
  404c90:	930b      	str	r3, [sp, #44]	; 0x2c
  404c92:	f1bb 0f00 	cmp.w	fp, #0
  404c96:	f47f ae73 	bne.w	404980 <_svfprintf_r+0x17c>
  404c9a:	2300      	movs	r3, #0
  404c9c:	9324      	str	r3, [sp, #144]	; 0x90
  404c9e:	463c      	mov	r4, r7
  404ca0:	e5d5      	b.n	40484e <_svfprintf_r+0x4a>
  404ca2:	4619      	mov	r1, r3
  404ca4:	9807      	ldr	r0, [sp, #28]
  404ca6:	781d      	ldrb	r5, [r3, #0]
  404ca8:	f040 0004 	orr.w	r0, r0, #4
  404cac:	9007      	str	r0, [sp, #28]
  404cae:	e5fc      	b.n	4048aa <_svfprintf_r+0xa6>
  404cb0:	930a      	str	r3, [sp, #40]	; 0x28
  404cb2:	9b07      	ldr	r3, [sp, #28]
  404cb4:	f013 0320 	ands.w	r3, r3, #32
  404cb8:	f000 810e 	beq.w	404ed8 <_svfprintf_r+0x6d4>
  404cbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404cbe:	f103 0907 	add.w	r9, r3, #7
  404cc2:	f029 0307 	bic.w	r3, r9, #7
  404cc6:	f103 0208 	add.w	r2, r3, #8
  404cca:	e9d3 8900 	ldrd	r8, r9, [r3]
  404cce:	920e      	str	r2, [sp, #56]	; 0x38
  404cd0:	2300      	movs	r3, #0
  404cd2:	e67c      	b.n	4049ce <_svfprintf_r+0x1ca>
  404cd4:	781d      	ldrb	r5, [r3, #0]
  404cd6:	4619      	mov	r1, r3
  404cd8:	222b      	movs	r2, #43	; 0x2b
  404cda:	e5e6      	b.n	4048aa <_svfprintf_r+0xa6>
  404cdc:	781d      	ldrb	r5, [r3, #0]
  404cde:	2d2a      	cmp	r5, #42	; 0x2a
  404ce0:	f103 0101 	add.w	r1, r3, #1
  404ce4:	f000 87ad 	beq.w	405c42 <_svfprintf_r+0x143e>
  404ce8:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  404cec:	2809      	cmp	r0, #9
  404cee:	460b      	mov	r3, r1
  404cf0:	f04f 0a00 	mov.w	sl, #0
  404cf4:	f63f adda 	bhi.w	4048ac <_svfprintf_r+0xa8>
  404cf8:	f813 5b01 	ldrb.w	r5, [r3], #1
  404cfc:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  404d00:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  404d04:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  404d08:	2809      	cmp	r0, #9
  404d0a:	d9f5      	bls.n	404cf8 <_svfprintf_r+0x4f4>
  404d0c:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  404d10:	e5cc      	b.n	4048ac <_svfprintf_r+0xa8>
  404d12:	930a      	str	r3, [sp, #40]	; 0x28
  404d14:	9b07      	ldr	r3, [sp, #28]
  404d16:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404d1a:	069b      	lsls	r3, r3, #26
  404d1c:	f140 80a1 	bpl.w	404e62 <_svfprintf_r+0x65e>
  404d20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404d22:	f103 0907 	add.w	r9, r3, #7
  404d26:	f029 0907 	bic.w	r9, r9, #7
  404d2a:	e9d9 2300 	ldrd	r2, r3, [r9]
  404d2e:	f109 0108 	add.w	r1, r9, #8
  404d32:	910e      	str	r1, [sp, #56]	; 0x38
  404d34:	4690      	mov	r8, r2
  404d36:	4699      	mov	r9, r3
  404d38:	2a00      	cmp	r2, #0
  404d3a:	f173 0300 	sbcs.w	r3, r3, #0
  404d3e:	f2c0 840b 	blt.w	405558 <_svfprintf_r+0xd54>
  404d42:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404d46:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  404d4a:	2301      	movs	r3, #1
  404d4c:	e645      	b.n	4049da <_svfprintf_r+0x1d6>
  404d4e:	930a      	str	r3, [sp, #40]	; 0x28
  404d50:	4b9b      	ldr	r3, [pc, #620]	; (404fc0 <_svfprintf_r+0x7bc>)
  404d52:	9316      	str	r3, [sp, #88]	; 0x58
  404d54:	9b07      	ldr	r3, [sp, #28]
  404d56:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404d5a:	069b      	lsls	r3, r3, #26
  404d5c:	f140 80f3 	bpl.w	404f46 <_svfprintf_r+0x742>
  404d60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404d62:	f103 0907 	add.w	r9, r3, #7
  404d66:	f029 0307 	bic.w	r3, r9, #7
  404d6a:	e9d3 8900 	ldrd	r8, r9, [r3]
  404d6e:	f103 0208 	add.w	r2, r3, #8
  404d72:	920e      	str	r2, [sp, #56]	; 0x38
  404d74:	9b07      	ldr	r3, [sp, #28]
  404d76:	07d9      	lsls	r1, r3, #31
  404d78:	f140 80f5 	bpl.w	404f66 <_svfprintf_r+0x762>
  404d7c:	ea58 0309 	orrs.w	r3, r8, r9
  404d80:	f000 80f1 	beq.w	404f66 <_svfprintf_r+0x762>
  404d84:	9a07      	ldr	r2, [sp, #28]
  404d86:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  404d8a:	2330      	movs	r3, #48	; 0x30
  404d8c:	f042 0202 	orr.w	r2, r2, #2
  404d90:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  404d94:	9207      	str	r2, [sp, #28]
  404d96:	2302      	movs	r3, #2
  404d98:	e619      	b.n	4049ce <_svfprintf_r+0x1ca>
  404d9a:	781d      	ldrb	r5, [r3, #0]
  404d9c:	4619      	mov	r1, r3
  404d9e:	2a00      	cmp	r2, #0
  404da0:	f47f ad83 	bne.w	4048aa <_svfprintf_r+0xa6>
  404da4:	2220      	movs	r2, #32
  404da6:	e580      	b.n	4048aa <_svfprintf_r+0xa6>
  404da8:	9907      	ldr	r1, [sp, #28]
  404daa:	f041 0120 	orr.w	r1, r1, #32
  404dae:	9107      	str	r1, [sp, #28]
  404db0:	781d      	ldrb	r5, [r3, #0]
  404db2:	4619      	mov	r1, r3
  404db4:	e579      	b.n	4048aa <_svfprintf_r+0xa6>
  404db6:	930a      	str	r3, [sp, #40]	; 0x28
  404db8:	9b07      	ldr	r3, [sp, #28]
  404dba:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404dbe:	069a      	lsls	r2, r3, #26
  404dc0:	f140 84a1 	bpl.w	405706 <_svfprintf_r+0xf02>
  404dc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404dc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404dc8:	ea4f 79e1 	mov.w	r9, r1, asr #31
  404dcc:	6813      	ldr	r3, [r2, #0]
  404dce:	4608      	mov	r0, r1
  404dd0:	4688      	mov	r8, r1
  404dd2:	3204      	adds	r2, #4
  404dd4:	4649      	mov	r1, r9
  404dd6:	920e      	str	r2, [sp, #56]	; 0x38
  404dd8:	e9c3 0100 	strd	r0, r1, [r3]
  404ddc:	e537      	b.n	40484e <_svfprintf_r+0x4a>
  404dde:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404de0:	930a      	str	r3, [sp, #40]	; 0x28
  404de2:	6813      	ldr	r3, [r2, #0]
  404de4:	9310      	str	r3, [sp, #64]	; 0x40
  404de6:	f04f 0b00 	mov.w	fp, #0
  404dea:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  404dee:	f102 0904 	add.w	r9, r2, #4
  404df2:	2b00      	cmp	r3, #0
  404df4:	f000 863b 	beq.w	405a6e <_svfprintf_r+0x126a>
  404df8:	f1ba 0f00 	cmp.w	sl, #0
  404dfc:	9810      	ldr	r0, [sp, #64]	; 0x40
  404dfe:	f2c0 85e9 	blt.w	4059d4 <_svfprintf_r+0x11d0>
  404e02:	4659      	mov	r1, fp
  404e04:	4652      	mov	r2, sl
  404e06:	f002 fb0b 	bl	407420 <memchr>
  404e0a:	2800      	cmp	r0, #0
  404e0c:	f000 866c 	beq.w	405ae8 <_svfprintf_r+0x12e4>
  404e10:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404e12:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  404e16:	1ac3      	subs	r3, r0, r3
  404e18:	930d      	str	r3, [sp, #52]	; 0x34
  404e1a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  404e1e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404e22:	9309      	str	r3, [sp, #36]	; 0x24
  404e24:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  404e28:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404e2c:	e60a      	b.n	404a44 <_svfprintf_r+0x240>
  404e2e:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  404e32:	2100      	movs	r1, #0
  404e34:	f813 5b01 	ldrb.w	r5, [r3], #1
  404e38:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  404e3c:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  404e40:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  404e44:	2809      	cmp	r0, #9
  404e46:	d9f5      	bls.n	404e34 <_svfprintf_r+0x630>
  404e48:	910c      	str	r1, [sp, #48]	; 0x30
  404e4a:	e52f      	b.n	4048ac <_svfprintf_r+0xa8>
  404e4c:	930a      	str	r3, [sp, #40]	; 0x28
  404e4e:	9b07      	ldr	r3, [sp, #28]
  404e50:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404e54:	f043 0310 	orr.w	r3, r3, #16
  404e58:	9307      	str	r3, [sp, #28]
  404e5a:	9b07      	ldr	r3, [sp, #28]
  404e5c:	069b      	lsls	r3, r3, #26
  404e5e:	f53f af5f 	bmi.w	404d20 <_svfprintf_r+0x51c>
  404e62:	9b07      	ldr	r3, [sp, #28]
  404e64:	06d8      	lsls	r0, r3, #27
  404e66:	f100 8368 	bmi.w	40553a <_svfprintf_r+0xd36>
  404e6a:	9b07      	ldr	r3, [sp, #28]
  404e6c:	0659      	lsls	r1, r3, #25
  404e6e:	f140 8364 	bpl.w	40553a <_svfprintf_r+0xd36>
  404e72:	990e      	ldr	r1, [sp, #56]	; 0x38
  404e74:	f9b1 8000 	ldrsh.w	r8, [r1]
  404e78:	3104      	adds	r1, #4
  404e7a:	ea4f 79e8 	mov.w	r9, r8, asr #31
  404e7e:	4642      	mov	r2, r8
  404e80:	464b      	mov	r3, r9
  404e82:	910e      	str	r1, [sp, #56]	; 0x38
  404e84:	e758      	b.n	404d38 <_svfprintf_r+0x534>
  404e86:	781d      	ldrb	r5, [r3, #0]
  404e88:	9907      	ldr	r1, [sp, #28]
  404e8a:	2d6c      	cmp	r5, #108	; 0x6c
  404e8c:	f000 84cb 	beq.w	405826 <_svfprintf_r+0x1022>
  404e90:	f041 0110 	orr.w	r1, r1, #16
  404e94:	9107      	str	r1, [sp, #28]
  404e96:	4619      	mov	r1, r3
  404e98:	e507      	b.n	4048aa <_svfprintf_r+0xa6>
  404e9a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404e9c:	6829      	ldr	r1, [r5, #0]
  404e9e:	910c      	str	r1, [sp, #48]	; 0x30
  404ea0:	4608      	mov	r0, r1
  404ea2:	2800      	cmp	r0, #0
  404ea4:	4629      	mov	r1, r5
  404ea6:	f101 0104 	add.w	r1, r1, #4
  404eaa:	f2c0 84b5 	blt.w	405818 <_svfprintf_r+0x1014>
  404eae:	910e      	str	r1, [sp, #56]	; 0x38
  404eb0:	781d      	ldrb	r5, [r3, #0]
  404eb2:	4619      	mov	r1, r3
  404eb4:	e4f9      	b.n	4048aa <_svfprintf_r+0xa6>
  404eb6:	9907      	ldr	r1, [sp, #28]
  404eb8:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  404ebc:	9107      	str	r1, [sp, #28]
  404ebe:	781d      	ldrb	r5, [r3, #0]
  404ec0:	4619      	mov	r1, r3
  404ec2:	e4f2      	b.n	4048aa <_svfprintf_r+0xa6>
  404ec4:	930a      	str	r3, [sp, #40]	; 0x28
  404ec6:	9b07      	ldr	r3, [sp, #28]
  404ec8:	f043 0310 	orr.w	r3, r3, #16
  404ecc:	9307      	str	r3, [sp, #28]
  404ece:	9b07      	ldr	r3, [sp, #28]
  404ed0:	f013 0320 	ands.w	r3, r3, #32
  404ed4:	f47f aef2 	bne.w	404cbc <_svfprintf_r+0x4b8>
  404ed8:	9a07      	ldr	r2, [sp, #28]
  404eda:	f012 0210 	ands.w	r2, r2, #16
  404ede:	f040 8319 	bne.w	405514 <_svfprintf_r+0xd10>
  404ee2:	9b07      	ldr	r3, [sp, #28]
  404ee4:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  404ee8:	f000 8314 	beq.w	405514 <_svfprintf_r+0xd10>
  404eec:	990e      	ldr	r1, [sp, #56]	; 0x38
  404eee:	4613      	mov	r3, r2
  404ef0:	460a      	mov	r2, r1
  404ef2:	3204      	adds	r2, #4
  404ef4:	f8b1 8000 	ldrh.w	r8, [r1]
  404ef8:	920e      	str	r2, [sp, #56]	; 0x38
  404efa:	f04f 0900 	mov.w	r9, #0
  404efe:	e566      	b.n	4049ce <_svfprintf_r+0x1ca>
  404f00:	930a      	str	r3, [sp, #40]	; 0x28
  404f02:	9b07      	ldr	r3, [sp, #28]
  404f04:	f043 0310 	orr.w	r3, r3, #16
  404f08:	9307      	str	r3, [sp, #28]
  404f0a:	9b07      	ldr	r3, [sp, #28]
  404f0c:	0698      	lsls	r0, r3, #26
  404f0e:	f53f ad53 	bmi.w	4049b8 <_svfprintf_r+0x1b4>
  404f12:	9b07      	ldr	r3, [sp, #28]
  404f14:	06d9      	lsls	r1, r3, #27
  404f16:	f100 8306 	bmi.w	405526 <_svfprintf_r+0xd22>
  404f1a:	9b07      	ldr	r3, [sp, #28]
  404f1c:	065a      	lsls	r2, r3, #25
  404f1e:	f140 8302 	bpl.w	405526 <_svfprintf_r+0xd22>
  404f22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404f24:	f8b2 8000 	ldrh.w	r8, [r2]
  404f28:	3204      	adds	r2, #4
  404f2a:	f04f 0900 	mov.w	r9, #0
  404f2e:	2301      	movs	r3, #1
  404f30:	920e      	str	r2, [sp, #56]	; 0x38
  404f32:	e54c      	b.n	4049ce <_svfprintf_r+0x1ca>
  404f34:	930a      	str	r3, [sp, #40]	; 0x28
  404f36:	4b23      	ldr	r3, [pc, #140]	; (404fc4 <_svfprintf_r+0x7c0>)
  404f38:	9316      	str	r3, [sp, #88]	; 0x58
  404f3a:	9b07      	ldr	r3, [sp, #28]
  404f3c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404f40:	069b      	lsls	r3, r3, #26
  404f42:	f53f af0d 	bmi.w	404d60 <_svfprintf_r+0x55c>
  404f46:	9b07      	ldr	r3, [sp, #28]
  404f48:	06d8      	lsls	r0, r3, #27
  404f4a:	f140 83cd 	bpl.w	4056e8 <_svfprintf_r+0xee4>
  404f4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404f50:	4613      	mov	r3, r2
  404f52:	681b      	ldr	r3, [r3, #0]
  404f54:	4698      	mov	r8, r3
  404f56:	9b07      	ldr	r3, [sp, #28]
  404f58:	3204      	adds	r2, #4
  404f5a:	07d9      	lsls	r1, r3, #31
  404f5c:	920e      	str	r2, [sp, #56]	; 0x38
  404f5e:	f04f 0900 	mov.w	r9, #0
  404f62:	f53f af0b 	bmi.w	404d7c <_svfprintf_r+0x578>
  404f66:	2302      	movs	r3, #2
  404f68:	e531      	b.n	4049ce <_svfprintf_r+0x1ca>
  404f6a:	990e      	ldr	r1, [sp, #56]	; 0x38
  404f6c:	930a      	str	r3, [sp, #40]	; 0x28
  404f6e:	680a      	ldr	r2, [r1, #0]
  404f70:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  404f74:	2300      	movs	r3, #0
  404f76:	2201      	movs	r2, #1
  404f78:	3104      	adds	r1, #4
  404f7a:	469c      	mov	ip, r3
  404f7c:	9209      	str	r2, [sp, #36]	; 0x24
  404f7e:	910e      	str	r1, [sp, #56]	; 0x38
  404f80:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404f84:	ab26      	add	r3, sp, #152	; 0x98
  404f86:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  404f8a:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  404f8e:	920d      	str	r2, [sp, #52]	; 0x34
  404f90:	9310      	str	r3, [sp, #64]	; 0x40
  404f92:	e55d      	b.n	404a50 <_svfprintf_r+0x24c>
  404f94:	9907      	ldr	r1, [sp, #28]
  404f96:	f041 0108 	orr.w	r1, r1, #8
  404f9a:	9107      	str	r1, [sp, #28]
  404f9c:	781d      	ldrb	r5, [r3, #0]
  404f9e:	4619      	mov	r1, r3
  404fa0:	e483      	b.n	4048aa <_svfprintf_r+0xa6>
  404fa2:	9907      	ldr	r1, [sp, #28]
  404fa4:	f041 0101 	orr.w	r1, r1, #1
  404fa8:	9107      	str	r1, [sp, #28]
  404faa:	781d      	ldrb	r5, [r3, #0]
  404fac:	4619      	mov	r1, r3
  404fae:	e47c      	b.n	4048aa <_svfprintf_r+0xa6>
  404fb0:	9907      	ldr	r1, [sp, #28]
  404fb2:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  404fb6:	9107      	str	r1, [sp, #28]
  404fb8:	781d      	ldrb	r5, [r3, #0]
  404fba:	4619      	mov	r1, r3
  404fbc:	e475      	b.n	4048aa <_svfprintf_r+0xa6>
  404fbe:	bf00      	nop
  404fc0:	0040926c 	.word	0x0040926c
  404fc4:	00409258 	.word	0x00409258
  404fc8:	00409238 	.word	0x00409238
  404fcc:	00409228 	.word	0x00409228
  404fd0:	930a      	str	r3, [sp, #40]	; 0x28
  404fd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404fd4:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404fd8:	f103 0907 	add.w	r9, r3, #7
  404fdc:	f029 0307 	bic.w	r3, r9, #7
  404fe0:	f103 0208 	add.w	r2, r3, #8
  404fe4:	920e      	str	r2, [sp, #56]	; 0x38
  404fe6:	681a      	ldr	r2, [r3, #0]
  404fe8:	9214      	str	r2, [sp, #80]	; 0x50
  404fea:	685b      	ldr	r3, [r3, #4]
  404fec:	9315      	str	r3, [sp, #84]	; 0x54
  404fee:	9915      	ldr	r1, [sp, #84]	; 0x54
  404ff0:	9814      	ldr	r0, [sp, #80]	; 0x50
  404ff2:	f003 f84b 	bl	40808c <__fpclassifyd>
  404ff6:	2801      	cmp	r0, #1
  404ff8:	46d3      	mov	fp, sl
  404ffa:	9814      	ldr	r0, [sp, #80]	; 0x50
  404ffc:	9915      	ldr	r1, [sp, #84]	; 0x54
  404ffe:	f040 8359 	bne.w	4056b4 <_svfprintf_r+0xeb0>
  405002:	2200      	movs	r2, #0
  405004:	2300      	movs	r3, #0
  405006:	f7ff fa9b 	bl	404540 <__aeabi_dcmplt>
  40500a:	2800      	cmp	r0, #0
  40500c:	f040 8564 	bne.w	405ad8 <_svfprintf_r+0x12d4>
  405010:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405014:	9b07      	ldr	r3, [sp, #28]
  405016:	4abe      	ldr	r2, [pc, #760]	; (405310 <_svfprintf_r+0xb0c>)
  405018:	f8df e300 	ldr.w	lr, [pc, #768]	; 40531c <_svfprintf_r+0xb18>
  40501c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405020:	9307      	str	r3, [sp, #28]
  405022:	4613      	mov	r3, r2
  405024:	2103      	movs	r1, #3
  405026:	2000      	movs	r0, #0
  405028:	2d47      	cmp	r5, #71	; 0x47
  40502a:	bfd8      	it	le
  40502c:	4673      	movle	r3, lr
  40502e:	9109      	str	r1, [sp, #36]	; 0x24
  405030:	9011      	str	r0, [sp, #68]	; 0x44
  405032:	9310      	str	r3, [sp, #64]	; 0x40
  405034:	910d      	str	r1, [sp, #52]	; 0x34
  405036:	9012      	str	r0, [sp, #72]	; 0x48
  405038:	e504      	b.n	404a44 <_svfprintf_r+0x240>
  40503a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40503c:	9907      	ldr	r1, [sp, #28]
  40503e:	930a      	str	r3, [sp, #40]	; 0x28
  405040:	2230      	movs	r2, #48	; 0x30
  405042:	6803      	ldr	r3, [r0, #0]
  405044:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  405048:	4602      	mov	r2, r0
  40504a:	2578      	movs	r5, #120	; 0x78
  40504c:	f041 0102 	orr.w	r1, r1, #2
  405050:	3204      	adds	r2, #4
  405052:	4698      	mov	r8, r3
  405054:	4baf      	ldr	r3, [pc, #700]	; (405314 <_svfprintf_r+0xb10>)
  405056:	9316      	str	r3, [sp, #88]	; 0x58
  405058:	9107      	str	r1, [sp, #28]
  40505a:	920e      	str	r2, [sp, #56]	; 0x38
  40505c:	f04f 0900 	mov.w	r9, #0
  405060:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  405064:	2302      	movs	r3, #2
  405066:	e4b2      	b.n	4049ce <_svfprintf_r+0x1ca>
  405068:	930a      	str	r3, [sp, #40]	; 0x28
  40506a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40506e:	2d00      	cmp	r5, #0
  405070:	f000 83c6 	beq.w	405800 <_svfprintf_r+0xffc>
  405074:	2300      	movs	r3, #0
  405076:	2201      	movs	r2, #1
  405078:	469c      	mov	ip, r3
  40507a:	9209      	str	r2, [sp, #36]	; 0x24
  40507c:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  405080:	e77e      	b.n	404f80 <_svfprintf_r+0x77c>
  405082:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405086:	e539      	b.n	404afc <_svfprintf_r+0x2f8>
  405088:	2b01      	cmp	r3, #1
  40508a:	f47f acb8 	bne.w	4049fe <_svfprintf_r+0x1fa>
  40508e:	f1b9 0f00 	cmp.w	r9, #0
  405092:	bf08      	it	eq
  405094:	f1b8 0f0a 	cmpeq.w	r8, #10
  405098:	f080 821c 	bcs.w	4054d4 <_svfprintf_r+0xcd0>
  40509c:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  4050a0:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4050a4:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  4050a8:	ebcb 0307 	rsb	r3, fp, r7
  4050ac:	930d      	str	r3, [sp, #52]	; 0x34
  4050ae:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4050b2:	e4bf      	b.n	404a34 <_svfprintf_r+0x230>
  4050b4:	2d65      	cmp	r5, #101	; 0x65
  4050b6:	f340 80a0 	ble.w	4051fa <_svfprintf_r+0x9f6>
  4050ba:	9814      	ldr	r0, [sp, #80]	; 0x50
  4050bc:	9915      	ldr	r1, [sp, #84]	; 0x54
  4050be:	2200      	movs	r2, #0
  4050c0:	2300      	movs	r3, #0
  4050c2:	f7ff fa33 	bl	40452c <__aeabi_dcmpeq>
  4050c6:	2800      	cmp	r0, #0
  4050c8:	f000 8145 	beq.w	405356 <_svfprintf_r+0xb52>
  4050cc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4050ce:	4a92      	ldr	r2, [pc, #584]	; (405318 <_svfprintf_r+0xb14>)
  4050d0:	6022      	str	r2, [r4, #0]
  4050d2:	3301      	adds	r3, #1
  4050d4:	f10b 0b01 	add.w	fp, fp, #1
  4050d8:	2201      	movs	r2, #1
  4050da:	2b07      	cmp	r3, #7
  4050dc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4050e0:	9324      	str	r3, [sp, #144]	; 0x90
  4050e2:	6062      	str	r2, [r4, #4]
  4050e4:	f300 8334 	bgt.w	405750 <_svfprintf_r+0xf4c>
  4050e8:	3408      	adds	r4, #8
  4050ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4050ec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4050ee:	4293      	cmp	r3, r2
  4050f0:	db03      	blt.n	4050fa <_svfprintf_r+0x8f6>
  4050f2:	9b07      	ldr	r3, [sp, #28]
  4050f4:	07da      	lsls	r2, r3, #31
  4050f6:	f57f ad7f 	bpl.w	404bf8 <_svfprintf_r+0x3f4>
  4050fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4050fc:	9918      	ldr	r1, [sp, #96]	; 0x60
  4050fe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  405100:	6022      	str	r2, [r4, #0]
  405102:	3301      	adds	r3, #1
  405104:	448b      	add	fp, r1
  405106:	2b07      	cmp	r3, #7
  405108:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40510c:	6061      	str	r1, [r4, #4]
  40510e:	9324      	str	r3, [sp, #144]	; 0x90
  405110:	f300 8390 	bgt.w	405834 <_svfprintf_r+0x1030>
  405114:	3408      	adds	r4, #8
  405116:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405118:	1e5d      	subs	r5, r3, #1
  40511a:	2d00      	cmp	r5, #0
  40511c:	f77f ad6c 	ble.w	404bf8 <_svfprintf_r+0x3f4>
  405120:	2d10      	cmp	r5, #16
  405122:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405124:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 405320 <_svfprintf_r+0xb1c>
  405128:	f340 81ba 	ble.w	4054a0 <_svfprintf_r+0xc9c>
  40512c:	f04f 0810 	mov.w	r8, #16
  405130:	465a      	mov	r2, fp
  405132:	f8dd a020 	ldr.w	sl, [sp, #32]
  405136:	e004      	b.n	405142 <_svfprintf_r+0x93e>
  405138:	3408      	adds	r4, #8
  40513a:	3d10      	subs	r5, #16
  40513c:	2d10      	cmp	r5, #16
  40513e:	f340 81ae 	ble.w	40549e <_svfprintf_r+0xc9a>
  405142:	3301      	adds	r3, #1
  405144:	3210      	adds	r2, #16
  405146:	2b07      	cmp	r3, #7
  405148:	9225      	str	r2, [sp, #148]	; 0x94
  40514a:	9324      	str	r3, [sp, #144]	; 0x90
  40514c:	f8c4 9000 	str.w	r9, [r4]
  405150:	f8c4 8004 	str.w	r8, [r4, #4]
  405154:	ddf0      	ble.n	405138 <_svfprintf_r+0x934>
  405156:	4650      	mov	r0, sl
  405158:	4631      	mov	r1, r6
  40515a:	aa23      	add	r2, sp, #140	; 0x8c
  40515c:	f002 ffd4 	bl	408108 <__ssprint_r>
  405160:	2800      	cmp	r0, #0
  405162:	f47f ac15 	bne.w	404990 <_svfprintf_r+0x18c>
  405166:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405168:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40516a:	463c      	mov	r4, r7
  40516c:	e7e5      	b.n	40513a <_svfprintf_r+0x936>
  40516e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405170:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405172:	ebc2 0a03 	rsb	sl, r2, r3
  405176:	f1ba 0f00 	cmp.w	sl, #0
  40517a:	f77f ace7 	ble.w	404b4c <_svfprintf_r+0x348>
  40517e:	f1ba 0f10 	cmp.w	sl, #16
  405182:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405184:	f8df 9198 	ldr.w	r9, [pc, #408]	; 405320 <_svfprintf_r+0xb1c>
  405188:	dd2b      	ble.n	4051e2 <_svfprintf_r+0x9de>
  40518a:	4649      	mov	r1, r9
  40518c:	465b      	mov	r3, fp
  40518e:	46a9      	mov	r9, r5
  405190:	f04f 0810 	mov.w	r8, #16
  405194:	f8dd b020 	ldr.w	fp, [sp, #32]
  405198:	460d      	mov	r5, r1
  40519a:	e006      	b.n	4051aa <_svfprintf_r+0x9a6>
  40519c:	f1aa 0a10 	sub.w	sl, sl, #16
  4051a0:	f1ba 0f10 	cmp.w	sl, #16
  4051a4:	f104 0408 	add.w	r4, r4, #8
  4051a8:	dd17      	ble.n	4051da <_svfprintf_r+0x9d6>
  4051aa:	3201      	adds	r2, #1
  4051ac:	3310      	adds	r3, #16
  4051ae:	2a07      	cmp	r2, #7
  4051b0:	9325      	str	r3, [sp, #148]	; 0x94
  4051b2:	9224      	str	r2, [sp, #144]	; 0x90
  4051b4:	e884 0120 	stmia.w	r4, {r5, r8}
  4051b8:	ddf0      	ble.n	40519c <_svfprintf_r+0x998>
  4051ba:	4658      	mov	r0, fp
  4051bc:	4631      	mov	r1, r6
  4051be:	aa23      	add	r2, sp, #140	; 0x8c
  4051c0:	f002 ffa2 	bl	408108 <__ssprint_r>
  4051c4:	2800      	cmp	r0, #0
  4051c6:	f47f abe3 	bne.w	404990 <_svfprintf_r+0x18c>
  4051ca:	f1aa 0a10 	sub.w	sl, sl, #16
  4051ce:	f1ba 0f10 	cmp.w	sl, #16
  4051d2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4051d4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4051d6:	463c      	mov	r4, r7
  4051d8:	dce7      	bgt.n	4051aa <_svfprintf_r+0x9a6>
  4051da:	469b      	mov	fp, r3
  4051dc:	462b      	mov	r3, r5
  4051de:	464d      	mov	r5, r9
  4051e0:	4699      	mov	r9, r3
  4051e2:	3201      	adds	r2, #1
  4051e4:	44d3      	add	fp, sl
  4051e6:	2a07      	cmp	r2, #7
  4051e8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4051ec:	9224      	str	r2, [sp, #144]	; 0x90
  4051ee:	e884 0600 	stmia.w	r4, {r9, sl}
  4051f2:	f300 8252 	bgt.w	40569a <_svfprintf_r+0xe96>
  4051f6:	3408      	adds	r4, #8
  4051f8:	e4a8      	b.n	404b4c <_svfprintf_r+0x348>
  4051fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4051fc:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4051fe:	2b01      	cmp	r3, #1
  405200:	f340 8220 	ble.w	405644 <_svfprintf_r+0xe40>
  405204:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405206:	6023      	str	r3, [r4, #0]
  405208:	3501      	adds	r5, #1
  40520a:	f10b 0301 	add.w	r3, fp, #1
  40520e:	2201      	movs	r2, #1
  405210:	2d07      	cmp	r5, #7
  405212:	9325      	str	r3, [sp, #148]	; 0x94
  405214:	9524      	str	r5, [sp, #144]	; 0x90
  405216:	6062      	str	r2, [r4, #4]
  405218:	f300 8226 	bgt.w	405668 <_svfprintf_r+0xe64>
  40521c:	3408      	adds	r4, #8
  40521e:	9918      	ldr	r1, [sp, #96]	; 0x60
  405220:	6061      	str	r1, [r4, #4]
  405222:	3501      	adds	r5, #1
  405224:	eb03 0b01 	add.w	fp, r3, r1
  405228:	2d07      	cmp	r5, #7
  40522a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40522c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405230:	9524      	str	r5, [sp, #144]	; 0x90
  405232:	6023      	str	r3, [r4, #0]
  405234:	f300 8224 	bgt.w	405680 <_svfprintf_r+0xe7c>
  405238:	3408      	adds	r4, #8
  40523a:	2300      	movs	r3, #0
  40523c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40523e:	9915      	ldr	r1, [sp, #84]	; 0x54
  405240:	2200      	movs	r2, #0
  405242:	f7ff f973 	bl	40452c <__aeabi_dcmpeq>
  405246:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405248:	2800      	cmp	r0, #0
  40524a:	f040 80de 	bne.w	40540a <_svfprintf_r+0xc06>
  40524e:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405250:	3b01      	subs	r3, #1
  405252:	3501      	adds	r5, #1
  405254:	3201      	adds	r2, #1
  405256:	449b      	add	fp, r3
  405258:	2d07      	cmp	r5, #7
  40525a:	9524      	str	r5, [sp, #144]	; 0x90
  40525c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405260:	6022      	str	r2, [r4, #0]
  405262:	6063      	str	r3, [r4, #4]
  405264:	f300 810e 	bgt.w	405484 <_svfprintf_r+0xc80>
  405268:	3408      	adds	r4, #8
  40526a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40526c:	6062      	str	r2, [r4, #4]
  40526e:	3501      	adds	r5, #1
  405270:	4493      	add	fp, r2
  405272:	ab1f      	add	r3, sp, #124	; 0x7c
  405274:	2d07      	cmp	r5, #7
  405276:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40527a:	9524      	str	r5, [sp, #144]	; 0x90
  40527c:	6023      	str	r3, [r4, #0]
  40527e:	f77f acba 	ble.w	404bf6 <_svfprintf_r+0x3f2>
  405282:	9808      	ldr	r0, [sp, #32]
  405284:	4631      	mov	r1, r6
  405286:	aa23      	add	r2, sp, #140	; 0x8c
  405288:	f002 ff3e 	bl	408108 <__ssprint_r>
  40528c:	2800      	cmp	r0, #0
  40528e:	f47f ab7f 	bne.w	404990 <_svfprintf_r+0x18c>
  405292:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405296:	463c      	mov	r4, r7
  405298:	e4ae      	b.n	404bf8 <_svfprintf_r+0x3f4>
  40529a:	2b00      	cmp	r3, #0
  40529c:	d132      	bne.n	405304 <_svfprintf_r+0xb00>
  40529e:	9b07      	ldr	r3, [sp, #28]
  4052a0:	07d8      	lsls	r0, r3, #31
  4052a2:	d52f      	bpl.n	405304 <_svfprintf_r+0xb00>
  4052a4:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  4052a8:	2330      	movs	r3, #48	; 0x30
  4052aa:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4052ae:	ebcb 0307 	rsb	r3, fp, r7
  4052b2:	930d      	str	r3, [sp, #52]	; 0x34
  4052b4:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4052b8:	f7ff bbbc 	b.w	404a34 <_svfprintf_r+0x230>
  4052bc:	9808      	ldr	r0, [sp, #32]
  4052be:	4631      	mov	r1, r6
  4052c0:	aa23      	add	r2, sp, #140	; 0x8c
  4052c2:	f002 ff21 	bl	408108 <__ssprint_r>
  4052c6:	2800      	cmp	r0, #0
  4052c8:	f47f ab62 	bne.w	404990 <_svfprintf_r+0x18c>
  4052cc:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4052d0:	463c      	mov	r4, r7
  4052d2:	e47f      	b.n	404bd4 <_svfprintf_r+0x3d0>
  4052d4:	9808      	ldr	r0, [sp, #32]
  4052d6:	4631      	mov	r1, r6
  4052d8:	aa23      	add	r2, sp, #140	; 0x8c
  4052da:	f002 ff15 	bl	408108 <__ssprint_r>
  4052de:	2800      	cmp	r0, #0
  4052e0:	f47f ab56 	bne.w	404990 <_svfprintf_r+0x18c>
  4052e4:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4052e8:	463c      	mov	r4, r7
  4052ea:	e41a      	b.n	404b22 <_svfprintf_r+0x31e>
  4052ec:	9808      	ldr	r0, [sp, #32]
  4052ee:	4631      	mov	r1, r6
  4052f0:	aa23      	add	r2, sp, #140	; 0x8c
  4052f2:	f002 ff09 	bl	408108 <__ssprint_r>
  4052f6:	2800      	cmp	r0, #0
  4052f8:	f47f ab4a 	bne.w	404990 <_svfprintf_r+0x18c>
  4052fc:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405300:	463c      	mov	r4, r7
  405302:	e41f      	b.n	404b44 <_svfprintf_r+0x340>
  405304:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  405308:	9710      	str	r7, [sp, #64]	; 0x40
  40530a:	f7ff bb93 	b.w	404a34 <_svfprintf_r+0x230>
  40530e:	bf00      	nop
  405310:	0040924c 	.word	0x0040924c
  405314:	0040926c 	.word	0x0040926c
  405318:	00409288 	.word	0x00409288
  40531c:	00409248 	.word	0x00409248
  405320:	00409228 	.word	0x00409228
  405324:	9816      	ldr	r0, [sp, #88]	; 0x58
  405326:	46bb      	mov	fp, r7
  405328:	ea4f 1318 	mov.w	r3, r8, lsr #4
  40532c:	f008 010f 	and.w	r1, r8, #15
  405330:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  405334:	ea4f 1219 	mov.w	r2, r9, lsr #4
  405338:	4698      	mov	r8, r3
  40533a:	4691      	mov	r9, r2
  40533c:	5c43      	ldrb	r3, [r0, r1]
  40533e:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  405342:	ea58 0309 	orrs.w	r3, r8, r9
  405346:	d1ef      	bne.n	405328 <_svfprintf_r+0xb24>
  405348:	465b      	mov	r3, fp
  40534a:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40534e:	1afb      	subs	r3, r7, r3
  405350:	930d      	str	r3, [sp, #52]	; 0x34
  405352:	f7ff bb6f 	b.w	404a34 <_svfprintf_r+0x230>
  405356:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405358:	2d00      	cmp	r5, #0
  40535a:	f340 8205 	ble.w	405768 <_svfprintf_r+0xf64>
  40535e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405360:	9912      	ldr	r1, [sp, #72]	; 0x48
  405362:	428a      	cmp	r2, r1
  405364:	4613      	mov	r3, r2
  405366:	bfa8      	it	ge
  405368:	460b      	movge	r3, r1
  40536a:	461d      	mov	r5, r3
  40536c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40536e:	2d00      	cmp	r5, #0
  405370:	eb01 0a02 	add.w	sl, r1, r2
  405374:	dd0b      	ble.n	40538e <_svfprintf_r+0xb8a>
  405376:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405378:	6021      	str	r1, [r4, #0]
  40537a:	3301      	adds	r3, #1
  40537c:	44ab      	add	fp, r5
  40537e:	2b07      	cmp	r3, #7
  405380:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405384:	6065      	str	r5, [r4, #4]
  405386:	9324      	str	r3, [sp, #144]	; 0x90
  405388:	f300 834d 	bgt.w	405a26 <_svfprintf_r+0x1222>
  40538c:	3408      	adds	r4, #8
  40538e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405390:	2d00      	cmp	r5, #0
  405392:	bfa8      	it	ge
  405394:	1b5b      	subge	r3, r3, r5
  405396:	2b00      	cmp	r3, #0
  405398:	461d      	mov	r5, r3
  40539a:	f340 80f5 	ble.w	405588 <_svfprintf_r+0xd84>
  40539e:	2d10      	cmp	r5, #16
  4053a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053a2:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 405998 <_svfprintf_r+0x1194>
  4053a6:	f340 81c6 	ble.w	405736 <_svfprintf_r+0xf32>
  4053aa:	465a      	mov	r2, fp
  4053ac:	f04f 0810 	mov.w	r8, #16
  4053b0:	f8dd b020 	ldr.w	fp, [sp, #32]
  4053b4:	e004      	b.n	4053c0 <_svfprintf_r+0xbbc>
  4053b6:	3408      	adds	r4, #8
  4053b8:	3d10      	subs	r5, #16
  4053ba:	2d10      	cmp	r5, #16
  4053bc:	f340 81ba 	ble.w	405734 <_svfprintf_r+0xf30>
  4053c0:	3301      	adds	r3, #1
  4053c2:	3210      	adds	r2, #16
  4053c4:	2b07      	cmp	r3, #7
  4053c6:	9225      	str	r2, [sp, #148]	; 0x94
  4053c8:	9324      	str	r3, [sp, #144]	; 0x90
  4053ca:	f8c4 9000 	str.w	r9, [r4]
  4053ce:	f8c4 8004 	str.w	r8, [r4, #4]
  4053d2:	ddf0      	ble.n	4053b6 <_svfprintf_r+0xbb2>
  4053d4:	4658      	mov	r0, fp
  4053d6:	4631      	mov	r1, r6
  4053d8:	aa23      	add	r2, sp, #140	; 0x8c
  4053da:	f002 fe95 	bl	408108 <__ssprint_r>
  4053de:	2800      	cmp	r0, #0
  4053e0:	f47f aad6 	bne.w	404990 <_svfprintf_r+0x18c>
  4053e4:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4053e6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053e8:	463c      	mov	r4, r7
  4053ea:	e7e5      	b.n	4053b8 <_svfprintf_r+0xbb4>
  4053ec:	9808      	ldr	r0, [sp, #32]
  4053ee:	4631      	mov	r1, r6
  4053f0:	aa23      	add	r2, sp, #140	; 0x8c
  4053f2:	f002 fe89 	bl	408108 <__ssprint_r>
  4053f6:	2800      	cmp	r0, #0
  4053f8:	f47f aaca 	bne.w	404990 <_svfprintf_r+0x18c>
  4053fc:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405400:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405404:	463c      	mov	r4, r7
  405406:	f7ff bb79 	b.w	404afc <_svfprintf_r+0x2f8>
  40540a:	f103 38ff 	add.w	r8, r3, #4294967295
  40540e:	f1b8 0f00 	cmp.w	r8, #0
  405412:	f77f af2a 	ble.w	40526a <_svfprintf_r+0xa66>
  405416:	f1b8 0f10 	cmp.w	r8, #16
  40541a:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 405998 <_svfprintf_r+0x1194>
  40541e:	dd25      	ble.n	40546c <_svfprintf_r+0xc68>
  405420:	465b      	mov	r3, fp
  405422:	f04f 0a10 	mov.w	sl, #16
  405426:	f8dd b020 	ldr.w	fp, [sp, #32]
  40542a:	e006      	b.n	40543a <_svfprintf_r+0xc36>
  40542c:	f1a8 0810 	sub.w	r8, r8, #16
  405430:	f1b8 0f10 	cmp.w	r8, #16
  405434:	f104 0408 	add.w	r4, r4, #8
  405438:	dd17      	ble.n	40546a <_svfprintf_r+0xc66>
  40543a:	3501      	adds	r5, #1
  40543c:	3310      	adds	r3, #16
  40543e:	2d07      	cmp	r5, #7
  405440:	9325      	str	r3, [sp, #148]	; 0x94
  405442:	9524      	str	r5, [sp, #144]	; 0x90
  405444:	e884 0600 	stmia.w	r4, {r9, sl}
  405448:	ddf0      	ble.n	40542c <_svfprintf_r+0xc28>
  40544a:	4658      	mov	r0, fp
  40544c:	4631      	mov	r1, r6
  40544e:	aa23      	add	r2, sp, #140	; 0x8c
  405450:	f002 fe5a 	bl	408108 <__ssprint_r>
  405454:	2800      	cmp	r0, #0
  405456:	f47f aa9b 	bne.w	404990 <_svfprintf_r+0x18c>
  40545a:	f1a8 0810 	sub.w	r8, r8, #16
  40545e:	f1b8 0f10 	cmp.w	r8, #16
  405462:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405464:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405466:	463c      	mov	r4, r7
  405468:	dce7      	bgt.n	40543a <_svfprintf_r+0xc36>
  40546a:	469b      	mov	fp, r3
  40546c:	3501      	adds	r5, #1
  40546e:	44c3      	add	fp, r8
  405470:	2d07      	cmp	r5, #7
  405472:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405476:	9524      	str	r5, [sp, #144]	; 0x90
  405478:	f8c4 9000 	str.w	r9, [r4]
  40547c:	f8c4 8004 	str.w	r8, [r4, #4]
  405480:	f77f aef2 	ble.w	405268 <_svfprintf_r+0xa64>
  405484:	9808      	ldr	r0, [sp, #32]
  405486:	4631      	mov	r1, r6
  405488:	aa23      	add	r2, sp, #140	; 0x8c
  40548a:	f002 fe3d 	bl	408108 <__ssprint_r>
  40548e:	2800      	cmp	r0, #0
  405490:	f47f aa7e 	bne.w	404990 <_svfprintf_r+0x18c>
  405494:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405498:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40549a:	463c      	mov	r4, r7
  40549c:	e6e5      	b.n	40526a <_svfprintf_r+0xa66>
  40549e:	4693      	mov	fp, r2
  4054a0:	3301      	adds	r3, #1
  4054a2:	44ab      	add	fp, r5
  4054a4:	2b07      	cmp	r3, #7
  4054a6:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4054aa:	9324      	str	r3, [sp, #144]	; 0x90
  4054ac:	f8c4 9000 	str.w	r9, [r4]
  4054b0:	6065      	str	r5, [r4, #4]
  4054b2:	f77f aba0 	ble.w	404bf6 <_svfprintf_r+0x3f2>
  4054b6:	e6e4      	b.n	405282 <_svfprintf_r+0xa7e>
  4054b8:	2b30      	cmp	r3, #48	; 0x30
  4054ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4054bc:	f43f af47 	beq.w	40534e <_svfprintf_r+0xb4a>
  4054c0:	3b01      	subs	r3, #1
  4054c2:	461a      	mov	r2, r3
  4054c4:	9310      	str	r3, [sp, #64]	; 0x40
  4054c6:	1aba      	subs	r2, r7, r2
  4054c8:	2330      	movs	r3, #48	; 0x30
  4054ca:	920d      	str	r2, [sp, #52]	; 0x34
  4054cc:	f801 3c01 	strb.w	r3, [r1, #-1]
  4054d0:	f7ff bab0 	b.w	404a34 <_svfprintf_r+0x230>
  4054d4:	46bb      	mov	fp, r7
  4054d6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4054da:	4640      	mov	r0, r8
  4054dc:	4649      	mov	r1, r9
  4054de:	220a      	movs	r2, #10
  4054e0:	2300      	movs	r3, #0
  4054e2:	f002 ff15 	bl	408310 <__aeabi_uldivmod>
  4054e6:	3230      	adds	r2, #48	; 0x30
  4054e8:	4640      	mov	r0, r8
  4054ea:	4649      	mov	r1, r9
  4054ec:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4054f0:	2300      	movs	r3, #0
  4054f2:	220a      	movs	r2, #10
  4054f4:	f002 ff0c 	bl	408310 <__aeabi_uldivmod>
  4054f8:	4680      	mov	r8, r0
  4054fa:	4689      	mov	r9, r1
  4054fc:	ea58 0309 	orrs.w	r3, r8, r9
  405500:	d1eb      	bne.n	4054da <_svfprintf_r+0xcd6>
  405502:	465b      	mov	r3, fp
  405504:	1afb      	subs	r3, r7, r3
  405506:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40550a:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40550e:	930d      	str	r3, [sp, #52]	; 0x34
  405510:	f7ff ba90 	b.w	404a34 <_svfprintf_r+0x230>
  405514:	990e      	ldr	r1, [sp, #56]	; 0x38
  405516:	680a      	ldr	r2, [r1, #0]
  405518:	3104      	adds	r1, #4
  40551a:	910e      	str	r1, [sp, #56]	; 0x38
  40551c:	4690      	mov	r8, r2
  40551e:	f04f 0900 	mov.w	r9, #0
  405522:	f7ff ba54 	b.w	4049ce <_svfprintf_r+0x1ca>
  405526:	990e      	ldr	r1, [sp, #56]	; 0x38
  405528:	680a      	ldr	r2, [r1, #0]
  40552a:	3104      	adds	r1, #4
  40552c:	2301      	movs	r3, #1
  40552e:	910e      	str	r1, [sp, #56]	; 0x38
  405530:	4690      	mov	r8, r2
  405532:	f04f 0900 	mov.w	r9, #0
  405536:	f7ff ba4a 	b.w	4049ce <_svfprintf_r+0x1ca>
  40553a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40553c:	6813      	ldr	r3, [r2, #0]
  40553e:	4698      	mov	r8, r3
  405540:	ea4f 79e3 	mov.w	r9, r3, asr #31
  405544:	4613      	mov	r3, r2
  405546:	3304      	adds	r3, #4
  405548:	4642      	mov	r2, r8
  40554a:	930e      	str	r3, [sp, #56]	; 0x38
  40554c:	2a00      	cmp	r2, #0
  40554e:	464b      	mov	r3, r9
  405550:	f173 0300 	sbcs.w	r3, r3, #0
  405554:	f6bf abf5 	bge.w	404d42 <_svfprintf_r+0x53e>
  405558:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  40555c:	f1d8 0800 	rsbs	r8, r8, #0
  405560:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  405564:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405568:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  40556c:	2301      	movs	r3, #1
  40556e:	f7ff ba34 	b.w	4049da <_svfprintf_r+0x1d6>
  405572:	9808      	ldr	r0, [sp, #32]
  405574:	4631      	mov	r1, r6
  405576:	aa23      	add	r2, sp, #140	; 0x8c
  405578:	f002 fdc6 	bl	408108 <__ssprint_r>
  40557c:	2800      	cmp	r0, #0
  40557e:	f47f aa07 	bne.w	404990 <_svfprintf_r+0x18c>
  405582:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405586:	463c      	mov	r4, r7
  405588:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40558a:	9912      	ldr	r1, [sp, #72]	; 0x48
  40558c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40558e:	440a      	add	r2, r1
  405590:	4690      	mov	r8, r2
  405592:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405594:	4293      	cmp	r3, r2
  405596:	db46      	blt.n	405626 <_svfprintf_r+0xe22>
  405598:	9a07      	ldr	r2, [sp, #28]
  40559a:	07d0      	lsls	r0, r2, #31
  40559c:	d443      	bmi.n	405626 <_svfprintf_r+0xe22>
  40559e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4055a0:	ebc8 050a 	rsb	r5, r8, sl
  4055a4:	1ad3      	subs	r3, r2, r3
  4055a6:	429d      	cmp	r5, r3
  4055a8:	bfa8      	it	ge
  4055aa:	461d      	movge	r5, r3
  4055ac:	2d00      	cmp	r5, #0
  4055ae:	dd0c      	ble.n	4055ca <_svfprintf_r+0xdc6>
  4055b0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4055b2:	f8c4 8000 	str.w	r8, [r4]
  4055b6:	3201      	adds	r2, #1
  4055b8:	44ab      	add	fp, r5
  4055ba:	2a07      	cmp	r2, #7
  4055bc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4055c0:	6065      	str	r5, [r4, #4]
  4055c2:	9224      	str	r2, [sp, #144]	; 0x90
  4055c4:	f300 8267 	bgt.w	405a96 <_svfprintf_r+0x1292>
  4055c8:	3408      	adds	r4, #8
  4055ca:	2d00      	cmp	r5, #0
  4055cc:	bfac      	ite	ge
  4055ce:	1b5d      	subge	r5, r3, r5
  4055d0:	461d      	movlt	r5, r3
  4055d2:	2d00      	cmp	r5, #0
  4055d4:	f77f ab10 	ble.w	404bf8 <_svfprintf_r+0x3f4>
  4055d8:	2d10      	cmp	r5, #16
  4055da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4055dc:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 405998 <_svfprintf_r+0x1194>
  4055e0:	f77f af5e 	ble.w	4054a0 <_svfprintf_r+0xc9c>
  4055e4:	f04f 0810 	mov.w	r8, #16
  4055e8:	465a      	mov	r2, fp
  4055ea:	f8dd a020 	ldr.w	sl, [sp, #32]
  4055ee:	e004      	b.n	4055fa <_svfprintf_r+0xdf6>
  4055f0:	3408      	adds	r4, #8
  4055f2:	3d10      	subs	r5, #16
  4055f4:	2d10      	cmp	r5, #16
  4055f6:	f77f af52 	ble.w	40549e <_svfprintf_r+0xc9a>
  4055fa:	3301      	adds	r3, #1
  4055fc:	3210      	adds	r2, #16
  4055fe:	2b07      	cmp	r3, #7
  405600:	9225      	str	r2, [sp, #148]	; 0x94
  405602:	9324      	str	r3, [sp, #144]	; 0x90
  405604:	f8c4 9000 	str.w	r9, [r4]
  405608:	f8c4 8004 	str.w	r8, [r4, #4]
  40560c:	ddf0      	ble.n	4055f0 <_svfprintf_r+0xdec>
  40560e:	4650      	mov	r0, sl
  405610:	4631      	mov	r1, r6
  405612:	aa23      	add	r2, sp, #140	; 0x8c
  405614:	f002 fd78 	bl	408108 <__ssprint_r>
  405618:	2800      	cmp	r0, #0
  40561a:	f47f a9b9 	bne.w	404990 <_svfprintf_r+0x18c>
  40561e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405620:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405622:	463c      	mov	r4, r7
  405624:	e7e5      	b.n	4055f2 <_svfprintf_r+0xdee>
  405626:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405628:	9818      	ldr	r0, [sp, #96]	; 0x60
  40562a:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40562c:	6021      	str	r1, [r4, #0]
  40562e:	3201      	adds	r2, #1
  405630:	4483      	add	fp, r0
  405632:	2a07      	cmp	r2, #7
  405634:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405638:	6060      	str	r0, [r4, #4]
  40563a:	9224      	str	r2, [sp, #144]	; 0x90
  40563c:	f300 820a 	bgt.w	405a54 <_svfprintf_r+0x1250>
  405640:	3408      	adds	r4, #8
  405642:	e7ac      	b.n	40559e <_svfprintf_r+0xd9a>
  405644:	9b07      	ldr	r3, [sp, #28]
  405646:	07d9      	lsls	r1, r3, #31
  405648:	f53f addc 	bmi.w	405204 <_svfprintf_r+0xa00>
  40564c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40564e:	6023      	str	r3, [r4, #0]
  405650:	3501      	adds	r5, #1
  405652:	f10b 0b01 	add.w	fp, fp, #1
  405656:	2301      	movs	r3, #1
  405658:	2d07      	cmp	r5, #7
  40565a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40565e:	9524      	str	r5, [sp, #144]	; 0x90
  405660:	6063      	str	r3, [r4, #4]
  405662:	f77f ae01 	ble.w	405268 <_svfprintf_r+0xa64>
  405666:	e70d      	b.n	405484 <_svfprintf_r+0xc80>
  405668:	9808      	ldr	r0, [sp, #32]
  40566a:	4631      	mov	r1, r6
  40566c:	aa23      	add	r2, sp, #140	; 0x8c
  40566e:	f002 fd4b 	bl	408108 <__ssprint_r>
  405672:	2800      	cmp	r0, #0
  405674:	f47f a98c 	bne.w	404990 <_svfprintf_r+0x18c>
  405678:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40567a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40567c:	463c      	mov	r4, r7
  40567e:	e5ce      	b.n	40521e <_svfprintf_r+0xa1a>
  405680:	9808      	ldr	r0, [sp, #32]
  405682:	4631      	mov	r1, r6
  405684:	aa23      	add	r2, sp, #140	; 0x8c
  405686:	f002 fd3f 	bl	408108 <__ssprint_r>
  40568a:	2800      	cmp	r0, #0
  40568c:	f47f a980 	bne.w	404990 <_svfprintf_r+0x18c>
  405690:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405694:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405696:	463c      	mov	r4, r7
  405698:	e5cf      	b.n	40523a <_svfprintf_r+0xa36>
  40569a:	9808      	ldr	r0, [sp, #32]
  40569c:	4631      	mov	r1, r6
  40569e:	aa23      	add	r2, sp, #140	; 0x8c
  4056a0:	f002 fd32 	bl	408108 <__ssprint_r>
  4056a4:	2800      	cmp	r0, #0
  4056a6:	f47f a973 	bne.w	404990 <_svfprintf_r+0x18c>
  4056aa:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4056ae:	463c      	mov	r4, r7
  4056b0:	f7ff ba4c 	b.w	404b4c <_svfprintf_r+0x348>
  4056b4:	f002 fcea 	bl	40808c <__fpclassifyd>
  4056b8:	2800      	cmp	r0, #0
  4056ba:	f040 80c7 	bne.w	40584c <_svfprintf_r+0x1048>
  4056be:	4686      	mov	lr, r0
  4056c0:	4ab2      	ldr	r2, [pc, #712]	; (40598c <_svfprintf_r+0x1188>)
  4056c2:	4bb3      	ldr	r3, [pc, #716]	; (405990 <_svfprintf_r+0x118c>)
  4056c4:	9011      	str	r0, [sp, #68]	; 0x44
  4056c6:	9807      	ldr	r0, [sp, #28]
  4056c8:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4056cc:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  4056d0:	2103      	movs	r1, #3
  4056d2:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  4056d6:	2d47      	cmp	r5, #71	; 0x47
  4056d8:	bfd8      	it	le
  4056da:	461a      	movle	r2, r3
  4056dc:	9109      	str	r1, [sp, #36]	; 0x24
  4056de:	9007      	str	r0, [sp, #28]
  4056e0:	9210      	str	r2, [sp, #64]	; 0x40
  4056e2:	910d      	str	r1, [sp, #52]	; 0x34
  4056e4:	f7ff b9ae 	b.w	404a44 <_svfprintf_r+0x240>
  4056e8:	9b07      	ldr	r3, [sp, #28]
  4056ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4056ec:	f013 0f40 	tst.w	r3, #64	; 0x40
  4056f0:	4613      	mov	r3, r2
  4056f2:	f43f ac2e 	beq.w	404f52 <_svfprintf_r+0x74e>
  4056f6:	3304      	adds	r3, #4
  4056f8:	f8b2 8000 	ldrh.w	r8, [r2]
  4056fc:	930e      	str	r3, [sp, #56]	; 0x38
  4056fe:	f04f 0900 	mov.w	r9, #0
  405702:	f7ff bb37 	b.w	404d74 <_svfprintf_r+0x570>
  405706:	9b07      	ldr	r3, [sp, #28]
  405708:	06db      	lsls	r3, r3, #27
  40570a:	d40b      	bmi.n	405724 <_svfprintf_r+0xf20>
  40570c:	9b07      	ldr	r3, [sp, #28]
  40570e:	065d      	lsls	r5, r3, #25
  405710:	d508      	bpl.n	405724 <_svfprintf_r+0xf20>
  405712:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405714:	6813      	ldr	r3, [r2, #0]
  405716:	3204      	adds	r2, #4
  405718:	920e      	str	r2, [sp, #56]	; 0x38
  40571a:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  40571e:	801a      	strh	r2, [r3, #0]
  405720:	f7ff b895 	b.w	40484e <_svfprintf_r+0x4a>
  405724:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405726:	6813      	ldr	r3, [r2, #0]
  405728:	3204      	adds	r2, #4
  40572a:	920e      	str	r2, [sp, #56]	; 0x38
  40572c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40572e:	601a      	str	r2, [r3, #0]
  405730:	f7ff b88d 	b.w	40484e <_svfprintf_r+0x4a>
  405734:	4693      	mov	fp, r2
  405736:	3301      	adds	r3, #1
  405738:	44ab      	add	fp, r5
  40573a:	2b07      	cmp	r3, #7
  40573c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405740:	9324      	str	r3, [sp, #144]	; 0x90
  405742:	f8c4 9000 	str.w	r9, [r4]
  405746:	6065      	str	r5, [r4, #4]
  405748:	f73f af13 	bgt.w	405572 <_svfprintf_r+0xd6e>
  40574c:	3408      	adds	r4, #8
  40574e:	e71b      	b.n	405588 <_svfprintf_r+0xd84>
  405750:	9808      	ldr	r0, [sp, #32]
  405752:	4631      	mov	r1, r6
  405754:	aa23      	add	r2, sp, #140	; 0x8c
  405756:	f002 fcd7 	bl	408108 <__ssprint_r>
  40575a:	2800      	cmp	r0, #0
  40575c:	f47f a918 	bne.w	404990 <_svfprintf_r+0x18c>
  405760:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405764:	463c      	mov	r4, r7
  405766:	e4c0      	b.n	4050ea <_svfprintf_r+0x8e6>
  405768:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40576a:	4a8a      	ldr	r2, [pc, #552]	; (405994 <_svfprintf_r+0x1190>)
  40576c:	6022      	str	r2, [r4, #0]
  40576e:	3301      	adds	r3, #1
  405770:	f10b 0b01 	add.w	fp, fp, #1
  405774:	2201      	movs	r2, #1
  405776:	2b07      	cmp	r3, #7
  405778:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40577c:	9324      	str	r3, [sp, #144]	; 0x90
  40577e:	6062      	str	r2, [r4, #4]
  405780:	f300 80f4 	bgt.w	40596c <_svfprintf_r+0x1168>
  405784:	3408      	adds	r4, #8
  405786:	b92d      	cbnz	r5, 405794 <_svfprintf_r+0xf90>
  405788:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40578a:	b91b      	cbnz	r3, 405794 <_svfprintf_r+0xf90>
  40578c:	9b07      	ldr	r3, [sp, #28]
  40578e:	07db      	lsls	r3, r3, #31
  405790:	f57f aa32 	bpl.w	404bf8 <_svfprintf_r+0x3f4>
  405794:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405796:	9818      	ldr	r0, [sp, #96]	; 0x60
  405798:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40579a:	6022      	str	r2, [r4, #0]
  40579c:	3301      	adds	r3, #1
  40579e:	eb0b 0100 	add.w	r1, fp, r0
  4057a2:	2b07      	cmp	r3, #7
  4057a4:	9125      	str	r1, [sp, #148]	; 0x94
  4057a6:	6060      	str	r0, [r4, #4]
  4057a8:	9324      	str	r3, [sp, #144]	; 0x90
  4057aa:	f300 81f3 	bgt.w	405b94 <_svfprintf_r+0x1390>
  4057ae:	f104 0208 	add.w	r2, r4, #8
  4057b2:	426d      	negs	r5, r5
  4057b4:	2d00      	cmp	r5, #0
  4057b6:	f340 80fc 	ble.w	4059b2 <_svfprintf_r+0x11ae>
  4057ba:	2d10      	cmp	r5, #16
  4057bc:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 405998 <_svfprintf_r+0x1194>
  4057c0:	f340 813d 	ble.w	405a3e <_svfprintf_r+0x123a>
  4057c4:	2410      	movs	r4, #16
  4057c6:	f8dd 8020 	ldr.w	r8, [sp, #32]
  4057ca:	e004      	b.n	4057d6 <_svfprintf_r+0xfd2>
  4057cc:	3208      	adds	r2, #8
  4057ce:	3d10      	subs	r5, #16
  4057d0:	2d10      	cmp	r5, #16
  4057d2:	f340 8134 	ble.w	405a3e <_svfprintf_r+0x123a>
  4057d6:	3301      	adds	r3, #1
  4057d8:	3110      	adds	r1, #16
  4057da:	2b07      	cmp	r3, #7
  4057dc:	9125      	str	r1, [sp, #148]	; 0x94
  4057de:	9324      	str	r3, [sp, #144]	; 0x90
  4057e0:	f8c2 9000 	str.w	r9, [r2]
  4057e4:	6054      	str	r4, [r2, #4]
  4057e6:	ddf1      	ble.n	4057cc <_svfprintf_r+0xfc8>
  4057e8:	4640      	mov	r0, r8
  4057ea:	4631      	mov	r1, r6
  4057ec:	aa23      	add	r2, sp, #140	; 0x8c
  4057ee:	f002 fc8b 	bl	408108 <__ssprint_r>
  4057f2:	2800      	cmp	r0, #0
  4057f4:	f47f a8cc 	bne.w	404990 <_svfprintf_r+0x18c>
  4057f8:	9925      	ldr	r1, [sp, #148]	; 0x94
  4057fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4057fc:	463a      	mov	r2, r7
  4057fe:	e7e6      	b.n	4057ce <_svfprintf_r+0xfca>
  405800:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405802:	46b1      	mov	r9, r6
  405804:	2b00      	cmp	r3, #0
  405806:	f43f a8c4 	beq.w	404992 <_svfprintf_r+0x18e>
  40580a:	9808      	ldr	r0, [sp, #32]
  40580c:	4631      	mov	r1, r6
  40580e:	aa23      	add	r2, sp, #140	; 0x8c
  405810:	f002 fc7a 	bl	408108 <__ssprint_r>
  405814:	f7ff b8bd 	b.w	404992 <_svfprintf_r+0x18e>
  405818:	980c      	ldr	r0, [sp, #48]	; 0x30
  40581a:	910e      	str	r1, [sp, #56]	; 0x38
  40581c:	4240      	negs	r0, r0
  40581e:	900c      	str	r0, [sp, #48]	; 0x30
  405820:	4619      	mov	r1, r3
  405822:	f7ff ba3f 	b.w	404ca4 <_svfprintf_r+0x4a0>
  405826:	f041 0120 	orr.w	r1, r1, #32
  40582a:	9107      	str	r1, [sp, #28]
  40582c:	785d      	ldrb	r5, [r3, #1]
  40582e:	1c59      	adds	r1, r3, #1
  405830:	f7ff b83b 	b.w	4048aa <_svfprintf_r+0xa6>
  405834:	9808      	ldr	r0, [sp, #32]
  405836:	4631      	mov	r1, r6
  405838:	aa23      	add	r2, sp, #140	; 0x8c
  40583a:	f002 fc65 	bl	408108 <__ssprint_r>
  40583e:	2800      	cmp	r0, #0
  405840:	f47f a8a6 	bne.w	404990 <_svfprintf_r+0x18c>
  405844:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405848:	463c      	mov	r4, r7
  40584a:	e464      	b.n	405116 <_svfprintf_r+0x912>
  40584c:	f025 0320 	bic.w	r3, r5, #32
  405850:	f1ba 3fff 	cmp.w	sl, #4294967295
  405854:	930d      	str	r3, [sp, #52]	; 0x34
  405856:	f000 8096 	beq.w	405986 <_svfprintf_r+0x1182>
  40585a:	2b47      	cmp	r3, #71	; 0x47
  40585c:	d105      	bne.n	40586a <_svfprintf_r+0x1066>
  40585e:	f1ba 0f00 	cmp.w	sl, #0
  405862:	bf14      	ite	ne
  405864:	46d3      	movne	fp, sl
  405866:	f04f 0b01 	moveq.w	fp, #1
  40586a:	9b07      	ldr	r3, [sp, #28]
  40586c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  405870:	9311      	str	r3, [sp, #68]	; 0x44
  405872:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405874:	f1b3 0a00 	subs.w	sl, r3, #0
  405878:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40587a:	9309      	str	r3, [sp, #36]	; 0x24
  40587c:	bfbb      	ittet	lt
  40587e:	4653      	movlt	r3, sl
  405880:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  405884:	2300      	movge	r3, #0
  405886:	232d      	movlt	r3, #45	; 0x2d
  405888:	2d66      	cmp	r5, #102	; 0x66
  40588a:	930f      	str	r3, [sp, #60]	; 0x3c
  40588c:	f000 80ac 	beq.w	4059e8 <_svfprintf_r+0x11e4>
  405890:	2d46      	cmp	r5, #70	; 0x46
  405892:	f000 80a9 	beq.w	4059e8 <_svfprintf_r+0x11e4>
  405896:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405898:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40589a:	2b45      	cmp	r3, #69	; 0x45
  40589c:	bf0c      	ite	eq
  40589e:	f10b 0901 	addeq.w	r9, fp, #1
  4058a2:	46d9      	movne	r9, fp
  4058a4:	2002      	movs	r0, #2
  4058a6:	a91d      	add	r1, sp, #116	; 0x74
  4058a8:	e88d 0201 	stmia.w	sp, {r0, r9}
  4058ac:	9102      	str	r1, [sp, #8]
  4058ae:	a81e      	add	r0, sp, #120	; 0x78
  4058b0:	a921      	add	r1, sp, #132	; 0x84
  4058b2:	9003      	str	r0, [sp, #12]
  4058b4:	4653      	mov	r3, sl
  4058b6:	9104      	str	r1, [sp, #16]
  4058b8:	9808      	ldr	r0, [sp, #32]
  4058ba:	f000 fa95 	bl	405de8 <_dtoa_r>
  4058be:	2d67      	cmp	r5, #103	; 0x67
  4058c0:	9010      	str	r0, [sp, #64]	; 0x40
  4058c2:	d002      	beq.n	4058ca <_svfprintf_r+0x10c6>
  4058c4:	2d47      	cmp	r5, #71	; 0x47
  4058c6:	f040 809f 	bne.w	405a08 <_svfprintf_r+0x1204>
  4058ca:	9b07      	ldr	r3, [sp, #28]
  4058cc:	07db      	lsls	r3, r3, #31
  4058ce:	f140 8189 	bpl.w	405be4 <_svfprintf_r+0x13e0>
  4058d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4058d4:	eb03 0809 	add.w	r8, r3, r9
  4058d8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4058da:	4651      	mov	r1, sl
  4058dc:	2200      	movs	r2, #0
  4058de:	2300      	movs	r3, #0
  4058e0:	f7fe fe24 	bl	40452c <__aeabi_dcmpeq>
  4058e4:	2800      	cmp	r0, #0
  4058e6:	f040 80fd 	bne.w	405ae4 <_svfprintf_r+0x12e0>
  4058ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4058ec:	4598      	cmp	r8, r3
  4058ee:	d906      	bls.n	4058fe <_svfprintf_r+0x10fa>
  4058f0:	2130      	movs	r1, #48	; 0x30
  4058f2:	1c5a      	adds	r2, r3, #1
  4058f4:	9221      	str	r2, [sp, #132]	; 0x84
  4058f6:	7019      	strb	r1, [r3, #0]
  4058f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4058fa:	4598      	cmp	r8, r3
  4058fc:	d8f9      	bhi.n	4058f2 <_svfprintf_r+0x10ee>
  4058fe:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405900:	1a9b      	subs	r3, r3, r2
  405902:	9313      	str	r3, [sp, #76]	; 0x4c
  405904:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405906:	2b47      	cmp	r3, #71	; 0x47
  405908:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40590a:	f000 80de 	beq.w	405aca <_svfprintf_r+0x12c6>
  40590e:	2d65      	cmp	r5, #101	; 0x65
  405910:	f340 80f8 	ble.w	405b04 <_svfprintf_r+0x1300>
  405914:	2d66      	cmp	r5, #102	; 0x66
  405916:	9312      	str	r3, [sp, #72]	; 0x48
  405918:	f000 8157 	beq.w	405bca <_svfprintf_r+0x13c6>
  40591c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40591e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405920:	4293      	cmp	r3, r2
  405922:	f300 8144 	bgt.w	405bae <_svfprintf_r+0x13aa>
  405926:	9b07      	ldr	r3, [sp, #28]
  405928:	07d9      	lsls	r1, r3, #31
  40592a:	f100 8173 	bmi.w	405c14 <_svfprintf_r+0x1410>
  40592e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405932:	920d      	str	r2, [sp, #52]	; 0x34
  405934:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405936:	2a00      	cmp	r2, #0
  405938:	f040 80bc 	bne.w	405ab4 <_svfprintf_r+0x12b0>
  40593c:	9309      	str	r3, [sp, #36]	; 0x24
  40593e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405940:	9307      	str	r3, [sp, #28]
  405942:	9211      	str	r2, [sp, #68]	; 0x44
  405944:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405948:	f7ff b87c 	b.w	404a44 <_svfprintf_r+0x240>
  40594c:	9808      	ldr	r0, [sp, #32]
  40594e:	2140      	movs	r1, #64	; 0x40
  405950:	f001 fad4 	bl	406efc <_malloc_r>
  405954:	f8c9 0000 	str.w	r0, [r9]
  405958:	f8c9 0010 	str.w	r0, [r9, #16]
  40595c:	2800      	cmp	r0, #0
  40595e:	f000 818c 	beq.w	405c7a <_svfprintf_r+0x1476>
  405962:	2340      	movs	r3, #64	; 0x40
  405964:	f8c9 3014 	str.w	r3, [r9, #20]
  405968:	f7fe bf64 	b.w	404834 <_svfprintf_r+0x30>
  40596c:	9808      	ldr	r0, [sp, #32]
  40596e:	4631      	mov	r1, r6
  405970:	aa23      	add	r2, sp, #140	; 0x8c
  405972:	f002 fbc9 	bl	408108 <__ssprint_r>
  405976:	2800      	cmp	r0, #0
  405978:	f47f a80a 	bne.w	404990 <_svfprintf_r+0x18c>
  40597c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40597e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405982:	463c      	mov	r4, r7
  405984:	e6ff      	b.n	405786 <_svfprintf_r+0xf82>
  405986:	f04f 0b06 	mov.w	fp, #6
  40598a:	e76e      	b.n	40586a <_svfprintf_r+0x1066>
  40598c:	00409254 	.word	0x00409254
  405990:	00409250 	.word	0x00409250
  405994:	00409288 	.word	0x00409288
  405998:	00409228 	.word	0x00409228
  40599c:	9808      	ldr	r0, [sp, #32]
  40599e:	4631      	mov	r1, r6
  4059a0:	aa23      	add	r2, sp, #140	; 0x8c
  4059a2:	f002 fbb1 	bl	408108 <__ssprint_r>
  4059a6:	2800      	cmp	r0, #0
  4059a8:	f47e aff2 	bne.w	404990 <_svfprintf_r+0x18c>
  4059ac:	9925      	ldr	r1, [sp, #148]	; 0x94
  4059ae:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4059b0:	463a      	mov	r2, r7
  4059b2:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  4059b4:	6054      	str	r4, [r2, #4]
  4059b6:	3301      	adds	r3, #1
  4059b8:	eb01 0b04 	add.w	fp, r1, r4
  4059bc:	2b07      	cmp	r3, #7
  4059be:	9910      	ldr	r1, [sp, #64]	; 0x40
  4059c0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4059c4:	9324      	str	r3, [sp, #144]	; 0x90
  4059c6:	6011      	str	r1, [r2, #0]
  4059c8:	f73f ac5b 	bgt.w	405282 <_svfprintf_r+0xa7e>
  4059cc:	f102 0408 	add.w	r4, r2, #8
  4059d0:	f7ff b912 	b.w	404bf8 <_svfprintf_r+0x3f4>
  4059d4:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  4059d8:	f7fe fee6 	bl	4047a8 <strlen>
  4059dc:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  4059e0:	900d      	str	r0, [sp, #52]	; 0x34
  4059e2:	4603      	mov	r3, r0
  4059e4:	f7ff ba1b 	b.w	404e1e <_svfprintf_r+0x61a>
  4059e8:	2003      	movs	r0, #3
  4059ea:	a91d      	add	r1, sp, #116	; 0x74
  4059ec:	e88d 0801 	stmia.w	sp, {r0, fp}
  4059f0:	9102      	str	r1, [sp, #8]
  4059f2:	a81e      	add	r0, sp, #120	; 0x78
  4059f4:	a921      	add	r1, sp, #132	; 0x84
  4059f6:	9003      	str	r0, [sp, #12]
  4059f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4059fa:	9104      	str	r1, [sp, #16]
  4059fc:	4653      	mov	r3, sl
  4059fe:	9808      	ldr	r0, [sp, #32]
  405a00:	f000 f9f2 	bl	405de8 <_dtoa_r>
  405a04:	46d9      	mov	r9, fp
  405a06:	9010      	str	r0, [sp, #64]	; 0x40
  405a08:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405a0a:	eb03 0809 	add.w	r8, r3, r9
  405a0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405a10:	2b46      	cmp	r3, #70	; 0x46
  405a12:	f47f af61 	bne.w	4058d8 <_svfprintf_r+0x10d4>
  405a16:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405a18:	781b      	ldrb	r3, [r3, #0]
  405a1a:	2b30      	cmp	r3, #48	; 0x30
  405a1c:	f000 80e4 	beq.w	405be8 <_svfprintf_r+0x13e4>
  405a20:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405a22:	4498      	add	r8, r3
  405a24:	e758      	b.n	4058d8 <_svfprintf_r+0x10d4>
  405a26:	9808      	ldr	r0, [sp, #32]
  405a28:	4631      	mov	r1, r6
  405a2a:	aa23      	add	r2, sp, #140	; 0x8c
  405a2c:	f002 fb6c 	bl	408108 <__ssprint_r>
  405a30:	2800      	cmp	r0, #0
  405a32:	f47e afad 	bne.w	404990 <_svfprintf_r+0x18c>
  405a36:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405a3a:	463c      	mov	r4, r7
  405a3c:	e4a7      	b.n	40538e <_svfprintf_r+0xb8a>
  405a3e:	3301      	adds	r3, #1
  405a40:	4429      	add	r1, r5
  405a42:	2b07      	cmp	r3, #7
  405a44:	9125      	str	r1, [sp, #148]	; 0x94
  405a46:	9324      	str	r3, [sp, #144]	; 0x90
  405a48:	f8c2 9000 	str.w	r9, [r2]
  405a4c:	6055      	str	r5, [r2, #4]
  405a4e:	dca5      	bgt.n	40599c <_svfprintf_r+0x1198>
  405a50:	3208      	adds	r2, #8
  405a52:	e7ae      	b.n	4059b2 <_svfprintf_r+0x11ae>
  405a54:	9808      	ldr	r0, [sp, #32]
  405a56:	4631      	mov	r1, r6
  405a58:	aa23      	add	r2, sp, #140	; 0x8c
  405a5a:	f002 fb55 	bl	408108 <__ssprint_r>
  405a5e:	2800      	cmp	r0, #0
  405a60:	f47e af96 	bne.w	404990 <_svfprintf_r+0x18c>
  405a64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405a66:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405a6a:	463c      	mov	r4, r7
  405a6c:	e597      	b.n	40559e <_svfprintf_r+0xd9a>
  405a6e:	4653      	mov	r3, sl
  405a70:	2b06      	cmp	r3, #6
  405a72:	bf28      	it	cs
  405a74:	2306      	movcs	r3, #6
  405a76:	930d      	str	r3, [sp, #52]	; 0x34
  405a78:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405a7c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405a80:	9309      	str	r3, [sp, #36]	; 0x24
  405a82:	4b83      	ldr	r3, [pc, #524]	; (405c90 <_svfprintf_r+0x148c>)
  405a84:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  405a88:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  405a8c:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  405a90:	9310      	str	r3, [sp, #64]	; 0x40
  405a92:	f7fe bfd7 	b.w	404a44 <_svfprintf_r+0x240>
  405a96:	9808      	ldr	r0, [sp, #32]
  405a98:	4631      	mov	r1, r6
  405a9a:	aa23      	add	r2, sp, #140	; 0x8c
  405a9c:	f002 fb34 	bl	408108 <__ssprint_r>
  405aa0:	2800      	cmp	r0, #0
  405aa2:	f47e af75 	bne.w	404990 <_svfprintf_r+0x18c>
  405aa6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405aa8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405aaa:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405aae:	1ad3      	subs	r3, r2, r3
  405ab0:	463c      	mov	r4, r7
  405ab2:	e58a      	b.n	4055ca <_svfprintf_r+0xdc6>
  405ab4:	9309      	str	r3, [sp, #36]	; 0x24
  405ab6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405ab8:	9307      	str	r3, [sp, #28]
  405aba:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  405abe:	2300      	movs	r3, #0
  405ac0:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405ac4:	9311      	str	r3, [sp, #68]	; 0x44
  405ac6:	f7fe bfc0 	b.w	404a4a <_svfprintf_r+0x246>
  405aca:	1cda      	adds	r2, r3, #3
  405acc:	db19      	blt.n	405b02 <_svfprintf_r+0x12fe>
  405ace:	459b      	cmp	fp, r3
  405ad0:	db17      	blt.n	405b02 <_svfprintf_r+0x12fe>
  405ad2:	9312      	str	r3, [sp, #72]	; 0x48
  405ad4:	2567      	movs	r5, #103	; 0x67
  405ad6:	e721      	b.n	40591c <_svfprintf_r+0x1118>
  405ad8:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  405adc:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405ae0:	f7ff ba98 	b.w	405014 <_svfprintf_r+0x810>
  405ae4:	4643      	mov	r3, r8
  405ae6:	e70a      	b.n	4058fe <_svfprintf_r+0x10fa>
  405ae8:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  405aec:	9011      	str	r0, [sp, #68]	; 0x44
  405aee:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  405af2:	9012      	str	r0, [sp, #72]	; 0x48
  405af4:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405af8:	9309      	str	r3, [sp, #36]	; 0x24
  405afa:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  405afe:	f7fe bfa1 	b.w	404a44 <_svfprintf_r+0x240>
  405b02:	3d02      	subs	r5, #2
  405b04:	3b01      	subs	r3, #1
  405b06:	2b00      	cmp	r3, #0
  405b08:	931d      	str	r3, [sp, #116]	; 0x74
  405b0a:	bfba      	itte	lt
  405b0c:	425b      	neglt	r3, r3
  405b0e:	222d      	movlt	r2, #45	; 0x2d
  405b10:	222b      	movge	r2, #43	; 0x2b
  405b12:	2b09      	cmp	r3, #9
  405b14:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  405b18:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  405b1c:	dd72      	ble.n	405c04 <_svfprintf_r+0x1400>
  405b1e:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  405b22:	4670      	mov	r0, lr
  405b24:	4a5b      	ldr	r2, [pc, #364]	; (405c94 <_svfprintf_r+0x1490>)
  405b26:	fb82 2103 	smull	r2, r1, r2, r3
  405b2a:	17da      	asrs	r2, r3, #31
  405b2c:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  405b30:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  405b34:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  405b38:	f103 0130 	add.w	r1, r3, #48	; 0x30
  405b3c:	2a09      	cmp	r2, #9
  405b3e:	4613      	mov	r3, r2
  405b40:	f800 1d01 	strb.w	r1, [r0, #-1]!
  405b44:	dcee      	bgt.n	405b24 <_svfprintf_r+0x1320>
  405b46:	4602      	mov	r2, r0
  405b48:	3330      	adds	r3, #48	; 0x30
  405b4a:	b2d9      	uxtb	r1, r3
  405b4c:	f802 1d01 	strb.w	r1, [r2, #-1]!
  405b50:	4596      	cmp	lr, r2
  405b52:	f240 8099 	bls.w	405c88 <_svfprintf_r+0x1484>
  405b56:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  405b5a:	4603      	mov	r3, r0
  405b5c:	e001      	b.n	405b62 <_svfprintf_r+0x135e>
  405b5e:	f813 1b01 	ldrb.w	r1, [r3], #1
  405b62:	f802 1b01 	strb.w	r1, [r2], #1
  405b66:	4573      	cmp	r3, lr
  405b68:	d1f9      	bne.n	405b5e <_svfprintf_r+0x135a>
  405b6a:	ab23      	add	r3, sp, #140	; 0x8c
  405b6c:	1a1b      	subs	r3, r3, r0
  405b6e:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  405b72:	4413      	add	r3, r2
  405b74:	aa1f      	add	r2, sp, #124	; 0x7c
  405b76:	1a9b      	subs	r3, r3, r2
  405b78:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405b7a:	9319      	str	r3, [sp, #100]	; 0x64
  405b7c:	2a01      	cmp	r2, #1
  405b7e:	4413      	add	r3, r2
  405b80:	930d      	str	r3, [sp, #52]	; 0x34
  405b82:	dd6b      	ble.n	405c5c <_svfprintf_r+0x1458>
  405b84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405b86:	2200      	movs	r2, #0
  405b88:	3301      	adds	r3, #1
  405b8a:	930d      	str	r3, [sp, #52]	; 0x34
  405b8c:	9212      	str	r2, [sp, #72]	; 0x48
  405b8e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405b92:	e6cf      	b.n	405934 <_svfprintf_r+0x1130>
  405b94:	9808      	ldr	r0, [sp, #32]
  405b96:	4631      	mov	r1, r6
  405b98:	aa23      	add	r2, sp, #140	; 0x8c
  405b9a:	f002 fab5 	bl	408108 <__ssprint_r>
  405b9e:	2800      	cmp	r0, #0
  405ba0:	f47e aef6 	bne.w	404990 <_svfprintf_r+0x18c>
  405ba4:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405ba6:	9925      	ldr	r1, [sp, #148]	; 0x94
  405ba8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405baa:	463a      	mov	r2, r7
  405bac:	e601      	b.n	4057b2 <_svfprintf_r+0xfae>
  405bae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405bb0:	2b00      	cmp	r3, #0
  405bb2:	bfd8      	it	le
  405bb4:	f1c3 0802 	rsble	r8, r3, #2
  405bb8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405bba:	bfc8      	it	gt
  405bbc:	f04f 0801 	movgt.w	r8, #1
  405bc0:	4443      	add	r3, r8
  405bc2:	930d      	str	r3, [sp, #52]	; 0x34
  405bc4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405bc8:	e6b4      	b.n	405934 <_svfprintf_r+0x1130>
  405bca:	2b00      	cmp	r3, #0
  405bcc:	dd30      	ble.n	405c30 <_svfprintf_r+0x142c>
  405bce:	f1bb 0f00 	cmp.w	fp, #0
  405bd2:	d125      	bne.n	405c20 <_svfprintf_r+0x141c>
  405bd4:	9b07      	ldr	r3, [sp, #28]
  405bd6:	07db      	lsls	r3, r3, #31
  405bd8:	d422      	bmi.n	405c20 <_svfprintf_r+0x141c>
  405bda:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405bdc:	920d      	str	r2, [sp, #52]	; 0x34
  405bde:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405be2:	e6a7      	b.n	405934 <_svfprintf_r+0x1130>
  405be4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405be6:	e68a      	b.n	4058fe <_svfprintf_r+0x10fa>
  405be8:	9809      	ldr	r0, [sp, #36]	; 0x24
  405bea:	4651      	mov	r1, sl
  405bec:	2200      	movs	r2, #0
  405bee:	2300      	movs	r3, #0
  405bf0:	f7fe fc9c 	bl	40452c <__aeabi_dcmpeq>
  405bf4:	2800      	cmp	r0, #0
  405bf6:	f47f af13 	bne.w	405a20 <_svfprintf_r+0x121c>
  405bfa:	f1c9 0301 	rsb	r3, r9, #1
  405bfe:	931d      	str	r3, [sp, #116]	; 0x74
  405c00:	4498      	add	r8, r3
  405c02:	e669      	b.n	4058d8 <_svfprintf_r+0x10d4>
  405c04:	3330      	adds	r3, #48	; 0x30
  405c06:	2230      	movs	r2, #48	; 0x30
  405c08:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  405c0c:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  405c10:	ab20      	add	r3, sp, #128	; 0x80
  405c12:	e7af      	b.n	405b74 <_svfprintf_r+0x1370>
  405c14:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405c16:	3301      	adds	r3, #1
  405c18:	930d      	str	r3, [sp, #52]	; 0x34
  405c1a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405c1e:	e689      	b.n	405934 <_svfprintf_r+0x1130>
  405c20:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405c22:	f10b 0801 	add.w	r8, fp, #1
  405c26:	4443      	add	r3, r8
  405c28:	930d      	str	r3, [sp, #52]	; 0x34
  405c2a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405c2e:	e681      	b.n	405934 <_svfprintf_r+0x1130>
  405c30:	f1bb 0f00 	cmp.w	fp, #0
  405c34:	d11b      	bne.n	405c6e <_svfprintf_r+0x146a>
  405c36:	9b07      	ldr	r3, [sp, #28]
  405c38:	07d8      	lsls	r0, r3, #31
  405c3a:	d418      	bmi.n	405c6e <_svfprintf_r+0x146a>
  405c3c:	2301      	movs	r3, #1
  405c3e:	930d      	str	r3, [sp, #52]	; 0x34
  405c40:	e678      	b.n	405934 <_svfprintf_r+0x1130>
  405c42:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  405c44:	f8d5 a000 	ldr.w	sl, [r5]
  405c48:	4628      	mov	r0, r5
  405c4a:	3004      	adds	r0, #4
  405c4c:	f1ba 0f00 	cmp.w	sl, #0
  405c50:	785d      	ldrb	r5, [r3, #1]
  405c52:	900e      	str	r0, [sp, #56]	; 0x38
  405c54:	f6be ae29 	bge.w	4048aa <_svfprintf_r+0xa6>
  405c58:	f7fe be25 	b.w	4048a6 <_svfprintf_r+0xa2>
  405c5c:	9b07      	ldr	r3, [sp, #28]
  405c5e:	f013 0301 	ands.w	r3, r3, #1
  405c62:	d18f      	bne.n	405b84 <_svfprintf_r+0x1380>
  405c64:	9312      	str	r3, [sp, #72]	; 0x48
  405c66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405c68:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405c6c:	e662      	b.n	405934 <_svfprintf_r+0x1130>
  405c6e:	f10b 0302 	add.w	r3, fp, #2
  405c72:	930d      	str	r3, [sp, #52]	; 0x34
  405c74:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405c78:	e65c      	b.n	405934 <_svfprintf_r+0x1130>
  405c7a:	9a08      	ldr	r2, [sp, #32]
  405c7c:	230c      	movs	r3, #12
  405c7e:	6013      	str	r3, [r2, #0]
  405c80:	f04f 30ff 	mov.w	r0, #4294967295
  405c84:	f7fe be8e 	b.w	4049a4 <_svfprintf_r+0x1a0>
  405c88:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  405c8c:	e772      	b.n	405b74 <_svfprintf_r+0x1370>
  405c8e:	bf00      	nop
  405c90:	00409280 	.word	0x00409280
  405c94:	66666667 	.word	0x66666667

00405c98 <register_fini>:
  405c98:	4b02      	ldr	r3, [pc, #8]	; (405ca4 <register_fini+0xc>)
  405c9a:	b113      	cbz	r3, 405ca2 <register_fini+0xa>
  405c9c:	4802      	ldr	r0, [pc, #8]	; (405ca8 <register_fini+0x10>)
  405c9e:	f000 b805 	b.w	405cac <atexit>
  405ca2:	4770      	bx	lr
  405ca4:	00000000 	.word	0x00000000
  405ca8:	00406c7d 	.word	0x00406c7d

00405cac <atexit>:
  405cac:	4601      	mov	r1, r0
  405cae:	2000      	movs	r0, #0
  405cb0:	4602      	mov	r2, r0
  405cb2:	4603      	mov	r3, r0
  405cb4:	f002 baaa 	b.w	40820c <__register_exitproc>

00405cb8 <quorem>:
  405cb8:	6902      	ldr	r2, [r0, #16]
  405cba:	690b      	ldr	r3, [r1, #16]
  405cbc:	4293      	cmp	r3, r2
  405cbe:	f300 808f 	bgt.w	405de0 <quorem+0x128>
  405cc2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405cc6:	f103 38ff 	add.w	r8, r3, #4294967295
  405cca:	f101 0714 	add.w	r7, r1, #20
  405cce:	f100 0b14 	add.w	fp, r0, #20
  405cd2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405cd6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405cda:	ea4f 0488 	mov.w	r4, r8, lsl #2
  405cde:	b083      	sub	sp, #12
  405ce0:	3201      	adds	r2, #1
  405ce2:	fbb3 f9f2 	udiv	r9, r3, r2
  405ce6:	eb0b 0304 	add.w	r3, fp, r4
  405cea:	9400      	str	r4, [sp, #0]
  405cec:	eb07 0a04 	add.w	sl, r7, r4
  405cf0:	9301      	str	r3, [sp, #4]
  405cf2:	f1b9 0f00 	cmp.w	r9, #0
  405cf6:	d03b      	beq.n	405d70 <quorem+0xb8>
  405cf8:	2600      	movs	r6, #0
  405cfa:	4632      	mov	r2, r6
  405cfc:	46bc      	mov	ip, r7
  405cfe:	46de      	mov	lr, fp
  405d00:	4634      	mov	r4, r6
  405d02:	f85c 6b04 	ldr.w	r6, [ip], #4
  405d06:	f8de 5000 	ldr.w	r5, [lr]
  405d0a:	b2b3      	uxth	r3, r6
  405d0c:	0c36      	lsrs	r6, r6, #16
  405d0e:	fb03 4409 	mla	r4, r3, r9, r4
  405d12:	fb06 f609 	mul.w	r6, r6, r9
  405d16:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  405d1a:	b2a3      	uxth	r3, r4
  405d1c:	1ad3      	subs	r3, r2, r3
  405d1e:	b2b4      	uxth	r4, r6
  405d20:	fa13 f385 	uxtah	r3, r3, r5
  405d24:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  405d28:	eb04 4423 	add.w	r4, r4, r3, asr #16
  405d2c:	b29b      	uxth	r3, r3
  405d2e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  405d32:	45e2      	cmp	sl, ip
  405d34:	ea4f 4224 	mov.w	r2, r4, asr #16
  405d38:	f84e 3b04 	str.w	r3, [lr], #4
  405d3c:	ea4f 4416 	mov.w	r4, r6, lsr #16
  405d40:	d2df      	bcs.n	405d02 <quorem+0x4a>
  405d42:	9b00      	ldr	r3, [sp, #0]
  405d44:	f85b 3003 	ldr.w	r3, [fp, r3]
  405d48:	b993      	cbnz	r3, 405d70 <quorem+0xb8>
  405d4a:	9c01      	ldr	r4, [sp, #4]
  405d4c:	1f23      	subs	r3, r4, #4
  405d4e:	459b      	cmp	fp, r3
  405d50:	d20c      	bcs.n	405d6c <quorem+0xb4>
  405d52:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405d56:	b94b      	cbnz	r3, 405d6c <quorem+0xb4>
  405d58:	f1a4 0308 	sub.w	r3, r4, #8
  405d5c:	e002      	b.n	405d64 <quorem+0xac>
  405d5e:	681a      	ldr	r2, [r3, #0]
  405d60:	3b04      	subs	r3, #4
  405d62:	b91a      	cbnz	r2, 405d6c <quorem+0xb4>
  405d64:	459b      	cmp	fp, r3
  405d66:	f108 38ff 	add.w	r8, r8, #4294967295
  405d6a:	d3f8      	bcc.n	405d5e <quorem+0xa6>
  405d6c:	f8c0 8010 	str.w	r8, [r0, #16]
  405d70:	4604      	mov	r4, r0
  405d72:	f001 feab 	bl	407acc <__mcmp>
  405d76:	2800      	cmp	r0, #0
  405d78:	db2e      	blt.n	405dd8 <quorem+0x120>
  405d7a:	f109 0901 	add.w	r9, r9, #1
  405d7e:	465d      	mov	r5, fp
  405d80:	2300      	movs	r3, #0
  405d82:	f857 1b04 	ldr.w	r1, [r7], #4
  405d86:	6828      	ldr	r0, [r5, #0]
  405d88:	b28a      	uxth	r2, r1
  405d8a:	1a9a      	subs	r2, r3, r2
  405d8c:	0c09      	lsrs	r1, r1, #16
  405d8e:	fa12 f280 	uxtah	r2, r2, r0
  405d92:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  405d96:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405d9a:	b291      	uxth	r1, r2
  405d9c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  405da0:	45ba      	cmp	sl, r7
  405da2:	f845 1b04 	str.w	r1, [r5], #4
  405da6:	ea4f 4323 	mov.w	r3, r3, asr #16
  405daa:	d2ea      	bcs.n	405d82 <quorem+0xca>
  405dac:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  405db0:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  405db4:	b982      	cbnz	r2, 405dd8 <quorem+0x120>
  405db6:	1f1a      	subs	r2, r3, #4
  405db8:	4593      	cmp	fp, r2
  405dba:	d20b      	bcs.n	405dd4 <quorem+0x11c>
  405dbc:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405dc0:	b942      	cbnz	r2, 405dd4 <quorem+0x11c>
  405dc2:	3b08      	subs	r3, #8
  405dc4:	e002      	b.n	405dcc <quorem+0x114>
  405dc6:	681a      	ldr	r2, [r3, #0]
  405dc8:	3b04      	subs	r3, #4
  405dca:	b91a      	cbnz	r2, 405dd4 <quorem+0x11c>
  405dcc:	459b      	cmp	fp, r3
  405dce:	f108 38ff 	add.w	r8, r8, #4294967295
  405dd2:	d3f8      	bcc.n	405dc6 <quorem+0x10e>
  405dd4:	f8c4 8010 	str.w	r8, [r4, #16]
  405dd8:	4648      	mov	r0, r9
  405dda:	b003      	add	sp, #12
  405ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405de0:	2000      	movs	r0, #0
  405de2:	4770      	bx	lr
  405de4:	0000      	movs	r0, r0
	...

00405de8 <_dtoa_r>:
  405de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405dec:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405dee:	b097      	sub	sp, #92	; 0x5c
  405df0:	4604      	mov	r4, r0
  405df2:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  405df4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  405df8:	b141      	cbz	r1, 405e0c <_dtoa_r+0x24>
  405dfa:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405dfc:	604a      	str	r2, [r1, #4]
  405dfe:	2301      	movs	r3, #1
  405e00:	4093      	lsls	r3, r2
  405e02:	608b      	str	r3, [r1, #8]
  405e04:	f001 fc7e 	bl	407704 <_Bfree>
  405e08:	2300      	movs	r3, #0
  405e0a:	6423      	str	r3, [r4, #64]	; 0x40
  405e0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405e10:	2b00      	cmp	r3, #0
  405e12:	4699      	mov	r9, r3
  405e14:	db36      	blt.n	405e84 <_dtoa_r+0x9c>
  405e16:	2300      	movs	r3, #0
  405e18:	602b      	str	r3, [r5, #0]
  405e1a:	4ba5      	ldr	r3, [pc, #660]	; (4060b0 <_dtoa_r+0x2c8>)
  405e1c:	461a      	mov	r2, r3
  405e1e:	ea09 0303 	and.w	r3, r9, r3
  405e22:	4293      	cmp	r3, r2
  405e24:	d017      	beq.n	405e56 <_dtoa_r+0x6e>
  405e26:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  405e2a:	2200      	movs	r2, #0
  405e2c:	4630      	mov	r0, r6
  405e2e:	4639      	mov	r1, r7
  405e30:	2300      	movs	r3, #0
  405e32:	f7fe fb7b 	bl	40452c <__aeabi_dcmpeq>
  405e36:	4680      	mov	r8, r0
  405e38:	2800      	cmp	r0, #0
  405e3a:	d02b      	beq.n	405e94 <_dtoa_r+0xac>
  405e3c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405e3e:	2301      	movs	r3, #1
  405e40:	6013      	str	r3, [r2, #0]
  405e42:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405e44:	2b00      	cmp	r3, #0
  405e46:	f000 80cb 	beq.w	405fe0 <_dtoa_r+0x1f8>
  405e4a:	489a      	ldr	r0, [pc, #616]	; (4060b4 <_dtoa_r+0x2cc>)
  405e4c:	6018      	str	r0, [r3, #0]
  405e4e:	3801      	subs	r0, #1
  405e50:	b017      	add	sp, #92	; 0x5c
  405e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e56:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405e58:	f242 730f 	movw	r3, #9999	; 0x270f
  405e5c:	6013      	str	r3, [r2, #0]
  405e5e:	9b02      	ldr	r3, [sp, #8]
  405e60:	2b00      	cmp	r3, #0
  405e62:	f000 80a6 	beq.w	405fb2 <_dtoa_r+0x1ca>
  405e66:	4894      	ldr	r0, [pc, #592]	; (4060b8 <_dtoa_r+0x2d0>)
  405e68:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405e6a:	2b00      	cmp	r3, #0
  405e6c:	d0f0      	beq.n	405e50 <_dtoa_r+0x68>
  405e6e:	78c3      	ldrb	r3, [r0, #3]
  405e70:	2b00      	cmp	r3, #0
  405e72:	f000 80b7 	beq.w	405fe4 <_dtoa_r+0x1fc>
  405e76:	f100 0308 	add.w	r3, r0, #8
  405e7a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405e7c:	6013      	str	r3, [r2, #0]
  405e7e:	b017      	add	sp, #92	; 0x5c
  405e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e84:	9a03      	ldr	r2, [sp, #12]
  405e86:	2301      	movs	r3, #1
  405e88:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  405e8c:	602b      	str	r3, [r5, #0]
  405e8e:	f8cd 900c 	str.w	r9, [sp, #12]
  405e92:	e7c2      	b.n	405e1a <_dtoa_r+0x32>
  405e94:	aa15      	add	r2, sp, #84	; 0x54
  405e96:	ab14      	add	r3, sp, #80	; 0x50
  405e98:	e88d 000c 	stmia.w	sp, {r2, r3}
  405e9c:	4620      	mov	r0, r4
  405e9e:	4632      	mov	r2, r6
  405ea0:	463b      	mov	r3, r7
  405ea2:	f001 fea1 	bl	407be8 <__d2b>
  405ea6:	ea5f 5519 	movs.w	r5, r9, lsr #20
  405eaa:	4683      	mov	fp, r0
  405eac:	f040 808a 	bne.w	405fc4 <_dtoa_r+0x1dc>
  405eb0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  405eb4:	9d15      	ldr	r5, [sp, #84]	; 0x54
  405eb6:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  405eba:	4445      	add	r5, r8
  405ebc:	429d      	cmp	r5, r3
  405ebe:	f2c0 8297 	blt.w	4063f0 <_dtoa_r+0x608>
  405ec2:	4a7e      	ldr	r2, [pc, #504]	; (4060bc <_dtoa_r+0x2d4>)
  405ec4:	1b52      	subs	r2, r2, r5
  405ec6:	fa09 f902 	lsl.w	r9, r9, r2
  405eca:	9a02      	ldr	r2, [sp, #8]
  405ecc:	f205 4312 	addw	r3, r5, #1042	; 0x412
  405ed0:	fa22 f003 	lsr.w	r0, r2, r3
  405ed4:	ea49 0000 	orr.w	r0, r9, r0
  405ed8:	f7fe f84a 	bl	403f70 <__aeabi_ui2d>
  405edc:	2301      	movs	r3, #1
  405ede:	3d01      	subs	r5, #1
  405ee0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405ee4:	930d      	str	r3, [sp, #52]	; 0x34
  405ee6:	2200      	movs	r2, #0
  405ee8:	4b75      	ldr	r3, [pc, #468]	; (4060c0 <_dtoa_r+0x2d8>)
  405eea:	f7fd ff03 	bl	403cf4 <__aeabi_dsub>
  405eee:	a36a      	add	r3, pc, #424	; (adr r3, 406098 <_dtoa_r+0x2b0>)
  405ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
  405ef4:	f7fe f8b2 	bl	40405c <__aeabi_dmul>
  405ef8:	a369      	add	r3, pc, #420	; (adr r3, 4060a0 <_dtoa_r+0x2b8>)
  405efa:	e9d3 2300 	ldrd	r2, r3, [r3]
  405efe:	f7fd fefb 	bl	403cf8 <__adddf3>
  405f02:	4606      	mov	r6, r0
  405f04:	4628      	mov	r0, r5
  405f06:	460f      	mov	r7, r1
  405f08:	f7fe f842 	bl	403f90 <__aeabi_i2d>
  405f0c:	a366      	add	r3, pc, #408	; (adr r3, 4060a8 <_dtoa_r+0x2c0>)
  405f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
  405f12:	f7fe f8a3 	bl	40405c <__aeabi_dmul>
  405f16:	4602      	mov	r2, r0
  405f18:	460b      	mov	r3, r1
  405f1a:	4630      	mov	r0, r6
  405f1c:	4639      	mov	r1, r7
  405f1e:	f7fd feeb 	bl	403cf8 <__adddf3>
  405f22:	4606      	mov	r6, r0
  405f24:	460f      	mov	r7, r1
  405f26:	f7fe fb33 	bl	404590 <__aeabi_d2iz>
  405f2a:	4639      	mov	r1, r7
  405f2c:	9004      	str	r0, [sp, #16]
  405f2e:	2200      	movs	r2, #0
  405f30:	4630      	mov	r0, r6
  405f32:	2300      	movs	r3, #0
  405f34:	f7fe fb04 	bl	404540 <__aeabi_dcmplt>
  405f38:	2800      	cmp	r0, #0
  405f3a:	f040 81a6 	bne.w	40628a <_dtoa_r+0x4a2>
  405f3e:	9b04      	ldr	r3, [sp, #16]
  405f40:	2b16      	cmp	r3, #22
  405f42:	f200 819f 	bhi.w	406284 <_dtoa_r+0x49c>
  405f46:	9a04      	ldr	r2, [sp, #16]
  405f48:	4b5e      	ldr	r3, [pc, #376]	; (4060c4 <_dtoa_r+0x2dc>)
  405f4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405f4e:	e9d3 0100 	ldrd	r0, r1, [r3]
  405f52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405f56:	f7fe fb11 	bl	40457c <__aeabi_dcmpgt>
  405f5a:	2800      	cmp	r0, #0
  405f5c:	f000 824e 	beq.w	4063fc <_dtoa_r+0x614>
  405f60:	9b04      	ldr	r3, [sp, #16]
  405f62:	3b01      	subs	r3, #1
  405f64:	9304      	str	r3, [sp, #16]
  405f66:	2300      	movs	r3, #0
  405f68:	930b      	str	r3, [sp, #44]	; 0x2c
  405f6a:	ebc5 0508 	rsb	r5, r5, r8
  405f6e:	f1b5 0a01 	subs.w	sl, r5, #1
  405f72:	f100 81a1 	bmi.w	4062b8 <_dtoa_r+0x4d0>
  405f76:	2300      	movs	r3, #0
  405f78:	9305      	str	r3, [sp, #20]
  405f7a:	9b04      	ldr	r3, [sp, #16]
  405f7c:	2b00      	cmp	r3, #0
  405f7e:	f2c0 8192 	blt.w	4062a6 <_dtoa_r+0x4be>
  405f82:	449a      	add	sl, r3
  405f84:	930a      	str	r3, [sp, #40]	; 0x28
  405f86:	2300      	movs	r3, #0
  405f88:	9308      	str	r3, [sp, #32]
  405f8a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405f8c:	2b09      	cmp	r3, #9
  405f8e:	d82b      	bhi.n	405fe8 <_dtoa_r+0x200>
  405f90:	2b05      	cmp	r3, #5
  405f92:	f340 8670 	ble.w	406c76 <_dtoa_r+0xe8e>
  405f96:	3b04      	subs	r3, #4
  405f98:	9320      	str	r3, [sp, #128]	; 0x80
  405f9a:	2500      	movs	r5, #0
  405f9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405f9e:	3b02      	subs	r3, #2
  405fa0:	2b03      	cmp	r3, #3
  405fa2:	f200 864e 	bhi.w	406c42 <_dtoa_r+0xe5a>
  405fa6:	e8df f013 	tbh	[pc, r3, lsl #1]
  405faa:	03cc      	.short	0x03cc
  405fac:	02b203be 	.word	0x02b203be
  405fb0:	0663      	.short	0x0663
  405fb2:	4b41      	ldr	r3, [pc, #260]	; (4060b8 <_dtoa_r+0x2d0>)
  405fb4:	4a44      	ldr	r2, [pc, #272]	; (4060c8 <_dtoa_r+0x2e0>)
  405fb6:	f3c9 0013 	ubfx	r0, r9, #0, #20
  405fba:	2800      	cmp	r0, #0
  405fbc:	bf14      	ite	ne
  405fbe:	4618      	movne	r0, r3
  405fc0:	4610      	moveq	r0, r2
  405fc2:	e751      	b.n	405e68 <_dtoa_r+0x80>
  405fc4:	f3c7 0313 	ubfx	r3, r7, #0, #20
  405fc8:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  405fcc:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  405fd0:	4630      	mov	r0, r6
  405fd2:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  405fd6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405fda:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  405fde:	e782      	b.n	405ee6 <_dtoa_r+0xfe>
  405fe0:	483a      	ldr	r0, [pc, #232]	; (4060cc <_dtoa_r+0x2e4>)
  405fe2:	e735      	b.n	405e50 <_dtoa_r+0x68>
  405fe4:	1cc3      	adds	r3, r0, #3
  405fe6:	e748      	b.n	405e7a <_dtoa_r+0x92>
  405fe8:	2100      	movs	r1, #0
  405fea:	6461      	str	r1, [r4, #68]	; 0x44
  405fec:	4620      	mov	r0, r4
  405fee:	9120      	str	r1, [sp, #128]	; 0x80
  405ff0:	f001 fb62 	bl	4076b8 <_Balloc>
  405ff4:	f04f 33ff 	mov.w	r3, #4294967295
  405ff8:	9306      	str	r3, [sp, #24]
  405ffa:	9a20      	ldr	r2, [sp, #128]	; 0x80
  405ffc:	930c      	str	r3, [sp, #48]	; 0x30
  405ffe:	2301      	movs	r3, #1
  406000:	9007      	str	r0, [sp, #28]
  406002:	9221      	str	r2, [sp, #132]	; 0x84
  406004:	6420      	str	r0, [r4, #64]	; 0x40
  406006:	9309      	str	r3, [sp, #36]	; 0x24
  406008:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40600a:	2b00      	cmp	r3, #0
  40600c:	f2c0 80d2 	blt.w	4061b4 <_dtoa_r+0x3cc>
  406010:	9a04      	ldr	r2, [sp, #16]
  406012:	2a0e      	cmp	r2, #14
  406014:	f300 80ce 	bgt.w	4061b4 <_dtoa_r+0x3cc>
  406018:	4b2a      	ldr	r3, [pc, #168]	; (4060c4 <_dtoa_r+0x2dc>)
  40601a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40601e:	e9d3 8900 	ldrd	r8, r9, [r3]
  406022:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406024:	2b00      	cmp	r3, #0
  406026:	f2c0 838f 	blt.w	406748 <_dtoa_r+0x960>
  40602a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40602e:	4642      	mov	r2, r8
  406030:	464b      	mov	r3, r9
  406032:	4630      	mov	r0, r6
  406034:	4639      	mov	r1, r7
  406036:	f7fe f93b 	bl	4042b0 <__aeabi_ddiv>
  40603a:	f7fe faa9 	bl	404590 <__aeabi_d2iz>
  40603e:	4682      	mov	sl, r0
  406040:	f7fd ffa6 	bl	403f90 <__aeabi_i2d>
  406044:	4642      	mov	r2, r8
  406046:	464b      	mov	r3, r9
  406048:	f7fe f808 	bl	40405c <__aeabi_dmul>
  40604c:	460b      	mov	r3, r1
  40604e:	4602      	mov	r2, r0
  406050:	4639      	mov	r1, r7
  406052:	4630      	mov	r0, r6
  406054:	f7fd fe4e 	bl	403cf4 <__aeabi_dsub>
  406058:	9d07      	ldr	r5, [sp, #28]
  40605a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  40605e:	702b      	strb	r3, [r5, #0]
  406060:	9b06      	ldr	r3, [sp, #24]
  406062:	2b01      	cmp	r3, #1
  406064:	4606      	mov	r6, r0
  406066:	460f      	mov	r7, r1
  406068:	f105 0501 	add.w	r5, r5, #1
  40606c:	d062      	beq.n	406134 <_dtoa_r+0x34c>
  40606e:	2200      	movs	r2, #0
  406070:	4b17      	ldr	r3, [pc, #92]	; (4060d0 <_dtoa_r+0x2e8>)
  406072:	f7fd fff3 	bl	40405c <__aeabi_dmul>
  406076:	2200      	movs	r2, #0
  406078:	2300      	movs	r3, #0
  40607a:	4606      	mov	r6, r0
  40607c:	460f      	mov	r7, r1
  40607e:	f7fe fa55 	bl	40452c <__aeabi_dcmpeq>
  406082:	2800      	cmp	r0, #0
  406084:	f040 8083 	bne.w	40618e <_dtoa_r+0x3a6>
  406088:	f8cd b008 	str.w	fp, [sp, #8]
  40608c:	9405      	str	r4, [sp, #20]
  40608e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  406092:	9c06      	ldr	r4, [sp, #24]
  406094:	e029      	b.n	4060ea <_dtoa_r+0x302>
  406096:	bf00      	nop
  406098:	636f4361 	.word	0x636f4361
  40609c:	3fd287a7 	.word	0x3fd287a7
  4060a0:	8b60c8b3 	.word	0x8b60c8b3
  4060a4:	3fc68a28 	.word	0x3fc68a28
  4060a8:	509f79fb 	.word	0x509f79fb
  4060ac:	3fd34413 	.word	0x3fd34413
  4060b0:	7ff00000 	.word	0x7ff00000
  4060b4:	00409289 	.word	0x00409289
  4060b8:	00409298 	.word	0x00409298
  4060bc:	fffffc0e 	.word	0xfffffc0e
  4060c0:	3ff80000 	.word	0x3ff80000
  4060c4:	004092a8 	.word	0x004092a8
  4060c8:	0040928c 	.word	0x0040928c
  4060cc:	00409288 	.word	0x00409288
  4060d0:	40240000 	.word	0x40240000
  4060d4:	f7fd ffc2 	bl	40405c <__aeabi_dmul>
  4060d8:	2200      	movs	r2, #0
  4060da:	2300      	movs	r3, #0
  4060dc:	4606      	mov	r6, r0
  4060de:	460f      	mov	r7, r1
  4060e0:	f7fe fa24 	bl	40452c <__aeabi_dcmpeq>
  4060e4:	2800      	cmp	r0, #0
  4060e6:	f040 83de 	bne.w	4068a6 <_dtoa_r+0xabe>
  4060ea:	4642      	mov	r2, r8
  4060ec:	464b      	mov	r3, r9
  4060ee:	4630      	mov	r0, r6
  4060f0:	4639      	mov	r1, r7
  4060f2:	f7fe f8dd 	bl	4042b0 <__aeabi_ddiv>
  4060f6:	f7fe fa4b 	bl	404590 <__aeabi_d2iz>
  4060fa:	4682      	mov	sl, r0
  4060fc:	f7fd ff48 	bl	403f90 <__aeabi_i2d>
  406100:	4642      	mov	r2, r8
  406102:	464b      	mov	r3, r9
  406104:	f7fd ffaa 	bl	40405c <__aeabi_dmul>
  406108:	4602      	mov	r2, r0
  40610a:	460b      	mov	r3, r1
  40610c:	4630      	mov	r0, r6
  40610e:	4639      	mov	r1, r7
  406110:	f7fd fdf0 	bl	403cf4 <__aeabi_dsub>
  406114:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  406118:	f805 eb01 	strb.w	lr, [r5], #1
  40611c:	ebcb 0e05 	rsb	lr, fp, r5
  406120:	4574      	cmp	r4, lr
  406122:	4606      	mov	r6, r0
  406124:	460f      	mov	r7, r1
  406126:	f04f 0200 	mov.w	r2, #0
  40612a:	4bb5      	ldr	r3, [pc, #724]	; (406400 <_dtoa_r+0x618>)
  40612c:	d1d2      	bne.n	4060d4 <_dtoa_r+0x2ec>
  40612e:	f8dd b008 	ldr.w	fp, [sp, #8]
  406132:	9c05      	ldr	r4, [sp, #20]
  406134:	4632      	mov	r2, r6
  406136:	463b      	mov	r3, r7
  406138:	4630      	mov	r0, r6
  40613a:	4639      	mov	r1, r7
  40613c:	f7fd fddc 	bl	403cf8 <__adddf3>
  406140:	4606      	mov	r6, r0
  406142:	460f      	mov	r7, r1
  406144:	4640      	mov	r0, r8
  406146:	4649      	mov	r1, r9
  406148:	4632      	mov	r2, r6
  40614a:	463b      	mov	r3, r7
  40614c:	f7fe f9f8 	bl	404540 <__aeabi_dcmplt>
  406150:	b948      	cbnz	r0, 406166 <_dtoa_r+0x37e>
  406152:	4640      	mov	r0, r8
  406154:	4649      	mov	r1, r9
  406156:	4632      	mov	r2, r6
  406158:	463b      	mov	r3, r7
  40615a:	f7fe f9e7 	bl	40452c <__aeabi_dcmpeq>
  40615e:	b1b0      	cbz	r0, 40618e <_dtoa_r+0x3a6>
  406160:	f01a 0f01 	tst.w	sl, #1
  406164:	d013      	beq.n	40618e <_dtoa_r+0x3a6>
  406166:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40616a:	9907      	ldr	r1, [sp, #28]
  40616c:	1e6b      	subs	r3, r5, #1
  40616e:	e004      	b.n	40617a <_dtoa_r+0x392>
  406170:	428b      	cmp	r3, r1
  406172:	f000 8440 	beq.w	4069f6 <_dtoa_r+0xc0e>
  406176:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40617a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40617e:	f103 0501 	add.w	r5, r3, #1
  406182:	461a      	mov	r2, r3
  406184:	d0f4      	beq.n	406170 <_dtoa_r+0x388>
  406186:	f108 0301 	add.w	r3, r8, #1
  40618a:	b2db      	uxtb	r3, r3
  40618c:	7013      	strb	r3, [r2, #0]
  40618e:	4620      	mov	r0, r4
  406190:	4659      	mov	r1, fp
  406192:	f001 fab7 	bl	407704 <_Bfree>
  406196:	2200      	movs	r2, #0
  406198:	9b04      	ldr	r3, [sp, #16]
  40619a:	702a      	strb	r2, [r5, #0]
  40619c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40619e:	3301      	adds	r3, #1
  4061a0:	6013      	str	r3, [r2, #0]
  4061a2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4061a4:	2b00      	cmp	r3, #0
  4061a6:	f000 8345 	beq.w	406834 <_dtoa_r+0xa4c>
  4061aa:	9807      	ldr	r0, [sp, #28]
  4061ac:	601d      	str	r5, [r3, #0]
  4061ae:	b017      	add	sp, #92	; 0x5c
  4061b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4061b6:	2a00      	cmp	r2, #0
  4061b8:	f000 8084 	beq.w	4062c4 <_dtoa_r+0x4dc>
  4061bc:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4061be:	2a01      	cmp	r2, #1
  4061c0:	f340 8304 	ble.w	4067cc <_dtoa_r+0x9e4>
  4061c4:	9b06      	ldr	r3, [sp, #24]
  4061c6:	1e5f      	subs	r7, r3, #1
  4061c8:	9b08      	ldr	r3, [sp, #32]
  4061ca:	42bb      	cmp	r3, r7
  4061cc:	f2c0 83a9 	blt.w	406922 <_dtoa_r+0xb3a>
  4061d0:	1bdf      	subs	r7, r3, r7
  4061d2:	9b06      	ldr	r3, [sp, #24]
  4061d4:	2b00      	cmp	r3, #0
  4061d6:	f2c0 849c 	blt.w	406b12 <_dtoa_r+0xd2a>
  4061da:	9d05      	ldr	r5, [sp, #20]
  4061dc:	9b06      	ldr	r3, [sp, #24]
  4061de:	9a05      	ldr	r2, [sp, #20]
  4061e0:	4620      	mov	r0, r4
  4061e2:	441a      	add	r2, r3
  4061e4:	2101      	movs	r1, #1
  4061e6:	9205      	str	r2, [sp, #20]
  4061e8:	449a      	add	sl, r3
  4061ea:	f001 fb25 	bl	407838 <__i2b>
  4061ee:	4606      	mov	r6, r0
  4061f0:	b165      	cbz	r5, 40620c <_dtoa_r+0x424>
  4061f2:	f1ba 0f00 	cmp.w	sl, #0
  4061f6:	dd09      	ble.n	40620c <_dtoa_r+0x424>
  4061f8:	45aa      	cmp	sl, r5
  4061fa:	9a05      	ldr	r2, [sp, #20]
  4061fc:	4653      	mov	r3, sl
  4061fe:	bfa8      	it	ge
  406200:	462b      	movge	r3, r5
  406202:	1ad2      	subs	r2, r2, r3
  406204:	9205      	str	r2, [sp, #20]
  406206:	1aed      	subs	r5, r5, r3
  406208:	ebc3 0a0a 	rsb	sl, r3, sl
  40620c:	9b08      	ldr	r3, [sp, #32]
  40620e:	2b00      	cmp	r3, #0
  406210:	dd1a      	ble.n	406248 <_dtoa_r+0x460>
  406212:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406214:	2b00      	cmp	r3, #0
  406216:	f000 837d 	beq.w	406914 <_dtoa_r+0xb2c>
  40621a:	2f00      	cmp	r7, #0
  40621c:	dd10      	ble.n	406240 <_dtoa_r+0x458>
  40621e:	4631      	mov	r1, r6
  406220:	463a      	mov	r2, r7
  406222:	4620      	mov	r0, r4
  406224:	f001 fbac 	bl	407980 <__pow5mult>
  406228:	4606      	mov	r6, r0
  40622a:	465a      	mov	r2, fp
  40622c:	4631      	mov	r1, r6
  40622e:	4620      	mov	r0, r4
  406230:	f001 fb0c 	bl	40784c <__multiply>
  406234:	4659      	mov	r1, fp
  406236:	4680      	mov	r8, r0
  406238:	4620      	mov	r0, r4
  40623a:	f001 fa63 	bl	407704 <_Bfree>
  40623e:	46c3      	mov	fp, r8
  406240:	9b08      	ldr	r3, [sp, #32]
  406242:	1bda      	subs	r2, r3, r7
  406244:	f040 82a2 	bne.w	40678c <_dtoa_r+0x9a4>
  406248:	4620      	mov	r0, r4
  40624a:	2101      	movs	r1, #1
  40624c:	f001 faf4 	bl	407838 <__i2b>
  406250:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406252:	2b00      	cmp	r3, #0
  406254:	4680      	mov	r8, r0
  406256:	dd39      	ble.n	4062cc <_dtoa_r+0x4e4>
  406258:	4601      	mov	r1, r0
  40625a:	461a      	mov	r2, r3
  40625c:	4620      	mov	r0, r4
  40625e:	f001 fb8f 	bl	407980 <__pow5mult>
  406262:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406264:	2b01      	cmp	r3, #1
  406266:	4680      	mov	r8, r0
  406268:	f340 8296 	ble.w	406798 <_dtoa_r+0x9b0>
  40626c:	f04f 0900 	mov.w	r9, #0
  406270:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406274:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  406278:	6918      	ldr	r0, [r3, #16]
  40627a:	f001 fa8f 	bl	40779c <__hi0bits>
  40627e:	f1c0 0020 	rsb	r0, r0, #32
  406282:	e02d      	b.n	4062e0 <_dtoa_r+0x4f8>
  406284:	2301      	movs	r3, #1
  406286:	930b      	str	r3, [sp, #44]	; 0x2c
  406288:	e66f      	b.n	405f6a <_dtoa_r+0x182>
  40628a:	9804      	ldr	r0, [sp, #16]
  40628c:	f7fd fe80 	bl	403f90 <__aeabi_i2d>
  406290:	4632      	mov	r2, r6
  406292:	463b      	mov	r3, r7
  406294:	f7fe f94a 	bl	40452c <__aeabi_dcmpeq>
  406298:	2800      	cmp	r0, #0
  40629a:	f47f ae50 	bne.w	405f3e <_dtoa_r+0x156>
  40629e:	9b04      	ldr	r3, [sp, #16]
  4062a0:	3b01      	subs	r3, #1
  4062a2:	9304      	str	r3, [sp, #16]
  4062a4:	e64b      	b.n	405f3e <_dtoa_r+0x156>
  4062a6:	9a05      	ldr	r2, [sp, #20]
  4062a8:	9b04      	ldr	r3, [sp, #16]
  4062aa:	1ad2      	subs	r2, r2, r3
  4062ac:	425b      	negs	r3, r3
  4062ae:	9308      	str	r3, [sp, #32]
  4062b0:	2300      	movs	r3, #0
  4062b2:	9205      	str	r2, [sp, #20]
  4062b4:	930a      	str	r3, [sp, #40]	; 0x28
  4062b6:	e668      	b.n	405f8a <_dtoa_r+0x1a2>
  4062b8:	f1ca 0300 	rsb	r3, sl, #0
  4062bc:	9305      	str	r3, [sp, #20]
  4062be:	f04f 0a00 	mov.w	sl, #0
  4062c2:	e65a      	b.n	405f7a <_dtoa_r+0x192>
  4062c4:	9f08      	ldr	r7, [sp, #32]
  4062c6:	9d05      	ldr	r5, [sp, #20]
  4062c8:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4062ca:	e791      	b.n	4061f0 <_dtoa_r+0x408>
  4062cc:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4062ce:	2b01      	cmp	r3, #1
  4062d0:	f340 82b3 	ble.w	40683a <_dtoa_r+0xa52>
  4062d4:	f04f 0900 	mov.w	r9, #0
  4062d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4062da:	2b00      	cmp	r3, #0
  4062dc:	d1c8      	bne.n	406270 <_dtoa_r+0x488>
  4062de:	2001      	movs	r0, #1
  4062e0:	4450      	add	r0, sl
  4062e2:	f010 001f 	ands.w	r0, r0, #31
  4062e6:	f000 8081 	beq.w	4063ec <_dtoa_r+0x604>
  4062ea:	f1c0 0320 	rsb	r3, r0, #32
  4062ee:	2b04      	cmp	r3, #4
  4062f0:	f340 84b8 	ble.w	406c64 <_dtoa_r+0xe7c>
  4062f4:	f1c0 001c 	rsb	r0, r0, #28
  4062f8:	9b05      	ldr	r3, [sp, #20]
  4062fa:	4403      	add	r3, r0
  4062fc:	9305      	str	r3, [sp, #20]
  4062fe:	4405      	add	r5, r0
  406300:	4482      	add	sl, r0
  406302:	9b05      	ldr	r3, [sp, #20]
  406304:	2b00      	cmp	r3, #0
  406306:	dd05      	ble.n	406314 <_dtoa_r+0x52c>
  406308:	4659      	mov	r1, fp
  40630a:	461a      	mov	r2, r3
  40630c:	4620      	mov	r0, r4
  40630e:	f001 fb87 	bl	407a20 <__lshift>
  406312:	4683      	mov	fp, r0
  406314:	f1ba 0f00 	cmp.w	sl, #0
  406318:	dd05      	ble.n	406326 <_dtoa_r+0x53e>
  40631a:	4641      	mov	r1, r8
  40631c:	4652      	mov	r2, sl
  40631e:	4620      	mov	r0, r4
  406320:	f001 fb7e 	bl	407a20 <__lshift>
  406324:	4680      	mov	r8, r0
  406326:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406328:	2b00      	cmp	r3, #0
  40632a:	f040 8268 	bne.w	4067fe <_dtoa_r+0xa16>
  40632e:	9b06      	ldr	r3, [sp, #24]
  406330:	2b00      	cmp	r3, #0
  406332:	f340 8295 	ble.w	406860 <_dtoa_r+0xa78>
  406336:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406338:	2b00      	cmp	r3, #0
  40633a:	d171      	bne.n	406420 <_dtoa_r+0x638>
  40633c:	f8dd 901c 	ldr.w	r9, [sp, #28]
  406340:	9f06      	ldr	r7, [sp, #24]
  406342:	464d      	mov	r5, r9
  406344:	e002      	b.n	40634c <_dtoa_r+0x564>
  406346:	f001 f9e7 	bl	407718 <__multadd>
  40634a:	4683      	mov	fp, r0
  40634c:	4641      	mov	r1, r8
  40634e:	4658      	mov	r0, fp
  406350:	f7ff fcb2 	bl	405cb8 <quorem>
  406354:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  406358:	f805 cb01 	strb.w	ip, [r5], #1
  40635c:	ebc9 0305 	rsb	r3, r9, r5
  406360:	42bb      	cmp	r3, r7
  406362:	4620      	mov	r0, r4
  406364:	4659      	mov	r1, fp
  406366:	f04f 020a 	mov.w	r2, #10
  40636a:	f04f 0300 	mov.w	r3, #0
  40636e:	dbea      	blt.n	406346 <_dtoa_r+0x55e>
  406370:	9b07      	ldr	r3, [sp, #28]
  406372:	9a06      	ldr	r2, [sp, #24]
  406374:	2a01      	cmp	r2, #1
  406376:	bfac      	ite	ge
  406378:	189b      	addge	r3, r3, r2
  40637a:	3301      	addlt	r3, #1
  40637c:	461d      	mov	r5, r3
  40637e:	f04f 0a00 	mov.w	sl, #0
  406382:	4659      	mov	r1, fp
  406384:	2201      	movs	r2, #1
  406386:	4620      	mov	r0, r4
  406388:	f8cd c008 	str.w	ip, [sp, #8]
  40638c:	f001 fb48 	bl	407a20 <__lshift>
  406390:	4641      	mov	r1, r8
  406392:	4683      	mov	fp, r0
  406394:	f001 fb9a 	bl	407acc <__mcmp>
  406398:	2800      	cmp	r0, #0
  40639a:	f8dd c008 	ldr.w	ip, [sp, #8]
  40639e:	f340 82f6 	ble.w	40698e <_dtoa_r+0xba6>
  4063a2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4063a6:	9907      	ldr	r1, [sp, #28]
  4063a8:	1e6b      	subs	r3, r5, #1
  4063aa:	e004      	b.n	4063b6 <_dtoa_r+0x5ce>
  4063ac:	428b      	cmp	r3, r1
  4063ae:	f000 8273 	beq.w	406898 <_dtoa_r+0xab0>
  4063b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4063b6:	2a39      	cmp	r2, #57	; 0x39
  4063b8:	f103 0501 	add.w	r5, r3, #1
  4063bc:	d0f6      	beq.n	4063ac <_dtoa_r+0x5c4>
  4063be:	3201      	adds	r2, #1
  4063c0:	701a      	strb	r2, [r3, #0]
  4063c2:	4641      	mov	r1, r8
  4063c4:	4620      	mov	r0, r4
  4063c6:	f001 f99d 	bl	407704 <_Bfree>
  4063ca:	2e00      	cmp	r6, #0
  4063cc:	f43f aedf 	beq.w	40618e <_dtoa_r+0x3a6>
  4063d0:	f1ba 0f00 	cmp.w	sl, #0
  4063d4:	d005      	beq.n	4063e2 <_dtoa_r+0x5fa>
  4063d6:	45b2      	cmp	sl, r6
  4063d8:	d003      	beq.n	4063e2 <_dtoa_r+0x5fa>
  4063da:	4651      	mov	r1, sl
  4063dc:	4620      	mov	r0, r4
  4063de:	f001 f991 	bl	407704 <_Bfree>
  4063e2:	4631      	mov	r1, r6
  4063e4:	4620      	mov	r0, r4
  4063e6:	f001 f98d 	bl	407704 <_Bfree>
  4063ea:	e6d0      	b.n	40618e <_dtoa_r+0x3a6>
  4063ec:	201c      	movs	r0, #28
  4063ee:	e783      	b.n	4062f8 <_dtoa_r+0x510>
  4063f0:	4b04      	ldr	r3, [pc, #16]	; (406404 <_dtoa_r+0x61c>)
  4063f2:	9a02      	ldr	r2, [sp, #8]
  4063f4:	1b5b      	subs	r3, r3, r5
  4063f6:	fa02 f003 	lsl.w	r0, r2, r3
  4063fa:	e56d      	b.n	405ed8 <_dtoa_r+0xf0>
  4063fc:	900b      	str	r0, [sp, #44]	; 0x2c
  4063fe:	e5b4      	b.n	405f6a <_dtoa_r+0x182>
  406400:	40240000 	.word	0x40240000
  406404:	fffffbee 	.word	0xfffffbee
  406408:	4631      	mov	r1, r6
  40640a:	2300      	movs	r3, #0
  40640c:	4620      	mov	r0, r4
  40640e:	220a      	movs	r2, #10
  406410:	f001 f982 	bl	407718 <__multadd>
  406414:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406416:	2b00      	cmp	r3, #0
  406418:	4606      	mov	r6, r0
  40641a:	f340 840c 	ble.w	406c36 <_dtoa_r+0xe4e>
  40641e:	9306      	str	r3, [sp, #24]
  406420:	2d00      	cmp	r5, #0
  406422:	dd05      	ble.n	406430 <_dtoa_r+0x648>
  406424:	4631      	mov	r1, r6
  406426:	462a      	mov	r2, r5
  406428:	4620      	mov	r0, r4
  40642a:	f001 faf9 	bl	407a20 <__lshift>
  40642e:	4606      	mov	r6, r0
  406430:	f1b9 0f00 	cmp.w	r9, #0
  406434:	f040 82e9 	bne.w	406a0a <_dtoa_r+0xc22>
  406438:	46b1      	mov	r9, r6
  40643a:	9b06      	ldr	r3, [sp, #24]
  40643c:	9a07      	ldr	r2, [sp, #28]
  40643e:	3b01      	subs	r3, #1
  406440:	18d3      	adds	r3, r2, r3
  406442:	9308      	str	r3, [sp, #32]
  406444:	9b02      	ldr	r3, [sp, #8]
  406446:	f003 0301 	and.w	r3, r3, #1
  40644a:	9309      	str	r3, [sp, #36]	; 0x24
  40644c:	4617      	mov	r7, r2
  40644e:	4641      	mov	r1, r8
  406450:	4658      	mov	r0, fp
  406452:	f7ff fc31 	bl	405cb8 <quorem>
  406456:	4631      	mov	r1, r6
  406458:	4605      	mov	r5, r0
  40645a:	4658      	mov	r0, fp
  40645c:	f001 fb36 	bl	407acc <__mcmp>
  406460:	464a      	mov	r2, r9
  406462:	4682      	mov	sl, r0
  406464:	4641      	mov	r1, r8
  406466:	4620      	mov	r0, r4
  406468:	f001 fb54 	bl	407b14 <__mdiff>
  40646c:	68c2      	ldr	r2, [r0, #12]
  40646e:	4603      	mov	r3, r0
  406470:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  406474:	2a00      	cmp	r2, #0
  406476:	f040 81b8 	bne.w	4067ea <_dtoa_r+0xa02>
  40647a:	4619      	mov	r1, r3
  40647c:	4658      	mov	r0, fp
  40647e:	f8cd c018 	str.w	ip, [sp, #24]
  406482:	9305      	str	r3, [sp, #20]
  406484:	f001 fb22 	bl	407acc <__mcmp>
  406488:	9b05      	ldr	r3, [sp, #20]
  40648a:	9002      	str	r0, [sp, #8]
  40648c:	4619      	mov	r1, r3
  40648e:	4620      	mov	r0, r4
  406490:	f001 f938 	bl	407704 <_Bfree>
  406494:	9a02      	ldr	r2, [sp, #8]
  406496:	f8dd c018 	ldr.w	ip, [sp, #24]
  40649a:	b92a      	cbnz	r2, 4064a8 <_dtoa_r+0x6c0>
  40649c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40649e:	b91b      	cbnz	r3, 4064a8 <_dtoa_r+0x6c0>
  4064a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4064a2:	2b00      	cmp	r3, #0
  4064a4:	f000 83a7 	beq.w	406bf6 <_dtoa_r+0xe0e>
  4064a8:	f1ba 0f00 	cmp.w	sl, #0
  4064ac:	f2c0 8251 	blt.w	406952 <_dtoa_r+0xb6a>
  4064b0:	d105      	bne.n	4064be <_dtoa_r+0x6d6>
  4064b2:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4064b4:	b91b      	cbnz	r3, 4064be <_dtoa_r+0x6d6>
  4064b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4064b8:	2b00      	cmp	r3, #0
  4064ba:	f000 824a 	beq.w	406952 <_dtoa_r+0xb6a>
  4064be:	2a00      	cmp	r2, #0
  4064c0:	f300 82b7 	bgt.w	406a32 <_dtoa_r+0xc4a>
  4064c4:	9b08      	ldr	r3, [sp, #32]
  4064c6:	f887 c000 	strb.w	ip, [r7]
  4064ca:	f107 0a01 	add.w	sl, r7, #1
  4064ce:	429f      	cmp	r7, r3
  4064d0:	4655      	mov	r5, sl
  4064d2:	f000 82ba 	beq.w	406a4a <_dtoa_r+0xc62>
  4064d6:	4659      	mov	r1, fp
  4064d8:	220a      	movs	r2, #10
  4064da:	2300      	movs	r3, #0
  4064dc:	4620      	mov	r0, r4
  4064de:	f001 f91b 	bl	407718 <__multadd>
  4064e2:	454e      	cmp	r6, r9
  4064e4:	4683      	mov	fp, r0
  4064e6:	4631      	mov	r1, r6
  4064e8:	4620      	mov	r0, r4
  4064ea:	f04f 020a 	mov.w	r2, #10
  4064ee:	f04f 0300 	mov.w	r3, #0
  4064f2:	f000 8174 	beq.w	4067de <_dtoa_r+0x9f6>
  4064f6:	f001 f90f 	bl	407718 <__multadd>
  4064fa:	4649      	mov	r1, r9
  4064fc:	4606      	mov	r6, r0
  4064fe:	220a      	movs	r2, #10
  406500:	4620      	mov	r0, r4
  406502:	2300      	movs	r3, #0
  406504:	f001 f908 	bl	407718 <__multadd>
  406508:	4657      	mov	r7, sl
  40650a:	4681      	mov	r9, r0
  40650c:	e79f      	b.n	40644e <_dtoa_r+0x666>
  40650e:	2301      	movs	r3, #1
  406510:	9309      	str	r3, [sp, #36]	; 0x24
  406512:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406514:	2b00      	cmp	r3, #0
  406516:	f340 8213 	ble.w	406940 <_dtoa_r+0xb58>
  40651a:	461f      	mov	r7, r3
  40651c:	461e      	mov	r6, r3
  40651e:	930c      	str	r3, [sp, #48]	; 0x30
  406520:	9306      	str	r3, [sp, #24]
  406522:	2100      	movs	r1, #0
  406524:	2f17      	cmp	r7, #23
  406526:	6461      	str	r1, [r4, #68]	; 0x44
  406528:	d90a      	bls.n	406540 <_dtoa_r+0x758>
  40652a:	2201      	movs	r2, #1
  40652c:	2304      	movs	r3, #4
  40652e:	005b      	lsls	r3, r3, #1
  406530:	f103 0014 	add.w	r0, r3, #20
  406534:	4287      	cmp	r7, r0
  406536:	4611      	mov	r1, r2
  406538:	f102 0201 	add.w	r2, r2, #1
  40653c:	d2f7      	bcs.n	40652e <_dtoa_r+0x746>
  40653e:	6461      	str	r1, [r4, #68]	; 0x44
  406540:	4620      	mov	r0, r4
  406542:	f001 f8b9 	bl	4076b8 <_Balloc>
  406546:	2e0e      	cmp	r6, #14
  406548:	9007      	str	r0, [sp, #28]
  40654a:	6420      	str	r0, [r4, #64]	; 0x40
  40654c:	f63f ad5c 	bhi.w	406008 <_dtoa_r+0x220>
  406550:	2d00      	cmp	r5, #0
  406552:	f43f ad59 	beq.w	406008 <_dtoa_r+0x220>
  406556:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40655a:	9904      	ldr	r1, [sp, #16]
  40655c:	2900      	cmp	r1, #0
  40655e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  406562:	f340 8221 	ble.w	4069a8 <_dtoa_r+0xbc0>
  406566:	4bb7      	ldr	r3, [pc, #732]	; (406844 <_dtoa_r+0xa5c>)
  406568:	f001 020f 	and.w	r2, r1, #15
  40656c:	110d      	asrs	r5, r1, #4
  40656e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406572:	06e9      	lsls	r1, r5, #27
  406574:	e9d3 6700 	ldrd	r6, r7, [r3]
  406578:	f140 81db 	bpl.w	406932 <_dtoa_r+0xb4a>
  40657c:	4bb2      	ldr	r3, [pc, #712]	; (406848 <_dtoa_r+0xa60>)
  40657e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406582:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406586:	f7fd fe93 	bl	4042b0 <__aeabi_ddiv>
  40658a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40658e:	f005 050f 	and.w	r5, r5, #15
  406592:	f04f 0803 	mov.w	r8, #3
  406596:	b18d      	cbz	r5, 4065bc <_dtoa_r+0x7d4>
  406598:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 406848 <_dtoa_r+0xa60>
  40659c:	4630      	mov	r0, r6
  40659e:	4639      	mov	r1, r7
  4065a0:	07ea      	lsls	r2, r5, #31
  4065a2:	d505      	bpl.n	4065b0 <_dtoa_r+0x7c8>
  4065a4:	e9d9 2300 	ldrd	r2, r3, [r9]
  4065a8:	f108 0801 	add.w	r8, r8, #1
  4065ac:	f7fd fd56 	bl	40405c <__aeabi_dmul>
  4065b0:	106d      	asrs	r5, r5, #1
  4065b2:	f109 0908 	add.w	r9, r9, #8
  4065b6:	d1f3      	bne.n	4065a0 <_dtoa_r+0x7b8>
  4065b8:	4606      	mov	r6, r0
  4065ba:	460f      	mov	r7, r1
  4065bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4065c0:	4632      	mov	r2, r6
  4065c2:	463b      	mov	r3, r7
  4065c4:	f7fd fe74 	bl	4042b0 <__aeabi_ddiv>
  4065c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4065cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4065ce:	b143      	cbz	r3, 4065e2 <_dtoa_r+0x7fa>
  4065d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4065d4:	2200      	movs	r2, #0
  4065d6:	4b9d      	ldr	r3, [pc, #628]	; (40684c <_dtoa_r+0xa64>)
  4065d8:	f7fd ffb2 	bl	404540 <__aeabi_dcmplt>
  4065dc:	2800      	cmp	r0, #0
  4065de:	f040 82ac 	bne.w	406b3a <_dtoa_r+0xd52>
  4065e2:	4640      	mov	r0, r8
  4065e4:	f7fd fcd4 	bl	403f90 <__aeabi_i2d>
  4065e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4065ec:	f7fd fd36 	bl	40405c <__aeabi_dmul>
  4065f0:	4b97      	ldr	r3, [pc, #604]	; (406850 <_dtoa_r+0xa68>)
  4065f2:	2200      	movs	r2, #0
  4065f4:	f7fd fb80 	bl	403cf8 <__adddf3>
  4065f8:	9b06      	ldr	r3, [sp, #24]
  4065fa:	4606      	mov	r6, r0
  4065fc:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  406600:	2b00      	cmp	r3, #0
  406602:	f000 8162 	beq.w	4068ca <_dtoa_r+0xae2>
  406606:	9b04      	ldr	r3, [sp, #16]
  406608:	f8dd 9018 	ldr.w	r9, [sp, #24]
  40660c:	9312      	str	r3, [sp, #72]	; 0x48
  40660e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406610:	2b00      	cmp	r3, #0
  406612:	f000 8221 	beq.w	406a58 <_dtoa_r+0xc70>
  406616:	4b8b      	ldr	r3, [pc, #556]	; (406844 <_dtoa_r+0xa5c>)
  406618:	498e      	ldr	r1, [pc, #568]	; (406854 <_dtoa_r+0xa6c>)
  40661a:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  40661e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406622:	2000      	movs	r0, #0
  406624:	f7fd fe44 	bl	4042b0 <__aeabi_ddiv>
  406628:	4632      	mov	r2, r6
  40662a:	463b      	mov	r3, r7
  40662c:	f7fd fb62 	bl	403cf4 <__aeabi_dsub>
  406630:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  406634:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  406638:	4639      	mov	r1, r7
  40663a:	4630      	mov	r0, r6
  40663c:	f7fd ffa8 	bl	404590 <__aeabi_d2iz>
  406640:	4605      	mov	r5, r0
  406642:	f7fd fca5 	bl	403f90 <__aeabi_i2d>
  406646:	3530      	adds	r5, #48	; 0x30
  406648:	4602      	mov	r2, r0
  40664a:	460b      	mov	r3, r1
  40664c:	4630      	mov	r0, r6
  40664e:	4639      	mov	r1, r7
  406650:	f7fd fb50 	bl	403cf4 <__aeabi_dsub>
  406654:	fa5f f885 	uxtb.w	r8, r5
  406658:	9d07      	ldr	r5, [sp, #28]
  40665a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40665e:	f885 8000 	strb.w	r8, [r5]
  406662:	4606      	mov	r6, r0
  406664:	460f      	mov	r7, r1
  406666:	3501      	adds	r5, #1
  406668:	f7fd ff6a 	bl	404540 <__aeabi_dcmplt>
  40666c:	2800      	cmp	r0, #0
  40666e:	f040 82b2 	bne.w	406bd6 <_dtoa_r+0xdee>
  406672:	4632      	mov	r2, r6
  406674:	463b      	mov	r3, r7
  406676:	2000      	movs	r0, #0
  406678:	4974      	ldr	r1, [pc, #464]	; (40684c <_dtoa_r+0xa64>)
  40667a:	f7fd fb3b 	bl	403cf4 <__aeabi_dsub>
  40667e:	4602      	mov	r2, r0
  406680:	460b      	mov	r3, r1
  406682:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406686:	f7fd ff79 	bl	40457c <__aeabi_dcmpgt>
  40668a:	2800      	cmp	r0, #0
  40668c:	f040 82ac 	bne.w	406be8 <_dtoa_r+0xe00>
  406690:	f1b9 0f01 	cmp.w	r9, #1
  406694:	f340 8138 	ble.w	406908 <_dtoa_r+0xb20>
  406698:	9b07      	ldr	r3, [sp, #28]
  40669a:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  40669e:	f8cd b008 	str.w	fp, [sp, #8]
  4066a2:	4499      	add	r9, r3
  4066a4:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4066a8:	46a0      	mov	r8, r4
  4066aa:	e00d      	b.n	4066c8 <_dtoa_r+0x8e0>
  4066ac:	2000      	movs	r0, #0
  4066ae:	4967      	ldr	r1, [pc, #412]	; (40684c <_dtoa_r+0xa64>)
  4066b0:	f7fd fb20 	bl	403cf4 <__aeabi_dsub>
  4066b4:	4652      	mov	r2, sl
  4066b6:	465b      	mov	r3, fp
  4066b8:	f7fd ff42 	bl	404540 <__aeabi_dcmplt>
  4066bc:	2800      	cmp	r0, #0
  4066be:	f040 828e 	bne.w	406bde <_dtoa_r+0xdf6>
  4066c2:	454d      	cmp	r5, r9
  4066c4:	f000 811b 	beq.w	4068fe <_dtoa_r+0xb16>
  4066c8:	4650      	mov	r0, sl
  4066ca:	4659      	mov	r1, fp
  4066cc:	2200      	movs	r2, #0
  4066ce:	4b62      	ldr	r3, [pc, #392]	; (406858 <_dtoa_r+0xa70>)
  4066d0:	f7fd fcc4 	bl	40405c <__aeabi_dmul>
  4066d4:	2200      	movs	r2, #0
  4066d6:	4b60      	ldr	r3, [pc, #384]	; (406858 <_dtoa_r+0xa70>)
  4066d8:	4682      	mov	sl, r0
  4066da:	468b      	mov	fp, r1
  4066dc:	4630      	mov	r0, r6
  4066de:	4639      	mov	r1, r7
  4066e0:	f7fd fcbc 	bl	40405c <__aeabi_dmul>
  4066e4:	460f      	mov	r7, r1
  4066e6:	4606      	mov	r6, r0
  4066e8:	f7fd ff52 	bl	404590 <__aeabi_d2iz>
  4066ec:	4604      	mov	r4, r0
  4066ee:	f7fd fc4f 	bl	403f90 <__aeabi_i2d>
  4066f2:	4602      	mov	r2, r0
  4066f4:	460b      	mov	r3, r1
  4066f6:	4630      	mov	r0, r6
  4066f8:	4639      	mov	r1, r7
  4066fa:	f7fd fafb 	bl	403cf4 <__aeabi_dsub>
  4066fe:	3430      	adds	r4, #48	; 0x30
  406700:	b2e4      	uxtb	r4, r4
  406702:	4652      	mov	r2, sl
  406704:	465b      	mov	r3, fp
  406706:	f805 4b01 	strb.w	r4, [r5], #1
  40670a:	4606      	mov	r6, r0
  40670c:	460f      	mov	r7, r1
  40670e:	f7fd ff17 	bl	404540 <__aeabi_dcmplt>
  406712:	4632      	mov	r2, r6
  406714:	463b      	mov	r3, r7
  406716:	2800      	cmp	r0, #0
  406718:	d0c8      	beq.n	4066ac <_dtoa_r+0x8c4>
  40671a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40671c:	f8dd b008 	ldr.w	fp, [sp, #8]
  406720:	9304      	str	r3, [sp, #16]
  406722:	4644      	mov	r4, r8
  406724:	e533      	b.n	40618e <_dtoa_r+0x3a6>
  406726:	2300      	movs	r3, #0
  406728:	9309      	str	r3, [sp, #36]	; 0x24
  40672a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40672c:	9a04      	ldr	r2, [sp, #16]
  40672e:	4413      	add	r3, r2
  406730:	930c      	str	r3, [sp, #48]	; 0x30
  406732:	3301      	adds	r3, #1
  406734:	2b00      	cmp	r3, #0
  406736:	9306      	str	r3, [sp, #24]
  406738:	f340 8109 	ble.w	40694e <_dtoa_r+0xb66>
  40673c:	9e06      	ldr	r6, [sp, #24]
  40673e:	4637      	mov	r7, r6
  406740:	e6ef      	b.n	406522 <_dtoa_r+0x73a>
  406742:	2300      	movs	r3, #0
  406744:	9309      	str	r3, [sp, #36]	; 0x24
  406746:	e6e4      	b.n	406512 <_dtoa_r+0x72a>
  406748:	9b06      	ldr	r3, [sp, #24]
  40674a:	2b00      	cmp	r3, #0
  40674c:	f73f ac6d 	bgt.w	40602a <_dtoa_r+0x242>
  406750:	f040 8262 	bne.w	406c18 <_dtoa_r+0xe30>
  406754:	4640      	mov	r0, r8
  406756:	2200      	movs	r2, #0
  406758:	4b40      	ldr	r3, [pc, #256]	; (40685c <_dtoa_r+0xa74>)
  40675a:	4649      	mov	r1, r9
  40675c:	f7fd fc7e 	bl	40405c <__aeabi_dmul>
  406760:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406764:	f7fd ff00 	bl	404568 <__aeabi_dcmpge>
  406768:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40676c:	4646      	mov	r6, r8
  40676e:	2800      	cmp	r0, #0
  406770:	f000 808a 	beq.w	406888 <_dtoa_r+0xaa0>
  406774:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406776:	9d07      	ldr	r5, [sp, #28]
  406778:	43db      	mvns	r3, r3
  40677a:	9304      	str	r3, [sp, #16]
  40677c:	4641      	mov	r1, r8
  40677e:	4620      	mov	r0, r4
  406780:	f000 ffc0 	bl	407704 <_Bfree>
  406784:	2e00      	cmp	r6, #0
  406786:	f47f ae2c 	bne.w	4063e2 <_dtoa_r+0x5fa>
  40678a:	e500      	b.n	40618e <_dtoa_r+0x3a6>
  40678c:	4659      	mov	r1, fp
  40678e:	4620      	mov	r0, r4
  406790:	f001 f8f6 	bl	407980 <__pow5mult>
  406794:	4683      	mov	fp, r0
  406796:	e557      	b.n	406248 <_dtoa_r+0x460>
  406798:	9b02      	ldr	r3, [sp, #8]
  40679a:	2b00      	cmp	r3, #0
  40679c:	f47f ad66 	bne.w	40626c <_dtoa_r+0x484>
  4067a0:	9b03      	ldr	r3, [sp, #12]
  4067a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4067a6:	2b00      	cmp	r3, #0
  4067a8:	f47f ad94 	bne.w	4062d4 <_dtoa_r+0x4ec>
  4067ac:	9b03      	ldr	r3, [sp, #12]
  4067ae:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  4067b2:	0d3f      	lsrs	r7, r7, #20
  4067b4:	053f      	lsls	r7, r7, #20
  4067b6:	2f00      	cmp	r7, #0
  4067b8:	f000 821a 	beq.w	406bf0 <_dtoa_r+0xe08>
  4067bc:	9b05      	ldr	r3, [sp, #20]
  4067be:	3301      	adds	r3, #1
  4067c0:	9305      	str	r3, [sp, #20]
  4067c2:	f10a 0a01 	add.w	sl, sl, #1
  4067c6:	f04f 0901 	mov.w	r9, #1
  4067ca:	e585      	b.n	4062d8 <_dtoa_r+0x4f0>
  4067cc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4067ce:	2a00      	cmp	r2, #0
  4067d0:	f000 81a5 	beq.w	406b1e <_dtoa_r+0xd36>
  4067d4:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4067d8:	9f08      	ldr	r7, [sp, #32]
  4067da:	9d05      	ldr	r5, [sp, #20]
  4067dc:	e4ff      	b.n	4061de <_dtoa_r+0x3f6>
  4067de:	f000 ff9b 	bl	407718 <__multadd>
  4067e2:	4657      	mov	r7, sl
  4067e4:	4606      	mov	r6, r0
  4067e6:	4681      	mov	r9, r0
  4067e8:	e631      	b.n	40644e <_dtoa_r+0x666>
  4067ea:	4601      	mov	r1, r0
  4067ec:	4620      	mov	r0, r4
  4067ee:	f8cd c008 	str.w	ip, [sp, #8]
  4067f2:	f000 ff87 	bl	407704 <_Bfree>
  4067f6:	2201      	movs	r2, #1
  4067f8:	f8dd c008 	ldr.w	ip, [sp, #8]
  4067fc:	e654      	b.n	4064a8 <_dtoa_r+0x6c0>
  4067fe:	4658      	mov	r0, fp
  406800:	4641      	mov	r1, r8
  406802:	f001 f963 	bl	407acc <__mcmp>
  406806:	2800      	cmp	r0, #0
  406808:	f6bf ad91 	bge.w	40632e <_dtoa_r+0x546>
  40680c:	9f04      	ldr	r7, [sp, #16]
  40680e:	4659      	mov	r1, fp
  406810:	2300      	movs	r3, #0
  406812:	4620      	mov	r0, r4
  406814:	220a      	movs	r2, #10
  406816:	3f01      	subs	r7, #1
  406818:	9704      	str	r7, [sp, #16]
  40681a:	f000 ff7d 	bl	407718 <__multadd>
  40681e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406820:	4683      	mov	fp, r0
  406822:	2b00      	cmp	r3, #0
  406824:	f47f adf0 	bne.w	406408 <_dtoa_r+0x620>
  406828:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40682a:	2b00      	cmp	r3, #0
  40682c:	f340 81f8 	ble.w	406c20 <_dtoa_r+0xe38>
  406830:	9306      	str	r3, [sp, #24]
  406832:	e583      	b.n	40633c <_dtoa_r+0x554>
  406834:	9807      	ldr	r0, [sp, #28]
  406836:	f7ff bb0b 	b.w	405e50 <_dtoa_r+0x68>
  40683a:	9b02      	ldr	r3, [sp, #8]
  40683c:	2b00      	cmp	r3, #0
  40683e:	f47f ad49 	bne.w	4062d4 <_dtoa_r+0x4ec>
  406842:	e7ad      	b.n	4067a0 <_dtoa_r+0x9b8>
  406844:	004092a8 	.word	0x004092a8
  406848:	00409380 	.word	0x00409380
  40684c:	3ff00000 	.word	0x3ff00000
  406850:	401c0000 	.word	0x401c0000
  406854:	3fe00000 	.word	0x3fe00000
  406858:	40240000 	.word	0x40240000
  40685c:	40140000 	.word	0x40140000
  406860:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406862:	2b02      	cmp	r3, #2
  406864:	f77f ad67 	ble.w	406336 <_dtoa_r+0x54e>
  406868:	9b06      	ldr	r3, [sp, #24]
  40686a:	2b00      	cmp	r3, #0
  40686c:	d182      	bne.n	406774 <_dtoa_r+0x98c>
  40686e:	4641      	mov	r1, r8
  406870:	2205      	movs	r2, #5
  406872:	4620      	mov	r0, r4
  406874:	f000 ff50 	bl	407718 <__multadd>
  406878:	4680      	mov	r8, r0
  40687a:	4641      	mov	r1, r8
  40687c:	4658      	mov	r0, fp
  40687e:	f001 f925 	bl	407acc <__mcmp>
  406882:	2800      	cmp	r0, #0
  406884:	f77f af76 	ble.w	406774 <_dtoa_r+0x98c>
  406888:	9a04      	ldr	r2, [sp, #16]
  40688a:	9907      	ldr	r1, [sp, #28]
  40688c:	2331      	movs	r3, #49	; 0x31
  40688e:	3201      	adds	r2, #1
  406890:	9204      	str	r2, [sp, #16]
  406892:	700b      	strb	r3, [r1, #0]
  406894:	1c4d      	adds	r5, r1, #1
  406896:	e771      	b.n	40677c <_dtoa_r+0x994>
  406898:	9a04      	ldr	r2, [sp, #16]
  40689a:	3201      	adds	r2, #1
  40689c:	9204      	str	r2, [sp, #16]
  40689e:	9a07      	ldr	r2, [sp, #28]
  4068a0:	2331      	movs	r3, #49	; 0x31
  4068a2:	7013      	strb	r3, [r2, #0]
  4068a4:	e58d      	b.n	4063c2 <_dtoa_r+0x5da>
  4068a6:	f8dd b008 	ldr.w	fp, [sp, #8]
  4068aa:	9c05      	ldr	r4, [sp, #20]
  4068ac:	e46f      	b.n	40618e <_dtoa_r+0x3a6>
  4068ae:	4640      	mov	r0, r8
  4068b0:	f7fd fb6e 	bl	403f90 <__aeabi_i2d>
  4068b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4068b8:	f7fd fbd0 	bl	40405c <__aeabi_dmul>
  4068bc:	2200      	movs	r2, #0
  4068be:	4bbc      	ldr	r3, [pc, #752]	; (406bb0 <_dtoa_r+0xdc8>)
  4068c0:	f7fd fa1a 	bl	403cf8 <__adddf3>
  4068c4:	4606      	mov	r6, r0
  4068c6:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4068ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4068ce:	2200      	movs	r2, #0
  4068d0:	4bb8      	ldr	r3, [pc, #736]	; (406bb4 <_dtoa_r+0xdcc>)
  4068d2:	f7fd fa0f 	bl	403cf4 <__aeabi_dsub>
  4068d6:	4632      	mov	r2, r6
  4068d8:	463b      	mov	r3, r7
  4068da:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4068de:	f7fd fe4d 	bl	40457c <__aeabi_dcmpgt>
  4068e2:	4680      	mov	r8, r0
  4068e4:	2800      	cmp	r0, #0
  4068e6:	f040 80b3 	bne.w	406a50 <_dtoa_r+0xc68>
  4068ea:	4632      	mov	r2, r6
  4068ec:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  4068f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4068f4:	f7fd fe24 	bl	404540 <__aeabi_dcmplt>
  4068f8:	b130      	cbz	r0, 406908 <_dtoa_r+0xb20>
  4068fa:	4646      	mov	r6, r8
  4068fc:	e73a      	b.n	406774 <_dtoa_r+0x98c>
  4068fe:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  406902:	f8dd b008 	ldr.w	fp, [sp, #8]
  406906:	4644      	mov	r4, r8
  406908:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  40690c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406910:	f7ff bb7a 	b.w	406008 <_dtoa_r+0x220>
  406914:	4659      	mov	r1, fp
  406916:	9a08      	ldr	r2, [sp, #32]
  406918:	4620      	mov	r0, r4
  40691a:	f001 f831 	bl	407980 <__pow5mult>
  40691e:	4683      	mov	fp, r0
  406920:	e492      	b.n	406248 <_dtoa_r+0x460>
  406922:	9b08      	ldr	r3, [sp, #32]
  406924:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406926:	9708      	str	r7, [sp, #32]
  406928:	1afb      	subs	r3, r7, r3
  40692a:	441a      	add	r2, r3
  40692c:	920a      	str	r2, [sp, #40]	; 0x28
  40692e:	2700      	movs	r7, #0
  406930:	e44f      	b.n	4061d2 <_dtoa_r+0x3ea>
  406932:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  406936:	f04f 0802 	mov.w	r8, #2
  40693a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  40693e:	e62a      	b.n	406596 <_dtoa_r+0x7ae>
  406940:	2601      	movs	r6, #1
  406942:	9621      	str	r6, [sp, #132]	; 0x84
  406944:	960c      	str	r6, [sp, #48]	; 0x30
  406946:	9606      	str	r6, [sp, #24]
  406948:	2100      	movs	r1, #0
  40694a:	6461      	str	r1, [r4, #68]	; 0x44
  40694c:	e5f8      	b.n	406540 <_dtoa_r+0x758>
  40694e:	461e      	mov	r6, r3
  406950:	e7fa      	b.n	406948 <_dtoa_r+0xb60>
  406952:	2a00      	cmp	r2, #0
  406954:	dd15      	ble.n	406982 <_dtoa_r+0xb9a>
  406956:	4659      	mov	r1, fp
  406958:	2201      	movs	r2, #1
  40695a:	4620      	mov	r0, r4
  40695c:	f8cd c008 	str.w	ip, [sp, #8]
  406960:	f001 f85e 	bl	407a20 <__lshift>
  406964:	4641      	mov	r1, r8
  406966:	4683      	mov	fp, r0
  406968:	f001 f8b0 	bl	407acc <__mcmp>
  40696c:	2800      	cmp	r0, #0
  40696e:	f8dd c008 	ldr.w	ip, [sp, #8]
  406972:	f340 814a 	ble.w	406c0a <_dtoa_r+0xe22>
  406976:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40697a:	f000 8106 	beq.w	406b8a <_dtoa_r+0xda2>
  40697e:	f10c 0c01 	add.w	ip, ip, #1
  406982:	46b2      	mov	sl, r6
  406984:	f887 c000 	strb.w	ip, [r7]
  406988:	1c7d      	adds	r5, r7, #1
  40698a:	464e      	mov	r6, r9
  40698c:	e519      	b.n	4063c2 <_dtoa_r+0x5da>
  40698e:	d104      	bne.n	40699a <_dtoa_r+0xbb2>
  406990:	f01c 0f01 	tst.w	ip, #1
  406994:	d001      	beq.n	40699a <_dtoa_r+0xbb2>
  406996:	e504      	b.n	4063a2 <_dtoa_r+0x5ba>
  406998:	4615      	mov	r5, r2
  40699a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40699e:	2b30      	cmp	r3, #48	; 0x30
  4069a0:	f105 32ff 	add.w	r2, r5, #4294967295
  4069a4:	d0f8      	beq.n	406998 <_dtoa_r+0xbb0>
  4069a6:	e50c      	b.n	4063c2 <_dtoa_r+0x5da>
  4069a8:	9b04      	ldr	r3, [sp, #16]
  4069aa:	425d      	negs	r5, r3
  4069ac:	2d00      	cmp	r5, #0
  4069ae:	f000 80bd 	beq.w	406b2c <_dtoa_r+0xd44>
  4069b2:	4b81      	ldr	r3, [pc, #516]	; (406bb8 <_dtoa_r+0xdd0>)
  4069b4:	f005 020f 	and.w	r2, r5, #15
  4069b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4069bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4069c0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4069c4:	f7fd fb4a 	bl	40405c <__aeabi_dmul>
  4069c8:	112d      	asrs	r5, r5, #4
  4069ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4069ce:	f000 812c 	beq.w	406c2a <_dtoa_r+0xe42>
  4069d2:	4e7a      	ldr	r6, [pc, #488]	; (406bbc <_dtoa_r+0xdd4>)
  4069d4:	f04f 0802 	mov.w	r8, #2
  4069d8:	07eb      	lsls	r3, r5, #31
  4069da:	d505      	bpl.n	4069e8 <_dtoa_r+0xc00>
  4069dc:	e9d6 2300 	ldrd	r2, r3, [r6]
  4069e0:	f108 0801 	add.w	r8, r8, #1
  4069e4:	f7fd fb3a 	bl	40405c <__aeabi_dmul>
  4069e8:	106d      	asrs	r5, r5, #1
  4069ea:	f106 0608 	add.w	r6, r6, #8
  4069ee:	d1f3      	bne.n	4069d8 <_dtoa_r+0xbf0>
  4069f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4069f4:	e5ea      	b.n	4065cc <_dtoa_r+0x7e4>
  4069f6:	9a04      	ldr	r2, [sp, #16]
  4069f8:	3201      	adds	r2, #1
  4069fa:	9204      	str	r2, [sp, #16]
  4069fc:	9a07      	ldr	r2, [sp, #28]
  4069fe:	2330      	movs	r3, #48	; 0x30
  406a00:	7013      	strb	r3, [r2, #0]
  406a02:	2331      	movs	r3, #49	; 0x31
  406a04:	7013      	strb	r3, [r2, #0]
  406a06:	f7ff bbc2 	b.w	40618e <_dtoa_r+0x3a6>
  406a0a:	6871      	ldr	r1, [r6, #4]
  406a0c:	4620      	mov	r0, r4
  406a0e:	f000 fe53 	bl	4076b8 <_Balloc>
  406a12:	6933      	ldr	r3, [r6, #16]
  406a14:	1c9a      	adds	r2, r3, #2
  406a16:	4605      	mov	r5, r0
  406a18:	0092      	lsls	r2, r2, #2
  406a1a:	f106 010c 	add.w	r1, r6, #12
  406a1e:	300c      	adds	r0, #12
  406a20:	f000 fd48 	bl	4074b4 <memcpy>
  406a24:	4620      	mov	r0, r4
  406a26:	4629      	mov	r1, r5
  406a28:	2201      	movs	r2, #1
  406a2a:	f000 fff9 	bl	407a20 <__lshift>
  406a2e:	4681      	mov	r9, r0
  406a30:	e503      	b.n	40643a <_dtoa_r+0x652>
  406a32:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  406a36:	f000 80a8 	beq.w	406b8a <_dtoa_r+0xda2>
  406a3a:	f10c 0c01 	add.w	ip, ip, #1
  406a3e:	46b2      	mov	sl, r6
  406a40:	f887 c000 	strb.w	ip, [r7]
  406a44:	1c7d      	adds	r5, r7, #1
  406a46:	464e      	mov	r6, r9
  406a48:	e4bb      	b.n	4063c2 <_dtoa_r+0x5da>
  406a4a:	46b2      	mov	sl, r6
  406a4c:	464e      	mov	r6, r9
  406a4e:	e498      	b.n	406382 <_dtoa_r+0x59a>
  406a50:	f04f 0800 	mov.w	r8, #0
  406a54:	4646      	mov	r6, r8
  406a56:	e717      	b.n	406888 <_dtoa_r+0xaa0>
  406a58:	4957      	ldr	r1, [pc, #348]	; (406bb8 <_dtoa_r+0xdd0>)
  406a5a:	f109 33ff 	add.w	r3, r9, #4294967295
  406a5e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406a62:	4632      	mov	r2, r6
  406a64:	9313      	str	r3, [sp, #76]	; 0x4c
  406a66:	e9d1 0100 	ldrd	r0, r1, [r1]
  406a6a:	463b      	mov	r3, r7
  406a6c:	f7fd faf6 	bl	40405c <__aeabi_dmul>
  406a70:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  406a74:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  406a78:	4639      	mov	r1, r7
  406a7a:	4630      	mov	r0, r6
  406a7c:	f7fd fd88 	bl	404590 <__aeabi_d2iz>
  406a80:	4605      	mov	r5, r0
  406a82:	f7fd fa85 	bl	403f90 <__aeabi_i2d>
  406a86:	4602      	mov	r2, r0
  406a88:	460b      	mov	r3, r1
  406a8a:	4630      	mov	r0, r6
  406a8c:	4639      	mov	r1, r7
  406a8e:	f7fd f931 	bl	403cf4 <__aeabi_dsub>
  406a92:	9a07      	ldr	r2, [sp, #28]
  406a94:	3530      	adds	r5, #48	; 0x30
  406a96:	f1b9 0f01 	cmp.w	r9, #1
  406a9a:	7015      	strb	r5, [r2, #0]
  406a9c:	4606      	mov	r6, r0
  406a9e:	460f      	mov	r7, r1
  406aa0:	f102 0501 	add.w	r5, r2, #1
  406aa4:	d023      	beq.n	406aee <_dtoa_r+0xd06>
  406aa6:	9b07      	ldr	r3, [sp, #28]
  406aa8:	f8cd a008 	str.w	sl, [sp, #8]
  406aac:	444b      	add	r3, r9
  406aae:	465e      	mov	r6, fp
  406ab0:	469a      	mov	sl, r3
  406ab2:	46ab      	mov	fp, r5
  406ab4:	2200      	movs	r2, #0
  406ab6:	4b42      	ldr	r3, [pc, #264]	; (406bc0 <_dtoa_r+0xdd8>)
  406ab8:	f7fd fad0 	bl	40405c <__aeabi_dmul>
  406abc:	4689      	mov	r9, r1
  406abe:	4680      	mov	r8, r0
  406ac0:	f7fd fd66 	bl	404590 <__aeabi_d2iz>
  406ac4:	4607      	mov	r7, r0
  406ac6:	f7fd fa63 	bl	403f90 <__aeabi_i2d>
  406aca:	3730      	adds	r7, #48	; 0x30
  406acc:	4602      	mov	r2, r0
  406ace:	460b      	mov	r3, r1
  406ad0:	4640      	mov	r0, r8
  406ad2:	4649      	mov	r1, r9
  406ad4:	f7fd f90e 	bl	403cf4 <__aeabi_dsub>
  406ad8:	f80b 7b01 	strb.w	r7, [fp], #1
  406adc:	45d3      	cmp	fp, sl
  406ade:	d1e9      	bne.n	406ab4 <_dtoa_r+0xccc>
  406ae0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406ae2:	f8dd a008 	ldr.w	sl, [sp, #8]
  406ae6:	46b3      	mov	fp, r6
  406ae8:	460f      	mov	r7, r1
  406aea:	4606      	mov	r6, r0
  406aec:	441d      	add	r5, r3
  406aee:	2200      	movs	r2, #0
  406af0:	4b34      	ldr	r3, [pc, #208]	; (406bc4 <_dtoa_r+0xddc>)
  406af2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406af6:	f7fd f8ff 	bl	403cf8 <__adddf3>
  406afa:	4632      	mov	r2, r6
  406afc:	463b      	mov	r3, r7
  406afe:	f7fd fd1f 	bl	404540 <__aeabi_dcmplt>
  406b02:	2800      	cmp	r0, #0
  406b04:	d047      	beq.n	406b96 <_dtoa_r+0xdae>
  406b06:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406b08:	9304      	str	r3, [sp, #16]
  406b0a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406b0e:	f7ff bb2c 	b.w	40616a <_dtoa_r+0x382>
  406b12:	9b05      	ldr	r3, [sp, #20]
  406b14:	9a06      	ldr	r2, [sp, #24]
  406b16:	1a9d      	subs	r5, r3, r2
  406b18:	2300      	movs	r3, #0
  406b1a:	f7ff bb60 	b.w	4061de <_dtoa_r+0x3f6>
  406b1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406b20:	9f08      	ldr	r7, [sp, #32]
  406b22:	9d05      	ldr	r5, [sp, #20]
  406b24:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406b28:	f7ff bb59 	b.w	4061de <_dtoa_r+0x3f6>
  406b2c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  406b30:	f04f 0802 	mov.w	r8, #2
  406b34:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406b38:	e548      	b.n	4065cc <_dtoa_r+0x7e4>
  406b3a:	9b06      	ldr	r3, [sp, #24]
  406b3c:	2b00      	cmp	r3, #0
  406b3e:	f43f aeb6 	beq.w	4068ae <_dtoa_r+0xac6>
  406b42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  406b44:	2d00      	cmp	r5, #0
  406b46:	f77f aedf 	ble.w	406908 <_dtoa_r+0xb20>
  406b4a:	2200      	movs	r2, #0
  406b4c:	4b1c      	ldr	r3, [pc, #112]	; (406bc0 <_dtoa_r+0xdd8>)
  406b4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406b52:	f7fd fa83 	bl	40405c <__aeabi_dmul>
  406b56:	4606      	mov	r6, r0
  406b58:	460f      	mov	r7, r1
  406b5a:	f108 0001 	add.w	r0, r8, #1
  406b5e:	e9cd 6702 	strd	r6, r7, [sp, #8]
  406b62:	f7fd fa15 	bl	403f90 <__aeabi_i2d>
  406b66:	4602      	mov	r2, r0
  406b68:	460b      	mov	r3, r1
  406b6a:	4630      	mov	r0, r6
  406b6c:	4639      	mov	r1, r7
  406b6e:	f7fd fa75 	bl	40405c <__aeabi_dmul>
  406b72:	4b0f      	ldr	r3, [pc, #60]	; (406bb0 <_dtoa_r+0xdc8>)
  406b74:	2200      	movs	r2, #0
  406b76:	f7fd f8bf 	bl	403cf8 <__adddf3>
  406b7a:	9b04      	ldr	r3, [sp, #16]
  406b7c:	3b01      	subs	r3, #1
  406b7e:	4606      	mov	r6, r0
  406b80:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  406b84:	9312      	str	r3, [sp, #72]	; 0x48
  406b86:	46a9      	mov	r9, r5
  406b88:	e541      	b.n	40660e <_dtoa_r+0x826>
  406b8a:	2239      	movs	r2, #57	; 0x39
  406b8c:	46b2      	mov	sl, r6
  406b8e:	703a      	strb	r2, [r7, #0]
  406b90:	464e      	mov	r6, r9
  406b92:	1c7d      	adds	r5, r7, #1
  406b94:	e407      	b.n	4063a6 <_dtoa_r+0x5be>
  406b96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  406b9a:	2000      	movs	r0, #0
  406b9c:	4909      	ldr	r1, [pc, #36]	; (406bc4 <_dtoa_r+0xddc>)
  406b9e:	f7fd f8a9 	bl	403cf4 <__aeabi_dsub>
  406ba2:	4632      	mov	r2, r6
  406ba4:	463b      	mov	r3, r7
  406ba6:	f7fd fce9 	bl	40457c <__aeabi_dcmpgt>
  406baa:	b970      	cbnz	r0, 406bca <_dtoa_r+0xde2>
  406bac:	e6ac      	b.n	406908 <_dtoa_r+0xb20>
  406bae:	bf00      	nop
  406bb0:	401c0000 	.word	0x401c0000
  406bb4:	40140000 	.word	0x40140000
  406bb8:	004092a8 	.word	0x004092a8
  406bbc:	00409380 	.word	0x00409380
  406bc0:	40240000 	.word	0x40240000
  406bc4:	3fe00000 	.word	0x3fe00000
  406bc8:	4615      	mov	r5, r2
  406bca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406bce:	2b30      	cmp	r3, #48	; 0x30
  406bd0:	f105 32ff 	add.w	r2, r5, #4294967295
  406bd4:	d0f8      	beq.n	406bc8 <_dtoa_r+0xde0>
  406bd6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406bd8:	9304      	str	r3, [sp, #16]
  406bda:	f7ff bad8 	b.w	40618e <_dtoa_r+0x3a6>
  406bde:	4643      	mov	r3, r8
  406be0:	f8dd b008 	ldr.w	fp, [sp, #8]
  406be4:	46a0      	mov	r8, r4
  406be6:	461c      	mov	r4, r3
  406be8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406bea:	9304      	str	r3, [sp, #16]
  406bec:	f7ff babd 	b.w	40616a <_dtoa_r+0x382>
  406bf0:	46b9      	mov	r9, r7
  406bf2:	f7ff bb71 	b.w	4062d8 <_dtoa_r+0x4f0>
  406bf6:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  406bfa:	d0c6      	beq.n	406b8a <_dtoa_r+0xda2>
  406bfc:	f1ba 0f00 	cmp.w	sl, #0
  406c00:	f77f aebf 	ble.w	406982 <_dtoa_r+0xb9a>
  406c04:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  406c08:	e6bb      	b.n	406982 <_dtoa_r+0xb9a>
  406c0a:	f47f aeba 	bne.w	406982 <_dtoa_r+0xb9a>
  406c0e:	f01c 0f01 	tst.w	ip, #1
  406c12:	f43f aeb6 	beq.w	406982 <_dtoa_r+0xb9a>
  406c16:	e6ae      	b.n	406976 <_dtoa_r+0xb8e>
  406c18:	f04f 0800 	mov.w	r8, #0
  406c1c:	4646      	mov	r6, r8
  406c1e:	e5a9      	b.n	406774 <_dtoa_r+0x98c>
  406c20:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406c22:	2b02      	cmp	r3, #2
  406c24:	dc04      	bgt.n	406c30 <_dtoa_r+0xe48>
  406c26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406c28:	e602      	b.n	406830 <_dtoa_r+0xa48>
  406c2a:	f04f 0802 	mov.w	r8, #2
  406c2e:	e4cd      	b.n	4065cc <_dtoa_r+0x7e4>
  406c30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406c32:	9306      	str	r3, [sp, #24]
  406c34:	e618      	b.n	406868 <_dtoa_r+0xa80>
  406c36:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406c38:	2b02      	cmp	r3, #2
  406c3a:	dcf9      	bgt.n	406c30 <_dtoa_r+0xe48>
  406c3c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406c3e:	f7ff bbee 	b.w	40641e <_dtoa_r+0x636>
  406c42:	2500      	movs	r5, #0
  406c44:	6465      	str	r5, [r4, #68]	; 0x44
  406c46:	4629      	mov	r1, r5
  406c48:	4620      	mov	r0, r4
  406c4a:	f000 fd35 	bl	4076b8 <_Balloc>
  406c4e:	f04f 33ff 	mov.w	r3, #4294967295
  406c52:	9306      	str	r3, [sp, #24]
  406c54:	930c      	str	r3, [sp, #48]	; 0x30
  406c56:	2301      	movs	r3, #1
  406c58:	9007      	str	r0, [sp, #28]
  406c5a:	9521      	str	r5, [sp, #132]	; 0x84
  406c5c:	6420      	str	r0, [r4, #64]	; 0x40
  406c5e:	9309      	str	r3, [sp, #36]	; 0x24
  406c60:	f7ff b9d2 	b.w	406008 <_dtoa_r+0x220>
  406c64:	f43f ab4d 	beq.w	406302 <_dtoa_r+0x51a>
  406c68:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406c6c:	f7ff bb44 	b.w	4062f8 <_dtoa_r+0x510>
  406c70:	2301      	movs	r3, #1
  406c72:	9309      	str	r3, [sp, #36]	; 0x24
  406c74:	e559      	b.n	40672a <_dtoa_r+0x942>
  406c76:	2501      	movs	r5, #1
  406c78:	f7ff b990 	b.w	405f9c <_dtoa_r+0x1b4>

00406c7c <__libc_fini_array>:
  406c7c:	b538      	push	{r3, r4, r5, lr}
  406c7e:	4b08      	ldr	r3, [pc, #32]	; (406ca0 <__libc_fini_array+0x24>)
  406c80:	4d08      	ldr	r5, [pc, #32]	; (406ca4 <__libc_fini_array+0x28>)
  406c82:	1aed      	subs	r5, r5, r3
  406c84:	10ac      	asrs	r4, r5, #2
  406c86:	bf18      	it	ne
  406c88:	18ed      	addne	r5, r5, r3
  406c8a:	d005      	beq.n	406c98 <__libc_fini_array+0x1c>
  406c8c:	3c01      	subs	r4, #1
  406c8e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  406c92:	4798      	blx	r3
  406c94:	2c00      	cmp	r4, #0
  406c96:	d1f9      	bne.n	406c8c <__libc_fini_array+0x10>
  406c98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406c9c:	f002 bb8e 	b.w	4093bc <_fini>
  406ca0:	004093c8 	.word	0x004093c8
  406ca4:	004093cc 	.word	0x004093cc

00406ca8 <_malloc_trim_r>:
  406ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406caa:	4f23      	ldr	r7, [pc, #140]	; (406d38 <_malloc_trim_r+0x90>)
  406cac:	460c      	mov	r4, r1
  406cae:	4606      	mov	r6, r0
  406cb0:	f000 fcfe 	bl	4076b0 <__malloc_lock>
  406cb4:	68bb      	ldr	r3, [r7, #8]
  406cb6:	685d      	ldr	r5, [r3, #4]
  406cb8:	f025 0503 	bic.w	r5, r5, #3
  406cbc:	1b29      	subs	r1, r5, r4
  406cbe:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  406cc2:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406cc6:	f021 010f 	bic.w	r1, r1, #15
  406cca:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406cce:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406cd2:	db07      	blt.n	406ce4 <_malloc_trim_r+0x3c>
  406cd4:	4630      	mov	r0, r6
  406cd6:	2100      	movs	r1, #0
  406cd8:	f001 fa04 	bl	4080e4 <_sbrk_r>
  406cdc:	68bb      	ldr	r3, [r7, #8]
  406cde:	442b      	add	r3, r5
  406ce0:	4298      	cmp	r0, r3
  406ce2:	d004      	beq.n	406cee <_malloc_trim_r+0x46>
  406ce4:	4630      	mov	r0, r6
  406ce6:	f000 fce5 	bl	4076b4 <__malloc_unlock>
  406cea:	2000      	movs	r0, #0
  406cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406cee:	4630      	mov	r0, r6
  406cf0:	4261      	negs	r1, r4
  406cf2:	f001 f9f7 	bl	4080e4 <_sbrk_r>
  406cf6:	3001      	adds	r0, #1
  406cf8:	d00d      	beq.n	406d16 <_malloc_trim_r+0x6e>
  406cfa:	4b10      	ldr	r3, [pc, #64]	; (406d3c <_malloc_trim_r+0x94>)
  406cfc:	68ba      	ldr	r2, [r7, #8]
  406cfe:	6819      	ldr	r1, [r3, #0]
  406d00:	1b2d      	subs	r5, r5, r4
  406d02:	f045 0501 	orr.w	r5, r5, #1
  406d06:	4630      	mov	r0, r6
  406d08:	1b09      	subs	r1, r1, r4
  406d0a:	6055      	str	r5, [r2, #4]
  406d0c:	6019      	str	r1, [r3, #0]
  406d0e:	f000 fcd1 	bl	4076b4 <__malloc_unlock>
  406d12:	2001      	movs	r0, #1
  406d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406d16:	4630      	mov	r0, r6
  406d18:	2100      	movs	r1, #0
  406d1a:	f001 f9e3 	bl	4080e4 <_sbrk_r>
  406d1e:	68ba      	ldr	r2, [r7, #8]
  406d20:	1a83      	subs	r3, r0, r2
  406d22:	2b0f      	cmp	r3, #15
  406d24:	ddde      	ble.n	406ce4 <_malloc_trim_r+0x3c>
  406d26:	4c06      	ldr	r4, [pc, #24]	; (406d40 <_malloc_trim_r+0x98>)
  406d28:	4904      	ldr	r1, [pc, #16]	; (406d3c <_malloc_trim_r+0x94>)
  406d2a:	6824      	ldr	r4, [r4, #0]
  406d2c:	f043 0301 	orr.w	r3, r3, #1
  406d30:	1b00      	subs	r0, r0, r4
  406d32:	6053      	str	r3, [r2, #4]
  406d34:	6008      	str	r0, [r1, #0]
  406d36:	e7d5      	b.n	406ce4 <_malloc_trim_r+0x3c>
  406d38:	20000474 	.word	0x20000474
  406d3c:	20000ce8 	.word	0x20000ce8
  406d40:	20000880 	.word	0x20000880

00406d44 <_free_r>:
  406d44:	2900      	cmp	r1, #0
  406d46:	d04e      	beq.n	406de6 <_free_r+0xa2>
  406d48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406d4c:	460c      	mov	r4, r1
  406d4e:	4680      	mov	r8, r0
  406d50:	f000 fcae 	bl	4076b0 <__malloc_lock>
  406d54:	f854 7c04 	ldr.w	r7, [r4, #-4]
  406d58:	4962      	ldr	r1, [pc, #392]	; (406ee4 <_free_r+0x1a0>)
  406d5a:	f027 0201 	bic.w	r2, r7, #1
  406d5e:	f1a4 0508 	sub.w	r5, r4, #8
  406d62:	18ab      	adds	r3, r5, r2
  406d64:	688e      	ldr	r6, [r1, #8]
  406d66:	6858      	ldr	r0, [r3, #4]
  406d68:	429e      	cmp	r6, r3
  406d6a:	f020 0003 	bic.w	r0, r0, #3
  406d6e:	d05a      	beq.n	406e26 <_free_r+0xe2>
  406d70:	07fe      	lsls	r6, r7, #31
  406d72:	6058      	str	r0, [r3, #4]
  406d74:	d40b      	bmi.n	406d8e <_free_r+0x4a>
  406d76:	f854 7c08 	ldr.w	r7, [r4, #-8]
  406d7a:	1bed      	subs	r5, r5, r7
  406d7c:	f101 0e08 	add.w	lr, r1, #8
  406d80:	68ac      	ldr	r4, [r5, #8]
  406d82:	4574      	cmp	r4, lr
  406d84:	443a      	add	r2, r7
  406d86:	d067      	beq.n	406e58 <_free_r+0x114>
  406d88:	68ef      	ldr	r7, [r5, #12]
  406d8a:	60e7      	str	r7, [r4, #12]
  406d8c:	60bc      	str	r4, [r7, #8]
  406d8e:	181c      	adds	r4, r3, r0
  406d90:	6864      	ldr	r4, [r4, #4]
  406d92:	07e4      	lsls	r4, r4, #31
  406d94:	d40c      	bmi.n	406db0 <_free_r+0x6c>
  406d96:	4f54      	ldr	r7, [pc, #336]	; (406ee8 <_free_r+0x1a4>)
  406d98:	689c      	ldr	r4, [r3, #8]
  406d9a:	42bc      	cmp	r4, r7
  406d9c:	4402      	add	r2, r0
  406d9e:	d07c      	beq.n	406e9a <_free_r+0x156>
  406da0:	68d8      	ldr	r0, [r3, #12]
  406da2:	60e0      	str	r0, [r4, #12]
  406da4:	f042 0301 	orr.w	r3, r2, #1
  406da8:	6084      	str	r4, [r0, #8]
  406daa:	606b      	str	r3, [r5, #4]
  406dac:	50aa      	str	r2, [r5, r2]
  406dae:	e003      	b.n	406db8 <_free_r+0x74>
  406db0:	f042 0301 	orr.w	r3, r2, #1
  406db4:	606b      	str	r3, [r5, #4]
  406db6:	50aa      	str	r2, [r5, r2]
  406db8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  406dbc:	d214      	bcs.n	406de8 <_free_r+0xa4>
  406dbe:	08d2      	lsrs	r2, r2, #3
  406dc0:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  406dc4:	6848      	ldr	r0, [r1, #4]
  406dc6:	689f      	ldr	r7, [r3, #8]
  406dc8:	60af      	str	r7, [r5, #8]
  406dca:	1092      	asrs	r2, r2, #2
  406dcc:	2401      	movs	r4, #1
  406dce:	fa04 f202 	lsl.w	r2, r4, r2
  406dd2:	4310      	orrs	r0, r2
  406dd4:	60eb      	str	r3, [r5, #12]
  406dd6:	6048      	str	r0, [r1, #4]
  406dd8:	609d      	str	r5, [r3, #8]
  406dda:	60fd      	str	r5, [r7, #12]
  406ddc:	4640      	mov	r0, r8
  406dde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406de2:	f000 bc67 	b.w	4076b4 <__malloc_unlock>
  406de6:	4770      	bx	lr
  406de8:	0a53      	lsrs	r3, r2, #9
  406dea:	2b04      	cmp	r3, #4
  406dec:	d847      	bhi.n	406e7e <_free_r+0x13a>
  406dee:	0993      	lsrs	r3, r2, #6
  406df0:	f103 0438 	add.w	r4, r3, #56	; 0x38
  406df4:	0060      	lsls	r0, r4, #1
  406df6:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  406dfa:	493a      	ldr	r1, [pc, #232]	; (406ee4 <_free_r+0x1a0>)
  406dfc:	6883      	ldr	r3, [r0, #8]
  406dfe:	4283      	cmp	r3, r0
  406e00:	d043      	beq.n	406e8a <_free_r+0x146>
  406e02:	6859      	ldr	r1, [r3, #4]
  406e04:	f021 0103 	bic.w	r1, r1, #3
  406e08:	4291      	cmp	r1, r2
  406e0a:	d902      	bls.n	406e12 <_free_r+0xce>
  406e0c:	689b      	ldr	r3, [r3, #8]
  406e0e:	4298      	cmp	r0, r3
  406e10:	d1f7      	bne.n	406e02 <_free_r+0xbe>
  406e12:	68da      	ldr	r2, [r3, #12]
  406e14:	60ea      	str	r2, [r5, #12]
  406e16:	60ab      	str	r3, [r5, #8]
  406e18:	4640      	mov	r0, r8
  406e1a:	6095      	str	r5, [r2, #8]
  406e1c:	60dd      	str	r5, [r3, #12]
  406e1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406e22:	f000 bc47 	b.w	4076b4 <__malloc_unlock>
  406e26:	07ff      	lsls	r7, r7, #31
  406e28:	4402      	add	r2, r0
  406e2a:	d407      	bmi.n	406e3c <_free_r+0xf8>
  406e2c:	f854 3c08 	ldr.w	r3, [r4, #-8]
  406e30:	1aed      	subs	r5, r5, r3
  406e32:	441a      	add	r2, r3
  406e34:	68a8      	ldr	r0, [r5, #8]
  406e36:	68eb      	ldr	r3, [r5, #12]
  406e38:	60c3      	str	r3, [r0, #12]
  406e3a:	6098      	str	r0, [r3, #8]
  406e3c:	4b2b      	ldr	r3, [pc, #172]	; (406eec <_free_r+0x1a8>)
  406e3e:	681b      	ldr	r3, [r3, #0]
  406e40:	f042 0001 	orr.w	r0, r2, #1
  406e44:	429a      	cmp	r2, r3
  406e46:	6068      	str	r0, [r5, #4]
  406e48:	608d      	str	r5, [r1, #8]
  406e4a:	d3c7      	bcc.n	406ddc <_free_r+0x98>
  406e4c:	4b28      	ldr	r3, [pc, #160]	; (406ef0 <_free_r+0x1ac>)
  406e4e:	4640      	mov	r0, r8
  406e50:	6819      	ldr	r1, [r3, #0]
  406e52:	f7ff ff29 	bl	406ca8 <_malloc_trim_r>
  406e56:	e7c1      	b.n	406ddc <_free_r+0x98>
  406e58:	1819      	adds	r1, r3, r0
  406e5a:	6849      	ldr	r1, [r1, #4]
  406e5c:	07c9      	lsls	r1, r1, #31
  406e5e:	d409      	bmi.n	406e74 <_free_r+0x130>
  406e60:	68d9      	ldr	r1, [r3, #12]
  406e62:	689b      	ldr	r3, [r3, #8]
  406e64:	4402      	add	r2, r0
  406e66:	f042 0001 	orr.w	r0, r2, #1
  406e6a:	60d9      	str	r1, [r3, #12]
  406e6c:	608b      	str	r3, [r1, #8]
  406e6e:	6068      	str	r0, [r5, #4]
  406e70:	50aa      	str	r2, [r5, r2]
  406e72:	e7b3      	b.n	406ddc <_free_r+0x98>
  406e74:	f042 0301 	orr.w	r3, r2, #1
  406e78:	606b      	str	r3, [r5, #4]
  406e7a:	50aa      	str	r2, [r5, r2]
  406e7c:	e7ae      	b.n	406ddc <_free_r+0x98>
  406e7e:	2b14      	cmp	r3, #20
  406e80:	d814      	bhi.n	406eac <_free_r+0x168>
  406e82:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  406e86:	0060      	lsls	r0, r4, #1
  406e88:	e7b5      	b.n	406df6 <_free_r+0xb2>
  406e8a:	684a      	ldr	r2, [r1, #4]
  406e8c:	10a4      	asrs	r4, r4, #2
  406e8e:	2001      	movs	r0, #1
  406e90:	40a0      	lsls	r0, r4
  406e92:	4302      	orrs	r2, r0
  406e94:	604a      	str	r2, [r1, #4]
  406e96:	461a      	mov	r2, r3
  406e98:	e7bc      	b.n	406e14 <_free_r+0xd0>
  406e9a:	f042 0301 	orr.w	r3, r2, #1
  406e9e:	614d      	str	r5, [r1, #20]
  406ea0:	610d      	str	r5, [r1, #16]
  406ea2:	60ec      	str	r4, [r5, #12]
  406ea4:	60ac      	str	r4, [r5, #8]
  406ea6:	606b      	str	r3, [r5, #4]
  406ea8:	50aa      	str	r2, [r5, r2]
  406eaa:	e797      	b.n	406ddc <_free_r+0x98>
  406eac:	2b54      	cmp	r3, #84	; 0x54
  406eae:	d804      	bhi.n	406eba <_free_r+0x176>
  406eb0:	0b13      	lsrs	r3, r2, #12
  406eb2:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  406eb6:	0060      	lsls	r0, r4, #1
  406eb8:	e79d      	b.n	406df6 <_free_r+0xb2>
  406eba:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406ebe:	d804      	bhi.n	406eca <_free_r+0x186>
  406ec0:	0bd3      	lsrs	r3, r2, #15
  406ec2:	f103 0477 	add.w	r4, r3, #119	; 0x77
  406ec6:	0060      	lsls	r0, r4, #1
  406ec8:	e795      	b.n	406df6 <_free_r+0xb2>
  406eca:	f240 5054 	movw	r0, #1364	; 0x554
  406ece:	4283      	cmp	r3, r0
  406ed0:	d804      	bhi.n	406edc <_free_r+0x198>
  406ed2:	0c93      	lsrs	r3, r2, #18
  406ed4:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  406ed8:	0060      	lsls	r0, r4, #1
  406eda:	e78c      	b.n	406df6 <_free_r+0xb2>
  406edc:	20fc      	movs	r0, #252	; 0xfc
  406ede:	247e      	movs	r4, #126	; 0x7e
  406ee0:	e789      	b.n	406df6 <_free_r+0xb2>
  406ee2:	bf00      	nop
  406ee4:	20000474 	.word	0x20000474
  406ee8:	2000047c 	.word	0x2000047c
  406eec:	2000087c 	.word	0x2000087c
  406ef0:	20000ce4 	.word	0x20000ce4

00406ef4 <_localeconv_r>:
  406ef4:	4800      	ldr	r0, [pc, #0]	; (406ef8 <_localeconv_r+0x4>)
  406ef6:	4770      	bx	lr
  406ef8:	2000043c 	.word	0x2000043c

00406efc <_malloc_r>:
  406efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406f00:	f101 050b 	add.w	r5, r1, #11
  406f04:	2d16      	cmp	r5, #22
  406f06:	b083      	sub	sp, #12
  406f08:	4606      	mov	r6, r0
  406f0a:	d927      	bls.n	406f5c <_malloc_r+0x60>
  406f0c:	f035 0507 	bics.w	r5, r5, #7
  406f10:	f100 80b6 	bmi.w	407080 <_malloc_r+0x184>
  406f14:	42a9      	cmp	r1, r5
  406f16:	f200 80b3 	bhi.w	407080 <_malloc_r+0x184>
  406f1a:	f000 fbc9 	bl	4076b0 <__malloc_lock>
  406f1e:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  406f22:	d222      	bcs.n	406f6a <_malloc_r+0x6e>
  406f24:	4fc2      	ldr	r7, [pc, #776]	; (407230 <_malloc_r+0x334>)
  406f26:	08e8      	lsrs	r0, r5, #3
  406f28:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  406f2c:	68dc      	ldr	r4, [r3, #12]
  406f2e:	429c      	cmp	r4, r3
  406f30:	f000 81c8 	beq.w	4072c4 <_malloc_r+0x3c8>
  406f34:	6863      	ldr	r3, [r4, #4]
  406f36:	68e1      	ldr	r1, [r4, #12]
  406f38:	68a5      	ldr	r5, [r4, #8]
  406f3a:	f023 0303 	bic.w	r3, r3, #3
  406f3e:	4423      	add	r3, r4
  406f40:	4630      	mov	r0, r6
  406f42:	685a      	ldr	r2, [r3, #4]
  406f44:	60e9      	str	r1, [r5, #12]
  406f46:	f042 0201 	orr.w	r2, r2, #1
  406f4a:	608d      	str	r5, [r1, #8]
  406f4c:	605a      	str	r2, [r3, #4]
  406f4e:	f000 fbb1 	bl	4076b4 <__malloc_unlock>
  406f52:	3408      	adds	r4, #8
  406f54:	4620      	mov	r0, r4
  406f56:	b003      	add	sp, #12
  406f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406f5c:	2910      	cmp	r1, #16
  406f5e:	f200 808f 	bhi.w	407080 <_malloc_r+0x184>
  406f62:	f000 fba5 	bl	4076b0 <__malloc_lock>
  406f66:	2510      	movs	r5, #16
  406f68:	e7dc      	b.n	406f24 <_malloc_r+0x28>
  406f6a:	0a68      	lsrs	r0, r5, #9
  406f6c:	f000 808f 	beq.w	40708e <_malloc_r+0x192>
  406f70:	2804      	cmp	r0, #4
  406f72:	f200 8154 	bhi.w	40721e <_malloc_r+0x322>
  406f76:	09a8      	lsrs	r0, r5, #6
  406f78:	3038      	adds	r0, #56	; 0x38
  406f7a:	0041      	lsls	r1, r0, #1
  406f7c:	4fac      	ldr	r7, [pc, #688]	; (407230 <_malloc_r+0x334>)
  406f7e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  406f82:	68cc      	ldr	r4, [r1, #12]
  406f84:	42a1      	cmp	r1, r4
  406f86:	d106      	bne.n	406f96 <_malloc_r+0x9a>
  406f88:	e00c      	b.n	406fa4 <_malloc_r+0xa8>
  406f8a:	2a00      	cmp	r2, #0
  406f8c:	f280 8082 	bge.w	407094 <_malloc_r+0x198>
  406f90:	68e4      	ldr	r4, [r4, #12]
  406f92:	42a1      	cmp	r1, r4
  406f94:	d006      	beq.n	406fa4 <_malloc_r+0xa8>
  406f96:	6863      	ldr	r3, [r4, #4]
  406f98:	f023 0303 	bic.w	r3, r3, #3
  406f9c:	1b5a      	subs	r2, r3, r5
  406f9e:	2a0f      	cmp	r2, #15
  406fa0:	ddf3      	ble.n	406f8a <_malloc_r+0x8e>
  406fa2:	3801      	subs	r0, #1
  406fa4:	3001      	adds	r0, #1
  406fa6:	49a2      	ldr	r1, [pc, #648]	; (407230 <_malloc_r+0x334>)
  406fa8:	693c      	ldr	r4, [r7, #16]
  406faa:	f101 0e08 	add.w	lr, r1, #8
  406fae:	4574      	cmp	r4, lr
  406fb0:	f000 817d 	beq.w	4072ae <_malloc_r+0x3b2>
  406fb4:	6863      	ldr	r3, [r4, #4]
  406fb6:	f023 0303 	bic.w	r3, r3, #3
  406fba:	1b5a      	subs	r2, r3, r5
  406fbc:	2a0f      	cmp	r2, #15
  406fbe:	f300 8163 	bgt.w	407288 <_malloc_r+0x38c>
  406fc2:	2a00      	cmp	r2, #0
  406fc4:	f8c1 e014 	str.w	lr, [r1, #20]
  406fc8:	f8c1 e010 	str.w	lr, [r1, #16]
  406fcc:	da73      	bge.n	4070b6 <_malloc_r+0x1ba>
  406fce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406fd2:	f080 8139 	bcs.w	407248 <_malloc_r+0x34c>
  406fd6:	08db      	lsrs	r3, r3, #3
  406fd8:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  406fdc:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  406fe0:	684a      	ldr	r2, [r1, #4]
  406fe2:	f8d8 9008 	ldr.w	r9, [r8, #8]
  406fe6:	f8c4 9008 	str.w	r9, [r4, #8]
  406fea:	2301      	movs	r3, #1
  406fec:	fa03 f30c 	lsl.w	r3, r3, ip
  406ff0:	4313      	orrs	r3, r2
  406ff2:	f8c4 800c 	str.w	r8, [r4, #12]
  406ff6:	604b      	str	r3, [r1, #4]
  406ff8:	f8c8 4008 	str.w	r4, [r8, #8]
  406ffc:	f8c9 400c 	str.w	r4, [r9, #12]
  407000:	1082      	asrs	r2, r0, #2
  407002:	2401      	movs	r4, #1
  407004:	4094      	lsls	r4, r2
  407006:	429c      	cmp	r4, r3
  407008:	d862      	bhi.n	4070d0 <_malloc_r+0x1d4>
  40700a:	4223      	tst	r3, r4
  40700c:	d106      	bne.n	40701c <_malloc_r+0x120>
  40700e:	f020 0003 	bic.w	r0, r0, #3
  407012:	0064      	lsls	r4, r4, #1
  407014:	4223      	tst	r3, r4
  407016:	f100 0004 	add.w	r0, r0, #4
  40701a:	d0fa      	beq.n	407012 <_malloc_r+0x116>
  40701c:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  407020:	46c4      	mov	ip, r8
  407022:	4681      	mov	r9, r0
  407024:	f8dc 300c 	ldr.w	r3, [ip, #12]
  407028:	459c      	cmp	ip, r3
  40702a:	d107      	bne.n	40703c <_malloc_r+0x140>
  40702c:	e141      	b.n	4072b2 <_malloc_r+0x3b6>
  40702e:	2900      	cmp	r1, #0
  407030:	f280 8151 	bge.w	4072d6 <_malloc_r+0x3da>
  407034:	68db      	ldr	r3, [r3, #12]
  407036:	459c      	cmp	ip, r3
  407038:	f000 813b 	beq.w	4072b2 <_malloc_r+0x3b6>
  40703c:	685a      	ldr	r2, [r3, #4]
  40703e:	f022 0203 	bic.w	r2, r2, #3
  407042:	1b51      	subs	r1, r2, r5
  407044:	290f      	cmp	r1, #15
  407046:	ddf2      	ble.n	40702e <_malloc_r+0x132>
  407048:	461c      	mov	r4, r3
  40704a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40704e:	f854 8f08 	ldr.w	r8, [r4, #8]!
  407052:	195a      	adds	r2, r3, r5
  407054:	f045 0901 	orr.w	r9, r5, #1
  407058:	f041 0501 	orr.w	r5, r1, #1
  40705c:	f8c3 9004 	str.w	r9, [r3, #4]
  407060:	4630      	mov	r0, r6
  407062:	f8c8 c00c 	str.w	ip, [r8, #12]
  407066:	f8cc 8008 	str.w	r8, [ip, #8]
  40706a:	617a      	str	r2, [r7, #20]
  40706c:	613a      	str	r2, [r7, #16]
  40706e:	f8c2 e00c 	str.w	lr, [r2, #12]
  407072:	f8c2 e008 	str.w	lr, [r2, #8]
  407076:	6055      	str	r5, [r2, #4]
  407078:	5051      	str	r1, [r2, r1]
  40707a:	f000 fb1b 	bl	4076b4 <__malloc_unlock>
  40707e:	e769      	b.n	406f54 <_malloc_r+0x58>
  407080:	2400      	movs	r4, #0
  407082:	230c      	movs	r3, #12
  407084:	4620      	mov	r0, r4
  407086:	6033      	str	r3, [r6, #0]
  407088:	b003      	add	sp, #12
  40708a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40708e:	217e      	movs	r1, #126	; 0x7e
  407090:	203f      	movs	r0, #63	; 0x3f
  407092:	e773      	b.n	406f7c <_malloc_r+0x80>
  407094:	4423      	add	r3, r4
  407096:	68e1      	ldr	r1, [r4, #12]
  407098:	685a      	ldr	r2, [r3, #4]
  40709a:	68a5      	ldr	r5, [r4, #8]
  40709c:	f042 0201 	orr.w	r2, r2, #1
  4070a0:	60e9      	str	r1, [r5, #12]
  4070a2:	4630      	mov	r0, r6
  4070a4:	608d      	str	r5, [r1, #8]
  4070a6:	605a      	str	r2, [r3, #4]
  4070a8:	f000 fb04 	bl	4076b4 <__malloc_unlock>
  4070ac:	3408      	adds	r4, #8
  4070ae:	4620      	mov	r0, r4
  4070b0:	b003      	add	sp, #12
  4070b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4070b6:	4423      	add	r3, r4
  4070b8:	4630      	mov	r0, r6
  4070ba:	685a      	ldr	r2, [r3, #4]
  4070bc:	f042 0201 	orr.w	r2, r2, #1
  4070c0:	605a      	str	r2, [r3, #4]
  4070c2:	f000 faf7 	bl	4076b4 <__malloc_unlock>
  4070c6:	3408      	adds	r4, #8
  4070c8:	4620      	mov	r0, r4
  4070ca:	b003      	add	sp, #12
  4070cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4070d0:	68bc      	ldr	r4, [r7, #8]
  4070d2:	6863      	ldr	r3, [r4, #4]
  4070d4:	f023 0803 	bic.w	r8, r3, #3
  4070d8:	4545      	cmp	r5, r8
  4070da:	d804      	bhi.n	4070e6 <_malloc_r+0x1ea>
  4070dc:	ebc5 0308 	rsb	r3, r5, r8
  4070e0:	2b0f      	cmp	r3, #15
  4070e2:	f300 808c 	bgt.w	4071fe <_malloc_r+0x302>
  4070e6:	4b53      	ldr	r3, [pc, #332]	; (407234 <_malloc_r+0x338>)
  4070e8:	f8df a158 	ldr.w	sl, [pc, #344]	; 407244 <_malloc_r+0x348>
  4070ec:	681a      	ldr	r2, [r3, #0]
  4070ee:	f8da 3000 	ldr.w	r3, [sl]
  4070f2:	3301      	adds	r3, #1
  4070f4:	442a      	add	r2, r5
  4070f6:	eb04 0b08 	add.w	fp, r4, r8
  4070fa:	f000 8150 	beq.w	40739e <_malloc_r+0x4a2>
  4070fe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  407102:	320f      	adds	r2, #15
  407104:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  407108:	f022 020f 	bic.w	r2, r2, #15
  40710c:	4611      	mov	r1, r2
  40710e:	4630      	mov	r0, r6
  407110:	9201      	str	r2, [sp, #4]
  407112:	f000 ffe7 	bl	4080e4 <_sbrk_r>
  407116:	f1b0 3fff 	cmp.w	r0, #4294967295
  40711a:	4681      	mov	r9, r0
  40711c:	9a01      	ldr	r2, [sp, #4]
  40711e:	f000 8147 	beq.w	4073b0 <_malloc_r+0x4b4>
  407122:	4583      	cmp	fp, r0
  407124:	f200 80ee 	bhi.w	407304 <_malloc_r+0x408>
  407128:	4b43      	ldr	r3, [pc, #268]	; (407238 <_malloc_r+0x33c>)
  40712a:	6819      	ldr	r1, [r3, #0]
  40712c:	45cb      	cmp	fp, r9
  40712e:	4411      	add	r1, r2
  407130:	6019      	str	r1, [r3, #0]
  407132:	f000 8142 	beq.w	4073ba <_malloc_r+0x4be>
  407136:	f8da 0000 	ldr.w	r0, [sl]
  40713a:	f8df e108 	ldr.w	lr, [pc, #264]	; 407244 <_malloc_r+0x348>
  40713e:	3001      	adds	r0, #1
  407140:	bf1b      	ittet	ne
  407142:	ebcb 0b09 	rsbne	fp, fp, r9
  407146:	4459      	addne	r1, fp
  407148:	f8ce 9000 	streq.w	r9, [lr]
  40714c:	6019      	strne	r1, [r3, #0]
  40714e:	f019 0107 	ands.w	r1, r9, #7
  407152:	f000 8107 	beq.w	407364 <_malloc_r+0x468>
  407156:	f1c1 0008 	rsb	r0, r1, #8
  40715a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40715e:	4481      	add	r9, r0
  407160:	3108      	adds	r1, #8
  407162:	444a      	add	r2, r9
  407164:	f3c2 020b 	ubfx	r2, r2, #0, #12
  407168:	ebc2 0a01 	rsb	sl, r2, r1
  40716c:	4651      	mov	r1, sl
  40716e:	4630      	mov	r0, r6
  407170:	9301      	str	r3, [sp, #4]
  407172:	f000 ffb7 	bl	4080e4 <_sbrk_r>
  407176:	1c43      	adds	r3, r0, #1
  407178:	9b01      	ldr	r3, [sp, #4]
  40717a:	f000 812c 	beq.w	4073d6 <_malloc_r+0x4da>
  40717e:	ebc9 0200 	rsb	r2, r9, r0
  407182:	4452      	add	r2, sl
  407184:	f042 0201 	orr.w	r2, r2, #1
  407188:	6819      	ldr	r1, [r3, #0]
  40718a:	f8c7 9008 	str.w	r9, [r7, #8]
  40718e:	4451      	add	r1, sl
  407190:	42bc      	cmp	r4, r7
  407192:	f8c9 2004 	str.w	r2, [r9, #4]
  407196:	6019      	str	r1, [r3, #0]
  407198:	f8df a09c 	ldr.w	sl, [pc, #156]	; 407238 <_malloc_r+0x33c>
  40719c:	d016      	beq.n	4071cc <_malloc_r+0x2d0>
  40719e:	f1b8 0f0f 	cmp.w	r8, #15
  4071a2:	f240 80ee 	bls.w	407382 <_malloc_r+0x486>
  4071a6:	6862      	ldr	r2, [r4, #4]
  4071a8:	f1a8 030c 	sub.w	r3, r8, #12
  4071ac:	f023 0307 	bic.w	r3, r3, #7
  4071b0:	18e0      	adds	r0, r4, r3
  4071b2:	f002 0201 	and.w	r2, r2, #1
  4071b6:	f04f 0e05 	mov.w	lr, #5
  4071ba:	431a      	orrs	r2, r3
  4071bc:	2b0f      	cmp	r3, #15
  4071be:	6062      	str	r2, [r4, #4]
  4071c0:	f8c0 e004 	str.w	lr, [r0, #4]
  4071c4:	f8c0 e008 	str.w	lr, [r0, #8]
  4071c8:	f200 8109 	bhi.w	4073de <_malloc_r+0x4e2>
  4071cc:	4b1b      	ldr	r3, [pc, #108]	; (40723c <_malloc_r+0x340>)
  4071ce:	68bc      	ldr	r4, [r7, #8]
  4071d0:	681a      	ldr	r2, [r3, #0]
  4071d2:	4291      	cmp	r1, r2
  4071d4:	bf88      	it	hi
  4071d6:	6019      	strhi	r1, [r3, #0]
  4071d8:	4b19      	ldr	r3, [pc, #100]	; (407240 <_malloc_r+0x344>)
  4071da:	681a      	ldr	r2, [r3, #0]
  4071dc:	4291      	cmp	r1, r2
  4071de:	6862      	ldr	r2, [r4, #4]
  4071e0:	bf88      	it	hi
  4071e2:	6019      	strhi	r1, [r3, #0]
  4071e4:	f022 0203 	bic.w	r2, r2, #3
  4071e8:	4295      	cmp	r5, r2
  4071ea:	eba2 0305 	sub.w	r3, r2, r5
  4071ee:	d801      	bhi.n	4071f4 <_malloc_r+0x2f8>
  4071f0:	2b0f      	cmp	r3, #15
  4071f2:	dc04      	bgt.n	4071fe <_malloc_r+0x302>
  4071f4:	4630      	mov	r0, r6
  4071f6:	f000 fa5d 	bl	4076b4 <__malloc_unlock>
  4071fa:	2400      	movs	r4, #0
  4071fc:	e6aa      	b.n	406f54 <_malloc_r+0x58>
  4071fe:	1962      	adds	r2, r4, r5
  407200:	f043 0301 	orr.w	r3, r3, #1
  407204:	f045 0501 	orr.w	r5, r5, #1
  407208:	6065      	str	r5, [r4, #4]
  40720a:	4630      	mov	r0, r6
  40720c:	60ba      	str	r2, [r7, #8]
  40720e:	6053      	str	r3, [r2, #4]
  407210:	f000 fa50 	bl	4076b4 <__malloc_unlock>
  407214:	3408      	adds	r4, #8
  407216:	4620      	mov	r0, r4
  407218:	b003      	add	sp, #12
  40721a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40721e:	2814      	cmp	r0, #20
  407220:	d968      	bls.n	4072f4 <_malloc_r+0x3f8>
  407222:	2854      	cmp	r0, #84	; 0x54
  407224:	f200 8097 	bhi.w	407356 <_malloc_r+0x45a>
  407228:	0b28      	lsrs	r0, r5, #12
  40722a:	306e      	adds	r0, #110	; 0x6e
  40722c:	0041      	lsls	r1, r0, #1
  40722e:	e6a5      	b.n	406f7c <_malloc_r+0x80>
  407230:	20000474 	.word	0x20000474
  407234:	20000ce4 	.word	0x20000ce4
  407238:	20000ce8 	.word	0x20000ce8
  40723c:	20000ce0 	.word	0x20000ce0
  407240:	20000cdc 	.word	0x20000cdc
  407244:	20000880 	.word	0x20000880
  407248:	0a5a      	lsrs	r2, r3, #9
  40724a:	2a04      	cmp	r2, #4
  40724c:	d955      	bls.n	4072fa <_malloc_r+0x3fe>
  40724e:	2a14      	cmp	r2, #20
  407250:	f200 80a7 	bhi.w	4073a2 <_malloc_r+0x4a6>
  407254:	325b      	adds	r2, #91	; 0x5b
  407256:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40725a:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  40725e:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 40741c <_malloc_r+0x520>
  407262:	f8dc 1008 	ldr.w	r1, [ip, #8]
  407266:	4561      	cmp	r1, ip
  407268:	d07f      	beq.n	40736a <_malloc_r+0x46e>
  40726a:	684a      	ldr	r2, [r1, #4]
  40726c:	f022 0203 	bic.w	r2, r2, #3
  407270:	4293      	cmp	r3, r2
  407272:	d202      	bcs.n	40727a <_malloc_r+0x37e>
  407274:	6889      	ldr	r1, [r1, #8]
  407276:	458c      	cmp	ip, r1
  407278:	d1f7      	bne.n	40726a <_malloc_r+0x36e>
  40727a:	68ca      	ldr	r2, [r1, #12]
  40727c:	687b      	ldr	r3, [r7, #4]
  40727e:	60e2      	str	r2, [r4, #12]
  407280:	60a1      	str	r1, [r4, #8]
  407282:	6094      	str	r4, [r2, #8]
  407284:	60cc      	str	r4, [r1, #12]
  407286:	e6bb      	b.n	407000 <_malloc_r+0x104>
  407288:	1963      	adds	r3, r4, r5
  40728a:	f042 0701 	orr.w	r7, r2, #1
  40728e:	f045 0501 	orr.w	r5, r5, #1
  407292:	6065      	str	r5, [r4, #4]
  407294:	4630      	mov	r0, r6
  407296:	614b      	str	r3, [r1, #20]
  407298:	610b      	str	r3, [r1, #16]
  40729a:	f8c3 e00c 	str.w	lr, [r3, #12]
  40729e:	f8c3 e008 	str.w	lr, [r3, #8]
  4072a2:	605f      	str	r7, [r3, #4]
  4072a4:	509a      	str	r2, [r3, r2]
  4072a6:	3408      	adds	r4, #8
  4072a8:	f000 fa04 	bl	4076b4 <__malloc_unlock>
  4072ac:	e652      	b.n	406f54 <_malloc_r+0x58>
  4072ae:	684b      	ldr	r3, [r1, #4]
  4072b0:	e6a6      	b.n	407000 <_malloc_r+0x104>
  4072b2:	f109 0901 	add.w	r9, r9, #1
  4072b6:	f019 0f03 	tst.w	r9, #3
  4072ba:	f10c 0c08 	add.w	ip, ip, #8
  4072be:	f47f aeb1 	bne.w	407024 <_malloc_r+0x128>
  4072c2:	e02c      	b.n	40731e <_malloc_r+0x422>
  4072c4:	f104 0308 	add.w	r3, r4, #8
  4072c8:	6964      	ldr	r4, [r4, #20]
  4072ca:	42a3      	cmp	r3, r4
  4072cc:	bf08      	it	eq
  4072ce:	3002      	addeq	r0, #2
  4072d0:	f43f ae69 	beq.w	406fa6 <_malloc_r+0xaa>
  4072d4:	e62e      	b.n	406f34 <_malloc_r+0x38>
  4072d6:	441a      	add	r2, r3
  4072d8:	461c      	mov	r4, r3
  4072da:	6851      	ldr	r1, [r2, #4]
  4072dc:	68db      	ldr	r3, [r3, #12]
  4072de:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4072e2:	f041 0101 	orr.w	r1, r1, #1
  4072e6:	6051      	str	r1, [r2, #4]
  4072e8:	4630      	mov	r0, r6
  4072ea:	60eb      	str	r3, [r5, #12]
  4072ec:	609d      	str	r5, [r3, #8]
  4072ee:	f000 f9e1 	bl	4076b4 <__malloc_unlock>
  4072f2:	e62f      	b.n	406f54 <_malloc_r+0x58>
  4072f4:	305b      	adds	r0, #91	; 0x5b
  4072f6:	0041      	lsls	r1, r0, #1
  4072f8:	e640      	b.n	406f7c <_malloc_r+0x80>
  4072fa:	099a      	lsrs	r2, r3, #6
  4072fc:	3238      	adds	r2, #56	; 0x38
  4072fe:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  407302:	e7aa      	b.n	40725a <_malloc_r+0x35e>
  407304:	42bc      	cmp	r4, r7
  407306:	4b45      	ldr	r3, [pc, #276]	; (40741c <_malloc_r+0x520>)
  407308:	f43f af0e 	beq.w	407128 <_malloc_r+0x22c>
  40730c:	689c      	ldr	r4, [r3, #8]
  40730e:	6862      	ldr	r2, [r4, #4]
  407310:	f022 0203 	bic.w	r2, r2, #3
  407314:	e768      	b.n	4071e8 <_malloc_r+0x2ec>
  407316:	f8d8 8000 	ldr.w	r8, [r8]
  40731a:	4598      	cmp	r8, r3
  40731c:	d17c      	bne.n	407418 <_malloc_r+0x51c>
  40731e:	f010 0f03 	tst.w	r0, #3
  407322:	f1a8 0308 	sub.w	r3, r8, #8
  407326:	f100 30ff 	add.w	r0, r0, #4294967295
  40732a:	d1f4      	bne.n	407316 <_malloc_r+0x41a>
  40732c:	687b      	ldr	r3, [r7, #4]
  40732e:	ea23 0304 	bic.w	r3, r3, r4
  407332:	607b      	str	r3, [r7, #4]
  407334:	0064      	lsls	r4, r4, #1
  407336:	429c      	cmp	r4, r3
  407338:	f63f aeca 	bhi.w	4070d0 <_malloc_r+0x1d4>
  40733c:	2c00      	cmp	r4, #0
  40733e:	f43f aec7 	beq.w	4070d0 <_malloc_r+0x1d4>
  407342:	4223      	tst	r3, r4
  407344:	4648      	mov	r0, r9
  407346:	f47f ae69 	bne.w	40701c <_malloc_r+0x120>
  40734a:	0064      	lsls	r4, r4, #1
  40734c:	4223      	tst	r3, r4
  40734e:	f100 0004 	add.w	r0, r0, #4
  407352:	d0fa      	beq.n	40734a <_malloc_r+0x44e>
  407354:	e662      	b.n	40701c <_malloc_r+0x120>
  407356:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  40735a:	d818      	bhi.n	40738e <_malloc_r+0x492>
  40735c:	0be8      	lsrs	r0, r5, #15
  40735e:	3077      	adds	r0, #119	; 0x77
  407360:	0041      	lsls	r1, r0, #1
  407362:	e60b      	b.n	406f7c <_malloc_r+0x80>
  407364:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  407368:	e6fb      	b.n	407162 <_malloc_r+0x266>
  40736a:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40736e:	1092      	asrs	r2, r2, #2
  407370:	f04f 0c01 	mov.w	ip, #1
  407374:	fa0c f202 	lsl.w	r2, ip, r2
  407378:	4313      	orrs	r3, r2
  40737a:	f8c8 3004 	str.w	r3, [r8, #4]
  40737e:	460a      	mov	r2, r1
  407380:	e77d      	b.n	40727e <_malloc_r+0x382>
  407382:	2301      	movs	r3, #1
  407384:	f8c9 3004 	str.w	r3, [r9, #4]
  407388:	464c      	mov	r4, r9
  40738a:	2200      	movs	r2, #0
  40738c:	e72c      	b.n	4071e8 <_malloc_r+0x2ec>
  40738e:	f240 5354 	movw	r3, #1364	; 0x554
  407392:	4298      	cmp	r0, r3
  407394:	d81c      	bhi.n	4073d0 <_malloc_r+0x4d4>
  407396:	0ca8      	lsrs	r0, r5, #18
  407398:	307c      	adds	r0, #124	; 0x7c
  40739a:	0041      	lsls	r1, r0, #1
  40739c:	e5ee      	b.n	406f7c <_malloc_r+0x80>
  40739e:	3210      	adds	r2, #16
  4073a0:	e6b4      	b.n	40710c <_malloc_r+0x210>
  4073a2:	2a54      	cmp	r2, #84	; 0x54
  4073a4:	d823      	bhi.n	4073ee <_malloc_r+0x4f2>
  4073a6:	0b1a      	lsrs	r2, r3, #12
  4073a8:	326e      	adds	r2, #110	; 0x6e
  4073aa:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4073ae:	e754      	b.n	40725a <_malloc_r+0x35e>
  4073b0:	68bc      	ldr	r4, [r7, #8]
  4073b2:	6862      	ldr	r2, [r4, #4]
  4073b4:	f022 0203 	bic.w	r2, r2, #3
  4073b8:	e716      	b.n	4071e8 <_malloc_r+0x2ec>
  4073ba:	f3cb 000b 	ubfx	r0, fp, #0, #12
  4073be:	2800      	cmp	r0, #0
  4073c0:	f47f aeb9 	bne.w	407136 <_malloc_r+0x23a>
  4073c4:	4442      	add	r2, r8
  4073c6:	68bb      	ldr	r3, [r7, #8]
  4073c8:	f042 0201 	orr.w	r2, r2, #1
  4073cc:	605a      	str	r2, [r3, #4]
  4073ce:	e6fd      	b.n	4071cc <_malloc_r+0x2d0>
  4073d0:	21fc      	movs	r1, #252	; 0xfc
  4073d2:	207e      	movs	r0, #126	; 0x7e
  4073d4:	e5d2      	b.n	406f7c <_malloc_r+0x80>
  4073d6:	2201      	movs	r2, #1
  4073d8:	f04f 0a00 	mov.w	sl, #0
  4073dc:	e6d4      	b.n	407188 <_malloc_r+0x28c>
  4073de:	f104 0108 	add.w	r1, r4, #8
  4073e2:	4630      	mov	r0, r6
  4073e4:	f7ff fcae 	bl	406d44 <_free_r>
  4073e8:	f8da 1000 	ldr.w	r1, [sl]
  4073ec:	e6ee      	b.n	4071cc <_malloc_r+0x2d0>
  4073ee:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4073f2:	d804      	bhi.n	4073fe <_malloc_r+0x502>
  4073f4:	0bda      	lsrs	r2, r3, #15
  4073f6:	3277      	adds	r2, #119	; 0x77
  4073f8:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4073fc:	e72d      	b.n	40725a <_malloc_r+0x35e>
  4073fe:	f240 5154 	movw	r1, #1364	; 0x554
  407402:	428a      	cmp	r2, r1
  407404:	d804      	bhi.n	407410 <_malloc_r+0x514>
  407406:	0c9a      	lsrs	r2, r3, #18
  407408:	327c      	adds	r2, #124	; 0x7c
  40740a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40740e:	e724      	b.n	40725a <_malloc_r+0x35e>
  407410:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  407414:	227e      	movs	r2, #126	; 0x7e
  407416:	e720      	b.n	40725a <_malloc_r+0x35e>
  407418:	687b      	ldr	r3, [r7, #4]
  40741a:	e78b      	b.n	407334 <_malloc_r+0x438>
  40741c:	20000474 	.word	0x20000474

00407420 <memchr>:
  407420:	0783      	lsls	r3, r0, #30
  407422:	b470      	push	{r4, r5, r6}
  407424:	b2c9      	uxtb	r1, r1
  407426:	d040      	beq.n	4074aa <memchr+0x8a>
  407428:	1e54      	subs	r4, r2, #1
  40742a:	2a00      	cmp	r2, #0
  40742c:	d03f      	beq.n	4074ae <memchr+0x8e>
  40742e:	7803      	ldrb	r3, [r0, #0]
  407430:	428b      	cmp	r3, r1
  407432:	bf18      	it	ne
  407434:	1c43      	addne	r3, r0, #1
  407436:	d106      	bne.n	407446 <memchr+0x26>
  407438:	e01d      	b.n	407476 <memchr+0x56>
  40743a:	b1f4      	cbz	r4, 40747a <memchr+0x5a>
  40743c:	7802      	ldrb	r2, [r0, #0]
  40743e:	428a      	cmp	r2, r1
  407440:	f104 34ff 	add.w	r4, r4, #4294967295
  407444:	d017      	beq.n	407476 <memchr+0x56>
  407446:	f013 0f03 	tst.w	r3, #3
  40744a:	4618      	mov	r0, r3
  40744c:	f103 0301 	add.w	r3, r3, #1
  407450:	d1f3      	bne.n	40743a <memchr+0x1a>
  407452:	2c03      	cmp	r4, #3
  407454:	d814      	bhi.n	407480 <memchr+0x60>
  407456:	b184      	cbz	r4, 40747a <memchr+0x5a>
  407458:	7803      	ldrb	r3, [r0, #0]
  40745a:	428b      	cmp	r3, r1
  40745c:	d00b      	beq.n	407476 <memchr+0x56>
  40745e:	1905      	adds	r5, r0, r4
  407460:	1c43      	adds	r3, r0, #1
  407462:	e002      	b.n	40746a <memchr+0x4a>
  407464:	7802      	ldrb	r2, [r0, #0]
  407466:	428a      	cmp	r2, r1
  407468:	d005      	beq.n	407476 <memchr+0x56>
  40746a:	42ab      	cmp	r3, r5
  40746c:	4618      	mov	r0, r3
  40746e:	f103 0301 	add.w	r3, r3, #1
  407472:	d1f7      	bne.n	407464 <memchr+0x44>
  407474:	2000      	movs	r0, #0
  407476:	bc70      	pop	{r4, r5, r6}
  407478:	4770      	bx	lr
  40747a:	4620      	mov	r0, r4
  40747c:	bc70      	pop	{r4, r5, r6}
  40747e:	4770      	bx	lr
  407480:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  407484:	4602      	mov	r2, r0
  407486:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40748a:	4610      	mov	r0, r2
  40748c:	3204      	adds	r2, #4
  40748e:	6803      	ldr	r3, [r0, #0]
  407490:	4073      	eors	r3, r6
  407492:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  407496:	ea25 0303 	bic.w	r3, r5, r3
  40749a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40749e:	d1da      	bne.n	407456 <memchr+0x36>
  4074a0:	3c04      	subs	r4, #4
  4074a2:	2c03      	cmp	r4, #3
  4074a4:	4610      	mov	r0, r2
  4074a6:	d8f0      	bhi.n	40748a <memchr+0x6a>
  4074a8:	e7d5      	b.n	407456 <memchr+0x36>
  4074aa:	4614      	mov	r4, r2
  4074ac:	e7d1      	b.n	407452 <memchr+0x32>
  4074ae:	4610      	mov	r0, r2
  4074b0:	e7e1      	b.n	407476 <memchr+0x56>
  4074b2:	bf00      	nop

004074b4 <memcpy>:
  4074b4:	4684      	mov	ip, r0
  4074b6:	ea41 0300 	orr.w	r3, r1, r0
  4074ba:	f013 0303 	ands.w	r3, r3, #3
  4074be:	d16d      	bne.n	40759c <memcpy+0xe8>
  4074c0:	3a40      	subs	r2, #64	; 0x40
  4074c2:	d341      	bcc.n	407548 <memcpy+0x94>
  4074c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4074c8:	f840 3b04 	str.w	r3, [r0], #4
  4074cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4074d0:	f840 3b04 	str.w	r3, [r0], #4
  4074d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4074d8:	f840 3b04 	str.w	r3, [r0], #4
  4074dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4074e0:	f840 3b04 	str.w	r3, [r0], #4
  4074e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4074e8:	f840 3b04 	str.w	r3, [r0], #4
  4074ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4074f0:	f840 3b04 	str.w	r3, [r0], #4
  4074f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4074f8:	f840 3b04 	str.w	r3, [r0], #4
  4074fc:	f851 3b04 	ldr.w	r3, [r1], #4
  407500:	f840 3b04 	str.w	r3, [r0], #4
  407504:	f851 3b04 	ldr.w	r3, [r1], #4
  407508:	f840 3b04 	str.w	r3, [r0], #4
  40750c:	f851 3b04 	ldr.w	r3, [r1], #4
  407510:	f840 3b04 	str.w	r3, [r0], #4
  407514:	f851 3b04 	ldr.w	r3, [r1], #4
  407518:	f840 3b04 	str.w	r3, [r0], #4
  40751c:	f851 3b04 	ldr.w	r3, [r1], #4
  407520:	f840 3b04 	str.w	r3, [r0], #4
  407524:	f851 3b04 	ldr.w	r3, [r1], #4
  407528:	f840 3b04 	str.w	r3, [r0], #4
  40752c:	f851 3b04 	ldr.w	r3, [r1], #4
  407530:	f840 3b04 	str.w	r3, [r0], #4
  407534:	f851 3b04 	ldr.w	r3, [r1], #4
  407538:	f840 3b04 	str.w	r3, [r0], #4
  40753c:	f851 3b04 	ldr.w	r3, [r1], #4
  407540:	f840 3b04 	str.w	r3, [r0], #4
  407544:	3a40      	subs	r2, #64	; 0x40
  407546:	d2bd      	bcs.n	4074c4 <memcpy+0x10>
  407548:	3230      	adds	r2, #48	; 0x30
  40754a:	d311      	bcc.n	407570 <memcpy+0xbc>
  40754c:	f851 3b04 	ldr.w	r3, [r1], #4
  407550:	f840 3b04 	str.w	r3, [r0], #4
  407554:	f851 3b04 	ldr.w	r3, [r1], #4
  407558:	f840 3b04 	str.w	r3, [r0], #4
  40755c:	f851 3b04 	ldr.w	r3, [r1], #4
  407560:	f840 3b04 	str.w	r3, [r0], #4
  407564:	f851 3b04 	ldr.w	r3, [r1], #4
  407568:	f840 3b04 	str.w	r3, [r0], #4
  40756c:	3a10      	subs	r2, #16
  40756e:	d2ed      	bcs.n	40754c <memcpy+0x98>
  407570:	320c      	adds	r2, #12
  407572:	d305      	bcc.n	407580 <memcpy+0xcc>
  407574:	f851 3b04 	ldr.w	r3, [r1], #4
  407578:	f840 3b04 	str.w	r3, [r0], #4
  40757c:	3a04      	subs	r2, #4
  40757e:	d2f9      	bcs.n	407574 <memcpy+0xc0>
  407580:	3204      	adds	r2, #4
  407582:	d008      	beq.n	407596 <memcpy+0xe2>
  407584:	07d2      	lsls	r2, r2, #31
  407586:	bf1c      	itt	ne
  407588:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40758c:	f800 3b01 	strbne.w	r3, [r0], #1
  407590:	d301      	bcc.n	407596 <memcpy+0xe2>
  407592:	880b      	ldrh	r3, [r1, #0]
  407594:	8003      	strh	r3, [r0, #0]
  407596:	4660      	mov	r0, ip
  407598:	4770      	bx	lr
  40759a:	bf00      	nop
  40759c:	2a08      	cmp	r2, #8
  40759e:	d313      	bcc.n	4075c8 <memcpy+0x114>
  4075a0:	078b      	lsls	r3, r1, #30
  4075a2:	d08d      	beq.n	4074c0 <memcpy+0xc>
  4075a4:	f010 0303 	ands.w	r3, r0, #3
  4075a8:	d08a      	beq.n	4074c0 <memcpy+0xc>
  4075aa:	f1c3 0304 	rsb	r3, r3, #4
  4075ae:	1ad2      	subs	r2, r2, r3
  4075b0:	07db      	lsls	r3, r3, #31
  4075b2:	bf1c      	itt	ne
  4075b4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4075b8:	f800 3b01 	strbne.w	r3, [r0], #1
  4075bc:	d380      	bcc.n	4074c0 <memcpy+0xc>
  4075be:	f831 3b02 	ldrh.w	r3, [r1], #2
  4075c2:	f820 3b02 	strh.w	r3, [r0], #2
  4075c6:	e77b      	b.n	4074c0 <memcpy+0xc>
  4075c8:	3a04      	subs	r2, #4
  4075ca:	d3d9      	bcc.n	407580 <memcpy+0xcc>
  4075cc:	3a01      	subs	r2, #1
  4075ce:	f811 3b01 	ldrb.w	r3, [r1], #1
  4075d2:	f800 3b01 	strb.w	r3, [r0], #1
  4075d6:	d2f9      	bcs.n	4075cc <memcpy+0x118>
  4075d8:	780b      	ldrb	r3, [r1, #0]
  4075da:	7003      	strb	r3, [r0, #0]
  4075dc:	784b      	ldrb	r3, [r1, #1]
  4075de:	7043      	strb	r3, [r0, #1]
  4075e0:	788b      	ldrb	r3, [r1, #2]
  4075e2:	7083      	strb	r3, [r0, #2]
  4075e4:	4660      	mov	r0, ip
  4075e6:	4770      	bx	lr

004075e8 <memmove>:
  4075e8:	4288      	cmp	r0, r1
  4075ea:	b5f0      	push	{r4, r5, r6, r7, lr}
  4075ec:	d90d      	bls.n	40760a <memmove+0x22>
  4075ee:	188b      	adds	r3, r1, r2
  4075f0:	4298      	cmp	r0, r3
  4075f2:	d20a      	bcs.n	40760a <memmove+0x22>
  4075f4:	1881      	adds	r1, r0, r2
  4075f6:	2a00      	cmp	r2, #0
  4075f8:	d054      	beq.n	4076a4 <memmove+0xbc>
  4075fa:	1a9a      	subs	r2, r3, r2
  4075fc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407600:	f801 4d01 	strb.w	r4, [r1, #-1]!
  407604:	4293      	cmp	r3, r2
  407606:	d1f9      	bne.n	4075fc <memmove+0x14>
  407608:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40760a:	2a0f      	cmp	r2, #15
  40760c:	d948      	bls.n	4076a0 <memmove+0xb8>
  40760e:	ea40 0301 	orr.w	r3, r0, r1
  407612:	079b      	lsls	r3, r3, #30
  407614:	d147      	bne.n	4076a6 <memmove+0xbe>
  407616:	f100 0410 	add.w	r4, r0, #16
  40761a:	f101 0310 	add.w	r3, r1, #16
  40761e:	4615      	mov	r5, r2
  407620:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407624:	f844 6c10 	str.w	r6, [r4, #-16]
  407628:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40762c:	f844 6c0c 	str.w	r6, [r4, #-12]
  407630:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407634:	f844 6c08 	str.w	r6, [r4, #-8]
  407638:	3d10      	subs	r5, #16
  40763a:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40763e:	f844 6c04 	str.w	r6, [r4, #-4]
  407642:	2d0f      	cmp	r5, #15
  407644:	f103 0310 	add.w	r3, r3, #16
  407648:	f104 0410 	add.w	r4, r4, #16
  40764c:	d8e8      	bhi.n	407620 <memmove+0x38>
  40764e:	f1a2 0310 	sub.w	r3, r2, #16
  407652:	f023 030f 	bic.w	r3, r3, #15
  407656:	f002 0e0f 	and.w	lr, r2, #15
  40765a:	3310      	adds	r3, #16
  40765c:	f1be 0f03 	cmp.w	lr, #3
  407660:	4419      	add	r1, r3
  407662:	4403      	add	r3, r0
  407664:	d921      	bls.n	4076aa <memmove+0xc2>
  407666:	1f1e      	subs	r6, r3, #4
  407668:	460d      	mov	r5, r1
  40766a:	4674      	mov	r4, lr
  40766c:	3c04      	subs	r4, #4
  40766e:	f855 7b04 	ldr.w	r7, [r5], #4
  407672:	f846 7f04 	str.w	r7, [r6, #4]!
  407676:	2c03      	cmp	r4, #3
  407678:	d8f8      	bhi.n	40766c <memmove+0x84>
  40767a:	f1ae 0404 	sub.w	r4, lr, #4
  40767e:	f024 0403 	bic.w	r4, r4, #3
  407682:	3404      	adds	r4, #4
  407684:	4423      	add	r3, r4
  407686:	4421      	add	r1, r4
  407688:	f002 0203 	and.w	r2, r2, #3
  40768c:	b152      	cbz	r2, 4076a4 <memmove+0xbc>
  40768e:	3b01      	subs	r3, #1
  407690:	440a      	add	r2, r1
  407692:	f811 4b01 	ldrb.w	r4, [r1], #1
  407696:	f803 4f01 	strb.w	r4, [r3, #1]!
  40769a:	4291      	cmp	r1, r2
  40769c:	d1f9      	bne.n	407692 <memmove+0xaa>
  40769e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4076a0:	4603      	mov	r3, r0
  4076a2:	e7f3      	b.n	40768c <memmove+0xa4>
  4076a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4076a6:	4603      	mov	r3, r0
  4076a8:	e7f1      	b.n	40768e <memmove+0xa6>
  4076aa:	4672      	mov	r2, lr
  4076ac:	e7ee      	b.n	40768c <memmove+0xa4>
  4076ae:	bf00      	nop

004076b0 <__malloc_lock>:
  4076b0:	4770      	bx	lr
  4076b2:	bf00      	nop

004076b4 <__malloc_unlock>:
  4076b4:	4770      	bx	lr
  4076b6:	bf00      	nop

004076b8 <_Balloc>:
  4076b8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4076ba:	b570      	push	{r4, r5, r6, lr}
  4076bc:	4605      	mov	r5, r0
  4076be:	460c      	mov	r4, r1
  4076c0:	b14b      	cbz	r3, 4076d6 <_Balloc+0x1e>
  4076c2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4076c6:	b180      	cbz	r0, 4076ea <_Balloc+0x32>
  4076c8:	6802      	ldr	r2, [r0, #0]
  4076ca:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4076ce:	2300      	movs	r3, #0
  4076d0:	6103      	str	r3, [r0, #16]
  4076d2:	60c3      	str	r3, [r0, #12]
  4076d4:	bd70      	pop	{r4, r5, r6, pc}
  4076d6:	2104      	movs	r1, #4
  4076d8:	2221      	movs	r2, #33	; 0x21
  4076da:	f000 fde9 	bl	4082b0 <_calloc_r>
  4076de:	64e8      	str	r0, [r5, #76]	; 0x4c
  4076e0:	4603      	mov	r3, r0
  4076e2:	2800      	cmp	r0, #0
  4076e4:	d1ed      	bne.n	4076c2 <_Balloc+0xa>
  4076e6:	2000      	movs	r0, #0
  4076e8:	bd70      	pop	{r4, r5, r6, pc}
  4076ea:	2101      	movs	r1, #1
  4076ec:	fa01 f604 	lsl.w	r6, r1, r4
  4076f0:	1d72      	adds	r2, r6, #5
  4076f2:	4628      	mov	r0, r5
  4076f4:	0092      	lsls	r2, r2, #2
  4076f6:	f000 fddb 	bl	4082b0 <_calloc_r>
  4076fa:	2800      	cmp	r0, #0
  4076fc:	d0f3      	beq.n	4076e6 <_Balloc+0x2e>
  4076fe:	6044      	str	r4, [r0, #4]
  407700:	6086      	str	r6, [r0, #8]
  407702:	e7e4      	b.n	4076ce <_Balloc+0x16>

00407704 <_Bfree>:
  407704:	b131      	cbz	r1, 407714 <_Bfree+0x10>
  407706:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407708:	684a      	ldr	r2, [r1, #4]
  40770a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40770e:	6008      	str	r0, [r1, #0]
  407710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407714:	4770      	bx	lr
  407716:	bf00      	nop

00407718 <__multadd>:
  407718:	b5f0      	push	{r4, r5, r6, r7, lr}
  40771a:	690c      	ldr	r4, [r1, #16]
  40771c:	b083      	sub	sp, #12
  40771e:	460d      	mov	r5, r1
  407720:	4606      	mov	r6, r0
  407722:	f101 0e14 	add.w	lr, r1, #20
  407726:	2700      	movs	r7, #0
  407728:	f8de 1000 	ldr.w	r1, [lr]
  40772c:	b288      	uxth	r0, r1
  40772e:	0c09      	lsrs	r1, r1, #16
  407730:	fb02 3300 	mla	r3, r2, r0, r3
  407734:	fb02 f101 	mul.w	r1, r2, r1
  407738:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40773c:	3701      	adds	r7, #1
  40773e:	b29b      	uxth	r3, r3
  407740:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  407744:	42bc      	cmp	r4, r7
  407746:	f84e 3b04 	str.w	r3, [lr], #4
  40774a:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40774e:	dceb      	bgt.n	407728 <__multadd+0x10>
  407750:	b13b      	cbz	r3, 407762 <__multadd+0x4a>
  407752:	68aa      	ldr	r2, [r5, #8]
  407754:	4294      	cmp	r4, r2
  407756:	da07      	bge.n	407768 <__multadd+0x50>
  407758:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40775c:	3401      	adds	r4, #1
  40775e:	6153      	str	r3, [r2, #20]
  407760:	612c      	str	r4, [r5, #16]
  407762:	4628      	mov	r0, r5
  407764:	b003      	add	sp, #12
  407766:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407768:	6869      	ldr	r1, [r5, #4]
  40776a:	9301      	str	r3, [sp, #4]
  40776c:	3101      	adds	r1, #1
  40776e:	4630      	mov	r0, r6
  407770:	f7ff ffa2 	bl	4076b8 <_Balloc>
  407774:	692a      	ldr	r2, [r5, #16]
  407776:	3202      	adds	r2, #2
  407778:	f105 010c 	add.w	r1, r5, #12
  40777c:	4607      	mov	r7, r0
  40777e:	0092      	lsls	r2, r2, #2
  407780:	300c      	adds	r0, #12
  407782:	f7ff fe97 	bl	4074b4 <memcpy>
  407786:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  407788:	6869      	ldr	r1, [r5, #4]
  40778a:	9b01      	ldr	r3, [sp, #4]
  40778c:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  407790:	6028      	str	r0, [r5, #0]
  407792:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  407796:	463d      	mov	r5, r7
  407798:	e7de      	b.n	407758 <__multadd+0x40>
  40779a:	bf00      	nop

0040779c <__hi0bits>:
  40779c:	0c03      	lsrs	r3, r0, #16
  40779e:	041b      	lsls	r3, r3, #16
  4077a0:	b9b3      	cbnz	r3, 4077d0 <__hi0bits+0x34>
  4077a2:	0400      	lsls	r0, r0, #16
  4077a4:	2310      	movs	r3, #16
  4077a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  4077aa:	bf04      	itt	eq
  4077ac:	0200      	lsleq	r0, r0, #8
  4077ae:	3308      	addeq	r3, #8
  4077b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  4077b4:	bf04      	itt	eq
  4077b6:	0100      	lsleq	r0, r0, #4
  4077b8:	3304      	addeq	r3, #4
  4077ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  4077be:	bf04      	itt	eq
  4077c0:	0080      	lsleq	r0, r0, #2
  4077c2:	3302      	addeq	r3, #2
  4077c4:	2800      	cmp	r0, #0
  4077c6:	db07      	blt.n	4077d8 <__hi0bits+0x3c>
  4077c8:	0042      	lsls	r2, r0, #1
  4077ca:	d403      	bmi.n	4077d4 <__hi0bits+0x38>
  4077cc:	2020      	movs	r0, #32
  4077ce:	4770      	bx	lr
  4077d0:	2300      	movs	r3, #0
  4077d2:	e7e8      	b.n	4077a6 <__hi0bits+0xa>
  4077d4:	1c58      	adds	r0, r3, #1
  4077d6:	4770      	bx	lr
  4077d8:	4618      	mov	r0, r3
  4077da:	4770      	bx	lr

004077dc <__lo0bits>:
  4077dc:	6803      	ldr	r3, [r0, #0]
  4077de:	f013 0207 	ands.w	r2, r3, #7
  4077e2:	d007      	beq.n	4077f4 <__lo0bits+0x18>
  4077e4:	07d9      	lsls	r1, r3, #31
  4077e6:	d420      	bmi.n	40782a <__lo0bits+0x4e>
  4077e8:	079a      	lsls	r2, r3, #30
  4077ea:	d420      	bmi.n	40782e <__lo0bits+0x52>
  4077ec:	089b      	lsrs	r3, r3, #2
  4077ee:	6003      	str	r3, [r0, #0]
  4077f0:	2002      	movs	r0, #2
  4077f2:	4770      	bx	lr
  4077f4:	b299      	uxth	r1, r3
  4077f6:	b909      	cbnz	r1, 4077fc <__lo0bits+0x20>
  4077f8:	0c1b      	lsrs	r3, r3, #16
  4077fa:	2210      	movs	r2, #16
  4077fc:	f013 0fff 	tst.w	r3, #255	; 0xff
  407800:	bf04      	itt	eq
  407802:	0a1b      	lsreq	r3, r3, #8
  407804:	3208      	addeq	r2, #8
  407806:	0719      	lsls	r1, r3, #28
  407808:	bf04      	itt	eq
  40780a:	091b      	lsreq	r3, r3, #4
  40780c:	3204      	addeq	r2, #4
  40780e:	0799      	lsls	r1, r3, #30
  407810:	bf04      	itt	eq
  407812:	089b      	lsreq	r3, r3, #2
  407814:	3202      	addeq	r2, #2
  407816:	07d9      	lsls	r1, r3, #31
  407818:	d404      	bmi.n	407824 <__lo0bits+0x48>
  40781a:	085b      	lsrs	r3, r3, #1
  40781c:	d101      	bne.n	407822 <__lo0bits+0x46>
  40781e:	2020      	movs	r0, #32
  407820:	4770      	bx	lr
  407822:	3201      	adds	r2, #1
  407824:	6003      	str	r3, [r0, #0]
  407826:	4610      	mov	r0, r2
  407828:	4770      	bx	lr
  40782a:	2000      	movs	r0, #0
  40782c:	4770      	bx	lr
  40782e:	085b      	lsrs	r3, r3, #1
  407830:	6003      	str	r3, [r0, #0]
  407832:	2001      	movs	r0, #1
  407834:	4770      	bx	lr
  407836:	bf00      	nop

00407838 <__i2b>:
  407838:	b510      	push	{r4, lr}
  40783a:	460c      	mov	r4, r1
  40783c:	2101      	movs	r1, #1
  40783e:	f7ff ff3b 	bl	4076b8 <_Balloc>
  407842:	2201      	movs	r2, #1
  407844:	6144      	str	r4, [r0, #20]
  407846:	6102      	str	r2, [r0, #16]
  407848:	bd10      	pop	{r4, pc}
  40784a:	bf00      	nop

0040784c <__multiply>:
  40784c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407850:	690f      	ldr	r7, [r1, #16]
  407852:	6916      	ldr	r6, [r2, #16]
  407854:	42b7      	cmp	r7, r6
  407856:	b083      	sub	sp, #12
  407858:	460d      	mov	r5, r1
  40785a:	4614      	mov	r4, r2
  40785c:	f2c0 808d 	blt.w	40797a <__multiply+0x12e>
  407860:	4633      	mov	r3, r6
  407862:	463e      	mov	r6, r7
  407864:	461f      	mov	r7, r3
  407866:	68ab      	ldr	r3, [r5, #8]
  407868:	6869      	ldr	r1, [r5, #4]
  40786a:	eb06 0807 	add.w	r8, r6, r7
  40786e:	4598      	cmp	r8, r3
  407870:	bfc8      	it	gt
  407872:	3101      	addgt	r1, #1
  407874:	f7ff ff20 	bl	4076b8 <_Balloc>
  407878:	f100 0c14 	add.w	ip, r0, #20
  40787c:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  407880:	45cc      	cmp	ip, r9
  407882:	9000      	str	r0, [sp, #0]
  407884:	d205      	bcs.n	407892 <__multiply+0x46>
  407886:	4663      	mov	r3, ip
  407888:	2100      	movs	r1, #0
  40788a:	f843 1b04 	str.w	r1, [r3], #4
  40788e:	4599      	cmp	r9, r3
  407890:	d8fb      	bhi.n	40788a <__multiply+0x3e>
  407892:	f104 0214 	add.w	r2, r4, #20
  407896:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  40789a:	f105 0314 	add.w	r3, r5, #20
  40789e:	4552      	cmp	r2, sl
  4078a0:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  4078a4:	d254      	bcs.n	407950 <__multiply+0x104>
  4078a6:	f8cd 9004 	str.w	r9, [sp, #4]
  4078aa:	4699      	mov	r9, r3
  4078ac:	f852 3b04 	ldr.w	r3, [r2], #4
  4078b0:	fa1f fb83 	uxth.w	fp, r3
  4078b4:	f1bb 0f00 	cmp.w	fp, #0
  4078b8:	d020      	beq.n	4078fc <__multiply+0xb0>
  4078ba:	2000      	movs	r0, #0
  4078bc:	464f      	mov	r7, r9
  4078be:	4666      	mov	r6, ip
  4078c0:	4605      	mov	r5, r0
  4078c2:	e000      	b.n	4078c6 <__multiply+0x7a>
  4078c4:	461e      	mov	r6, r3
  4078c6:	f857 4b04 	ldr.w	r4, [r7], #4
  4078ca:	6830      	ldr	r0, [r6, #0]
  4078cc:	b2a1      	uxth	r1, r4
  4078ce:	b283      	uxth	r3, r0
  4078d0:	fb0b 3101 	mla	r1, fp, r1, r3
  4078d4:	0c24      	lsrs	r4, r4, #16
  4078d6:	0c00      	lsrs	r0, r0, #16
  4078d8:	194b      	adds	r3, r1, r5
  4078da:	fb0b 0004 	mla	r0, fp, r4, r0
  4078de:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  4078e2:	b299      	uxth	r1, r3
  4078e4:	4633      	mov	r3, r6
  4078e6:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  4078ea:	45be      	cmp	lr, r7
  4078ec:	ea4f 4510 	mov.w	r5, r0, lsr #16
  4078f0:	f843 1b04 	str.w	r1, [r3], #4
  4078f4:	d8e6      	bhi.n	4078c4 <__multiply+0x78>
  4078f6:	6075      	str	r5, [r6, #4]
  4078f8:	f852 3c04 	ldr.w	r3, [r2, #-4]
  4078fc:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  407900:	d020      	beq.n	407944 <__multiply+0xf8>
  407902:	f8dc 3000 	ldr.w	r3, [ip]
  407906:	4667      	mov	r7, ip
  407908:	4618      	mov	r0, r3
  40790a:	464d      	mov	r5, r9
  40790c:	2100      	movs	r1, #0
  40790e:	e000      	b.n	407912 <__multiply+0xc6>
  407910:	4637      	mov	r7, r6
  407912:	882c      	ldrh	r4, [r5, #0]
  407914:	0c00      	lsrs	r0, r0, #16
  407916:	fb0b 0004 	mla	r0, fp, r4, r0
  40791a:	4401      	add	r1, r0
  40791c:	b29c      	uxth	r4, r3
  40791e:	463e      	mov	r6, r7
  407920:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  407924:	f846 3b04 	str.w	r3, [r6], #4
  407928:	6878      	ldr	r0, [r7, #4]
  40792a:	f855 4b04 	ldr.w	r4, [r5], #4
  40792e:	b283      	uxth	r3, r0
  407930:	0c24      	lsrs	r4, r4, #16
  407932:	fb0b 3404 	mla	r4, fp, r4, r3
  407936:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  40793a:	45ae      	cmp	lr, r5
  40793c:	ea4f 4113 	mov.w	r1, r3, lsr #16
  407940:	d8e6      	bhi.n	407910 <__multiply+0xc4>
  407942:	607b      	str	r3, [r7, #4]
  407944:	4592      	cmp	sl, r2
  407946:	f10c 0c04 	add.w	ip, ip, #4
  40794a:	d8af      	bhi.n	4078ac <__multiply+0x60>
  40794c:	f8dd 9004 	ldr.w	r9, [sp, #4]
  407950:	f1b8 0f00 	cmp.w	r8, #0
  407954:	dd0b      	ble.n	40796e <__multiply+0x122>
  407956:	f859 3c04 	ldr.w	r3, [r9, #-4]
  40795a:	f1a9 0904 	sub.w	r9, r9, #4
  40795e:	b11b      	cbz	r3, 407968 <__multiply+0x11c>
  407960:	e005      	b.n	40796e <__multiply+0x122>
  407962:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  407966:	b913      	cbnz	r3, 40796e <__multiply+0x122>
  407968:	f1b8 0801 	subs.w	r8, r8, #1
  40796c:	d1f9      	bne.n	407962 <__multiply+0x116>
  40796e:	9800      	ldr	r0, [sp, #0]
  407970:	f8c0 8010 	str.w	r8, [r0, #16]
  407974:	b003      	add	sp, #12
  407976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40797a:	4615      	mov	r5, r2
  40797c:	460c      	mov	r4, r1
  40797e:	e772      	b.n	407866 <__multiply+0x1a>

00407980 <__pow5mult>:
  407980:	f012 0303 	ands.w	r3, r2, #3
  407984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407988:	4614      	mov	r4, r2
  40798a:	4607      	mov	r7, r0
  40798c:	460e      	mov	r6, r1
  40798e:	d12d      	bne.n	4079ec <__pow5mult+0x6c>
  407990:	10a4      	asrs	r4, r4, #2
  407992:	d01c      	beq.n	4079ce <__pow5mult+0x4e>
  407994:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  407996:	b395      	cbz	r5, 4079fe <__pow5mult+0x7e>
  407998:	07e3      	lsls	r3, r4, #31
  40799a:	f04f 0800 	mov.w	r8, #0
  40799e:	d406      	bmi.n	4079ae <__pow5mult+0x2e>
  4079a0:	1064      	asrs	r4, r4, #1
  4079a2:	d014      	beq.n	4079ce <__pow5mult+0x4e>
  4079a4:	6828      	ldr	r0, [r5, #0]
  4079a6:	b1a8      	cbz	r0, 4079d4 <__pow5mult+0x54>
  4079a8:	4605      	mov	r5, r0
  4079aa:	07e3      	lsls	r3, r4, #31
  4079ac:	d5f8      	bpl.n	4079a0 <__pow5mult+0x20>
  4079ae:	4638      	mov	r0, r7
  4079b0:	4631      	mov	r1, r6
  4079b2:	462a      	mov	r2, r5
  4079b4:	f7ff ff4a 	bl	40784c <__multiply>
  4079b8:	b1b6      	cbz	r6, 4079e8 <__pow5mult+0x68>
  4079ba:	6872      	ldr	r2, [r6, #4]
  4079bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4079be:	1064      	asrs	r4, r4, #1
  4079c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4079c4:	6031      	str	r1, [r6, #0]
  4079c6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4079ca:	4606      	mov	r6, r0
  4079cc:	d1ea      	bne.n	4079a4 <__pow5mult+0x24>
  4079ce:	4630      	mov	r0, r6
  4079d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4079d4:	4629      	mov	r1, r5
  4079d6:	462a      	mov	r2, r5
  4079d8:	4638      	mov	r0, r7
  4079da:	f7ff ff37 	bl	40784c <__multiply>
  4079de:	6028      	str	r0, [r5, #0]
  4079e0:	f8c0 8000 	str.w	r8, [r0]
  4079e4:	4605      	mov	r5, r0
  4079e6:	e7e0      	b.n	4079aa <__pow5mult+0x2a>
  4079e8:	4606      	mov	r6, r0
  4079ea:	e7d9      	b.n	4079a0 <__pow5mult+0x20>
  4079ec:	1e5a      	subs	r2, r3, #1
  4079ee:	4d0b      	ldr	r5, [pc, #44]	; (407a1c <__pow5mult+0x9c>)
  4079f0:	2300      	movs	r3, #0
  4079f2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4079f6:	f7ff fe8f 	bl	407718 <__multadd>
  4079fa:	4606      	mov	r6, r0
  4079fc:	e7c8      	b.n	407990 <__pow5mult+0x10>
  4079fe:	2101      	movs	r1, #1
  407a00:	4638      	mov	r0, r7
  407a02:	f7ff fe59 	bl	4076b8 <_Balloc>
  407a06:	f240 2171 	movw	r1, #625	; 0x271
  407a0a:	2201      	movs	r2, #1
  407a0c:	2300      	movs	r3, #0
  407a0e:	6141      	str	r1, [r0, #20]
  407a10:	6102      	str	r2, [r0, #16]
  407a12:	4605      	mov	r5, r0
  407a14:	64b8      	str	r0, [r7, #72]	; 0x48
  407a16:	6003      	str	r3, [r0, #0]
  407a18:	e7be      	b.n	407998 <__pow5mult+0x18>
  407a1a:	bf00      	nop
  407a1c:	00409370 	.word	0x00409370

00407a20 <__lshift>:
  407a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407a24:	690f      	ldr	r7, [r1, #16]
  407a26:	688b      	ldr	r3, [r1, #8]
  407a28:	ea4f 1962 	mov.w	r9, r2, asr #5
  407a2c:	444f      	add	r7, r9
  407a2e:	1c7d      	adds	r5, r7, #1
  407a30:	429d      	cmp	r5, r3
  407a32:	460e      	mov	r6, r1
  407a34:	4614      	mov	r4, r2
  407a36:	6849      	ldr	r1, [r1, #4]
  407a38:	4680      	mov	r8, r0
  407a3a:	dd04      	ble.n	407a46 <__lshift+0x26>
  407a3c:	005b      	lsls	r3, r3, #1
  407a3e:	429d      	cmp	r5, r3
  407a40:	f101 0101 	add.w	r1, r1, #1
  407a44:	dcfa      	bgt.n	407a3c <__lshift+0x1c>
  407a46:	4640      	mov	r0, r8
  407a48:	f7ff fe36 	bl	4076b8 <_Balloc>
  407a4c:	f1b9 0f00 	cmp.w	r9, #0
  407a50:	f100 0114 	add.w	r1, r0, #20
  407a54:	dd09      	ble.n	407a6a <__lshift+0x4a>
  407a56:	2300      	movs	r3, #0
  407a58:	469e      	mov	lr, r3
  407a5a:	460a      	mov	r2, r1
  407a5c:	3301      	adds	r3, #1
  407a5e:	454b      	cmp	r3, r9
  407a60:	f842 eb04 	str.w	lr, [r2], #4
  407a64:	d1fa      	bne.n	407a5c <__lshift+0x3c>
  407a66:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  407a6a:	6932      	ldr	r2, [r6, #16]
  407a6c:	f106 0314 	add.w	r3, r6, #20
  407a70:	f014 0c1f 	ands.w	ip, r4, #31
  407a74:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  407a78:	d01f      	beq.n	407aba <__lshift+0x9a>
  407a7a:	f1cc 0920 	rsb	r9, ip, #32
  407a7e:	2200      	movs	r2, #0
  407a80:	681c      	ldr	r4, [r3, #0]
  407a82:	fa04 f40c 	lsl.w	r4, r4, ip
  407a86:	4314      	orrs	r4, r2
  407a88:	468a      	mov	sl, r1
  407a8a:	f841 4b04 	str.w	r4, [r1], #4
  407a8e:	f853 4b04 	ldr.w	r4, [r3], #4
  407a92:	459e      	cmp	lr, r3
  407a94:	fa24 f209 	lsr.w	r2, r4, r9
  407a98:	d8f2      	bhi.n	407a80 <__lshift+0x60>
  407a9a:	f8ca 2004 	str.w	r2, [sl, #4]
  407a9e:	b102      	cbz	r2, 407aa2 <__lshift+0x82>
  407aa0:	1cbd      	adds	r5, r7, #2
  407aa2:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  407aa6:	6872      	ldr	r2, [r6, #4]
  407aa8:	3d01      	subs	r5, #1
  407aaa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407aae:	6105      	str	r5, [r0, #16]
  407ab0:	6031      	str	r1, [r6, #0]
  407ab2:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407aba:	3904      	subs	r1, #4
  407abc:	f853 2b04 	ldr.w	r2, [r3], #4
  407ac0:	f841 2f04 	str.w	r2, [r1, #4]!
  407ac4:	459e      	cmp	lr, r3
  407ac6:	d8f9      	bhi.n	407abc <__lshift+0x9c>
  407ac8:	e7eb      	b.n	407aa2 <__lshift+0x82>
  407aca:	bf00      	nop

00407acc <__mcmp>:
  407acc:	6902      	ldr	r2, [r0, #16]
  407ace:	690b      	ldr	r3, [r1, #16]
  407ad0:	1ad2      	subs	r2, r2, r3
  407ad2:	d113      	bne.n	407afc <__mcmp+0x30>
  407ad4:	009b      	lsls	r3, r3, #2
  407ad6:	3014      	adds	r0, #20
  407ad8:	3114      	adds	r1, #20
  407ada:	4419      	add	r1, r3
  407adc:	b410      	push	{r4}
  407ade:	4403      	add	r3, r0
  407ae0:	e001      	b.n	407ae6 <__mcmp+0x1a>
  407ae2:	4298      	cmp	r0, r3
  407ae4:	d20c      	bcs.n	407b00 <__mcmp+0x34>
  407ae6:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407aea:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407aee:	4294      	cmp	r4, r2
  407af0:	d0f7      	beq.n	407ae2 <__mcmp+0x16>
  407af2:	d309      	bcc.n	407b08 <__mcmp+0x3c>
  407af4:	2001      	movs	r0, #1
  407af6:	f85d 4b04 	ldr.w	r4, [sp], #4
  407afa:	4770      	bx	lr
  407afc:	4610      	mov	r0, r2
  407afe:	4770      	bx	lr
  407b00:	2000      	movs	r0, #0
  407b02:	f85d 4b04 	ldr.w	r4, [sp], #4
  407b06:	4770      	bx	lr
  407b08:	f04f 30ff 	mov.w	r0, #4294967295
  407b0c:	f85d 4b04 	ldr.w	r4, [sp], #4
  407b10:	4770      	bx	lr
  407b12:	bf00      	nop

00407b14 <__mdiff>:
  407b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407b18:	460e      	mov	r6, r1
  407b1a:	4605      	mov	r5, r0
  407b1c:	4611      	mov	r1, r2
  407b1e:	4630      	mov	r0, r6
  407b20:	4614      	mov	r4, r2
  407b22:	f7ff ffd3 	bl	407acc <__mcmp>
  407b26:	1e07      	subs	r7, r0, #0
  407b28:	d054      	beq.n	407bd4 <__mdiff+0xc0>
  407b2a:	db4d      	blt.n	407bc8 <__mdiff+0xb4>
  407b2c:	f04f 0800 	mov.w	r8, #0
  407b30:	6871      	ldr	r1, [r6, #4]
  407b32:	4628      	mov	r0, r5
  407b34:	f7ff fdc0 	bl	4076b8 <_Balloc>
  407b38:	6937      	ldr	r7, [r6, #16]
  407b3a:	6923      	ldr	r3, [r4, #16]
  407b3c:	f8c0 800c 	str.w	r8, [r0, #12]
  407b40:	3614      	adds	r6, #20
  407b42:	f104 0214 	add.w	r2, r4, #20
  407b46:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  407b4a:	f100 0514 	add.w	r5, r0, #20
  407b4e:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  407b52:	2300      	movs	r3, #0
  407b54:	f856 8b04 	ldr.w	r8, [r6], #4
  407b58:	f852 4b04 	ldr.w	r4, [r2], #4
  407b5c:	fa13 f388 	uxtah	r3, r3, r8
  407b60:	b2a1      	uxth	r1, r4
  407b62:	0c24      	lsrs	r4, r4, #16
  407b64:	1a59      	subs	r1, r3, r1
  407b66:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  407b6a:	eb03 4321 	add.w	r3, r3, r1, asr #16
  407b6e:	b289      	uxth	r1, r1
  407b70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  407b74:	4594      	cmp	ip, r2
  407b76:	f845 1b04 	str.w	r1, [r5], #4
  407b7a:	ea4f 4323 	mov.w	r3, r3, asr #16
  407b7e:	4634      	mov	r4, r6
  407b80:	d8e8      	bhi.n	407b54 <__mdiff+0x40>
  407b82:	45b6      	cmp	lr, r6
  407b84:	46ac      	mov	ip, r5
  407b86:	d915      	bls.n	407bb4 <__mdiff+0xa0>
  407b88:	f854 2b04 	ldr.w	r2, [r4], #4
  407b8c:	fa13 f182 	uxtah	r1, r3, r2
  407b90:	0c13      	lsrs	r3, r2, #16
  407b92:	eb03 4321 	add.w	r3, r3, r1, asr #16
  407b96:	b289      	uxth	r1, r1
  407b98:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  407b9c:	45a6      	cmp	lr, r4
  407b9e:	f845 1b04 	str.w	r1, [r5], #4
  407ba2:	ea4f 4323 	mov.w	r3, r3, asr #16
  407ba6:	d8ef      	bhi.n	407b88 <__mdiff+0x74>
  407ba8:	43f6      	mvns	r6, r6
  407baa:	4476      	add	r6, lr
  407bac:	f026 0503 	bic.w	r5, r6, #3
  407bb0:	3504      	adds	r5, #4
  407bb2:	4465      	add	r5, ip
  407bb4:	3d04      	subs	r5, #4
  407bb6:	b921      	cbnz	r1, 407bc2 <__mdiff+0xae>
  407bb8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  407bbc:	3f01      	subs	r7, #1
  407bbe:	2b00      	cmp	r3, #0
  407bc0:	d0fa      	beq.n	407bb8 <__mdiff+0xa4>
  407bc2:	6107      	str	r7, [r0, #16]
  407bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407bc8:	4633      	mov	r3, r6
  407bca:	f04f 0801 	mov.w	r8, #1
  407bce:	4626      	mov	r6, r4
  407bd0:	461c      	mov	r4, r3
  407bd2:	e7ad      	b.n	407b30 <__mdiff+0x1c>
  407bd4:	4628      	mov	r0, r5
  407bd6:	4639      	mov	r1, r7
  407bd8:	f7ff fd6e 	bl	4076b8 <_Balloc>
  407bdc:	2301      	movs	r3, #1
  407bde:	6147      	str	r7, [r0, #20]
  407be0:	6103      	str	r3, [r0, #16]
  407be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407be6:	bf00      	nop

00407be8 <__d2b>:
  407be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407bec:	b082      	sub	sp, #8
  407bee:	2101      	movs	r1, #1
  407bf0:	461c      	mov	r4, r3
  407bf2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407bf6:	4615      	mov	r5, r2
  407bf8:	9e08      	ldr	r6, [sp, #32]
  407bfa:	f7ff fd5d 	bl	4076b8 <_Balloc>
  407bfe:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407c02:	4680      	mov	r8, r0
  407c04:	b10f      	cbz	r7, 407c0a <__d2b+0x22>
  407c06:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407c0a:	9401      	str	r4, [sp, #4]
  407c0c:	b31d      	cbz	r5, 407c56 <__d2b+0x6e>
  407c0e:	a802      	add	r0, sp, #8
  407c10:	f840 5d08 	str.w	r5, [r0, #-8]!
  407c14:	f7ff fde2 	bl	4077dc <__lo0bits>
  407c18:	2800      	cmp	r0, #0
  407c1a:	d134      	bne.n	407c86 <__d2b+0x9e>
  407c1c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407c20:	f8c8 2014 	str.w	r2, [r8, #20]
  407c24:	2b00      	cmp	r3, #0
  407c26:	bf14      	ite	ne
  407c28:	2402      	movne	r4, #2
  407c2a:	2401      	moveq	r4, #1
  407c2c:	f8c8 3018 	str.w	r3, [r8, #24]
  407c30:	f8c8 4010 	str.w	r4, [r8, #16]
  407c34:	b9df      	cbnz	r7, 407c6e <__d2b+0x86>
  407c36:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  407c3a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407c3e:	6030      	str	r0, [r6, #0]
  407c40:	6918      	ldr	r0, [r3, #16]
  407c42:	f7ff fdab 	bl	40779c <__hi0bits>
  407c46:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407c48:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  407c4c:	6018      	str	r0, [r3, #0]
  407c4e:	4640      	mov	r0, r8
  407c50:	b002      	add	sp, #8
  407c52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407c56:	a801      	add	r0, sp, #4
  407c58:	f7ff fdc0 	bl	4077dc <__lo0bits>
  407c5c:	2401      	movs	r4, #1
  407c5e:	9b01      	ldr	r3, [sp, #4]
  407c60:	f8c8 3014 	str.w	r3, [r8, #20]
  407c64:	3020      	adds	r0, #32
  407c66:	f8c8 4010 	str.w	r4, [r8, #16]
  407c6a:	2f00      	cmp	r7, #0
  407c6c:	d0e3      	beq.n	407c36 <__d2b+0x4e>
  407c6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407c70:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407c74:	4407      	add	r7, r0
  407c76:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407c7a:	6037      	str	r7, [r6, #0]
  407c7c:	6018      	str	r0, [r3, #0]
  407c7e:	4640      	mov	r0, r8
  407c80:	b002      	add	sp, #8
  407c82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407c86:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407c8a:	f1c0 0120 	rsb	r1, r0, #32
  407c8e:	fa03 f101 	lsl.w	r1, r3, r1
  407c92:	430a      	orrs	r2, r1
  407c94:	40c3      	lsrs	r3, r0
  407c96:	9301      	str	r3, [sp, #4]
  407c98:	f8c8 2014 	str.w	r2, [r8, #20]
  407c9c:	e7c2      	b.n	407c24 <__d2b+0x3c>
  407c9e:	bf00      	nop

00407ca0 <_realloc_r>:
  407ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407ca4:	4617      	mov	r7, r2
  407ca6:	b083      	sub	sp, #12
  407ca8:	460e      	mov	r6, r1
  407caa:	2900      	cmp	r1, #0
  407cac:	f000 80e7 	beq.w	407e7e <_realloc_r+0x1de>
  407cb0:	4681      	mov	r9, r0
  407cb2:	f107 050b 	add.w	r5, r7, #11
  407cb6:	f7ff fcfb 	bl	4076b0 <__malloc_lock>
  407cba:	f856 3c04 	ldr.w	r3, [r6, #-4]
  407cbe:	2d16      	cmp	r5, #22
  407cc0:	f023 0403 	bic.w	r4, r3, #3
  407cc4:	f1a6 0808 	sub.w	r8, r6, #8
  407cc8:	d84c      	bhi.n	407d64 <_realloc_r+0xc4>
  407cca:	2210      	movs	r2, #16
  407ccc:	4615      	mov	r5, r2
  407cce:	42af      	cmp	r7, r5
  407cd0:	d84d      	bhi.n	407d6e <_realloc_r+0xce>
  407cd2:	4294      	cmp	r4, r2
  407cd4:	f280 8084 	bge.w	407de0 <_realloc_r+0x140>
  407cd8:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 408088 <_realloc_r+0x3e8>
  407cdc:	f8db 0008 	ldr.w	r0, [fp, #8]
  407ce0:	eb08 0104 	add.w	r1, r8, r4
  407ce4:	4288      	cmp	r0, r1
  407ce6:	f000 80d6 	beq.w	407e96 <_realloc_r+0x1f6>
  407cea:	6848      	ldr	r0, [r1, #4]
  407cec:	f020 0e01 	bic.w	lr, r0, #1
  407cf0:	448e      	add	lr, r1
  407cf2:	f8de e004 	ldr.w	lr, [lr, #4]
  407cf6:	f01e 0f01 	tst.w	lr, #1
  407cfa:	d13f      	bne.n	407d7c <_realloc_r+0xdc>
  407cfc:	f020 0003 	bic.w	r0, r0, #3
  407d00:	4420      	add	r0, r4
  407d02:	4290      	cmp	r0, r2
  407d04:	f280 80c1 	bge.w	407e8a <_realloc_r+0x1ea>
  407d08:	07db      	lsls	r3, r3, #31
  407d0a:	f100 808f 	bmi.w	407e2c <_realloc_r+0x18c>
  407d0e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  407d12:	ebc3 0a08 	rsb	sl, r3, r8
  407d16:	f8da 3004 	ldr.w	r3, [sl, #4]
  407d1a:	f023 0303 	bic.w	r3, r3, #3
  407d1e:	eb00 0e03 	add.w	lr, r0, r3
  407d22:	4596      	cmp	lr, r2
  407d24:	db34      	blt.n	407d90 <_realloc_r+0xf0>
  407d26:	68cb      	ldr	r3, [r1, #12]
  407d28:	688a      	ldr	r2, [r1, #8]
  407d2a:	4657      	mov	r7, sl
  407d2c:	60d3      	str	r3, [r2, #12]
  407d2e:	609a      	str	r2, [r3, #8]
  407d30:	f857 1f08 	ldr.w	r1, [r7, #8]!
  407d34:	f8da 300c 	ldr.w	r3, [sl, #12]
  407d38:	60cb      	str	r3, [r1, #12]
  407d3a:	1f22      	subs	r2, r4, #4
  407d3c:	2a24      	cmp	r2, #36	; 0x24
  407d3e:	6099      	str	r1, [r3, #8]
  407d40:	f200 8136 	bhi.w	407fb0 <_realloc_r+0x310>
  407d44:	2a13      	cmp	r2, #19
  407d46:	f240 80fd 	bls.w	407f44 <_realloc_r+0x2a4>
  407d4a:	6833      	ldr	r3, [r6, #0]
  407d4c:	f8ca 3008 	str.w	r3, [sl, #8]
  407d50:	6873      	ldr	r3, [r6, #4]
  407d52:	f8ca 300c 	str.w	r3, [sl, #12]
  407d56:	2a1b      	cmp	r2, #27
  407d58:	f200 8140 	bhi.w	407fdc <_realloc_r+0x33c>
  407d5c:	3608      	adds	r6, #8
  407d5e:	f10a 0310 	add.w	r3, sl, #16
  407d62:	e0f0      	b.n	407f46 <_realloc_r+0x2a6>
  407d64:	f025 0507 	bic.w	r5, r5, #7
  407d68:	2d00      	cmp	r5, #0
  407d6a:	462a      	mov	r2, r5
  407d6c:	daaf      	bge.n	407cce <_realloc_r+0x2e>
  407d6e:	230c      	movs	r3, #12
  407d70:	2000      	movs	r0, #0
  407d72:	f8c9 3000 	str.w	r3, [r9]
  407d76:	b003      	add	sp, #12
  407d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d7c:	07d9      	lsls	r1, r3, #31
  407d7e:	d455      	bmi.n	407e2c <_realloc_r+0x18c>
  407d80:	f856 3c08 	ldr.w	r3, [r6, #-8]
  407d84:	ebc3 0a08 	rsb	sl, r3, r8
  407d88:	f8da 3004 	ldr.w	r3, [sl, #4]
  407d8c:	f023 0303 	bic.w	r3, r3, #3
  407d90:	4423      	add	r3, r4
  407d92:	4293      	cmp	r3, r2
  407d94:	db4a      	blt.n	407e2c <_realloc_r+0x18c>
  407d96:	4657      	mov	r7, sl
  407d98:	f8da 100c 	ldr.w	r1, [sl, #12]
  407d9c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  407da0:	1f22      	subs	r2, r4, #4
  407da2:	2a24      	cmp	r2, #36	; 0x24
  407da4:	60c1      	str	r1, [r0, #12]
  407da6:	6088      	str	r0, [r1, #8]
  407da8:	f200 810e 	bhi.w	407fc8 <_realloc_r+0x328>
  407dac:	2a13      	cmp	r2, #19
  407dae:	f240 8109 	bls.w	407fc4 <_realloc_r+0x324>
  407db2:	6831      	ldr	r1, [r6, #0]
  407db4:	f8ca 1008 	str.w	r1, [sl, #8]
  407db8:	6871      	ldr	r1, [r6, #4]
  407dba:	f8ca 100c 	str.w	r1, [sl, #12]
  407dbe:	2a1b      	cmp	r2, #27
  407dc0:	f200 8121 	bhi.w	408006 <_realloc_r+0x366>
  407dc4:	3608      	adds	r6, #8
  407dc6:	f10a 0210 	add.w	r2, sl, #16
  407dca:	6831      	ldr	r1, [r6, #0]
  407dcc:	6011      	str	r1, [r2, #0]
  407dce:	6871      	ldr	r1, [r6, #4]
  407dd0:	6051      	str	r1, [r2, #4]
  407dd2:	68b1      	ldr	r1, [r6, #8]
  407dd4:	6091      	str	r1, [r2, #8]
  407dd6:	461c      	mov	r4, r3
  407dd8:	f8da 3004 	ldr.w	r3, [sl, #4]
  407ddc:	463e      	mov	r6, r7
  407dde:	46d0      	mov	r8, sl
  407de0:	1b62      	subs	r2, r4, r5
  407de2:	2a0f      	cmp	r2, #15
  407de4:	f003 0301 	and.w	r3, r3, #1
  407de8:	d80e      	bhi.n	407e08 <_realloc_r+0x168>
  407dea:	4323      	orrs	r3, r4
  407dec:	4444      	add	r4, r8
  407dee:	f8c8 3004 	str.w	r3, [r8, #4]
  407df2:	6863      	ldr	r3, [r4, #4]
  407df4:	f043 0301 	orr.w	r3, r3, #1
  407df8:	6063      	str	r3, [r4, #4]
  407dfa:	4648      	mov	r0, r9
  407dfc:	f7ff fc5a 	bl	4076b4 <__malloc_unlock>
  407e00:	4630      	mov	r0, r6
  407e02:	b003      	add	sp, #12
  407e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407e08:	eb08 0105 	add.w	r1, r8, r5
  407e0c:	431d      	orrs	r5, r3
  407e0e:	f042 0301 	orr.w	r3, r2, #1
  407e12:	440a      	add	r2, r1
  407e14:	f8c8 5004 	str.w	r5, [r8, #4]
  407e18:	604b      	str	r3, [r1, #4]
  407e1a:	6853      	ldr	r3, [r2, #4]
  407e1c:	f043 0301 	orr.w	r3, r3, #1
  407e20:	3108      	adds	r1, #8
  407e22:	6053      	str	r3, [r2, #4]
  407e24:	4648      	mov	r0, r9
  407e26:	f7fe ff8d 	bl	406d44 <_free_r>
  407e2a:	e7e6      	b.n	407dfa <_realloc_r+0x15a>
  407e2c:	4639      	mov	r1, r7
  407e2e:	4648      	mov	r0, r9
  407e30:	f7ff f864 	bl	406efc <_malloc_r>
  407e34:	4607      	mov	r7, r0
  407e36:	b1d8      	cbz	r0, 407e70 <_realloc_r+0x1d0>
  407e38:	f856 3c04 	ldr.w	r3, [r6, #-4]
  407e3c:	f023 0201 	bic.w	r2, r3, #1
  407e40:	4442      	add	r2, r8
  407e42:	f1a0 0108 	sub.w	r1, r0, #8
  407e46:	4291      	cmp	r1, r2
  407e48:	f000 80ac 	beq.w	407fa4 <_realloc_r+0x304>
  407e4c:	1f22      	subs	r2, r4, #4
  407e4e:	2a24      	cmp	r2, #36	; 0x24
  407e50:	f200 8099 	bhi.w	407f86 <_realloc_r+0x2e6>
  407e54:	2a13      	cmp	r2, #19
  407e56:	d86a      	bhi.n	407f2e <_realloc_r+0x28e>
  407e58:	4603      	mov	r3, r0
  407e5a:	4632      	mov	r2, r6
  407e5c:	6811      	ldr	r1, [r2, #0]
  407e5e:	6019      	str	r1, [r3, #0]
  407e60:	6851      	ldr	r1, [r2, #4]
  407e62:	6059      	str	r1, [r3, #4]
  407e64:	6892      	ldr	r2, [r2, #8]
  407e66:	609a      	str	r2, [r3, #8]
  407e68:	4631      	mov	r1, r6
  407e6a:	4648      	mov	r0, r9
  407e6c:	f7fe ff6a 	bl	406d44 <_free_r>
  407e70:	4648      	mov	r0, r9
  407e72:	f7ff fc1f 	bl	4076b4 <__malloc_unlock>
  407e76:	4638      	mov	r0, r7
  407e78:	b003      	add	sp, #12
  407e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407e7e:	4611      	mov	r1, r2
  407e80:	b003      	add	sp, #12
  407e82:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407e86:	f7ff b839 	b.w	406efc <_malloc_r>
  407e8a:	68ca      	ldr	r2, [r1, #12]
  407e8c:	6889      	ldr	r1, [r1, #8]
  407e8e:	4604      	mov	r4, r0
  407e90:	60ca      	str	r2, [r1, #12]
  407e92:	6091      	str	r1, [r2, #8]
  407e94:	e7a4      	b.n	407de0 <_realloc_r+0x140>
  407e96:	6841      	ldr	r1, [r0, #4]
  407e98:	f021 0103 	bic.w	r1, r1, #3
  407e9c:	4421      	add	r1, r4
  407e9e:	f105 0010 	add.w	r0, r5, #16
  407ea2:	4281      	cmp	r1, r0
  407ea4:	da5b      	bge.n	407f5e <_realloc_r+0x2be>
  407ea6:	07db      	lsls	r3, r3, #31
  407ea8:	d4c0      	bmi.n	407e2c <_realloc_r+0x18c>
  407eaa:	f856 3c08 	ldr.w	r3, [r6, #-8]
  407eae:	ebc3 0a08 	rsb	sl, r3, r8
  407eb2:	f8da 3004 	ldr.w	r3, [sl, #4]
  407eb6:	f023 0303 	bic.w	r3, r3, #3
  407eba:	eb01 0c03 	add.w	ip, r1, r3
  407ebe:	4560      	cmp	r0, ip
  407ec0:	f73f af66 	bgt.w	407d90 <_realloc_r+0xf0>
  407ec4:	4657      	mov	r7, sl
  407ec6:	f8da 300c 	ldr.w	r3, [sl, #12]
  407eca:	f857 1f08 	ldr.w	r1, [r7, #8]!
  407ece:	1f22      	subs	r2, r4, #4
  407ed0:	2a24      	cmp	r2, #36	; 0x24
  407ed2:	60cb      	str	r3, [r1, #12]
  407ed4:	6099      	str	r1, [r3, #8]
  407ed6:	f200 80b8 	bhi.w	40804a <_realloc_r+0x3aa>
  407eda:	2a13      	cmp	r2, #19
  407edc:	f240 80a9 	bls.w	408032 <_realloc_r+0x392>
  407ee0:	6833      	ldr	r3, [r6, #0]
  407ee2:	f8ca 3008 	str.w	r3, [sl, #8]
  407ee6:	6873      	ldr	r3, [r6, #4]
  407ee8:	f8ca 300c 	str.w	r3, [sl, #12]
  407eec:	2a1b      	cmp	r2, #27
  407eee:	f200 80b5 	bhi.w	40805c <_realloc_r+0x3bc>
  407ef2:	3608      	adds	r6, #8
  407ef4:	f10a 0310 	add.w	r3, sl, #16
  407ef8:	6832      	ldr	r2, [r6, #0]
  407efa:	601a      	str	r2, [r3, #0]
  407efc:	6872      	ldr	r2, [r6, #4]
  407efe:	605a      	str	r2, [r3, #4]
  407f00:	68b2      	ldr	r2, [r6, #8]
  407f02:	609a      	str	r2, [r3, #8]
  407f04:	eb0a 0205 	add.w	r2, sl, r5
  407f08:	ebc5 030c 	rsb	r3, r5, ip
  407f0c:	f043 0301 	orr.w	r3, r3, #1
  407f10:	f8cb 2008 	str.w	r2, [fp, #8]
  407f14:	6053      	str	r3, [r2, #4]
  407f16:	f8da 3004 	ldr.w	r3, [sl, #4]
  407f1a:	f003 0301 	and.w	r3, r3, #1
  407f1e:	431d      	orrs	r5, r3
  407f20:	4648      	mov	r0, r9
  407f22:	f8ca 5004 	str.w	r5, [sl, #4]
  407f26:	f7ff fbc5 	bl	4076b4 <__malloc_unlock>
  407f2a:	4638      	mov	r0, r7
  407f2c:	e769      	b.n	407e02 <_realloc_r+0x162>
  407f2e:	6833      	ldr	r3, [r6, #0]
  407f30:	6003      	str	r3, [r0, #0]
  407f32:	6873      	ldr	r3, [r6, #4]
  407f34:	6043      	str	r3, [r0, #4]
  407f36:	2a1b      	cmp	r2, #27
  407f38:	d829      	bhi.n	407f8e <_realloc_r+0x2ee>
  407f3a:	f100 0308 	add.w	r3, r0, #8
  407f3e:	f106 0208 	add.w	r2, r6, #8
  407f42:	e78b      	b.n	407e5c <_realloc_r+0x1bc>
  407f44:	463b      	mov	r3, r7
  407f46:	6832      	ldr	r2, [r6, #0]
  407f48:	601a      	str	r2, [r3, #0]
  407f4a:	6872      	ldr	r2, [r6, #4]
  407f4c:	605a      	str	r2, [r3, #4]
  407f4e:	68b2      	ldr	r2, [r6, #8]
  407f50:	609a      	str	r2, [r3, #8]
  407f52:	463e      	mov	r6, r7
  407f54:	4674      	mov	r4, lr
  407f56:	f8da 3004 	ldr.w	r3, [sl, #4]
  407f5a:	46d0      	mov	r8, sl
  407f5c:	e740      	b.n	407de0 <_realloc_r+0x140>
  407f5e:	eb08 0205 	add.w	r2, r8, r5
  407f62:	1b4b      	subs	r3, r1, r5
  407f64:	f043 0301 	orr.w	r3, r3, #1
  407f68:	f8cb 2008 	str.w	r2, [fp, #8]
  407f6c:	6053      	str	r3, [r2, #4]
  407f6e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  407f72:	f003 0301 	and.w	r3, r3, #1
  407f76:	431d      	orrs	r5, r3
  407f78:	4648      	mov	r0, r9
  407f7a:	f846 5c04 	str.w	r5, [r6, #-4]
  407f7e:	f7ff fb99 	bl	4076b4 <__malloc_unlock>
  407f82:	4630      	mov	r0, r6
  407f84:	e73d      	b.n	407e02 <_realloc_r+0x162>
  407f86:	4631      	mov	r1, r6
  407f88:	f7ff fb2e 	bl	4075e8 <memmove>
  407f8c:	e76c      	b.n	407e68 <_realloc_r+0x1c8>
  407f8e:	68b3      	ldr	r3, [r6, #8]
  407f90:	6083      	str	r3, [r0, #8]
  407f92:	68f3      	ldr	r3, [r6, #12]
  407f94:	60c3      	str	r3, [r0, #12]
  407f96:	2a24      	cmp	r2, #36	; 0x24
  407f98:	d02c      	beq.n	407ff4 <_realloc_r+0x354>
  407f9a:	f100 0310 	add.w	r3, r0, #16
  407f9e:	f106 0210 	add.w	r2, r6, #16
  407fa2:	e75b      	b.n	407e5c <_realloc_r+0x1bc>
  407fa4:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407fa8:	f022 0203 	bic.w	r2, r2, #3
  407fac:	4414      	add	r4, r2
  407fae:	e717      	b.n	407de0 <_realloc_r+0x140>
  407fb0:	4631      	mov	r1, r6
  407fb2:	4638      	mov	r0, r7
  407fb4:	4674      	mov	r4, lr
  407fb6:	463e      	mov	r6, r7
  407fb8:	f7ff fb16 	bl	4075e8 <memmove>
  407fbc:	46d0      	mov	r8, sl
  407fbe:	f8da 3004 	ldr.w	r3, [sl, #4]
  407fc2:	e70d      	b.n	407de0 <_realloc_r+0x140>
  407fc4:	463a      	mov	r2, r7
  407fc6:	e700      	b.n	407dca <_realloc_r+0x12a>
  407fc8:	4631      	mov	r1, r6
  407fca:	4638      	mov	r0, r7
  407fcc:	461c      	mov	r4, r3
  407fce:	463e      	mov	r6, r7
  407fd0:	f7ff fb0a 	bl	4075e8 <memmove>
  407fd4:	46d0      	mov	r8, sl
  407fd6:	f8da 3004 	ldr.w	r3, [sl, #4]
  407fda:	e701      	b.n	407de0 <_realloc_r+0x140>
  407fdc:	68b3      	ldr	r3, [r6, #8]
  407fde:	f8ca 3010 	str.w	r3, [sl, #16]
  407fe2:	68f3      	ldr	r3, [r6, #12]
  407fe4:	f8ca 3014 	str.w	r3, [sl, #20]
  407fe8:	2a24      	cmp	r2, #36	; 0x24
  407fea:	d018      	beq.n	40801e <_realloc_r+0x37e>
  407fec:	3610      	adds	r6, #16
  407fee:	f10a 0318 	add.w	r3, sl, #24
  407ff2:	e7a8      	b.n	407f46 <_realloc_r+0x2a6>
  407ff4:	6933      	ldr	r3, [r6, #16]
  407ff6:	6103      	str	r3, [r0, #16]
  407ff8:	6973      	ldr	r3, [r6, #20]
  407ffa:	6143      	str	r3, [r0, #20]
  407ffc:	f106 0218 	add.w	r2, r6, #24
  408000:	f100 0318 	add.w	r3, r0, #24
  408004:	e72a      	b.n	407e5c <_realloc_r+0x1bc>
  408006:	68b1      	ldr	r1, [r6, #8]
  408008:	f8ca 1010 	str.w	r1, [sl, #16]
  40800c:	68f1      	ldr	r1, [r6, #12]
  40800e:	f8ca 1014 	str.w	r1, [sl, #20]
  408012:	2a24      	cmp	r2, #36	; 0x24
  408014:	d00f      	beq.n	408036 <_realloc_r+0x396>
  408016:	3610      	adds	r6, #16
  408018:	f10a 0218 	add.w	r2, sl, #24
  40801c:	e6d5      	b.n	407dca <_realloc_r+0x12a>
  40801e:	6933      	ldr	r3, [r6, #16]
  408020:	f8ca 3018 	str.w	r3, [sl, #24]
  408024:	6973      	ldr	r3, [r6, #20]
  408026:	f8ca 301c 	str.w	r3, [sl, #28]
  40802a:	3618      	adds	r6, #24
  40802c:	f10a 0320 	add.w	r3, sl, #32
  408030:	e789      	b.n	407f46 <_realloc_r+0x2a6>
  408032:	463b      	mov	r3, r7
  408034:	e760      	b.n	407ef8 <_realloc_r+0x258>
  408036:	6932      	ldr	r2, [r6, #16]
  408038:	f8ca 2018 	str.w	r2, [sl, #24]
  40803c:	6972      	ldr	r2, [r6, #20]
  40803e:	f8ca 201c 	str.w	r2, [sl, #28]
  408042:	3618      	adds	r6, #24
  408044:	f10a 0220 	add.w	r2, sl, #32
  408048:	e6bf      	b.n	407dca <_realloc_r+0x12a>
  40804a:	4631      	mov	r1, r6
  40804c:	4638      	mov	r0, r7
  40804e:	f8cd c004 	str.w	ip, [sp, #4]
  408052:	f7ff fac9 	bl	4075e8 <memmove>
  408056:	f8dd c004 	ldr.w	ip, [sp, #4]
  40805a:	e753      	b.n	407f04 <_realloc_r+0x264>
  40805c:	68b3      	ldr	r3, [r6, #8]
  40805e:	f8ca 3010 	str.w	r3, [sl, #16]
  408062:	68f3      	ldr	r3, [r6, #12]
  408064:	f8ca 3014 	str.w	r3, [sl, #20]
  408068:	2a24      	cmp	r2, #36	; 0x24
  40806a:	d003      	beq.n	408074 <_realloc_r+0x3d4>
  40806c:	3610      	adds	r6, #16
  40806e:	f10a 0318 	add.w	r3, sl, #24
  408072:	e741      	b.n	407ef8 <_realloc_r+0x258>
  408074:	6933      	ldr	r3, [r6, #16]
  408076:	f8ca 3018 	str.w	r3, [sl, #24]
  40807a:	6973      	ldr	r3, [r6, #20]
  40807c:	f8ca 301c 	str.w	r3, [sl, #28]
  408080:	3618      	adds	r6, #24
  408082:	f10a 0320 	add.w	r3, sl, #32
  408086:	e737      	b.n	407ef8 <_realloc_r+0x258>
  408088:	20000474 	.word	0x20000474

0040808c <__fpclassifyd>:
  40808c:	b410      	push	{r4}
  40808e:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  408092:	d008      	beq.n	4080a6 <__fpclassifyd+0x1a>
  408094:	4b11      	ldr	r3, [pc, #68]	; (4080dc <__fpclassifyd+0x50>)
  408096:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  40809a:	429a      	cmp	r2, r3
  40809c:	d808      	bhi.n	4080b0 <__fpclassifyd+0x24>
  40809e:	2004      	movs	r0, #4
  4080a0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4080a4:	4770      	bx	lr
  4080a6:	b918      	cbnz	r0, 4080b0 <__fpclassifyd+0x24>
  4080a8:	2002      	movs	r0, #2
  4080aa:	f85d 4b04 	ldr.w	r4, [sp], #4
  4080ae:	4770      	bx	lr
  4080b0:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  4080b4:	4b09      	ldr	r3, [pc, #36]	; (4080dc <__fpclassifyd+0x50>)
  4080b6:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  4080ba:	4299      	cmp	r1, r3
  4080bc:	d9ef      	bls.n	40809e <__fpclassifyd+0x12>
  4080be:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  4080c2:	d201      	bcs.n	4080c8 <__fpclassifyd+0x3c>
  4080c4:	2003      	movs	r0, #3
  4080c6:	e7eb      	b.n	4080a0 <__fpclassifyd+0x14>
  4080c8:	4b05      	ldr	r3, [pc, #20]	; (4080e0 <__fpclassifyd+0x54>)
  4080ca:	429c      	cmp	r4, r3
  4080cc:	d001      	beq.n	4080d2 <__fpclassifyd+0x46>
  4080ce:	2000      	movs	r0, #0
  4080d0:	e7e6      	b.n	4080a0 <__fpclassifyd+0x14>
  4080d2:	fab0 f080 	clz	r0, r0
  4080d6:	0940      	lsrs	r0, r0, #5
  4080d8:	e7e2      	b.n	4080a0 <__fpclassifyd+0x14>
  4080da:	bf00      	nop
  4080dc:	7fdfffff 	.word	0x7fdfffff
  4080e0:	7ff00000 	.word	0x7ff00000

004080e4 <_sbrk_r>:
  4080e4:	b538      	push	{r3, r4, r5, lr}
  4080e6:	4c07      	ldr	r4, [pc, #28]	; (408104 <_sbrk_r+0x20>)
  4080e8:	2300      	movs	r3, #0
  4080ea:	4605      	mov	r5, r0
  4080ec:	4608      	mov	r0, r1
  4080ee:	6023      	str	r3, [r4, #0]
  4080f0:	f7fa f9b4 	bl	40245c <_sbrk>
  4080f4:	1c43      	adds	r3, r0, #1
  4080f6:	d000      	beq.n	4080fa <_sbrk_r+0x16>
  4080f8:	bd38      	pop	{r3, r4, r5, pc}
  4080fa:	6823      	ldr	r3, [r4, #0]
  4080fc:	2b00      	cmp	r3, #0
  4080fe:	d0fb      	beq.n	4080f8 <_sbrk_r+0x14>
  408100:	602b      	str	r3, [r5, #0]
  408102:	bd38      	pop	{r3, r4, r5, pc}
  408104:	20000d28 	.word	0x20000d28

00408108 <__ssprint_r>:
  408108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40810c:	6893      	ldr	r3, [r2, #8]
  40810e:	f8d2 8000 	ldr.w	r8, [r2]
  408112:	b083      	sub	sp, #12
  408114:	4691      	mov	r9, r2
  408116:	2b00      	cmp	r3, #0
  408118:	d072      	beq.n	408200 <__ssprint_r+0xf8>
  40811a:	4607      	mov	r7, r0
  40811c:	f04f 0b00 	mov.w	fp, #0
  408120:	6808      	ldr	r0, [r1, #0]
  408122:	688b      	ldr	r3, [r1, #8]
  408124:	460d      	mov	r5, r1
  408126:	465c      	mov	r4, fp
  408128:	2c00      	cmp	r4, #0
  40812a:	d045      	beq.n	4081b8 <__ssprint_r+0xb0>
  40812c:	429c      	cmp	r4, r3
  40812e:	461e      	mov	r6, r3
  408130:	469a      	mov	sl, r3
  408132:	d348      	bcc.n	4081c6 <__ssprint_r+0xbe>
  408134:	89ab      	ldrh	r3, [r5, #12]
  408136:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40813a:	d02d      	beq.n	408198 <__ssprint_r+0x90>
  40813c:	696e      	ldr	r6, [r5, #20]
  40813e:	6929      	ldr	r1, [r5, #16]
  408140:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  408144:	ebc1 0a00 	rsb	sl, r1, r0
  408148:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  40814c:	1c60      	adds	r0, r4, #1
  40814e:	1076      	asrs	r6, r6, #1
  408150:	4450      	add	r0, sl
  408152:	4286      	cmp	r6, r0
  408154:	4632      	mov	r2, r6
  408156:	bf3c      	itt	cc
  408158:	4606      	movcc	r6, r0
  40815a:	4632      	movcc	r2, r6
  40815c:	055b      	lsls	r3, r3, #21
  40815e:	d535      	bpl.n	4081cc <__ssprint_r+0xc4>
  408160:	4611      	mov	r1, r2
  408162:	4638      	mov	r0, r7
  408164:	f7fe feca 	bl	406efc <_malloc_r>
  408168:	2800      	cmp	r0, #0
  40816a:	d039      	beq.n	4081e0 <__ssprint_r+0xd8>
  40816c:	4652      	mov	r2, sl
  40816e:	6929      	ldr	r1, [r5, #16]
  408170:	9001      	str	r0, [sp, #4]
  408172:	f7ff f99f 	bl	4074b4 <memcpy>
  408176:	89aa      	ldrh	r2, [r5, #12]
  408178:	9b01      	ldr	r3, [sp, #4]
  40817a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40817e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  408182:	81aa      	strh	r2, [r5, #12]
  408184:	ebca 0206 	rsb	r2, sl, r6
  408188:	eb03 000a 	add.w	r0, r3, sl
  40818c:	616e      	str	r6, [r5, #20]
  40818e:	612b      	str	r3, [r5, #16]
  408190:	6028      	str	r0, [r5, #0]
  408192:	60aa      	str	r2, [r5, #8]
  408194:	4626      	mov	r6, r4
  408196:	46a2      	mov	sl, r4
  408198:	4652      	mov	r2, sl
  40819a:	4659      	mov	r1, fp
  40819c:	f7ff fa24 	bl	4075e8 <memmove>
  4081a0:	f8d9 2008 	ldr.w	r2, [r9, #8]
  4081a4:	68ab      	ldr	r3, [r5, #8]
  4081a6:	6828      	ldr	r0, [r5, #0]
  4081a8:	1b9b      	subs	r3, r3, r6
  4081aa:	4450      	add	r0, sl
  4081ac:	1b14      	subs	r4, r2, r4
  4081ae:	60ab      	str	r3, [r5, #8]
  4081b0:	6028      	str	r0, [r5, #0]
  4081b2:	f8c9 4008 	str.w	r4, [r9, #8]
  4081b6:	b31c      	cbz	r4, 408200 <__ssprint_r+0xf8>
  4081b8:	f8d8 b000 	ldr.w	fp, [r8]
  4081bc:	f8d8 4004 	ldr.w	r4, [r8, #4]
  4081c0:	f108 0808 	add.w	r8, r8, #8
  4081c4:	e7b0      	b.n	408128 <__ssprint_r+0x20>
  4081c6:	4626      	mov	r6, r4
  4081c8:	46a2      	mov	sl, r4
  4081ca:	e7e5      	b.n	408198 <__ssprint_r+0x90>
  4081cc:	4638      	mov	r0, r7
  4081ce:	f7ff fd67 	bl	407ca0 <_realloc_r>
  4081d2:	4603      	mov	r3, r0
  4081d4:	2800      	cmp	r0, #0
  4081d6:	d1d5      	bne.n	408184 <__ssprint_r+0x7c>
  4081d8:	4638      	mov	r0, r7
  4081da:	6929      	ldr	r1, [r5, #16]
  4081dc:	f7fe fdb2 	bl	406d44 <_free_r>
  4081e0:	230c      	movs	r3, #12
  4081e2:	603b      	str	r3, [r7, #0]
  4081e4:	89ab      	ldrh	r3, [r5, #12]
  4081e6:	2200      	movs	r2, #0
  4081e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4081ec:	f04f 30ff 	mov.w	r0, #4294967295
  4081f0:	81ab      	strh	r3, [r5, #12]
  4081f2:	f8c9 2008 	str.w	r2, [r9, #8]
  4081f6:	f8c9 2004 	str.w	r2, [r9, #4]
  4081fa:	b003      	add	sp, #12
  4081fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408200:	2000      	movs	r0, #0
  408202:	f8c9 0004 	str.w	r0, [r9, #4]
  408206:	b003      	add	sp, #12
  408208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040820c <__register_exitproc>:
  40820c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408210:	4c25      	ldr	r4, [pc, #148]	; (4082a8 <__register_exitproc+0x9c>)
  408212:	6825      	ldr	r5, [r4, #0]
  408214:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  408218:	4606      	mov	r6, r0
  40821a:	4688      	mov	r8, r1
  40821c:	4692      	mov	sl, r2
  40821e:	4699      	mov	r9, r3
  408220:	b3cc      	cbz	r4, 408296 <__register_exitproc+0x8a>
  408222:	6860      	ldr	r0, [r4, #4]
  408224:	281f      	cmp	r0, #31
  408226:	dc18      	bgt.n	40825a <__register_exitproc+0x4e>
  408228:	1c43      	adds	r3, r0, #1
  40822a:	b17e      	cbz	r6, 40824c <__register_exitproc+0x40>
  40822c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  408230:	2101      	movs	r1, #1
  408232:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  408236:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  40823a:	fa01 f200 	lsl.w	r2, r1, r0
  40823e:	4317      	orrs	r7, r2
  408240:	2e02      	cmp	r6, #2
  408242:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  408246:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  40824a:	d01e      	beq.n	40828a <__register_exitproc+0x7e>
  40824c:	3002      	adds	r0, #2
  40824e:	6063      	str	r3, [r4, #4]
  408250:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  408254:	2000      	movs	r0, #0
  408256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40825a:	4b14      	ldr	r3, [pc, #80]	; (4082ac <__register_exitproc+0xa0>)
  40825c:	b303      	cbz	r3, 4082a0 <__register_exitproc+0x94>
  40825e:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408262:	f3af 8000 	nop.w
  408266:	4604      	mov	r4, r0
  408268:	b1d0      	cbz	r0, 4082a0 <__register_exitproc+0x94>
  40826a:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40826e:	2700      	movs	r7, #0
  408270:	e880 0088 	stmia.w	r0, {r3, r7}
  408274:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  408278:	4638      	mov	r0, r7
  40827a:	2301      	movs	r3, #1
  40827c:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  408280:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  408284:	2e00      	cmp	r6, #0
  408286:	d0e1      	beq.n	40824c <__register_exitproc+0x40>
  408288:	e7d0      	b.n	40822c <__register_exitproc+0x20>
  40828a:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40828e:	430a      	orrs	r2, r1
  408290:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  408294:	e7da      	b.n	40824c <__register_exitproc+0x40>
  408296:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40829a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40829e:	e7c0      	b.n	408222 <__register_exitproc+0x16>
  4082a0:	f04f 30ff 	mov.w	r0, #4294967295
  4082a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4082a8:	00409224 	.word	0x00409224
  4082ac:	00000000 	.word	0x00000000

004082b0 <_calloc_r>:
  4082b0:	b510      	push	{r4, lr}
  4082b2:	fb02 f101 	mul.w	r1, r2, r1
  4082b6:	f7fe fe21 	bl	406efc <_malloc_r>
  4082ba:	4604      	mov	r4, r0
  4082bc:	b168      	cbz	r0, 4082da <_calloc_r+0x2a>
  4082be:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4082c2:	f022 0203 	bic.w	r2, r2, #3
  4082c6:	3a04      	subs	r2, #4
  4082c8:	2a24      	cmp	r2, #36	; 0x24
  4082ca:	d818      	bhi.n	4082fe <_calloc_r+0x4e>
  4082cc:	2a13      	cmp	r2, #19
  4082ce:	d806      	bhi.n	4082de <_calloc_r+0x2e>
  4082d0:	4603      	mov	r3, r0
  4082d2:	2200      	movs	r2, #0
  4082d4:	601a      	str	r2, [r3, #0]
  4082d6:	605a      	str	r2, [r3, #4]
  4082d8:	609a      	str	r2, [r3, #8]
  4082da:	4620      	mov	r0, r4
  4082dc:	bd10      	pop	{r4, pc}
  4082de:	2300      	movs	r3, #0
  4082e0:	2a1b      	cmp	r2, #27
  4082e2:	6003      	str	r3, [r0, #0]
  4082e4:	6043      	str	r3, [r0, #4]
  4082e6:	d90f      	bls.n	408308 <_calloc_r+0x58>
  4082e8:	2a24      	cmp	r2, #36	; 0x24
  4082ea:	6083      	str	r3, [r0, #8]
  4082ec:	60c3      	str	r3, [r0, #12]
  4082ee:	bf05      	ittet	eq
  4082f0:	6103      	streq	r3, [r0, #16]
  4082f2:	6143      	streq	r3, [r0, #20]
  4082f4:	f100 0310 	addne.w	r3, r0, #16
  4082f8:	f100 0318 	addeq.w	r3, r0, #24
  4082fc:	e7e9      	b.n	4082d2 <_calloc_r+0x22>
  4082fe:	2100      	movs	r1, #0
  408300:	f7fc f9b6 	bl	404670 <memset>
  408304:	4620      	mov	r0, r4
  408306:	bd10      	pop	{r4, pc}
  408308:	f100 0308 	add.w	r3, r0, #8
  40830c:	e7e1      	b.n	4082d2 <_calloc_r+0x22>
  40830e:	bf00      	nop

00408310 <__aeabi_uldivmod>:
  408310:	b953      	cbnz	r3, 408328 <__aeabi_uldivmod+0x18>
  408312:	b94a      	cbnz	r2, 408328 <__aeabi_uldivmod+0x18>
  408314:	2900      	cmp	r1, #0
  408316:	bf08      	it	eq
  408318:	2800      	cmpeq	r0, #0
  40831a:	bf1c      	itt	ne
  40831c:	f04f 31ff 	movne.w	r1, #4294967295
  408320:	f04f 30ff 	movne.w	r0, #4294967295
  408324:	f000 b83c 	b.w	4083a0 <__aeabi_idiv0>
  408328:	b082      	sub	sp, #8
  40832a:	46ec      	mov	ip, sp
  40832c:	e92d 5000 	stmdb	sp!, {ip, lr}
  408330:	f000 f81e 	bl	408370 <__gnu_uldivmod_helper>
  408334:	f8dd e004 	ldr.w	lr, [sp, #4]
  408338:	b002      	add	sp, #8
  40833a:	bc0c      	pop	{r2, r3}
  40833c:	4770      	bx	lr
  40833e:	bf00      	nop

00408340 <__gnu_ldivmod_helper>:
  408340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408344:	9c06      	ldr	r4, [sp, #24]
  408346:	4615      	mov	r5, r2
  408348:	4606      	mov	r6, r0
  40834a:	460f      	mov	r7, r1
  40834c:	4698      	mov	r8, r3
  40834e:	f000 f829 	bl	4083a4 <__divdi3>
  408352:	fb05 f301 	mul.w	r3, r5, r1
  408356:	fb00 3808 	mla	r8, r0, r8, r3
  40835a:	fba5 2300 	umull	r2, r3, r5, r0
  40835e:	1ab2      	subs	r2, r6, r2
  408360:	4443      	add	r3, r8
  408362:	eb67 0303 	sbc.w	r3, r7, r3
  408366:	e9c4 2300 	strd	r2, r3, [r4]
  40836a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40836e:	bf00      	nop

00408370 <__gnu_uldivmod_helper>:
  408370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408374:	9c06      	ldr	r4, [sp, #24]
  408376:	4690      	mov	r8, r2
  408378:	4606      	mov	r6, r0
  40837a:	460f      	mov	r7, r1
  40837c:	461d      	mov	r5, r3
  40837e:	f000 f95f 	bl	408640 <__udivdi3>
  408382:	fb00 f505 	mul.w	r5, r0, r5
  408386:	fba0 2308 	umull	r2, r3, r0, r8
  40838a:	fb08 5501 	mla	r5, r8, r1, r5
  40838e:	1ab2      	subs	r2, r6, r2
  408390:	442b      	add	r3, r5
  408392:	eb67 0303 	sbc.w	r3, r7, r3
  408396:	e9c4 2300 	strd	r2, r3, [r4]
  40839a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40839e:	bf00      	nop

004083a0 <__aeabi_idiv0>:
  4083a0:	4770      	bx	lr
  4083a2:	bf00      	nop

004083a4 <__divdi3>:
  4083a4:	2900      	cmp	r1, #0
  4083a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4083aa:	f2c0 80a6 	blt.w	4084fa <__divdi3+0x156>
  4083ae:	2600      	movs	r6, #0
  4083b0:	2b00      	cmp	r3, #0
  4083b2:	f2c0 809c 	blt.w	4084ee <__divdi3+0x14a>
  4083b6:	4688      	mov	r8, r1
  4083b8:	4694      	mov	ip, r2
  4083ba:	469e      	mov	lr, r3
  4083bc:	4615      	mov	r5, r2
  4083be:	4604      	mov	r4, r0
  4083c0:	460f      	mov	r7, r1
  4083c2:	2b00      	cmp	r3, #0
  4083c4:	d13d      	bne.n	408442 <__divdi3+0x9e>
  4083c6:	428a      	cmp	r2, r1
  4083c8:	d959      	bls.n	40847e <__divdi3+0xda>
  4083ca:	fab2 f382 	clz	r3, r2
  4083ce:	b13b      	cbz	r3, 4083e0 <__divdi3+0x3c>
  4083d0:	f1c3 0220 	rsb	r2, r3, #32
  4083d4:	409f      	lsls	r7, r3
  4083d6:	fa20 f202 	lsr.w	r2, r0, r2
  4083da:	409d      	lsls	r5, r3
  4083dc:	4317      	orrs	r7, r2
  4083de:	409c      	lsls	r4, r3
  4083e0:	0c29      	lsrs	r1, r5, #16
  4083e2:	0c22      	lsrs	r2, r4, #16
  4083e4:	fbb7 fef1 	udiv	lr, r7, r1
  4083e8:	b2a8      	uxth	r0, r5
  4083ea:	fb01 771e 	mls	r7, r1, lr, r7
  4083ee:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  4083f2:	fb00 f30e 	mul.w	r3, r0, lr
  4083f6:	42bb      	cmp	r3, r7
  4083f8:	d90a      	bls.n	408410 <__divdi3+0x6c>
  4083fa:	197f      	adds	r7, r7, r5
  4083fc:	f10e 32ff 	add.w	r2, lr, #4294967295
  408400:	f080 8105 	bcs.w	40860e <__divdi3+0x26a>
  408404:	42bb      	cmp	r3, r7
  408406:	f240 8102 	bls.w	40860e <__divdi3+0x26a>
  40840a:	f1ae 0e02 	sub.w	lr, lr, #2
  40840e:	442f      	add	r7, r5
  408410:	1aff      	subs	r7, r7, r3
  408412:	b2a4      	uxth	r4, r4
  408414:	fbb7 f3f1 	udiv	r3, r7, r1
  408418:	fb01 7713 	mls	r7, r1, r3, r7
  40841c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  408420:	fb00 f003 	mul.w	r0, r0, r3
  408424:	42b8      	cmp	r0, r7
  408426:	d908      	bls.n	40843a <__divdi3+0x96>
  408428:	197f      	adds	r7, r7, r5
  40842a:	f103 32ff 	add.w	r2, r3, #4294967295
  40842e:	f080 80f0 	bcs.w	408612 <__divdi3+0x26e>
  408432:	42b8      	cmp	r0, r7
  408434:	f240 80ed 	bls.w	408612 <__divdi3+0x26e>
  408438:	3b02      	subs	r3, #2
  40843a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  40843e:	2200      	movs	r2, #0
  408440:	e003      	b.n	40844a <__divdi3+0xa6>
  408442:	428b      	cmp	r3, r1
  408444:	d90f      	bls.n	408466 <__divdi3+0xc2>
  408446:	2200      	movs	r2, #0
  408448:	4613      	mov	r3, r2
  40844a:	1c34      	adds	r4, r6, #0
  40844c:	bf18      	it	ne
  40844e:	2401      	movne	r4, #1
  408450:	4260      	negs	r0, r4
  408452:	f04f 0500 	mov.w	r5, #0
  408456:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  40845a:	4058      	eors	r0, r3
  40845c:	4051      	eors	r1, r2
  40845e:	1900      	adds	r0, r0, r4
  408460:	4169      	adcs	r1, r5
  408462:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  408466:	fab3 f283 	clz	r2, r3
  40846a:	2a00      	cmp	r2, #0
  40846c:	f040 8086 	bne.w	40857c <__divdi3+0x1d8>
  408470:	428b      	cmp	r3, r1
  408472:	d302      	bcc.n	40847a <__divdi3+0xd6>
  408474:	4584      	cmp	ip, r0
  408476:	f200 80db 	bhi.w	408630 <__divdi3+0x28c>
  40847a:	2301      	movs	r3, #1
  40847c:	e7e5      	b.n	40844a <__divdi3+0xa6>
  40847e:	b912      	cbnz	r2, 408486 <__divdi3+0xe2>
  408480:	2301      	movs	r3, #1
  408482:	fbb3 f5f2 	udiv	r5, r3, r2
  408486:	fab5 f085 	clz	r0, r5
  40848a:	2800      	cmp	r0, #0
  40848c:	d13b      	bne.n	408506 <__divdi3+0x162>
  40848e:	1b78      	subs	r0, r7, r5
  408490:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  408494:	fa1f fc85 	uxth.w	ip, r5
  408498:	2201      	movs	r2, #1
  40849a:	fbb0 f8fe 	udiv	r8, r0, lr
  40849e:	0c21      	lsrs	r1, r4, #16
  4084a0:	fb0e 0718 	mls	r7, lr, r8, r0
  4084a4:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  4084a8:	fb0c f308 	mul.w	r3, ip, r8
  4084ac:	42bb      	cmp	r3, r7
  4084ae:	d907      	bls.n	4084c0 <__divdi3+0x11c>
  4084b0:	197f      	adds	r7, r7, r5
  4084b2:	f108 31ff 	add.w	r1, r8, #4294967295
  4084b6:	d202      	bcs.n	4084be <__divdi3+0x11a>
  4084b8:	42bb      	cmp	r3, r7
  4084ba:	f200 80bd 	bhi.w	408638 <__divdi3+0x294>
  4084be:	4688      	mov	r8, r1
  4084c0:	1aff      	subs	r7, r7, r3
  4084c2:	b2a4      	uxth	r4, r4
  4084c4:	fbb7 f3fe 	udiv	r3, r7, lr
  4084c8:	fb0e 7713 	mls	r7, lr, r3, r7
  4084cc:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  4084d0:	fb0c fc03 	mul.w	ip, ip, r3
  4084d4:	45bc      	cmp	ip, r7
  4084d6:	d907      	bls.n	4084e8 <__divdi3+0x144>
  4084d8:	197f      	adds	r7, r7, r5
  4084da:	f103 31ff 	add.w	r1, r3, #4294967295
  4084de:	d202      	bcs.n	4084e6 <__divdi3+0x142>
  4084e0:	45bc      	cmp	ip, r7
  4084e2:	f200 80a7 	bhi.w	408634 <__divdi3+0x290>
  4084e6:	460b      	mov	r3, r1
  4084e8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4084ec:	e7ad      	b.n	40844a <__divdi3+0xa6>
  4084ee:	4252      	negs	r2, r2
  4084f0:	ea6f 0606 	mvn.w	r6, r6
  4084f4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4084f8:	e75d      	b.n	4083b6 <__divdi3+0x12>
  4084fa:	4240      	negs	r0, r0
  4084fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408500:	f04f 36ff 	mov.w	r6, #4294967295
  408504:	e754      	b.n	4083b0 <__divdi3+0xc>
  408506:	f1c0 0220 	rsb	r2, r0, #32
  40850a:	fa24 f102 	lsr.w	r1, r4, r2
  40850e:	fa07 f300 	lsl.w	r3, r7, r0
  408512:	4085      	lsls	r5, r0
  408514:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  408518:	40d7      	lsrs	r7, r2
  40851a:	4319      	orrs	r1, r3
  40851c:	fbb7 f2fe 	udiv	r2, r7, lr
  408520:	0c0b      	lsrs	r3, r1, #16
  408522:	fb0e 7712 	mls	r7, lr, r2, r7
  408526:	fa1f fc85 	uxth.w	ip, r5
  40852a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  40852e:	fb0c f702 	mul.w	r7, ip, r2
  408532:	429f      	cmp	r7, r3
  408534:	fa04 f400 	lsl.w	r4, r4, r0
  408538:	d907      	bls.n	40854a <__divdi3+0x1a6>
  40853a:	195b      	adds	r3, r3, r5
  40853c:	f102 30ff 	add.w	r0, r2, #4294967295
  408540:	d274      	bcs.n	40862c <__divdi3+0x288>
  408542:	429f      	cmp	r7, r3
  408544:	d972      	bls.n	40862c <__divdi3+0x288>
  408546:	3a02      	subs	r2, #2
  408548:	442b      	add	r3, r5
  40854a:	1bdf      	subs	r7, r3, r7
  40854c:	b289      	uxth	r1, r1
  40854e:	fbb7 f8fe 	udiv	r8, r7, lr
  408552:	fb0e 7318 	mls	r3, lr, r8, r7
  408556:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  40855a:	fb0c f708 	mul.w	r7, ip, r8
  40855e:	429f      	cmp	r7, r3
  408560:	d908      	bls.n	408574 <__divdi3+0x1d0>
  408562:	195b      	adds	r3, r3, r5
  408564:	f108 31ff 	add.w	r1, r8, #4294967295
  408568:	d25c      	bcs.n	408624 <__divdi3+0x280>
  40856a:	429f      	cmp	r7, r3
  40856c:	d95a      	bls.n	408624 <__divdi3+0x280>
  40856e:	f1a8 0802 	sub.w	r8, r8, #2
  408572:	442b      	add	r3, r5
  408574:	1bd8      	subs	r0, r3, r7
  408576:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  40857a:	e78e      	b.n	40849a <__divdi3+0xf6>
  40857c:	f1c2 0320 	rsb	r3, r2, #32
  408580:	fa2c f103 	lsr.w	r1, ip, r3
  408584:	fa0e fe02 	lsl.w	lr, lr, r2
  408588:	fa20 f703 	lsr.w	r7, r0, r3
  40858c:	ea41 0e0e 	orr.w	lr, r1, lr
  408590:	fa08 f002 	lsl.w	r0, r8, r2
  408594:	fa28 f103 	lsr.w	r1, r8, r3
  408598:	ea4f 451e 	mov.w	r5, lr, lsr #16
  40859c:	4338      	orrs	r0, r7
  40859e:	fbb1 f8f5 	udiv	r8, r1, r5
  4085a2:	0c03      	lsrs	r3, r0, #16
  4085a4:	fb05 1118 	mls	r1, r5, r8, r1
  4085a8:	fa1f f78e 	uxth.w	r7, lr
  4085ac:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  4085b0:	fb07 f308 	mul.w	r3, r7, r8
  4085b4:	428b      	cmp	r3, r1
  4085b6:	fa0c fc02 	lsl.w	ip, ip, r2
  4085ba:	d909      	bls.n	4085d0 <__divdi3+0x22c>
  4085bc:	eb11 010e 	adds.w	r1, r1, lr
  4085c0:	f108 39ff 	add.w	r9, r8, #4294967295
  4085c4:	d230      	bcs.n	408628 <__divdi3+0x284>
  4085c6:	428b      	cmp	r3, r1
  4085c8:	d92e      	bls.n	408628 <__divdi3+0x284>
  4085ca:	f1a8 0802 	sub.w	r8, r8, #2
  4085ce:	4471      	add	r1, lr
  4085d0:	1ac9      	subs	r1, r1, r3
  4085d2:	b280      	uxth	r0, r0
  4085d4:	fbb1 f3f5 	udiv	r3, r1, r5
  4085d8:	fb05 1113 	mls	r1, r5, r3, r1
  4085dc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4085e0:	fb07 f703 	mul.w	r7, r7, r3
  4085e4:	428f      	cmp	r7, r1
  4085e6:	d908      	bls.n	4085fa <__divdi3+0x256>
  4085e8:	eb11 010e 	adds.w	r1, r1, lr
  4085ec:	f103 30ff 	add.w	r0, r3, #4294967295
  4085f0:	d216      	bcs.n	408620 <__divdi3+0x27c>
  4085f2:	428f      	cmp	r7, r1
  4085f4:	d914      	bls.n	408620 <__divdi3+0x27c>
  4085f6:	3b02      	subs	r3, #2
  4085f8:	4471      	add	r1, lr
  4085fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4085fe:	1bc9      	subs	r1, r1, r7
  408600:	fba3 890c 	umull	r8, r9, r3, ip
  408604:	4549      	cmp	r1, r9
  408606:	d309      	bcc.n	40861c <__divdi3+0x278>
  408608:	d005      	beq.n	408616 <__divdi3+0x272>
  40860a:	2200      	movs	r2, #0
  40860c:	e71d      	b.n	40844a <__divdi3+0xa6>
  40860e:	4696      	mov	lr, r2
  408610:	e6fe      	b.n	408410 <__divdi3+0x6c>
  408612:	4613      	mov	r3, r2
  408614:	e711      	b.n	40843a <__divdi3+0x96>
  408616:	4094      	lsls	r4, r2
  408618:	4544      	cmp	r4, r8
  40861a:	d2f6      	bcs.n	40860a <__divdi3+0x266>
  40861c:	3b01      	subs	r3, #1
  40861e:	e7f4      	b.n	40860a <__divdi3+0x266>
  408620:	4603      	mov	r3, r0
  408622:	e7ea      	b.n	4085fa <__divdi3+0x256>
  408624:	4688      	mov	r8, r1
  408626:	e7a5      	b.n	408574 <__divdi3+0x1d0>
  408628:	46c8      	mov	r8, r9
  40862a:	e7d1      	b.n	4085d0 <__divdi3+0x22c>
  40862c:	4602      	mov	r2, r0
  40862e:	e78c      	b.n	40854a <__divdi3+0x1a6>
  408630:	4613      	mov	r3, r2
  408632:	e70a      	b.n	40844a <__divdi3+0xa6>
  408634:	3b02      	subs	r3, #2
  408636:	e757      	b.n	4084e8 <__divdi3+0x144>
  408638:	f1a8 0802 	sub.w	r8, r8, #2
  40863c:	442f      	add	r7, r5
  40863e:	e73f      	b.n	4084c0 <__divdi3+0x11c>

00408640 <__udivdi3>:
  408640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408644:	2b00      	cmp	r3, #0
  408646:	d144      	bne.n	4086d2 <__udivdi3+0x92>
  408648:	428a      	cmp	r2, r1
  40864a:	4615      	mov	r5, r2
  40864c:	4604      	mov	r4, r0
  40864e:	d94f      	bls.n	4086f0 <__udivdi3+0xb0>
  408650:	fab2 f782 	clz	r7, r2
  408654:	460e      	mov	r6, r1
  408656:	b14f      	cbz	r7, 40866c <__udivdi3+0x2c>
  408658:	f1c7 0320 	rsb	r3, r7, #32
  40865c:	40b9      	lsls	r1, r7
  40865e:	fa20 f603 	lsr.w	r6, r0, r3
  408662:	fa02 f507 	lsl.w	r5, r2, r7
  408666:	430e      	orrs	r6, r1
  408668:	fa00 f407 	lsl.w	r4, r0, r7
  40866c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  408670:	0c23      	lsrs	r3, r4, #16
  408672:	fbb6 f0fe 	udiv	r0, r6, lr
  408676:	b2af      	uxth	r7, r5
  408678:	fb0e 6110 	mls	r1, lr, r0, r6
  40867c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  408680:	fb07 f100 	mul.w	r1, r7, r0
  408684:	4299      	cmp	r1, r3
  408686:	d909      	bls.n	40869c <__udivdi3+0x5c>
  408688:	195b      	adds	r3, r3, r5
  40868a:	f100 32ff 	add.w	r2, r0, #4294967295
  40868e:	f080 80ec 	bcs.w	40886a <__udivdi3+0x22a>
  408692:	4299      	cmp	r1, r3
  408694:	f240 80e9 	bls.w	40886a <__udivdi3+0x22a>
  408698:	3802      	subs	r0, #2
  40869a:	442b      	add	r3, r5
  40869c:	1a5a      	subs	r2, r3, r1
  40869e:	b2a4      	uxth	r4, r4
  4086a0:	fbb2 f3fe 	udiv	r3, r2, lr
  4086a4:	fb0e 2213 	mls	r2, lr, r3, r2
  4086a8:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  4086ac:	fb07 f703 	mul.w	r7, r7, r3
  4086b0:	4297      	cmp	r7, r2
  4086b2:	d908      	bls.n	4086c6 <__udivdi3+0x86>
  4086b4:	1952      	adds	r2, r2, r5
  4086b6:	f103 31ff 	add.w	r1, r3, #4294967295
  4086ba:	f080 80d8 	bcs.w	40886e <__udivdi3+0x22e>
  4086be:	4297      	cmp	r7, r2
  4086c0:	f240 80d5 	bls.w	40886e <__udivdi3+0x22e>
  4086c4:	3b02      	subs	r3, #2
  4086c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4086ca:	2600      	movs	r6, #0
  4086cc:	4631      	mov	r1, r6
  4086ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4086d2:	428b      	cmp	r3, r1
  4086d4:	d847      	bhi.n	408766 <__udivdi3+0x126>
  4086d6:	fab3 f683 	clz	r6, r3
  4086da:	2e00      	cmp	r6, #0
  4086dc:	d148      	bne.n	408770 <__udivdi3+0x130>
  4086de:	428b      	cmp	r3, r1
  4086e0:	d302      	bcc.n	4086e8 <__udivdi3+0xa8>
  4086e2:	4282      	cmp	r2, r0
  4086e4:	f200 80cd 	bhi.w	408882 <__udivdi3+0x242>
  4086e8:	2001      	movs	r0, #1
  4086ea:	4631      	mov	r1, r6
  4086ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4086f0:	b912      	cbnz	r2, 4086f8 <__udivdi3+0xb8>
  4086f2:	2501      	movs	r5, #1
  4086f4:	fbb5 f5f2 	udiv	r5, r5, r2
  4086f8:	fab5 f885 	clz	r8, r5
  4086fc:	f1b8 0f00 	cmp.w	r8, #0
  408700:	d177      	bne.n	4087f2 <__udivdi3+0x1b2>
  408702:	1b4a      	subs	r2, r1, r5
  408704:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  408708:	b2af      	uxth	r7, r5
  40870a:	2601      	movs	r6, #1
  40870c:	fbb2 f0fe 	udiv	r0, r2, lr
  408710:	0c23      	lsrs	r3, r4, #16
  408712:	fb0e 2110 	mls	r1, lr, r0, r2
  408716:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  40871a:	fb07 f300 	mul.w	r3, r7, r0
  40871e:	428b      	cmp	r3, r1
  408720:	d907      	bls.n	408732 <__udivdi3+0xf2>
  408722:	1949      	adds	r1, r1, r5
  408724:	f100 32ff 	add.w	r2, r0, #4294967295
  408728:	d202      	bcs.n	408730 <__udivdi3+0xf0>
  40872a:	428b      	cmp	r3, r1
  40872c:	f200 80ba 	bhi.w	4088a4 <__udivdi3+0x264>
  408730:	4610      	mov	r0, r2
  408732:	1ac9      	subs	r1, r1, r3
  408734:	b2a4      	uxth	r4, r4
  408736:	fbb1 f3fe 	udiv	r3, r1, lr
  40873a:	fb0e 1113 	mls	r1, lr, r3, r1
  40873e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  408742:	fb07 f703 	mul.w	r7, r7, r3
  408746:	42a7      	cmp	r7, r4
  408748:	d908      	bls.n	40875c <__udivdi3+0x11c>
  40874a:	1964      	adds	r4, r4, r5
  40874c:	f103 32ff 	add.w	r2, r3, #4294967295
  408750:	f080 808f 	bcs.w	408872 <__udivdi3+0x232>
  408754:	42a7      	cmp	r7, r4
  408756:	f240 808c 	bls.w	408872 <__udivdi3+0x232>
  40875a:	3b02      	subs	r3, #2
  40875c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  408760:	4631      	mov	r1, r6
  408762:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408766:	2600      	movs	r6, #0
  408768:	4630      	mov	r0, r6
  40876a:	4631      	mov	r1, r6
  40876c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408770:	f1c6 0420 	rsb	r4, r6, #32
  408774:	fa22 f504 	lsr.w	r5, r2, r4
  408778:	40b3      	lsls	r3, r6
  40877a:	432b      	orrs	r3, r5
  40877c:	fa20 fc04 	lsr.w	ip, r0, r4
  408780:	fa01 f706 	lsl.w	r7, r1, r6
  408784:	fa21 f504 	lsr.w	r5, r1, r4
  408788:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  40878c:	ea4c 0707 	orr.w	r7, ip, r7
  408790:	fbb5 f8fe 	udiv	r8, r5, lr
  408794:	0c39      	lsrs	r1, r7, #16
  408796:	fb0e 5518 	mls	r5, lr, r8, r5
  40879a:	fa1f fc83 	uxth.w	ip, r3
  40879e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  4087a2:	fb0c f108 	mul.w	r1, ip, r8
  4087a6:	42a9      	cmp	r1, r5
  4087a8:	fa02 f206 	lsl.w	r2, r2, r6
  4087ac:	d904      	bls.n	4087b8 <__udivdi3+0x178>
  4087ae:	18ed      	adds	r5, r5, r3
  4087b0:	f108 34ff 	add.w	r4, r8, #4294967295
  4087b4:	d367      	bcc.n	408886 <__udivdi3+0x246>
  4087b6:	46a0      	mov	r8, r4
  4087b8:	1a6d      	subs	r5, r5, r1
  4087ba:	b2bf      	uxth	r7, r7
  4087bc:	fbb5 f4fe 	udiv	r4, r5, lr
  4087c0:	fb0e 5514 	mls	r5, lr, r4, r5
  4087c4:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  4087c8:	fb0c fc04 	mul.w	ip, ip, r4
  4087cc:	458c      	cmp	ip, r1
  4087ce:	d904      	bls.n	4087da <__udivdi3+0x19a>
  4087d0:	18c9      	adds	r1, r1, r3
  4087d2:	f104 35ff 	add.w	r5, r4, #4294967295
  4087d6:	d35c      	bcc.n	408892 <__udivdi3+0x252>
  4087d8:	462c      	mov	r4, r5
  4087da:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  4087de:	ebcc 0101 	rsb	r1, ip, r1
  4087e2:	fba4 2302 	umull	r2, r3, r4, r2
  4087e6:	4299      	cmp	r1, r3
  4087e8:	d348      	bcc.n	40887c <__udivdi3+0x23c>
  4087ea:	d044      	beq.n	408876 <__udivdi3+0x236>
  4087ec:	4620      	mov	r0, r4
  4087ee:	2600      	movs	r6, #0
  4087f0:	e76c      	b.n	4086cc <__udivdi3+0x8c>
  4087f2:	f1c8 0420 	rsb	r4, r8, #32
  4087f6:	fa01 f308 	lsl.w	r3, r1, r8
  4087fa:	fa05 f508 	lsl.w	r5, r5, r8
  4087fe:	fa20 f704 	lsr.w	r7, r0, r4
  408802:	40e1      	lsrs	r1, r4
  408804:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  408808:	431f      	orrs	r7, r3
  40880a:	fbb1 f6fe 	udiv	r6, r1, lr
  40880e:	0c3a      	lsrs	r2, r7, #16
  408810:	fb0e 1116 	mls	r1, lr, r6, r1
  408814:	fa1f fc85 	uxth.w	ip, r5
  408818:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  40881c:	fb0c f206 	mul.w	r2, ip, r6
  408820:	429a      	cmp	r2, r3
  408822:	fa00 f408 	lsl.w	r4, r0, r8
  408826:	d907      	bls.n	408838 <__udivdi3+0x1f8>
  408828:	195b      	adds	r3, r3, r5
  40882a:	f106 31ff 	add.w	r1, r6, #4294967295
  40882e:	d237      	bcs.n	4088a0 <__udivdi3+0x260>
  408830:	429a      	cmp	r2, r3
  408832:	d935      	bls.n	4088a0 <__udivdi3+0x260>
  408834:	3e02      	subs	r6, #2
  408836:	442b      	add	r3, r5
  408838:	1a9b      	subs	r3, r3, r2
  40883a:	b2bf      	uxth	r7, r7
  40883c:	fbb3 f0fe 	udiv	r0, r3, lr
  408840:	fb0e 3310 	mls	r3, lr, r0, r3
  408844:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  408848:	fb0c f100 	mul.w	r1, ip, r0
  40884c:	4299      	cmp	r1, r3
  40884e:	d907      	bls.n	408860 <__udivdi3+0x220>
  408850:	195b      	adds	r3, r3, r5
  408852:	f100 32ff 	add.w	r2, r0, #4294967295
  408856:	d221      	bcs.n	40889c <__udivdi3+0x25c>
  408858:	4299      	cmp	r1, r3
  40885a:	d91f      	bls.n	40889c <__udivdi3+0x25c>
  40885c:	3802      	subs	r0, #2
  40885e:	442b      	add	r3, r5
  408860:	1a5a      	subs	r2, r3, r1
  408862:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  408866:	4667      	mov	r7, ip
  408868:	e750      	b.n	40870c <__udivdi3+0xcc>
  40886a:	4610      	mov	r0, r2
  40886c:	e716      	b.n	40869c <__udivdi3+0x5c>
  40886e:	460b      	mov	r3, r1
  408870:	e729      	b.n	4086c6 <__udivdi3+0x86>
  408872:	4613      	mov	r3, r2
  408874:	e772      	b.n	40875c <__udivdi3+0x11c>
  408876:	40b0      	lsls	r0, r6
  408878:	4290      	cmp	r0, r2
  40887a:	d2b7      	bcs.n	4087ec <__udivdi3+0x1ac>
  40887c:	1e60      	subs	r0, r4, #1
  40887e:	2600      	movs	r6, #0
  408880:	e724      	b.n	4086cc <__udivdi3+0x8c>
  408882:	4630      	mov	r0, r6
  408884:	e722      	b.n	4086cc <__udivdi3+0x8c>
  408886:	42a9      	cmp	r1, r5
  408888:	d995      	bls.n	4087b6 <__udivdi3+0x176>
  40888a:	f1a8 0802 	sub.w	r8, r8, #2
  40888e:	441d      	add	r5, r3
  408890:	e792      	b.n	4087b8 <__udivdi3+0x178>
  408892:	458c      	cmp	ip, r1
  408894:	d9a0      	bls.n	4087d8 <__udivdi3+0x198>
  408896:	3c02      	subs	r4, #2
  408898:	4419      	add	r1, r3
  40889a:	e79e      	b.n	4087da <__udivdi3+0x19a>
  40889c:	4610      	mov	r0, r2
  40889e:	e7df      	b.n	408860 <__udivdi3+0x220>
  4088a0:	460e      	mov	r6, r1
  4088a2:	e7c9      	b.n	408838 <__udivdi3+0x1f8>
  4088a4:	3802      	subs	r0, #2
  4088a6:	4429      	add	r1, r5
  4088a8:	e743      	b.n	408732 <__udivdi3+0xf2>
  4088aa:	bf00      	nop

004088ac <p_uc_charset10x14>:
	...
  4088c8:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  4088d8:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  4088e8:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  4088f8:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  408908:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  408918:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  408928:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  408938:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  408950:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  408960:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  408970:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  408980:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  408990:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  4089a0:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  4089b0:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  4089c0:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  4089d8:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4089e8:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  4089f8:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  408a08:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  408a18:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  408a28:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  408a38:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  408a48:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  408a58:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  408a68:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  408a78:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  408a88:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  408a98:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  408aa8:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  408ab8:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  408ac8:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  408ad8:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  408ae8:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  408af8:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  408b08:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  408b18:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  408b28:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  408b38:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  408b48:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  408b58:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  408b68:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408b78:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  408b88:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  408b98:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  408ba8:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  408bb8:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  408bc8:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  408bd8:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  408be8:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  408bf8:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  408c08:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  408c18:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  408c28:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  408c38:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  408c48:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  408c58:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408c68:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  408c78:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  408c88:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  408c98:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  408ca8:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  408cb8:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  408cc8:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  408cd8:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  408ce8:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  408cf8:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  408d08:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  408d18:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  408d28:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  408d38:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  408d48:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  408d58:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  408d68:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  408d78:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  408d88:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  408d98:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  408da8:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  408db8:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  408dc8:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  408dd8:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  408de8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408df8:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  408e08:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  408e18:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  408e28:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  408e38:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  408e48:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  408e58:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  408e68:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  408e78:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  408e88:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  408e98:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  408ea8:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  408eb8:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  408ec8:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  408ed8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408ee8:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  408ef8:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  408f08:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  408f18:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  408f28:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  408f38:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  408f48:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  408f58:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  408f68:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  408f78:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  408f88:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  408f98:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  408fa8:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  408fb8:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  408fc8:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  408fd8:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  408fe8:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  408ff8:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  409008:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  409018:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  409028:	fcff fcff 3425 302e 2066 774f 736d 0000     ....%4.0f Owms..
  409038:	3431 2d20 4120 4344 0000 0000               14 - ADC....

00409044 <npio2_hw>:
  409044:	21fb 3ff9 21fb 4009 d97c 4012 21fb 4019     .!.?.!.@|..@.!.@
  409054:	6a7a 401f d97c 4022 fdbb 4025 21fb 4029     zj.@|."@..%@.!)@
  409064:	463a 402c 6a7a 402f 475c 4031 d97c 4032     :F,@zj/@\G1@|.2@
  409074:	6b9c 4034 fdbb 4035 8fdb 4037 21fb 4039     .k4@..5@..7@.!9@
  409084:	b41b 403a 463a 403c d85a 403d 6a7a 403f     ..:@:F<@Z.=@zj?@
  409094:	7e4c 4040 475c 4041 106c 4042 d97c 4042     L~@@\GA@l.B@|.B@
  4090a4:	a28c 4043 6b9c 4044 34ac 4045 fdbb 4045     ..C@.kD@.4E@..E@
  4090b4:	c6cb 4046 8fdb 4047 58eb 4048 21fb 4049     ..F@..G@.XH@.!I@

004090c4 <two_over_pi>:
  4090c4:	f983 00a2 4e44 006e 29fc 0015 57d1 0027     ....DNn..)...W'.
  4090d4:	34dd 00f5 db62 00c0 993c 0095 9041 0043     .4..b...<...A.C.
  4090e4:	5163 00fe debb 00ab 61b7 00c5 6e3a 0024     cQ.......a..:n$.
  4090f4:	4dd2 0042 0649 00e0 ea09 002e 921c 00d1     .MB.I...........
  409104:	1deb 00fe b129 001c 3ee8 00a7 35f5 0082     ....)....>...5..
  409114:	bb44 002e e99c 0084 26b4 0070 7e41 005f     D........&p.A~_.
  409124:	91d6 0039 8353 0039 f49c 0039 5f8b 0084     ..9.S.9...9.._..
  409134:	f928 00bd 1ff8 003b ffde 0097 980f 0005     (.....;.........
  409144:	2f11 00ef 5a0a 008b 1f6d 006d 7ecf 0036     ./...Z..m.m..~6.
  409154:	cb09 0027 4f46 00b7 669e 003f ea2d 005f     ..'.FO...f?.-._.
  409164:	27ba 0075 ebe5 00c7 7b3d 00f1 39f7 0007     .'u.....={...9..
  409174:	5292 008a 6bfb 00ea b11f 005f 5d08 008d     .R...k...._..]..
  409184:	0330 0056 fc7b 0046 abf0 006b bc20 00cf     0.V.{.F...k. ...
  409194:	f436 009a a9e3 001d 615e 0091 1b08 00e6     6.......^a......
  4091a4:	9985 0065 14a0 005f 408d 0068 d880 00ff     ..e..._..@h.....
  4091b4:	7327 004d 0606 0031 56ca 0015 a8c9 0073     'sM...1..V....s.
  4091c4:	e27b 0060 8c6b 00c0                         {.`.k...

004091cc <init_jk>:
  4091cc:	0002 0000 0003 0000 0004 0000 0006 0000     ................
  4091dc:	0000 0000                                   ....

004091e0 <PIo2>:
  4091e0:	0000 4000 21fb 3ff9 0000 0000 442d 3e74     ...@.!.?....-Dt>
  4091f0:	0000 8000 4698 3cf8 0000 6000 cc51 3b78     .....F.<...`Q.x;
  409200:	0000 8000 1b83 39f0 0000 4000 2520 387a     .......9...@ %z8
  409210:	0000 8000 8222 36e3 0000 0000 f31d 3569     ...."..6......i5
  409220:	0043 0000                                   C...

00409224 <_global_impure_ptr>:
  409224:	0010 2000                                   ... 

00409228 <zeroes.6911>:
  409228:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00409238 <blanks.6910>:
  409238:	2020 2020 2020 2020 2020 2020 2020 2020                     
  409248:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  409258:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  409268:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  409278:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  409288:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
  409298:	614e 004e 4f50 4953 0058 0000 002e 0000     NaN.POSIX.......

004092a8 <__mprec_tens>:
  4092a8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  4092b8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4092c8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  4092d8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4092e8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4092f8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  409308:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  409318:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  409328:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  409338:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  409348:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  409358:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  409368:	9db4 79d9 7843 44ea                         ...yCx.D

00409370 <p05.5302>:
  409370:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00409380 <__mprec_bigtens>:
  409380:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  409390:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4093a0:	bf3c 7f73 4fdd 7515                         <.s..O.u

004093a8 <_init>:
  4093a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4093aa:	bf00      	nop
  4093ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4093ae:	bc08      	pop	{r3}
  4093b0:	469e      	mov	lr, r3
  4093b2:	4770      	bx	lr

004093b4 <__init_array_start>:
  4093b4:	00405c99 	.word	0x00405c99

004093b8 <__frame_dummy_init_array_entry>:
  4093b8:	004000f1                                ..@.

004093bc <_fini>:
  4093bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4093be:	bf00      	nop
  4093c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4093c2:	bc08      	pop	{r3}
  4093c4:	469e      	mov	lr, r3
  4093c6:	4770      	bx	lr

004093c8 <__fini_array_start>:
  4093c8:	004000cd 	.word	0x004000cd
