{
    "DESIGN_NAME": "tqvp_zul_uart",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20.0,
    "FP_CORE_UTIL": 40,
    "PL_TARGET_DENSITY": 0.5,
    "pdk::sky130A": {
        "STD_CELL_LIBRARY": "sky130_fd_sc_hd"
    }
}
