<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — latenc stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="low.html">low</a></span> (25)
<br/><span class="tag"><a href="system.html">system</a></span> (22)
<br/><span class="tag"><a href="reduc.html">reduc</a></span> (16)
<br/><span class="tag"><a href="design.html">design</a></span> (14)
<br/><span class="tag"><a href="memori.html">memori</a></span> (13)
</div>
<h2><span class="ttl">Stem</span> latenc$ (<a href="../words.html">all stems</a>)</h2>
<h3>153 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-GuoWHWLC.html">DAC-2015-GuoWHWLC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>FlexLevel: a novel NAND flash storage system design for LDPC latency reduction (<abbr title="Jie Guo">JG</abbr>, <abbr title="Wujie Wen">WW</abbr>, <abbr title="Jingtong Hu">JH</abbr>, <abbr title="Danghui Wang">DW</abbr>, <abbr title="Hai Li">HL</abbr>, <abbr title="Yiran Chen">YC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-ShafiqueAHH.html">DAC-2015-ShafiqueAHH</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>A low latency generic accuracy configurable adder (<abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Waqas Ahmad">WA</abbr>, <abbr title="Rehan Hafiz">RH</abbr>, <abbr title="Jörg Henkel">JH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-BalboniFB.html">DATE-2015-BalboniFB</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration (<abbr title="Marco Balboni">MB</abbr>, <abbr title="José Flich">JF</abbr>, <abbr title="Davide Bertozzi">DB</abbr>), pp. 806–811.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2015-NawabAAA.html">SIGMOD-2015-NawabAAA</a> <span class="tag"><a href="../tag/commit.html" title="commit">#commit</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Minimizing Commit Latency of Transactions in Geo-Replicated Data Stores (<abbr title="Faisal Nawab">FN</abbr>, <abbr title="Vaibhav Arora">VA</abbr>, <abbr title="Divyakant Agrawal">DA</abbr>, <abbr title="Amr El Abbadi">AEA</abbr>), pp. 1279–1294.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2015-VerroiosLG.html">SIGMOD-2015-VerroiosLG</a> <span class="tag"><a href="../tag/crowdsourcing.html" title="crowdsourcing">#crowdsourcing</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>tDP: An Optimal-Latency Budget Allocation Strategy for Crowdsourced MAXIMUM Operations (<abbr title="Vasilis Verroios">VV</abbr>, <abbr title="Peter Lofgren">PL</abbr>, <abbr title="Hector Garcia-Molina">HGM</abbr>), pp. 1047–1062.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2015-AkidauBCCFLMMPS.html">VLDB-2015-AkidauBCCFLMMPS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>The Dataflow Model: A Practical Approach to Balancing Correctness, Latency, and Cost in Massive-Scale, Unbounded, Out-of-Order Data Processing (<abbr title="Tyler Akidau">TA</abbr>, <abbr title="Robert Bradshaw">RB</abbr>, <abbr title="Craig Chambers">CC</abbr>, <abbr title="Slava Chernyak">SC</abbr>, <abbr title="Rafael Fernández-Moctezuma">RFM</abbr>, <abbr title="Reuven Lax">RL</abbr>, <abbr title="Sam McVeety">SM</abbr>, <abbr title="Daniel Mills">DM</abbr>, <abbr title="Frances Perry">FP</abbr>, <abbr title="Eric Schmidt">ES</abbr>, <abbr title="Sam Whittle">SW</abbr>), pp. 1792–1803.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2015-LiDS.html">VLDB-2015-LiDS</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Supporting Scalable Analytics with Latency Constraints (<abbr title="Boduo Li">BL</abbr>, <abbr title="Yanlei Diao">YD</abbr>, <abbr title="Prashant J. Shenoy">PJS</abbr>), pp. 1166–1177.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/saner.png" alt="SANER"/><a href="../SANER-2015-KulaGII.html">SANER-2015-KulaGII</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span></dt><dd>Trusting a library: A study of the latency to adopt the latest Maven release (<abbr title="Raula Gaikovina Kula">RGK</abbr>, <abbr title="Daniel M. Germán">DMG</abbr>, <abbr title="Takashi Ishio">TI</abbr>, <abbr title="Katsuro Inoue">KI</abbr>), pp. 520–524.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2015-DeberJFW.html">CHI-2015-DeberJFW</a> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>How Much Faster is Fast Enough?: User Perception of Latency &amp; Latency Improvements in Direct and Indirect Touch (<abbr title="Jonathan Deber">JD</abbr>, <abbr title="Ricardo Jota">RJ</abbr>, <abbr title="Clifton Forlines">CF</abbr>, <abbr title="Daniel Wigdor">DW</abbr>), pp. 1827–1836.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2015-IvkovicSGS.html">CHI-2015-IvkovicSGS</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span></dt><dd>Quantifying and Mitigating the Negative Effects of Local Latencies on Aiming in 3D Shooter Games (<abbr title="Zenja Ivkovic">ZI</abbr>, <abbr title="Ian Stavness">IS</abbr>, <abbr title="Carl Gutwin">CG</abbr>, <abbr title="Steven W. T. Sutcliffe">SWTS</abbr>), pp. 135–144.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/msr.png" alt="MSR"/><a href="../MSR-2015-YuWFDV.html">MSR-2015-YuWFDV</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/git.html" title="git">#git</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Wait for It: Determinants of Pull Request Evaluation Latency on GitHub (<abbr title="Yue Yu">YY</abbr>, <abbr title="Huaimin Wang">HW</abbr>, <abbr title="Vladimir Filkov">VF</abbr>, <abbr title="Premkumar T. Devanbu">PTD</abbr>, <abbr title="Bogdan Vasilescu">BV</abbr>), pp. 367–371.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-2015-Barreda-Angeles.html">SIGIR-2015-Barreda-Angeles</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Unconscious Physiological Effects of Search Latency on Users and Their Click Behaviour (<abbr title="Miguel Barreda-Ángeles">MBÁ</abbr>, <abbr title="Ioannis Arapakis">IA</abbr>, <abbr title="Xiao Bai">XB</abbr>, <abbr title="Berkant Barla Cambazoglu">BBC</abbr>, <abbr title="Alexandre Pereda-Baños">APB</abbr>), pp. 203–212.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-2015-YunHER.html">SIGIR-2015-YunHER</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>Optimal Aggregation Policy for Reducing Tail Latency of Web Search (<abbr title="Jeong-Min Yun">JMY</abbr>, <abbr title="Yuxiong He">YH</abbr>, <abbr title="Sameh Elnikety">SE</abbr>, <abbr title="Shaolei Ren">SR</abbr>), pp. 63–72.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2015-HaqueEHEBM.html">ASPLOS-2015-HaqueEHEBM</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Few-to-Many: Incremental Parallelism for Reducing Tail Latency in Interactive Services (<abbr title="Md. E. Haque">MEH</abbr>, <abbr title="Yong Hun Eom">YHE</abbr>, <abbr title="Yuxiong He">YH</abbr>, <abbr title="Sameh Elnikety">SE</abbr>, <abbr title="Ricardo Bianchini">RB</abbr>, <abbr title="Kathryn S. McKinley">KSM</abbr>), pp. 161–175.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-DuweJ0.html">HPCA-2015-DuweJ0</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Correction prediction: Reducing error correction latency for on-chip memories (<abbr title="Henry Duwe">HD</abbr>, <abbr title="Xun Jian">XJ</abbr>, <abbr title="Rakesh Kumar">RK</abbr>), pp. 463–475.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-FujiwaraKOMC.html">HPCA-2015-FujiwaraKOMC</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Augmenting low-latency HPC network with free-space optical links (<abbr title="Ikki Fujiwara">IF</abbr>, <abbr title="Michihiro Koibuchi">MK</abbr>, <abbr title="Tomoya Ozaki">TO</abbr>, <abbr title="Hiroki Matsutani">HM</abbr>, <abbr title="Henri Casanova">HC</abbr>), pp. 390–401.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-JaleelNMSE.html">HPCA-2015-JaleelNMSE</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches (<abbr title="Aamer Jaleel">AJ</abbr>, <abbr title="Joseph Nuzman">JN</abbr>, <abbr title="Adrian Moga">AM</abbr>, <abbr title="Simon C. Steely Jr.">SCSJ</abbr>, <abbr title="Joel S. Emer">JSE</abbr>), pp. 343–353.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-LeeKPKSCM.html">HPCA-2015-LeeKPKSCM</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Adaptive-latency DRAM: Optimizing DRAM timing for the common-case (<abbr title="Donghyuk Lee">DL</abbr>, <abbr title="Yoongu Kim">YK</abbr>, <abbr title="Gennady Pekhimenko">GP</abbr>, <abbr title="Samira Manabi Khan">SMK</abbr>, <abbr title="Vivek Seshadri">VS</abbr>, <abbr title="Kevin Kai-Wei Chang">KKWC</abbr>, <abbr title="Onur Mutlu">OM</abbr>), pp. 489–501.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-NairCRQ.html">HPCA-2015-NairCRQ</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Reducing read latency of phase change memory via early read and Turbo Read (<abbr title="Prashant J. Nair">PJN</abbr>, <abbr title="Chia-Chen Chou">CCC</abbr>, <abbr title="Bipin Rajendran">BR</abbr>, <abbr title="Moinuddin K. Qureshi">MKQ</abbr>), pp. 309–319.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2015-LeePKMO.html">SOSP-2015-LeePKMO</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Implementing linearizability at large scale and low latency (<abbr title="Collin Lee">CL</abbr>, <abbr title="Seo Jin Park">SJP</abbr>, <abbr title="Ankita Kejriwal">AK</abbr>, <abbr title="Satoshi Matsushita">SM</abbr>, <abbr title="John K. Ousterhout">JKO</abbr>), pp. 71–86.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-BeckertNEP.html">DAC-2014-BeckertNEP</a> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Sufficient Temporal Independence and Improved Interrupt Latencies in a Real-Time Hypervisor (<abbr title="Matthias Beckert">MB</abbr>, <abbr title="Moritz Neukirchner">MN</abbr>, <abbr title="Rolf Ernst">RE</abbr>, <abbr title="Stefan M. Petters">SMP</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-HameedBH.html">DAC-2014-HameedBH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture (<abbr title="Fazal Hameed">FH</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-ShiBSBC.html">DAC-2014-ShiBSBC</a> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Datapath Synthesis for Overclocking: Online Arithmetic for Latency-Accuracy Trade-offs (<abbr title="Kan Shi">KS</abbr>, <abbr title="David Boland">DB</abbr>, <abbr title="Edward A. Stott">EAS</abbr>, <abbr title="Samuel Bayliss">SB</abbr>, <abbr title="George A. Constantinides">GAC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ChenZZ.html">DATE-2014-ChenZZ</a></dt><dd>Recovery-based resilient latency-insensitive systems (<abbr title="Yuankai Chen">YC</abbr>, <abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Hai Zhou">HZ</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-LiuSZSC.html">DATE-2014-LiuSZSC</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Resource optimization for CSDF-modeled streaming applications with latency constraints (<abbr title="Di Liu">DL</abbr>, <abbr title="Jelena Spasic">JS</abbr>, <abbr title="Jiali Teddy Zhai">JTZ</abbr>, <abbr title="Todor Stefanov">TS</abbr>, <abbr title="Gang Chen">GC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-MatsutaniKFKTKBMA.html">DATE-2014-MatsutaniKFKTKBMA</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Low-latency wireless 3D NoCs via randomized shortcut chips (<abbr title="Hiroki Matsutani">HM</abbr>, <abbr title="Michihiro Koibuchi">MK</abbr>, <abbr title="Ikki Fujiwara">IF</abbr>, <abbr title="Takahiro Kagami">TK</abbr>, <abbr title="Yasuhiro Take">YT</abbr>, <abbr title="Tadahiro Kuroda">TK</abbr>, <abbr title="Paul Bogdan">PB</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Hideharu Amano">HA</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2014-RoyTG.html">VLDB-2014-RoyTG</a></dt><dd>Low-Latency Handshake Join (<abbr title="Pratanu Roy">PR</abbr>, <abbr title="Jens Teubner">JT</abbr>, <abbr title="Rainer Gemulla">RG</abbr>), pp. 709–720.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-NgADGB.html">CHI-2014-NgADGB</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>In the blink of an eye: investigating latency perception during stylus interaction (<abbr title="Albert Ng">AN</abbr>, <abbr title="Michelle Annett">MA</abbr>, <abbr title="Paul Dietz">PD</abbr>, <abbr title="Anoop Gupta">AG</abbr>, <abbr title="Walter F. Bischof">WFB</abbr>), pp. 1103–1112.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-2014-ArapakisBC.html">SIGIR-2014-ArapakisBC</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>Impact of response latency on user behavior in web search (<abbr title="Ioannis Arapakis">IA</abbr>, <abbr title="Xiao Bai">XB</abbr>, <abbr title="Berkant Barla Cambazoglu">BBC</abbr>), pp. 103–112.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-2014-JeonKHHECR.html">SIGIR-2014-JeonKHHECR</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>Predictive parallelization: taming tail latencies in web search (<abbr title="Myeongjae Jeon">MJ</abbr>, <abbr title="Saehoon Kim">SK</abbr>, <abbr title="Seung-won Hwang">SwH</abbr>, <abbr title="Yuxiong He">YH</abbr>, <abbr title="Sameh Elnikety">SE</abbr>, <abbr title="Alan L. Cox">ALC</abbr>, <abbr title="Scott Rixner">SR</abbr>), pp. 253–262.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2014-HeimfarthGFA.html">SAC-2014-HeimfarthGFA</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>GB-MAC: a backbone based low latency protocol for WSNs (<abbr title="Tales Heimfarth">TH</abbr>, <abbr title="João Carlos Giacomin">JCG</abbr>, <abbr title="Alexandre Victor Fassio">AVF</abbr>, <abbr title="João Paulo de Araujo">JPdA</abbr>), pp. 692–698.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2014-LiuCM.html">SAC-2014-LiuCM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A low-latency service composition approach in mobile ad hoc networks (<abbr title="Chenyang Liu">CL</abbr>, <abbr title="Jian Cao">JC</abbr>, <abbr title="Frédéric Le Mouël">FLM</abbr>), pp. 509–511.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2014-KastureS.html">ASPLOS-2014-KastureS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span></dt><dd>Ubik: efficient cache sharing with strict qos for latency-critical workloads (<abbr title="Harshad Kasture">HK</abbr>, <abbr title="Daniel Sánchez">DS</abbr>), pp. 729–742.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2014-BelayPKGKB.html">OSDI-2014-BelayPKGKB</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>IX: A Protected Dataplane Operating System for High Throughput and Low Latency (<abbr title="Adam Belay">AB</abbr>, <abbr title="George Prekas">GP</abbr>, <abbr title="Ana Klimovic">AK</abbr>, <abbr title="Samuel Grossman">SG</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>, <abbr title="Edouard Bugnion">EB</abbr>), pp. 49–65.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../ICST-2014-YuSCR.html">ICST-2014-YuSCR</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>SimLatte: A Framework to Support Testing for Worst-Case Interrupt Latencies in Embedded Software (<abbr title="Tingting Yu">TY</abbr>, <abbr title="Witawas Srisa-an">WSa</abbr>, <abbr title="Myra B. Cohen">MBC</abbr>, <abbr title="Gregg Rothermel">GR</abbr>), pp. 313–322.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-DoustiP.html">DAC-2013-DoustiP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>LEQA: latency estimation for a quantum algorithm mapped to a quantum circuit fabric (<abbr title="Mohammad Javad Dousti">MJD</abbr>, <abbr title="Massoud Pedram">MP</abbr>), p. 7.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-Gomez-PradoCT.html">DATE-2013-Gomez-PradoCT</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>FPGA latency optimization using system-level transformations and DFG restructuring (<abbr title="Daniel Gomez-Prado">DGP</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 1553–1558.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-KhanBBSH.html">DATE-2013-KhanBBSH</a> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>An H.264 Quad-FullHD low-latency intra video encoder (<abbr title="Muhammad Usman Karim Khan">MUKK</abbr>, <abbr title="Jan Micha Borrmann">JMB</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 115–120.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ShahKA.html">DATE-2013-ShahKA</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounding SDRAM interference: detailed analysis vs. latency-rate analysis (<abbr title="Hardik Shah">HS</abbr>, <abbr title="Alois Knoll">AK</abbr>, <abbr title="Benny Akesson">BA</abbr>), pp. 308–313.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2013-MahmoudNPAA.html">VLDB-2013-MahmoudNPAA</a> <span class="tag"><a href="../tag/commit.html" title="commit">#commit</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low-Latency Multi-Datacenter Databases using Replicated Commit (<abbr title="Hatem A. Mahmoud">HAM</abbr>, <abbr title="Faisal Nawab">FN</abbr>, <abbr title="Alexander Pucher">AP</abbr>, <abbr title="Divyakant Agrawal">DA</abbr>, <abbr title="Amr El Abbadi">AEA</abbr>), pp. 661–672.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2013-JotaNDW.html">CHI-2013-JotaNDW</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>How fast is fast enough?: a study of the effects of latency in direct-touch pointing tasks (<abbr title="Ricardo Jota">RJ</abbr>, <abbr title="Albert Ng">AN</abbr>, <abbr title="Paul Dietz">PD</abbr>, <abbr title="Daniel Wigdor">DW</abbr>), pp. 2291–2300.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-UC-2013-AminJGMS.html">HCI-UC-2013-AminJGMS</a> <span class="tag"><a href="../tag/impact%20analysis.html" title="impact analysis">#impact analysis</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>Assessing the Impact of Latency and Jitter on the Perceived Quality of Call of Duty Modern Warfare 2 (<abbr title="Rahul Amin">RA</abbr>, <abbr title="France Jackson">FJ</abbr>, <abbr title="Juan E. Gilbert">JEG</abbr>, <abbr title="Jim Martin">JM</abbr>, <abbr title="Terry Shaw">TS</abbr>), pp. 97–106.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2013-TongWL.html">CIKM-2013-TongWL</a> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>Latency-aware strategy for static list caching in flash-based web search engines (<abbr title="Jiancong Tong">JT</abbr>, <abbr title="Gang Wang">GW</abbr>, <abbr title="Xiaoguang Liu">XL</abbr>), pp. 1209–1212.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-2013-KansalSBMMZ.html">OOPSLA-2013-KansalSBMMZ</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>The latency, accuracy, and battery (LAB) abstraction: programmer productivity and energy efficiency for continuous mobile context sensing (<abbr title="Aman Kansal">AK</abbr>, <abbr title="T. Scott Saponas">TSS</abbr>, <abbr title="A. J. Bernheim Brush">AJBB</abbr>, <abbr title="Kathryn S. McKinley">KSM</abbr>, <abbr title="Todd Mytkowicz">TM</abbr>, <abbr title="Ryder Ziola">RZ</abbr>), pp. 661–676.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/padl.png" alt="PADL"/><a href="../PADL-2013-RodriguesASF.html">PADL-2013-RodriguesASF</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/declarative.html" title="declarative">#declarative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Declarative Compositional Timing Analysis for Multicores Using the Latency-Rate Abstraction (<abbr title="Vitor Rodrigues">VR</abbr>, <abbr title="Benny Akesson">BA</abbr>, <abbr title="Simão Melo de Sousa">SMdS</abbr>, <abbr title="Mário Florido">MF</abbr>), pp. 43–59.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2013-WyssBPF.html">SAC-2013-WyssBPF</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>End-to-end latency computation in a multi-periodic design (<abbr title="Rémy Wyss">RW</abbr>, <abbr title="Frédéric Boniol">FB</abbr>, <abbr title="Claire Pagetti">CP</abbr>, <abbr title="Julien Forget">JF</abbr>), pp. 1682–1687.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-CragoALP.html">HPCA-2013-CragoALP</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Hybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors (<abbr title="Neal Clayton Crago">NCC</abbr>, <abbr title="Omid Azizi">OA</abbr>, <abbr title="Steven S. Lumetta">SSL</abbr>, <abbr title="Sanjay J. Patel">SJP</abbr>), pp. 294–305.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-KrishnaCKP.html">HPCA-2013-KrishnaCKP</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Breaking the on-chip latency barrier using SMART (<abbr title="Tushar Krishna">TK</abbr>, <abbr title="Chia-Hsin Owen Chen">CHOC</abbr>, <abbr title="Woo-Cheol Kwon">WCK</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>), pp. 378–389.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-LeeKSLSM.html">HPCA-2013-LeeKSLSM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Tiered-latency DRAM: A low latency and low cost DRAM architecture (<abbr title="Donghyuk Lee">DL</abbr>, <abbr title="Yoongu Kim">YK</abbr>, <abbr title="Vivek Seshadri">VS</abbr>, <abbr title="Jamie Liu">JL</abbr>, <abbr title="Lavanya Subramanian">LS</abbr>, <abbr title="Onur Mutlu">OM</abbr>), pp. 615–626.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-LustigM.html">HPCA-2013-LustigM</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Reducing GPU offload latency via fine-grained CPU-GPU synchronization (<abbr title="Daniel Lustig">DL</abbr>, <abbr title="Margaret Martonosi">MM</abbr>), pp. 354–365.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2013-PorpodasC.html">LCTES-2013-PorpodasC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>LUCAS: latency-adaptive unified cluster assignment and instruction scheduling (<abbr title="Vasileios Porpodas">VP</abbr>, <abbr title="Marcelo Cintra">MC</abbr>), pp. 45–54.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2013-OusterhoutWZS.html">SOSP-2013-OusterhoutWZS</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Sparrow: distributed, low latency scheduling (<abbr title="Kay Ousterhout">KO</abbr>, <abbr title="Patrick Wendell">PW</abbr>, <abbr title="Matei Zaharia">MZ</abbr>, <abbr title="Ion Stoica">IS</abbr>), pp. 69–84.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2013-ZhangPZSAL.html">SOSP-2013-ZhangPZSAL</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Transaction chains: achieving serializability with low latency in geo-distributed storage systems (<abbr title="Yang Zhang">YZ</abbr>, <abbr title="Russell Power">RP</abbr>, <abbr title="Siyuan Zhou">SZ</abbr>, <abbr title="Yair Sovran">YS</abbr>, <abbr title="Marcos K. Aguilera">MKA</abbr>, <abbr title="Jinyang Li">JL</abbr>), pp. 276–291.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-KimYL.html">DAC-2012-KimYL</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Write performance improvement by hiding R drift latency in phase-change RAM (<abbr title="Youngsik Kim">YK</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Sunggu Lee">SL</abbr>), pp. 897–906.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-DoustiP.html">DATE-2012-DoustiP</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Minimizing the latency of quantum circuits during mapping to the ion-trap circuit fabric (<abbr title="Mohammad Javad Dousti">MJD</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 840–843.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-DuVM.html">DATE-2012-DuVM</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>High performance reliable variable latency carry select addition (<abbr title="Kai Du">KD</abbr>, <abbr title="Peter J. Varman">PJV</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 1257–1262.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-KakoeeLB.html">DATE-2012-KakoeeLB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>A resilient architecture for low latency communication in shared-L1 processor clusters (<abbr title="Mohammad Reza Kakoee">MRK</abbr>, <abbr title="Igor Loi">IL</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 887–892.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2012-ImNZ.html">ICALP-v1-2012-ImNZ</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Minimum Latency Submodular Cover (<abbr title="Sungjin Im">SI</abbr>, <abbr title="Viswanath Nagarajan">VN</abbr>, <abbr title="Ruben van der Zwaan">RvdZ</abbr>), pp. 485–497.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2012-MatejkaGF.html">CHI-2012-MatejkaGF</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>Swift: reducing the effects of latency in online video scrubbing (<abbr title="Justin Matejka">JM</abbr>, <abbr title="Tovi Grossman">TG</abbr>, <abbr title="George W. Fitzmaurice">GWF</abbr>), pp. 637–646.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2012-XuGRKKX.html">HPDC-2012-XuGRKKX</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/slicing.html" title="slicing">#slicing</a></span> <span class="tag"><a href="../tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>vSlicer: latency-aware virtual machine scheduling via differentiated-frequency CPU slicing (<abbr title="Cong Xu">CX</abbr>, <abbr title="Sahan Gamage">SG</abbr>, <abbr title="Pawan N. Rao">PNR</abbr>, <abbr title="Ardalan Kangarlou">AK</abbr>, <abbr title="Ramana Rao Kompella">RRK</abbr>, <abbr title="Dongyan Xu">DX</abbr>), pp. 3–14.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ShahRK.html">DATE-2011-ShahRK</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Priority division: A high-speed shared-memory bus arbitration with bounded latency (<abbr title="Hardik Shah">HS</abbr>, <abbr title="Andreas Raabe">AR</abbr>, <abbr title="Alois Knoll">AK</abbr>), pp. 1497–1500.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2011-UpadhyayaKB.html">SIGMOD-2011-UpadhyayaKB</a> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>A latency and fault-tolerance optimizer for online parallel query plans (<abbr title="Prasang Upadhyaya">PU</abbr>, <abbr title="YongChul Kwon">YK</abbr>, <abbr title="Magdalena Balazinska">MB</abbr>), pp. 241–252.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cscw.png" alt="CSCW"/><a href="../CSCW-2011-SaveryG.html">CSCW-2011-SaveryG</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>It’s about time: confronting latency in the development of groupware systems (<abbr title="Cheryl Savery">CS</abbr>, <abbr title="T. C. Nicholas Graham">TCNG</abbr>), pp. 177–186.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../DUXU-v1-2011-AndersonDG.html">DUXU-v1-2011-AndersonDG</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>User Perception of Touch Screen Latency (<abbr title="Glen J. Anderson">GJA</abbr>, <abbr title="Rina Doherty">RD</abbr>, <abbr title="Subhashini Ganapathy">SG</abbr>), pp. 195–202.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-KuangB.html">DAC-2010-KuangB</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>LATA: a latency and throughput-aware packet processing system (<abbr title="Jilong Kuang">JK</abbr>, <abbr title="Laxmi N. Bhuyan">LNB</abbr>), pp. 36–41.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-KiladaS.html">DATE-2010-KiladaS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Control network generator for latency insensitive designs (<abbr title="Eliyah Kilada">EK</abbr>, <abbr title="Kenneth S. Stevens">KSS</abbr>), pp. 1773–1778.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-2010-OGorman.html">ICPR-2010-OGorman</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Latency in Speech Feature Analysis for Telepresence Event Coding (<abbr title="Lawrence O'Gorman">LO</abbr>), pp. 4464–4467.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-HiltonR.html">HPCA-2010-HiltonR</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>BOLT: Energy-efficient Out-of-Order Latency-Tolerant execution (<abbr title="Andrew D. Hilton">ADH</abbr>, <abbr title="Amir Roth">AR</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-BaneresCK.html">DATE-2009-BaneresCK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Variable-latency design by function speculation (<abbr title="David Bañeres">DB</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>), pp. 1704–1709.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-DiemerE.html">DATE-2009-DiemerE</a> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>A link arbitration scheme for quality of service in a latency-optimized network-on-chip (<abbr title="Jonas Diemer">JD</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 574–577.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-GraciaMVBV.html">DATE-2009-GraciaMVBV</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Light NUCA: A proposal for bridging the inter-cache latency gap (<abbr title="Darío Suárez Gracia">DSG</abbr>, <abbr title="Teresa Monreal">TM</abbr>, <abbr title="Fernando Vallejo">FV</abbr>, <abbr title="Ramón Beivide">RB</abbr>, <abbr title="Víctor Viñals">VV</abbr>), pp. 530–535.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-LiWSDS.html">DATE-2009-LiWSDS</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Latency criticality aware on-chip communication (<abbr title="Zheng Li">ZL</abbr>, <abbr title="Jie Wu">JW</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Yihe Sun">YS</abbr>), pp. 1052–1057.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MillbergJ.html">DATE-2009-MillbergJ</a> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Priority based forced requeue to reduce worst-case latencies for bursty traffic (<abbr title="Mikael Millberg">MM</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 1070–1075.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PuschiniCBST.html">DATE-2009-PuschiniCBST</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Dynamic and distributed frequency assignment for energy and latency constrained MP-SoC (<abbr title="Diego Puschini">DP</abbr>, <abbr title="Fabien Clermidy">FC</abbr>, <abbr title="Pascal Benoit">PB</abbr>, <abbr title="Gilles Sassatelli">GS</abbr>, <abbr title="Lionel Torres">LT</abbr>), pp. 1564–1567.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v2-2009-FanghanelKV.html">ICALP-v2-2009-FanghanelKV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Improved Algorithms for Latency Minimization in Wireless Networks (<abbr title="Alexander Fanghänel">AF</abbr>, <abbr title="Thomas Keßelheim">TK</abbr>, <abbr title="Berthold Vöcking">BV</abbr>), pp. 447–458.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2009-SantosHS.html">SAC-2009-SantosHS</a></dt><dd>Latency-aware leader election (<abbr title="Nuno Santos">NS</abbr>, <abbr title="Martin Hutle">MH</abbr>, <abbr title="André Schiper">AS</abbr>), pp. 1056–1061.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2009-CampanoniSAC.html">CC-2009-CampanoniSAC</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/jit.html" title="jit">#jit</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Dynamic Look Ahead Compilation: A Technique to Hide JIT Compilation Latencies in Multicore Environment (<abbr title="Simone Campanoni">SC</abbr>, <abbr title="Martino Sykora">MS</abbr>, <abbr title="Giovanni Agosta">GA</abbr>, <abbr title="Stefano Crespi-Reghizzi">SCR</abbr>), pp. 220–235.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-MatsutaniKAY.html">HPCA-2009-MatsutaniKAY</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Prediction router: Yet another low latency on-chip router architecture (<abbr title="Hiroki Matsutani">HM</abbr>, <abbr title="Michihiro Koibuchi">MK</abbr>, <abbr title="Hideharu Amano">HA</abbr>, <abbr title="Tsutomu Yoshinaga">TY</abbr>), pp. 367–378.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-MohalikRDRSPJ.html">DAC-2008-MohalikRDRSPJ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts (<abbr title="Swarup Mohalik">SM</abbr>, <abbr title="A. C. Rajeev">ACR</abbr>, <abbr title="Manoj G. Dixit">MGD</abbr>, <abbr title="S. Ramesh">SR</abbr>, <abbr title="P. Vijay Suman">PVS</abbr>, <abbr title="Paritosh K. Pandya">PKP</abbr>, <abbr title="Shengbing Jiang">SJ</abbr>), pp. 296–299.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-YuP.html">DAC-2008-YuP</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Latency and bandwidth efficient communication through system customization for embedded multiprocessors (<abbr title="Chenjie Yu">CY</abbr>, <abbr title="Peter Petrov">PP</abbr>), pp. 766–771.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-HosseinabadyKMP.html">DATE-2008-HosseinabadyKMP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>De Bruijn Graph as a Low Latency Scalable Architecture for Energy Efficient Massive NoCs (<abbr title="Mohammad Hosseinabady">MH</abbr>, <abbr title="Mohammad Reza Kakoee">MRK</abbr>, <abbr title="Jimson Mathew">JM</abbr>, <abbr title="Dhiraj K. Pradhan">DKP</abbr>), pp. 1370–1373.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-VermaBI.html">DATE-2008-VermaBI</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span></dt><dd>Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design (<abbr title="Ajay K. Verma">AKV</abbr>, <abbr title="Philip Brisk">PB</abbr>, <abbr title="Paolo Ienne">PI</abbr>), pp. 1250–1255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-VinkBW.html">DATE-2008-VinkBW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Analysis of SoC Architectures Based on Latency-Rate Servers (<abbr title="Jelte Peter Vink">JPV</abbr>, <abbr title="Kees van Berkel">KvB</abbr>, <abbr title="Pieter van der Wolf">PvdW</abbr>), pp. 200–205.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-AtoofianB.html">SAC-2008-AtoofianB</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Exploiting program cyclic behavior to reduce memory latency in embedded processors (<abbr title="Ehsan Atoofian">EA</abbr>, <abbr title="Amirali Baniasadi">AB</abbr>), pp. 1482–1486.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2008-WinkelKS.html">CGO-2008-WinkelKS</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Latency-tolerant software pipelining in a production compiler (<abbr title="Sebastian Winkel">SW</abbr>, <abbr title="Rakesh Krishnaiyer">RK</abbr>, <abbr title="Robyn Sampson">RS</abbr>), pp. 104–113.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-GaoMDZ.html">HPCA-2008-GaoMDZ</a> <span class="tag"><a href="../tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Address-branch correlation: A novel locality for long-latency hard-to-predict branches (<abbr title="Hongliang Gao">HG</abbr>, <abbr title="Yi Ma">YM</abbr>, <abbr title="Martin Dimitrov">MD</abbr>, <abbr title="Huiyang Zhou">HZ</abbr>), pp. 74–85.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-CollinsC.html">DAC-2007-CollinsC</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Topology-Based Optimization of Maximal Sustainable Throughput in a Latency-Insensitive System (<abbr title="Rebecca L. Collins">RLC</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>), pp. 410–415.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-SuWCM.html">DAC-2007-SuWCM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Mechanism for Performance Optimization of Variable-Latency Designs (<abbr title="Yu-Shih Su">YSS</abbr>, <abbr title="Da-Chung Wang">DCW</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 976–981.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2007-OzturkCKK.html">CGO-2007-OzturkCKK</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Compiler-Directed Variable Latency Aware SPM Management to CopeWith Timing Problems (<abbr title="Özcan Özturk">ÖÖ</abbr>, <abbr title="Guilin Chen">GC</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mustafa Karaköy">MK</abbr>), pp. 232–243.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2007-GuoDLLC.html">PPoPP-2007-GuoDLLC</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Latency hiding through multithreading on a network processor (<abbr title="Xiaofeng Guo">XG</abbr>, <abbr title="Jinquan Dai">JD</abbr>, <abbr title="Long Li">LL</abbr>, <abbr title="Zhiyuan Lv">ZL</abbr>, <abbr title="Prashant R. Chandra">PRC</abbr>), pp. 130–131.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-HuZCGC.html">DAC-2006-HuZCGC</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Communication latency aware low power NoC synthesis (<abbr title="Yuanfang Hu">YH</abbr>, <abbr title="Yi Zhu">YZ</abbr>, <abbr title="Hongyu Chen">HC</abbr>, <abbr title="Ronald L. Graham">RLG</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 574–579.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Albrecht.html">DATE-2006-Albrecht</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Efficient incremental clock latency scheduling for large circuits (<abbr title="Christoph Albrecht">CA</abbr>), pp. 1091–1096.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2006-GairingMT.html">ICALP-v1-2006-GairingMT</a> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>Routing (Un-) Splittable Flow in Games with Player-Specific Linear Latency Functions (<abbr title="Martin Gairing">MG</abbr>, <abbr title="Burkhard Monien">BM</abbr>, <abbr title="Karsten Tiemann">KT</abbr>), pp. 501–512.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2006-NarasimhanVS.html">ICML-2006-NarasimhanVS</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>Online decoding of Markov models under latency constraints (<abbr title="Mukund Narasimhan">MN</abbr>, <abbr title="Paul A. Viola">PAV</abbr>, <abbr title="Michael Shilman">MS</abbr>), pp. 657–664.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2006-JoukovTIWZ.html">OSDI-2006-JoukovTIWZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="../tag/profiling.html" title="profiling">#profiling</a></span></dt><dd>Operating System Profiling via Latency Analysis (<abbr title="Nikolai Joukov">NJ</abbr>, <abbr title="Avishay Traeger">AT</abbr>, <abbr title="Rakesh Iyer">RI</abbr>, <abbr title="Charles P. Wright">CPW</abbr>, <abbr title="Erez Zadok">EZ</abbr>), pp. 89–102.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-KimPTVD.html">DAC-2005-KimPTVD</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>A low latency router supporting adaptivity for on-chip interconnects (<abbr title="Jongman Kim">JK</abbr>, <abbr title="Dongkook Park">DP</abbr>, <abbr title="Theo Theocharides">TT</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Chita R. Das">CRD</abbr>), pp. 559–564.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-ManolacheEP.html">DAC-2005-ManolacheEP</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC (<abbr title="Sorin Manolache">SM</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 266–269.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-YanZJ.html">DAC-2005-YanZJ</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>User-perceived latency driven voltage scaling for interactive applications (<abbr title="Le Yan">LY</abbr>, <abbr title="Lin Zhong">LZ</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 624–627.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BomelMB.html">DATE-2005-BomelMB</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synchronization Processor Synthesis for Latency Insensitive Systems (<abbr title="Pierre Bomel">PB</abbr>, <abbr title="Eric Martin">EM</abbr>, <abbr title="Emmanuel Boutillon">EB</abbr>), pp. 896–897.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-CasuM.html">DAC-2004-CasuM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>A new approach to latency insensitive design (<abbr title="Mario R. Casu">MRC</abbr>, <abbr title="Luca Macchiarulo">LM</abbr>), pp. 576–581.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-ChoiSP.html">DAC-2004-ChoiSP</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding (<abbr title="Kihwan Choi">KC</abbr>, <abbr title="Ramakrishna Soma">RS</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 544–549.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-AlmukhaizimDM.html">DATE-v1-2004-AlmukhaizimDM</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Concurrent Error Detection with Bounded Latency in FSMs (<abbr title="Sobeeh Almukhaizim">SA</abbr>, <abbr title="Petros Drineas">PD</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 596–603.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-CasuM.html">DATE-v2-2004-CasuM</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Issues in Implementing Latency Insensitive Protocols (<abbr title="Mario R. Casu">MRC</abbr>, <abbr title="Luca Macchiarulo">LM</abbr>), pp. 1390–1391.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-SinghT.html">DATE-v2-2004-SinghT</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures (<abbr title="Montek Singh">MS</abbr>, <abbr title="Michael Theobald">MT</abbr>), pp. 1008–1013.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2004-GairingLMMR.html">ICALP-2004-GairingLMMR</a> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/nash.html" title="nash">#nash</a></span></dt><dd>Nash Equilibria in Discrete Routing Games with Convex Latency Functions (<abbr title="Martin Gairing">MG</abbr>, <abbr title="Thomas Lücking">TL</abbr>, <abbr title="Marios Mavronicolas">MM</abbr>, <abbr title="Burkhard Monien">BM</abbr>, <abbr title="Manuel Rode">MR</abbr>), pp. 645–657.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2004-SmolensGKFHN.html">ASPLOS-2004-SmolensGKFHN</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Fingerprinting: bounding soft-error detection latency and bandwidth (<abbr title="Jared C. Smolens">JCS</abbr>, <abbr title="Brian T. Gold">BTG</abbr>, <abbr title="Jangwoo Kim">JK</abbr>, <abbr title="Babak Falsafi">BF</abbr>, <abbr title="James C. Hoe">JCH</abbr>, <abbr title="Andreas Nowatzyk">AN</abbr>), pp. 224–234.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2004-KudlurFCRCM.html">CGO-2004-KudlurFCRCM</a> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized Datapaths (<abbr title="Manjunath Kudlur">MK</abbr>, <abbr title="Kevin Fan">KF</abbr>, <abbr title="Michael L. Chu">MLC</abbr>, <abbr title="Rajiv A. Ravindran">RAR</abbr>, <abbr title="Nathan Clark">NC</abbr>, <abbr title="Scott A. Mahlke">SAM</abbr>), pp. 201–212.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2003-Chen.html">CHI-2003-Chen</a></dt><dd>A low-latency lip-synchronized videoconferencing system (<abbr title="Milton Chen">MC</abbr>), pp. 465–471.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2002-BrightR.html">VLDB-2002-BrightR</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>Using Latency-Recency Profiles for Data Delivery on the Web (<abbr title="Laura Bright">LB</abbr>, <abbr title="Louiqa Raschid">LR</abbr>), pp. 550–561.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2002-FujimotoNHN.html">SAC-2002-FujimotoNHN</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span></dt><dd>Response order rearrangement on a caching proxy for reducing WWW latency (<abbr title="Hiroshi Fujimoto">HF</abbr>, <abbr title="Tadashi Nakano">TN</abbr>, <abbr title="Kaname Harumoto">KH</abbr>, <abbr title="Shojiro Nishio">SN</abbr>), pp. 845–851.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2002-WangWCGKS.html">HPCA-2002-WangWCGKS</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Memory Latency-Tolerance Approaches for Itanium Processors: Out-of-Order Execution vs. Speculative Precomputation (<abbr title="Perry H. Wang">PHW</abbr>, <abbr title="Hong Wang">HW</abbr>, <abbr title="Jamison D. Collins">JDC</abbr>, <abbr title="Ed Grochowski">EG</abbr>, <abbr title="Ralph-Michael Kling">RMK</abbr>, <abbr title="John Paul Shen">JPS</abbr>), pp. 187–196.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-ChelceaN.html">DAC-2001-ChelceaN</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols (<abbr title="Tiberiu Chelcea">TC</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>), pp. 21–26.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-MeguerdichianDK.html">DAC-2001-MeguerdichianDK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Latency-Driven Design of Multi-Purpose Systems-On-Chip (<abbr title="Seapahn Meguerdichian">SM</abbr>, <abbr title="Milenko Drinic">MD</abbr>, <abbr title="Darko Kirovski">DK</abbr>), pp. 27–30.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-SinghMM.html">DAC-2001-SinghMM</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Latency and Latch Count Minimization in Wave Steered Circuits (<abbr title="Amit Singh">AS</abbr>, <abbr title="Arindam Mukherjee">AM</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 383–388.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-Doboli.html">DATE-2001-Doboli</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Integrated hardware-software co-synthesis for design of embedded systems under power and latency constraints (<abbr title="Alex Doboli">AD</abbr>), pp. 612–619.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-LinRB.html">HPCA-2001-LinRB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Reducing DRAM Latencies with an Integrated Memory Hierarchy Design (<abbr title="Wei-Fen Lin">WFL</abbr>, <abbr title="Steven K. Reinhardt">SKR</abbr>, <abbr title="Doug Burger">DB</abbr>), pp. 301–312.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-CarloniS.html">DAC-2000-CarloniS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance analysis and optimization of latency insensitive systems (<abbr title="Luca P. Carloni">LPC</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 361–367.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-WangKS.html">DAC-2000-WangKS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal two level partitioning and loop scheduling for hiding memory latency for DSP applications (<abbr title="Zhong Wang">ZW</abbr>, <abbr title="Michael Kirkpatrick">MK</abbr>, <abbr title="Edwin Hsing-Mean Sha">EHMS</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-GanesanV00a.html">DATE-2000-GanesanV00a</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>An Integrated Temporal Partitioning and Partial Reconfiguration Technique for Design Latency Improvement (<abbr title="Satish Ganesan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 320–325.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-LyseckyVG.html">DATE-2000-LyseckyVG</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Techniques for Reducing Read Latency of Core Bus Wrappers (<abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Frank Vahid">FV</abbr>, <abbr title="Tony Givargis">TG</abbr>), pp. 84–91.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2000-Ladin.html">VLDB-2000-Ladin</a> <span class="tag"><a href="../tag/enterprise.html" title="enterprise">#enterprise</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>The Zero Latency Enterprise (<abbr title="Dave Liles">DL</abbr>), pp. 674–676.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2000-NeefsVB.html">HPCA-2000-NeefsVB</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks (<abbr title="Henk Neefs">HN</abbr>, <abbr title="Hans Vandierendonck">HV</abbr>, <abbr title="Koenraad De Bosschere">KDB</abbr>), pp. 313–324.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2000-MeterG.html">OSDI-2000-MeterG</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Latency Management in Storage Systems (<abbr title="Rodney Van Meter">RVM</abbr>, <abbr title="Minxi Gao">MG</abbr>), pp. 103–118.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-KaulV.html">DATE-1999-KaulV</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Temporal Partitioning combined with Design Space Exploration for Latency Minimization of Run-Time Reconfigured Designs (<abbr title="Meenakshi Kaul">MK</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 202–209.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1999-AroraK.html">STOC-1999-AroraK</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Approximation Schemes for Minimum Latency Problems (<abbr title="Sanjeev Arora">SA</abbr>, <abbr title="George Karakostas">GK</abbr>), pp. 688–693.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-CCAD-1999-EllisYAE.html">HCI-CCAD-1999-EllisYAE</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Discrimination of changes in latency during head movement (<abbr title="Stephen R. Ellis">SRE</abbr>, <abbr title="Mark J. Young">MJY</abbr>, <abbr title="Bernard D. Adelstein">BDA</abbr>, <abbr title="Sheryl M. Ehrlich">SME</abbr>), pp. 1129–1133.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-IyerB.html">HPCA-1999-IyerB</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Switch Cache: A Framework for Improving the Remote Memory Access Latency of CC-NUMA Multiprocessors (<abbr title="Ravi R. Iyer">RRI</abbr>, <abbr title="Laxmi N. Bhuyan">LNB</abbr>), pp. 152–160.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-PlaatBH.html">HPCA-1999-PlaatBH</a> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Sensitivity of Parallel Applications to Large Differences in Bandwidth and Latency in Two-Layer Interconnects (<abbr title="Aske Plaat">AP</abbr>, <abbr title="Henri E. Bal">HEB</abbr>, <abbr title="Rutger F. H. Hofman">RFHH</abbr>), pp. 244–253.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-1999-Cota-RoblesH.html">OSDI-1999-Cota-RoblesH</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Comparison of Windows Driver Model Latency Performance on Windows NT and Windows 98 (<abbr title="Erik Cota-Robles">ECR</abbr>, <abbr title="James P. Held">JPH</abbr>), pp. 159–172.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1999-DudaC.html">SOSP-1999-DudaC</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Borrowed-virtual-time (BVT) scheduling: supporting latency-sensitive threads in a general-purpose schedular (<abbr title="Kenneth J. Duda">KJD</abbr>, <abbr title="David R. Cheriton">DRC</abbr>), pp. 261–276.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1999-CarloniMS.html">CAV-1999-CarloniMS</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Latency Insensitive Protocols (<abbr title="Luca P. Carloni">LPC</abbr>, <abbr title="Kenneth L. McMillan">KLM</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 123–133.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-HamiltonO.html">DATE-1998-HamiltonO</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Concurrent Error Recovery with Near-Zero Latency in Synthesized ASICs (<abbr title="Samuel Norman Hamilton">SNH</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 604–609.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1998-ChongBDKA.html">HPCA-1998-ChongBDKA</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>The Sensitivity of Communication Mechanisms to Bandwidth and Latency (<abbr title="Frederic T. Chong">FTC</abbr>, <abbr title="Rajeev Barua">RB</abbr>, <abbr title="Fredrik Dahlgren">FD</abbr>, <abbr title="John Kubiatowicz">JK</abbr>, <abbr title="Anant Agarwal">AA</abbr>), pp. 37–46.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1998-MowyCL.html">HPCA-1998-MowyCL</a> <span class="tag"><a href="../tag/comparative.html" title="comparative">#comparative</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Comparative Evaluation of Latency Tolerance Techniques for Software Distributed Shared Memory (<abbr title="Todd C. Mowy">TCM</abbr>, <abbr title="Charles Q. C. Chan">CQCC</abbr>, <abbr title="Adley K. W. Lo">AKWL</abbr>), pp. 300–311.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-BeniniMP.html">DAC-1997-BeniniMP</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Telescopic Units: Increasing the Average Throughput of Pipelined Designs by Adaptive Latency Control (<abbr title="Luca Benini">LB</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 22–27.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SEC-1997-EllisBMJA.html">HCI-SEC-1997-EllisBMJA</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Operator Interaction with Visual Objects: Effect of System Latency (<abbr title="Stephen R. Ellis">SRE</abbr>, <abbr title="F. Breant">FB</abbr>, <abbr title="Brian M. Menges">BMM</abbr>, <abbr title="Richard H. Jacoby">RHJ</abbr>, <abbr title="Bernard D. Adelstein">BDA</abbr>), pp. 973–976.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1997-SteeleDKL.html">HPDC-1997-SteeleDKL</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A Bus-Efficient Low-Latency Network Interface for the PDSS Multicomputer (<abbr title="Craig S. Steele">CSS</abbr>, <abbr title="Jeffrey T. Draper">JTD</abbr>, <abbr title="Jeff Koller">JK</abbr>, <abbr title="C. LaCour">CL</abbr>), pp. 213–222.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1997-YocumCGL.html">HPDC-1997-YocumCGL</a></dt><dd>Cut-Through Delivery in Trapeze: An Exercise in Low-Latency Messaging (<abbr title="Ken Yocum">KY</abbr>, <abbr title="Jeffrey S. Chase">JSC</abbr>, <abbr title="Andrew J. Gallatin">AJG</abbr>, <abbr title="Alvin R. Lebeck">ARL</abbr>), pp. 243–252.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1997-Steere.html">SOSP-1997-Steere</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Exploiting the Non-Determinism and Asynchrony of Set Iterators to Reduce Aggregate File I/O Latency (<abbr title="David C. Steere">DCS</abbr>), pp. 252–263.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-HassounE.html">DAC-1996-HassounE</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Architectural Retiming: Pipelining Latency-Constrained Circuts (<abbr title="Soha Hassoun">SH</abbr>, <abbr title="Carl Ebeling">CE</abbr>), pp. 708–713.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1996-AndrewsLMZ.html">STOC-1996-AndrewsLMZ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Automatic Methods for Hiding Latency in High Bandwidth Networks (Extended Abstract) (<abbr title="Matthew Andrews">MA</abbr>, <abbr title="Frank Thomson Leighton">FTL</abbr>, <abbr title="Panagiotis Takis Metaxas">PTM</abbr>, <abbr title="Lisa Zhang">LZ</abbr>), pp. 257–265.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1996-BianchiniKPMAA.html">ASPLOS-1996-BianchiniKPMAA</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Hiding Communication Latency and Coherence Overhead in Software DSMs (<abbr title="Ricardo Bianchini">RB</abbr>, <abbr title="Leonidas I. Kontothanassis">LIK</abbr>, <abbr title="Raquel Pinto">RP</abbr>, <abbr title="M. De Maria">MDM</abbr>, <abbr title="M. Abud">MA</abbr>, <abbr title="Claudio Luis de Amorim">CLdA</abbr>), pp. 198–209.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1996-JamrozikFVEKLV.html">ASPLOS-1996-JamrozikFVEKLV</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Reducing Network Latency Using Subpages in a Global Memory Environment (<abbr title="Hervé A. Jamrozik">HAJ</abbr>, <abbr title="Michael J. Feeley">MJF</abbr>, <abbr title="Geoffrey M. Voelker">GMV</abbr>, <abbr title="James Evans II">JEI</abbr>, <abbr title="Anna R. Karlin">ARK</abbr>, <abbr title="Henry M. Levy">HML</abbr>, <abbr title="Mary K. Vernon">MKV</abbr>), pp. 258–267.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-QiaoM.html">HPCA-1995-QiaoM</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Reducing Communication Latency with Path Multiplexing in Optically Interconnected Multiprocessor Systems (<abbr title="Chunming Qiao">CQ</abbr>, <abbr title="Rami G. Melhem">RGM</abbr>), pp. 34–43.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-LiuSC.html">DAC-1994-LiuSC</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Data Flow Partitioning for Clock Period and Latency Minimization (<abbr title="Lung-Tien Liu">LTL</abbr>, <abbr title="Minshine Shih">MS</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-SrivastavaP.html">EDAC-1994-SrivastavaP</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Transforming Linear Systems for Joint Latency and Throughout Optimization (<abbr title="Mani B. Srivastava">MBS</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 267–271.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-BlumCCPRS.html">STOC-1994-BlumCCPRS</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>The minimum latency problem (<abbr title="Avrim Blum">AB</abbr>, <abbr title="Prasad Chalasani">PC</abbr>, <abbr title="Don Coppersmith">DC</abbr>, <abbr title="William R. Pulleyblank">WRP</abbr>, <abbr title="Prabhakar Raghavan">PR</abbr>, <abbr title="Madhu Sudan">MS</abbr>), pp. 163–171.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1993-KernsE.html">PLDI-1993-KernsE</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Balanced Scheduling: Instruction Scheduling When Memory Latency is Uncertain (<abbr title="Daniel R. Kerns">DRK</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>), pp. 278–289.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1993-KernsE93a.html">Best-of-PLDI-1993-KernsE93a</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Balanced scheduling: instruction scheduling when memory latency is uncertain (with retrospective) (<abbr title="Daniel R. Kerns">DRK</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>), pp. 515–527.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1993-ChenFFFRWY.html">HPDC-1993-ChenFFFRWY</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Low-Latency Programming Interface and a Prototype Switch for Scalable High-Performance Distributed Computing (<abbr title="Taitin Chen">TC</abbr>, <abbr title="Jim Feeney">JF</abbr>, <abbr title="Geoffrey Fox">GF</abbr>, <abbr title="Gideon Frieder">GF</abbr>, <abbr title="Sanjay Ranka">SR</abbr>, <abbr title="Bill Wilhelm">BW</abbr>, <abbr title="Fang-Kuo Yu">FKY</abbr>), pp. 160–168.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1992-ChenB.html">ASPLOS-1992-ChenB</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Reducing Memory Latency via Non-blocking and Prefetching Caches (<abbr title="Tien-Fu Chen">TFC</abbr>, <abbr title="Jean-Loup Baer">JLB</abbr>), pp. 51–61.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1992-ClaytonDMW.html">HPDC-1992-ClaytonDMW</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Determining Update Latency Bounds in Galactica Net (<abbr title="S. Clayton">SC</abbr>, <abbr title="R. James Duckworth">RJD</abbr>, <abbr title="W. Michalson">WM</abbr>, <abbr title="A. Wilson">AW</abbr>), pp. 104–111.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-HsiehR.html">DAC-1979-HsiehR</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Macrosimulation with Quasi-general Symbolic FET Macromodel and Functional Latency (<abbr title="H. Y. Hsieh">HYH</abbr>, <abbr title="N. B. Rabbat">NBR</abbr>), pp. 229–234.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>