[
    {
        "line": 4,
        "fullcodeline": "u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX];"
    },
    {
        "line": 5,
        "fullcodeline": "u64 data = (svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u)"
    },
    {
        "line": 8,
        "fullcodeline": "msr.data = data;"
    },
    {
        "line": 9,
        "fullcodeline": "msr.index = ecx;"
    },
    {
        "line": 10,
        "fullcodeline": "msr.host_initiated = false;"
    },
    {
        "line": 12,
        "fullcodeline": "svm->next_rip = kvm_rip_read(&svm->vcpu) + 2;"
    },
    {
        "line": 13,
        "fullcodeline": "if (svm_set_msr(&svm->vcpu, &msr)) {"
    },
    {
        "line": 6,
        "fullcodeline": "| ((u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32);"
    },
    {
        "line": 14,
        "fullcodeline": "trace_kvm_msr_write_ex(ecx, data);"
    },
    {
        "line": 15,
        "fullcodeline": "kvm_inject_gp(&svm->vcpu, 0);"
    },
    {
        "line": 17,
        "fullcodeline": "trace_kvm_msr_write(ecx, data);"
    },
    {
        "line": 18,
        "fullcodeline": "skip_emulated_instruction(&svm->vcpu);"
    }
]