;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 0, 80
	CMP #-6, <-20
	CMP 0, 80
	JMN 0, -0
	SLT -0, 2
	ADD 270, 11
	ADD 270, 11
	SPL -600, -10
	SUB 0, 80
	CMP -207, <-126
	JMN 0, <402
	JMP <-127, 100
	DJN -1, @-20
	SUB @121, 106
	MOV -1, <-20
	SLT #0, @2
	SUB #-72, @201
	SPL 0, <402
	SUB 12, @910
	SUB -7, <-126
	ADD 260, 501
	SUB 0, 80
	SPL 0, <402
	SLT -0, 2
	ADD 270, 11
	SPL 0, <402
	JMN 0, <402
	SUB 12, @910
	SUB @121, 103
	SUB 0, 80
	SUB 12, 15
	SUB @126, 150
	SUB @127, <103
	SPL -207, @-126
	SUB <0, @2
	SLT 30, 9
	SUB -207, <-126
	SUB @126, 150
	DAT <270, #1
	SUB 0, 0
	MOV -7, <-20
	SUB #0, 8
	ADD 30, 9
	ADD 210, 30
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	DJN -1, @-20
