OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/routing/15-global.def
[INFO ODB-0128] Design: user_project_wrapper
[INFO ODB-0130]     Created 645 pins.
[INFO ODB-0131]     Created 1 components and 609 component-terminals.
[INFO ODB-0132]     Created 8 special nets and 0 connections.
[INFO ODB-0133]     Created 637 nets and 607 connections.
[INFO ODB-0134] Finished DEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/routing/15-global.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_project_wrapper
Die area:                 ( 0 0 ) ( 2920000 3520000 )
Number of track patterns: 12
Number of DEF vias:       2
Number of components:     1
Number of terminals:      645
Number of snets:          8
Number of nets:           637

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 1.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1.
[INFO DRT-0033] via shape region query size = 0.
[INFO DRT-0033] met2 shape region query size = 1569.
[INFO DRT-0033] via2 shape region query size = 0.
[INFO DRT-0033] met3 shape region query size = 370.
[INFO DRT-0033] via3 shape region query size = 0.
[INFO DRT-0033] met4 shape region query size = 3290.
[INFO DRT-0033] via4 shape region query size = 11216.
[INFO DRT-0033] met5 shape region query size = 3204.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0078]   Complete 607 pins.
[INFO DRT-0081]   Complete 0 unique inst patterns.
[INFO DRT-0084]   Complete 0 groups.
#scanned instances     = 1
#unique  instances     = 1
#stdCellGenAp          = 0
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 0
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 0
#instTermValidViaApCnt = 0
#macroGenAp            = 3438
#macroValidPlanarAp    = 3438
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 101.96 (MB), peak = 101.96 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     3342

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 510 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 423 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 0.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 720.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1328.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 176.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1328 vertical wires in 9 frboxes and 896 horizontal wires in 11 frboxes.
[INFO DRT-0186] Done with 84 vertical wires in 9 frboxes and 1 horizontal wires in 11 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 105.22 (MB), peak = 106.61 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 151.94 (MB), peak = 151.94 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:06, memory = 230.20 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:14, memory = 311.50 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:19, memory = 268.69 (MB).
    Completing 40% with 48 violations.
    elapsed time = 00:00:23, memory = 303.55 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:26, memory = 258.49 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:32, memory = 286.74 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:41, memory = 328.11 (MB).
    Completing 80% with 95 violations.
    elapsed time = 00:00:47, memory = 268.64 (MB).
    Completing 90% with 95 violations.
    elapsed time = 00:00:50, memory = 306.14 (MB).
    Completing 100% with 95 violations.
    elapsed time = 00:00:54, memory = 253.90 (MB).
[INFO DRT-0199]   Number of violations = 95.
[INFO DRT-0267] cpu time = 00:01:47, elapsed time = 00:00:55, memory = 251.87 (MB), peak = 471.23 (MB)
Total wire length = 1248229 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 324772 um.
Total wire length on LAYER met2 = 919720 um.
Total wire length on LAYER met3 = 3736 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1911.
Up-via summary (total 1911):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1734
           met2     177
           met3       0
           met4       0
-----------------------
                   1911


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 95 violations.
    elapsed time = 00:00:05, memory = 279.20 (MB).
    Completing 20% with 95 violations.
    elapsed time = 00:00:12, memory = 315.80 (MB).
    Completing 30% with 99 violations.
    elapsed time = 00:00:17, memory = 267.36 (MB).
    Completing 40% with 99 violations.
    elapsed time = 00:00:21, memory = 306.57 (MB).
    Completing 50% with 59 violations.
    elapsed time = 00:00:25, memory = 258.52 (MB).
    Completing 60% with 59 violations.
    elapsed time = 00:00:29, memory = 275.80 (MB).
    Completing 70% with 59 violations.
    elapsed time = 00:00:36, memory = 304.16 (MB).
    Completing 80% with 60 violations.
    elapsed time = 00:00:41, memory = 267.59 (MB).
    Completing 90% with 60 violations.
    elapsed time = 00:00:44, memory = 306.06 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:48, memory = 258.52 (MB).
[INFO DRT-0199]   Number of violations = 15.
[INFO DRT-0267] cpu time = 00:01:36, elapsed time = 00:00:48, memory = 258.52 (MB), peak = 477.66 (MB)
Total wire length = 1248033 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 324712 um.
Total wire length on LAYER met2 = 919588 um.
Total wire length on LAYER met3 = 3732 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1873.
Up-via summary (total 1873):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1696
           met2     177
           met3       0
           met4       0
-----------------------
                   1873


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 258.52 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 258.52 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 258.52 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
[INFO DRT-0199]   Number of violations = 15.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 258.78 (MB), peak = 477.66 (MB)
Total wire length = 1248039 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 324701 um.
Total wire length on LAYER met2 = 919602 um.
Total wire length on LAYER met3 = 3734 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1865.
Up-via summary (total 1865):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1688
           met2     177
           met3       0
           met4       0
-----------------------
                   1865


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 258.78 (MB), peak = 477.66 (MB)
Total wire length = 1248051 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 324721 um.
Total wire length on LAYER met2 = 919595 um.
Total wire length on LAYER met3 = 3734 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1903.
Up-via summary (total 1903):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1726
           met2     177
           met3       0
           met4       0
-----------------------
                   1903


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 258.78 (MB), peak = 477.66 (MB)
Total wire length = 1248051 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 324721 um.
Total wire length on LAYER met2 = 919595 um.
Total wire length on LAYER met3 = 3734 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1903.
Up-via summary (total 1903):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1726
           met2     177
           met3       0
           met4       0
-----------------------
                   1903


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 258.78 (MB), peak = 477.66 (MB)
Total wire length = 1248051 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 324721 um.
Total wire length on LAYER met2 = 919595 um.
Total wire length on LAYER met3 = 3734 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1903.
Up-via summary (total 1903):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1726
           met2     177
           met3       0
           met4       0
-----------------------
                   1903


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 258.78 (MB), peak = 477.66 (MB)
Total wire length = 1248051 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 324721 um.
Total wire length on LAYER met2 = 919595 um.
Total wire length on LAYER met3 = 3734 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1903.
Up-via summary (total 1903):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1726
           met2     177
           met3       0
           met4       0
-----------------------
                   1903


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 258.78 (MB), peak = 477.66 (MB)
Total wire length = 1248051 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 324721 um.
Total wire length on LAYER met2 = 919595 um.
Total wire length on LAYER met3 = 3734 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1903.
Up-via summary (total 1903):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1726
           met2     177
           met3       0
           met4       0
-----------------------
                   1903


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 258.78 (MB), peak = 477.66 (MB)
Total wire length = 1248051 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 324721 um.
Total wire length on LAYER met2 = 919595 um.
Total wire length on LAYER met3 = 3734 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1903.
Up-via summary (total 1903):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1726
           met2     177
           met3       0
           met4       0
-----------------------
                   1903


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 258.78 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 258.78 (MB), peak = 477.66 (MB)
Total wire length = 1248051 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 324721 um.
Total wire length on LAYER met2 = 919595 um.
Total wire length on LAYER met3 = 3734 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1903.
Up-via summary (total 1903):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1726
           met2     177
           met3       0
           met4       0
-----------------------
                   1903


[INFO DRT-0198] Complete detail routing.
Total wire length = 1248051 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 324721 um.
Total wire length on LAYER met2 = 919595 um.
Total wire length on LAYER met3 = 3734 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1903.
Up-via summary (total 1903):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1726
           met2     177
           met3       0
           met4       0
-----------------------
                   1903


[INFO DRT-0267] cpu time = 00:03:25, elapsed time = 00:01:44, memory = 258.78 (MB), peak = 477.66 (MB)

[INFO DRT-0180] Post processing.
Saving to /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_project_wrapper/runs/user_project_wrapper/results/routing/user_project_wrapper.def
