#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_0000011b692c4c20 .scope module, "instruction_decoder" "instruction_decoder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 4 "reg1";
    .port_info 3 /OUTPUT 4 "reg2";
    .port_info 4 /OUTPUT 4 "imm";
v0000011b692bcc50_0 .net "imm", 3 0, L_0000011b693434f0;  1 drivers
o0000011b692ef588 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000011b692bccf0_0 .net "instr", 15 0, o0000011b692ef588;  0 drivers
v0000011b692bc250_0 .net "opcode", 3 0, L_0000011b69344b70;  1 drivers
v0000011b692bbe90_0 .net "reg1", 3 0, L_0000011b69344530;  1 drivers
v0000011b692bc570_0 .net "reg2", 3 0, L_0000011b69343d10;  1 drivers
L_0000011b69344b70 .part o0000011b692ef588, 12, 4;
L_0000011b69344530 .part o0000011b692ef588, 8, 4;
L_0000011b69343d10 .part o0000011b692ef588, 4, 4;
L_0000011b693434f0 .part o0000011b692ef588, 0, 4;
S_0000011b692edfe0 .scope module, "tb_cpu" "tb_cpu" 3 1;
 .timescale 0 0;
v0000011b693445d0_0 .var "clk", 0 0;
v0000011b69344490_0 .var "reset", 0 0;
S_0000011b692e27b0 .scope module, "uut" "cpu" 3 6, 4 1 0, S_0000011b692edfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000011b69341650_0 .net "alu_enable", 0 0, v0000011b69340610_0;  1 drivers
v0000011b69341790_0 .net "alu_result", 7 0, v0000011b69340750_0;  1 drivers
v0000011b6933ffd0_0 .net "clk", 0 0, v0000011b693445d0_0;  1 drivers
v0000011b69340430_0 .net "data_out", 7 0, v0000011b69341330_0;  1 drivers
v0000011b69340b10_0 .net "halt", 0 0, v0000011b69341290_0;  1 drivers
v0000011b69340ed0_0 .net "instruction", 15 0, v0000011b6933ff30_0;  1 drivers
v0000011b69340930_0 .net "mem_read", 0 0, v0000011b69341c90_0;  1 drivers
v0000011b69340070_0 .net "mem_write", 0 0, v0000011b69340250_0;  1 drivers
v0000011b69340bb0_0 .net "opcode", 3 0, L_0000011b693443f0;  1 drivers
v0000011b69340110_0 .net "pc", 7 0, v0000011b69340570_0;  1 drivers
v0000011b693401b0_0 .net "pc_enable", 0 0, v0000011b693410b0_0;  1 drivers
v0000011b693402f0_0 .net "rd", 3 0, L_0000011b69344710;  1 drivers
v0000011b69344170_0 .net "reg_rs1", 7 0, v0000011b69341a10_0;  1 drivers
v0000011b69344670_0 .net "reg_rs2", 7 0, v0000011b69340a70_0;  1 drivers
v0000011b69344c10_0 .net "reg_write", 0 0, v0000011b69340c50_0;  1 drivers
v0000011b69343130_0 .net "reg_write_data", 7 0, L_0000011b69344cb0;  1 drivers
v0000011b693442b0_0 .net "reset", 0 0, v0000011b69344490_0;  1 drivers
v0000011b69343310_0 .net "rs1", 3 0, L_0000011b693433b0;  1 drivers
v0000011b69343270_0 .net "rs2", 3 0, L_0000011b69344d50;  1 drivers
v0000011b69342eb0_0 .net "state", 2 0, v0000011b69340390_0;  1 drivers
L_0000011b693443f0 .part v0000011b6933ff30_0, 12, 4;
L_0000011b69344710 .part v0000011b6933ff30_0, 8, 4;
L_0000011b693433b0 .part v0000011b6933ff30_0, 4, 4;
L_0000011b69344d50 .part v0000011b6933ff30_0, 0, 4;
L_0000011b69344cb0 .functor MUXZ 8, v0000011b69340750_0, v0000011b69341330_0, v0000011b69341c90_0, C4<>;
S_0000011b692e2940 .scope module, "alu_inst" "alu" 4 73, 5 1 0, S_0000011b692e27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /OUTPUT 8 "result";
v0000011b692bc110_0 .net "a", 7 0, v0000011b69341a10_0;  alias, 1 drivers
v0000011b692bc6b0_0 .net "b", 7 0, v0000011b69340a70_0;  alias, 1 drivers
v0000011b692bbfd0_0 .net "enable", 0 0, v0000011b69340610_0;  alias, 1 drivers
v0000011b692bc070_0 .net "opcode", 3 0, L_0000011b693443f0;  alias, 1 drivers
v0000011b69340750_0 .var "result", 7 0;
E_0000011b692bde30 .event edge, v0000011b692bbfd0_0, v0000011b692bc070_0, v0000011b692bc110_0, v0000011b692bc6b0_0;
S_0000011b692e2ad0 .scope module, "cu_inst" "control_unit" 4 40, 6 1 0, S_0000011b692e27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "alu_enable";
    .port_info 7 /OUTPUT 1 "pc_enable";
    .port_info 8 /OUTPUT 1 "halt";
    .port_info 9 /OUTPUT 3 "state";
P_0000011b692e0e50 .param/l "S_DECODE" 1 6 17, C4<001>;
P_0000011b692e0e88 .param/l "S_EXECUTE" 1 6 18, C4<010>;
P_0000011b692e0ec0 .param/l "S_FETCH" 1 6 16, C4<000>;
P_0000011b692e0ef8 .param/l "S_HALT" 1 6 21, C4<101>;
P_0000011b692e0f30 .param/l "S_MEM" 1 6 19, C4<011>;
P_0000011b692e0f68 .param/l "S_WRITEBACK" 1 6 20, C4<100>;
v0000011b69340610_0 .var "alu_enable", 0 0;
v0000011b69341830_0 .net "clk", 0 0, v0000011b693445d0_0;  alias, 1 drivers
v0000011b69341290_0 .var "halt", 0 0;
v0000011b69341c90_0 .var "mem_read", 0 0;
v0000011b69340250_0 .var "mem_write", 0 0;
v0000011b693404d0_0 .var "next_state", 2 0;
v0000011b69341150_0 .net "opcode", 3 0, L_0000011b693443f0;  alias, 1 drivers
v0000011b693410b0_0 .var "pc_enable", 0 0;
v0000011b69340c50_0 .var "reg_write", 0 0;
v0000011b693407f0_0 .net "reset", 0 0, v0000011b69344490_0;  alias, 1 drivers
v0000011b69340390_0 .var "state", 2 0;
E_0000011b692bd030 .event edge, v0000011b69340390_0, v0000011b692bc070_0;
E_0000011b692bda30 .event posedge, v0000011b693407f0_0, v0000011b69341830_0;
S_0000011b692e0fb0 .scope module, "data_mem_inst" "data_mem" 4 84, 7 1 0, S_0000011b692e27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /OUTPUT 8 "read_data";
v0000011b693409d0_0 .net "address", 7 0, v0000011b69340750_0;  alias, 1 drivers
v0000011b69341b50_0 .net "clk", 0 0, v0000011b693445d0_0;  alias, 1 drivers
v0000011b69341010 .array "mem", 255 0, 7 0;
v0000011b69341d30_0 .net "mem_read", 0 0, v0000011b69341c90_0;  alias, 1 drivers
v0000011b69340e30_0 .net "mem_write", 0 0, v0000011b69340250_0;  alias, 1 drivers
v0000011b69341330_0 .var "read_data", 7 0;
v0000011b693416f0_0 .net "write_data", 7 0, v0000011b69340a70_0;  alias, 1 drivers
E_0000011b692bd9f0 .event posedge, v0000011b69341830_0;
S_0000011b692e1140 .scope module, "instr_mem_inst" "instr_mem" 4 21, 8 1 0, S_0000011b692e27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 16 "instruction";
v0000011b693406b0_0 .net "address", 7 0, v0000011b69340570_0;  alias, 1 drivers
v0000011b6933ff30_0 .var "instruction", 15 0;
E_0000011b692bd7f0 .event edge, v0000011b693406b0_0;
S_0000011b692dff00 .scope module, "pc_inst" "pc" 4 11, 9 1 0, S_0000011b692e27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_enable";
    .port_info 3 /OUTPUT 8 "pc";
v0000011b693411f0_0 .net "clk", 0 0, v0000011b693445d0_0;  alias, 1 drivers
v0000011b69340570_0 .var "pc", 7 0;
v0000011b69340cf0_0 .net "pc_enable", 0 0, v0000011b693410b0_0;  alias, 1 drivers
v0000011b69340890_0 .net "reset", 0 0, v0000011b69344490_0;  alias, 1 drivers
S_0000011b692e0090 .scope module, "regfile_inst" "regfile" 4 58, 10 1 0, S_0000011b692e27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 4 "rs1";
    .port_info 4 /INPUT 4 "rs2";
    .port_info 5 /INPUT 4 "rd";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "out_rs1";
    .port_info 8 /OUTPUT 8 "out_rs2";
v0000011b693413d0_0 .net "clk", 0 0, v0000011b693445d0_0;  alias, 1 drivers
v0000011b69341970_0 .var/i "i", 31 0;
v0000011b69341a10_0 .var "out_rs1", 7 0;
v0000011b69340a70_0 .var "out_rs2", 7 0;
v0000011b69340f70_0 .net "rd", 3 0, L_0000011b69344710;  alias, 1 drivers
v0000011b69341470_0 .net "reg_write", 0 0, v0000011b69340c50_0;  alias, 1 drivers
v0000011b6933fe90 .array "regs", 15 0, 7 0;
v0000011b69341510_0 .net "reset", 0 0, v0000011b69344490_0;  alias, 1 drivers
v0000011b69341bf0_0 .net "rs1", 3 0, L_0000011b693433b0;  alias, 1 drivers
v0000011b693415b0_0 .net "rs2", 3 0, L_0000011b69344d50;  alias, 1 drivers
v0000011b69341ab0_0 .net "write_data", 7 0, L_0000011b69344cb0;  alias, 1 drivers
v0000011b6933fe90_0 .array/port v0000011b6933fe90, 0;
v0000011b6933fe90_1 .array/port v0000011b6933fe90, 1;
v0000011b6933fe90_2 .array/port v0000011b6933fe90, 2;
E_0000011b692bebb0/0 .event edge, v0000011b69341bf0_0, v0000011b6933fe90_0, v0000011b6933fe90_1, v0000011b6933fe90_2;
v0000011b6933fe90_3 .array/port v0000011b6933fe90, 3;
v0000011b6933fe90_4 .array/port v0000011b6933fe90, 4;
v0000011b6933fe90_5 .array/port v0000011b6933fe90, 5;
v0000011b6933fe90_6 .array/port v0000011b6933fe90, 6;
E_0000011b692bebb0/1 .event edge, v0000011b6933fe90_3, v0000011b6933fe90_4, v0000011b6933fe90_5, v0000011b6933fe90_6;
v0000011b6933fe90_7 .array/port v0000011b6933fe90, 7;
v0000011b6933fe90_8 .array/port v0000011b6933fe90, 8;
v0000011b6933fe90_9 .array/port v0000011b6933fe90, 9;
v0000011b6933fe90_10 .array/port v0000011b6933fe90, 10;
E_0000011b692bebb0/2 .event edge, v0000011b6933fe90_7, v0000011b6933fe90_8, v0000011b6933fe90_9, v0000011b6933fe90_10;
v0000011b6933fe90_11 .array/port v0000011b6933fe90, 11;
v0000011b6933fe90_12 .array/port v0000011b6933fe90, 12;
v0000011b6933fe90_13 .array/port v0000011b6933fe90, 13;
v0000011b6933fe90_14 .array/port v0000011b6933fe90, 14;
E_0000011b692bebb0/3 .event edge, v0000011b6933fe90_11, v0000011b6933fe90_12, v0000011b6933fe90_13, v0000011b6933fe90_14;
v0000011b6933fe90_15 .array/port v0000011b6933fe90, 15;
E_0000011b692bebb0/4 .event edge, v0000011b6933fe90_15, v0000011b693415b0_0;
E_0000011b692bebb0 .event/or E_0000011b692bebb0/0, E_0000011b692bebb0/1, E_0000011b692bebb0/2, E_0000011b692bebb0/3, E_0000011b692bebb0/4;
    .scope S_0000011b692dff00;
T_0 ;
    %wait E_0000011b692bda30;
    %load/vec4 v0000011b69340890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000011b69340570_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000011b69340cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000011b69340570_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000011b69340570_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000011b692e1140;
T_1 ;
    %wait E_0000011b692bd7f0;
    %load/vec4 v0000011b693406b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v0000011b6933ff30_0, 0, 16;
    %jmp T_1.2;
T_1.0 ;
    %pushi/vec4 4387, 0, 16;
    %store/vec4 v0000011b6933ff30_0, 0, 16;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000011b692e2ad0;
T_2 ;
    %wait E_0000011b692bda30;
    %load/vec4 v0000011b693407f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000011b69340390_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000011b693404d0_0;
    %assign/vec4 v0000011b69340390_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000011b692e2ad0;
T_3 ;
    %wait E_0000011b692bd030;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011b69340c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011b69341c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011b69340250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011b69340610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011b693410b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011b69341290_0, 0, 1;
    %load/vec4 v0000011b69340390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000011b693404d0_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011b693410b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000011b693404d0_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000011b693404d0_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011b69340610_0, 0, 1;
    %load/vec4 v0000011b69341150_0;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000011b69341150_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000011b69341150_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000011b693404d0_0, 0, 3;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000011b69341150_0;
    %cmpi/e 3, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000011b69341150_0;
    %cmpi/e 4, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000011b693404d0_0, 0, 3;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000011b69341150_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000011b693404d0_0, 0, 3;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000011b693404d0_0, 0, 3;
T_3.13 ;
T_3.11 ;
T_3.9 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0000011b69341150_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011b69341c90_0, 0, 1;
T_3.14 ;
    %load/vec4 v0000011b69341150_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011b69340250_0, 0, 1;
T_3.16 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000011b693404d0_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011b69340c50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000011b693404d0_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011b69341290_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000011b693404d0_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000011b692e0090;
T_4 ;
    %wait E_0000011b692bda30;
    %load/vec4 v0000011b69341510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011b69341970_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000011b69341970_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000011b69341970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b6933fe90, 0, 4;
    %load/vec4 v0000011b69341970_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011b69341970_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000011b69341470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000011b69341ab0_0;
    %load/vec4 v0000011b69340f70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b6933fe90, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000011b692e0090;
T_5 ;
    %wait E_0000011b692bebb0;
    %load/vec4 v0000011b69341bf0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000011b6933fe90, 4;
    %store/vec4 v0000011b69341a10_0, 0, 8;
    %load/vec4 v0000011b693415b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000011b6933fe90, 4;
    %store/vec4 v0000011b69340a70_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000011b692e2940;
T_6 ;
    %wait E_0000011b692bde30;
    %load/vec4 v0000011b692bbfd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000011b69340750_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000011b692bc070_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000011b69340750_0, 0, 8;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0000011b692bc110_0;
    %load/vec4 v0000011b692bc6b0_0;
    %add;
    %store/vec4 v0000011b69340750_0, 0, 8;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0000011b692bc110_0;
    %load/vec4 v0000011b692bc6b0_0;
    %sub;
    %store/vec4 v0000011b69340750_0, 0, 8;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0000011b692bc110_0;
    %load/vec4 v0000011b692bc6b0_0;
    %xor;
    %store/vec4 v0000011b69340750_0, 0, 8;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0000011b692bc6b0_0;
    %store/vec4 v0000011b69340750_0, 0, 8;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000011b692e0fb0;
T_7 ;
    %wait E_0000011b692bd9f0;
    %load/vec4 v0000011b69340e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000011b693416f0_0;
    %load/vec4 v0000011b693409d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b69341010, 0, 4;
T_7.0 ;
    %load/vec4 v0000011b69341d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000011b693409d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000011b69341010, 4;
    %assign/vec4 v0000011b69341330_0, 0;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000011b692edfe0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011b693445d0_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0000011b693445d0_0;
    %inv;
    %store/vec4 v0000011b693445d0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0000011b692edfe0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011b69344490_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011b69344490_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000011b692edfe0;
T_10 ;
    %vpi_call 3 22 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000011b692edfe0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000011b692edfe0;
T_11 ;
    %vpi_call 3 27 "$monitor", "t=%0t PC=%d OPCODE=%b", $time, v0000011b69340570_0, v0000011b69340bb0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000011b692edfe0;
T_12 ;
    %delay 300, 0;
    %vpi_call 3 35 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "src/instruction_decoder.v";
    "tests/tb_cpu.v";
    "src/cpu.v";
    "src/alu.v";
    "src/control_unit.v";
    "src/memory/data_mem.v";
    "src/memory/instr_mem.v";
    "src/pc.v";
    "src/regfile.v";
