{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 15:46:37 2024 " "Info: Processing started: Sat Mar 02 15:46:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK98M304 " "Info: Assuming node \"CK98M304\" is an undefined clock" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 42 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK98M304" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK98M304 register counter_ReadCLK\[1\] register counter_ReadCLK\[5\] 145.05 MHz 6.894 ns Internal " "Info: Clock \"CK98M304\" has Internal fmax of 145.05 MHz between source register \"counter_ReadCLK\[1\]\" and destination register \"counter_ReadCLK\[5\]\" (period= 6.894 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.451 ns + Longest register register " "Info: + Longest register to register delay is 6.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_ReadCLK\[1\] 1 REG LC_X12_Y11_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y11_N2; Fanout = 5; REG Node = 'counter_ReadCLK\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_ReadCLK[1] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(0.611 ns) 2.223 ns LessThan4~28 2 COMB LC_X15_Y12_N2 1 " "Info: 2: + IC(1.612 ns) + CELL(0.611 ns) = 2.223 ns; Loc. = LC_X15_Y12_N2; Fanout = 1; COMB Node = 'LessThan4~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { counter_ReadCLK[1] LessThan4~28 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 2.300 ns LessThan4~23 3 COMB LC_X15_Y12_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.300 ns; Loc. = LC_X15_Y12_N3; Fanout = 1; COMB Node = 'LessThan4~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { LessThan4~28 LessThan4~23 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.163 ns) 2.463 ns LessThan4~18 4 COMB LC_X15_Y12_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.163 ns) = 2.463 ns; Loc. = LC_X15_Y12_N4; Fanout = 1; COMB Node = 'LessThan4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { LessThan4~23 LessThan4~18 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.609 ns) 3.072 ns LessThan4~0 5 COMB LC_X15_Y12_N7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.609 ns) = 3.072 ns; Loc. = LC_X15_Y12_N7; Fanout = 1; COMB Node = 'LessThan4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { LessThan4~18 LessThan4~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.125 ns) 4.821 ns LessThan4~5 6 COMB LC_X13_Y11_N8 15 " "Info: 6: + IC(1.624 ns) + CELL(0.125 ns) = 4.821 ns; Loc. = LC_X13_Y11_N8; Fanout = 15; COMB Node = 'LessThan4~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { LessThan4~0 LessThan4~5 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.369 ns) 6.451 ns counter_ReadCLK\[5\] 7 REG LC_X13_Y12_N0 6 " "Info: 7: + IC(1.261 ns) + CELL(0.369 ns) = 6.451 ns; Loc. = LC_X13_Y12_N0; Fanout = 6; REG Node = 'counter_ReadCLK\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { LessThan4~5 counter_ReadCLK[5] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.954 ns ( 30.29 % ) " "Info: Total cell delay = 1.954 ns ( 30.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.497 ns ( 69.71 % ) " "Info: Total interconnect delay = 4.497 ns ( 69.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.451 ns" { counter_ReadCLK[1] LessThan4~28 LessThan4~23 LessThan4~18 LessThan4~0 LessThan4~5 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.451 ns" { counter_ReadCLK[1] {} LessThan4~28 {} LessThan4~23 {} LessThan4~18 {} LessThan4~0 {} LessThan4~5 {} counter_ReadCLK[5] {} } { 0.000ns 1.612ns 0.000ns 0.000ns 0.000ns 1.624ns 1.261ns } { 0.000ns 0.611ns 0.077ns 0.163ns 0.609ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK98M304 destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"CK98M304\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CK98M304 1 CLK PIN_J6 65 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 65; CLK Node = 'CK98M304'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK98M304 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns counter_ReadCLK\[5\] 2 REG LC_X13_Y12_N0 6 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X13_Y12_N0; Fanout = 6; REG Node = 'counter_ReadCLK\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CK98M304 counter_ReadCLK[5] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[5] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK98M304 source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"CK98M304\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CK98M304 1 CLK PIN_J6 65 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 65; CLK Node = 'CK98M304'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK98M304 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns counter_ReadCLK\[1\] 2 REG LC_X12_Y11_N2 5 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X12_Y11_N2; Fanout = 5; REG Node = 'counter_ReadCLK\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CK98M304 counter_ReadCLK[1] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[1] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[5] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[1] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 197 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 197 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.451 ns" { counter_ReadCLK[1] LessThan4~28 LessThan4~23 LessThan4~18 LessThan4~0 LessThan4~5 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.451 ns" { counter_ReadCLK[1] {} LessThan4~28 {} LessThan4~23 {} LessThan4~18 {} LessThan4~0 {} LessThan4~5 {} counter_ReadCLK[5] {} } { 0.000ns 1.612ns 0.000ns 0.000ns 0.000ns 1.624ns 1.261ns } { 0.000ns 0.611ns 0.077ns 0.163ns 0.609ns 0.125ns 0.369ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[5] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[1] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter_ReadCLK\[5\] AVG\[2\] CK98M304 10.390 ns register " "Info: tsu for register \"counter_ReadCLK\[5\]\" (data pin = \"AVG\[2\]\", clock pin = \"CK98M304\") is 10.390 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.654 ns + Longest pin register " "Info: + Longest pin to register delay is 12.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 PIN PIN_P3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_P3; Fanout = 4; PIN Node = 'AVG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.206 ns) + CELL(0.319 ns) 4.233 ns Add0~3 2 COMB LC_X14_Y12_N1 9 " "Info: 2: + IC(3.206 ns) + CELL(0.319 ns) = 4.233 ns; Loc. = LC_X14_Y12_N1; Fanout = 9; COMB Node = 'Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.525 ns" { AVG[2] Add0~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.319 ns) 5.738 ns Mux9~0 3 COMB LC_X12_Y12_N5 2 " "Info: 3: + IC(1.186 ns) + CELL(0.319 ns) = 5.738 ns; Loc. = LC_X12_Y12_N5; Fanout = 2; COMB Node = 'Mux9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { Add0~3 Mux9~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.125 ns) 7.057 ns SetCnt_ReadCLK\[6\]~0 4 COMB LC_X14_Y11_N2 3 " "Info: 4: + IC(1.194 ns) + CELL(0.125 ns) = 7.057 ns; Loc. = LC_X14_Y11_N2; Fanout = 3; COMB Node = 'SetCnt_ReadCLK\[6\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux9~0 SetCnt_ReadCLK[6]~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.611 ns) 8.766 ns LessThan4~8 5 COMB LC_X15_Y12_N6 1 " "Info: 5: + IC(1.098 ns) + CELL(0.611 ns) = 8.766 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; COMB Node = 'LessThan4~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { SetCnt_ReadCLK[6]~0 LessThan4~8 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 9.275 ns LessThan4~0 6 COMB LC_X15_Y12_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.509 ns) = 9.275 ns; Loc. = LC_X15_Y12_N7; Fanout = 1; COMB Node = 'LessThan4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { LessThan4~8 LessThan4~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.125 ns) 11.024 ns LessThan4~5 7 COMB LC_X13_Y11_N8 15 " "Info: 7: + IC(1.624 ns) + CELL(0.125 ns) = 11.024 ns; Loc. = LC_X13_Y11_N8; Fanout = 15; COMB Node = 'LessThan4~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { LessThan4~0 LessThan4~5 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.369 ns) 12.654 ns counter_ReadCLK\[5\] 8 REG LC_X13_Y12_N0 6 " "Info: 8: + IC(1.261 ns) + CELL(0.369 ns) = 12.654 ns; Loc. = LC_X13_Y12_N0; Fanout = 6; REG Node = 'counter_ReadCLK\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { LessThan4~5 counter_ReadCLK[5] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.085 ns ( 24.38 % ) " "Info: Total cell delay = 3.085 ns ( 24.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.569 ns ( 75.62 % ) " "Info: Total interconnect delay = 9.569 ns ( 75.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.654 ns" { AVG[2] Add0~3 Mux9~0 SetCnt_ReadCLK[6]~0 LessThan4~8 LessThan4~0 LessThan4~5 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.654 ns" { AVG[2] {} AVG[2]~combout {} Add0~3 {} Mux9~0 {} SetCnt_ReadCLK[6]~0 {} LessThan4~8 {} LessThan4~0 {} LessThan4~5 {} counter_ReadCLK[5] {} } { 0.000ns 0.000ns 3.206ns 1.186ns 1.194ns 1.098ns 0.000ns 1.624ns 1.261ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.611ns 0.509ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 197 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK98M304 destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"CK98M304\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CK98M304 1 CLK PIN_J6 65 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 65; CLK Node = 'CK98M304'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK98M304 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns counter_ReadCLK\[5\] 2 REG LC_X13_Y12_N0 6 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X13_Y12_N0; Fanout = 6; REG Node = 'counter_ReadCLK\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CK98M304 counter_ReadCLK[5] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[5] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.654 ns" { AVG[2] Add0~3 Mux9~0 SetCnt_ReadCLK[6]~0 LessThan4~8 LessThan4~0 LessThan4~5 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.654 ns" { AVG[2] {} AVG[2]~combout {} Add0~3 {} Mux9~0 {} SetCnt_ReadCLK[6]~0 {} LessThan4~8 {} LessThan4~0 {} LessThan4~5 {} counter_ReadCLK[5] {} } { 0.000ns 0.000ns 3.206ns 1.186ns 1.194ns 1.098ns 0.000ns 1.624ns 1.261ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.611ns 0.509ns 0.125ns 0.369ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[5] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CK98M304 Fso128 Fso128~reg0 6.344 ns register " "Info: tco from clock \"CK98M304\" to destination pin \"Fso128\" through register \"Fso128~reg0\" is 6.344 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK98M304 source 2.472 ns + Longest register " "Info: + Longest clock path from clock \"CK98M304\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CK98M304 1 CLK PIN_J6 65 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 65; CLK Node = 'CK98M304'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK98M304 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns Fso128~reg0 2 REG LC_X15_Y11_N9 1 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X15_Y11_N9; Fanout = 1; REG Node = 'Fso128~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CK98M304 Fso128~reg0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 Fso128~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} Fso128~reg0 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 262 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.637 ns + Longest register pin " "Info: + Longest register to pin delay is 3.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Fso128~reg0 1 REG LC_X15_Y11_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y11_N9; Fanout = 1; REG Node = 'Fso128~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fso128~reg0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(1.454 ns) 3.637 ns Fso128 2 PIN PIN_P10 0 " "Info: 2: + IC(2.183 ns) + CELL(1.454 ns) = 3.637 ns; Loc. = PIN_P10; Fanout = 0; PIN Node = 'Fso128'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.637 ns" { Fso128~reg0 Fso128 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 39.98 % ) " "Info: Total cell delay = 1.454 ns ( 39.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.183 ns ( 60.02 % ) " "Info: Total interconnect delay = 2.183 ns ( 60.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.637 ns" { Fso128~reg0 Fso128 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.637 ns" { Fso128~reg0 {} Fso128 {} } { 0.000ns 2.183ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 Fso128~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} Fso128~reg0 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.637 ns" { Fso128~reg0 Fso128 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.637 ns" { Fso128~reg0 {} Fso128 {} } { 0.000ns 2.183ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AVG\[2\] ReadCLK 8.575 ns Longest " "Info: Longest tpd from source pin \"AVG\[2\]\" to destination pin \"ReadCLK\" is 8.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 PIN PIN_P3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_P3; Fanout = 4; PIN Node = 'AVG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.205 ns) + CELL(0.319 ns) 4.232 ns Add0~1 2 COMB LC_X14_Y12_N5 11 " "Info: 2: + IC(3.205 ns) + CELL(0.319 ns) = 4.232 ns; Loc. = LC_X14_Y12_N5; Fanout = 11; COMB Node = 'Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { AVG[2] Add0~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.319 ns) 5.046 ns Bypass~0 3 COMB LC_X14_Y12_N6 1 " "Info: 3: + IC(0.495 ns) + CELL(0.319 ns) = 5.046 ns; Loc. = LC_X14_Y12_N6; Fanout = 1; COMB Node = 'Bypass~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { Add0~1 Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.362 ns Bypass~1 4 COMB LC_X14_Y12_N7 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 5.362 ns; Loc. = LC_X14_Y12_N7; Fanout = 1; COMB Node = 'Bypass~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { Bypass~0 Bypass~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.678 ns ReadCLK~0 5 COMB LC_X14_Y12_N8 1 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.678 ns; Loc. = LC_X14_Y12_N8; Fanout = 1; COMB Node = 'ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { Bypass~1 ReadCLK~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(1.454 ns) 8.575 ns ReadCLK 6 PIN PIN_F11 0 " "Info: 6: + IC(1.443 ns) + CELL(1.454 ns) = 8.575 ns; Loc. = PIN_F11; Fanout = 0; PIN Node = 'ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { ReadCLK~0 ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.050 ns ( 35.57 % ) " "Info: Total cell delay = 3.050 ns ( 35.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.525 ns ( 64.43 % ) " "Info: Total interconnect delay = 5.525 ns ( 64.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.575 ns" { AVG[2] Add0~1 Bypass~0 Bypass~1 ReadCLK~0 ReadCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.575 ns" { AVG[2] {} AVG[2]~combout {} Add0~1 {} Bypass~0 {} Bypass~1 {} ReadCLK~0 {} ReadCLK {} } { 0.000ns 0.000ns 3.205ns 0.495ns 0.191ns 0.191ns 1.443ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.125ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "AVGlatch\[0\] AVG\[0\] CK98M304 -0.860 ns register " "Info: th for register \"AVGlatch\[0\]\" (data pin = \"AVG\[0\]\", clock pin = \"CK98M304\") is -0.860 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK98M304 destination 2.472 ns + Longest register " "Info: + Longest clock path from clock \"CK98M304\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CK98M304 1 CLK PIN_J6 65 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 65; CLK Node = 'CK98M304'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK98M304 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns AVGlatch\[0\] 2 REG LC_X15_Y13_N8 1 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X15_Y13_N8; Fanout = 1; REG Node = 'AVGlatch\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CK98M304 AVGlatch[0] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 AVGlatch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} AVGlatch[0] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.470 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 PIN PIN_A15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A15; Fanout = 5; PIN Node = 'AVG\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.663 ns) 3.470 ns AVGlatch\[0\] 2 REG LC_X15_Y13_N8 1 " "Info: 2: + IC(2.099 ns) + CELL(0.663 ns) = 3.470 ns; Loc. = LC_X15_Y13_N8; Fanout = 1; REG Node = 'AVGlatch\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { AVG[0] AVGlatch[0] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.371 ns ( 39.51 % ) " "Info: Total cell delay = 1.371 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 60.49 % ) " "Info: Total interconnect delay = 2.099 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { AVG[0] AVGlatch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.470 ns" { AVG[0] {} AVG[0]~combout {} AVGlatch[0] {} } { 0.000ns 0.000ns 2.099ns } { 0.000ns 0.708ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 AVGlatch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} AVGlatch[0] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { AVG[0] AVGlatch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.470 ns" { AVG[0] {} AVG[0]~combout {} AVGlatch[0] {} } { 0.000ns 0.000ns 2.099ns } { 0.000ns 0.708ns 0.663ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 15:46:37 2024 " "Info: Processing ended: Sat Mar 02 15:46:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
