# Project: Direct Mapped Cache
# Contributers: Daniel Giro, Ian Lane
## Introduction
This project is direct mapped cache created in VHDL with schematics and layouts.

## Notes                                  
```bash

launch_cadence_xrun.sh -top chip_test inverter.vhd nand3.vhd nand4.vhd and2.vhd and3.vhd nor2.vhd or2.vhd or3.vhd or7.vhd xor2.vhd tx.vhd mux2to1.vhd mux2.vhd mux8.vhd Dlatch.vhd dff.vhd counter.vhd counter_1_bit.vhd counter_2_bit.vhd decoder_2_4.vhd cache_cell.vhd reg.vhd cache_block.vhd cache_mem.vhd current_state.vhd next_state.vhd tag_comparator.vhd state_machine.vhd chip.vhd chip_test.vhd -gui -access rwc

```
