// Seed: 1458591154
module module_0 (
    output wor  id_0,
    input  wire id_1
);
  wire id_3;
  assign module_1.id_7 = 0;
  wire id_4 = id_4;
  assign id_4 = id_4;
  wire id_5 = id_5;
  assign module_2.type_14 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input wand id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    output supply0 id_6,
    input uwire id_7,
    output tri0 id_8
);
  assign id_6 = id_7;
  xnor primCall (id_1, id_3, id_2, id_5, id_0, id_7, id_4);
  module_0 modCall_1 (
      id_1,
      id_3
  );
endmodule
module module_2 (
    output wand id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    input wire id_4,
    input supply1 id_5,
    output wand id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply1 id_9,
    input uwire id_10,
    output supply0 id_11,
    input tri0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    output wor id_15,
    output logic id_16,
    output wor id_17,
    input wor id_18,
    input uwire id_19,
    output wire id_20,
    output wand id_21,
    input tri0 id_22
);
  module_0 modCall_1 (
      id_20,
      id_10
  );
  always begin : LABEL_0
    id_16 <= 1'h0;
  end
endmodule
