<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab5_Memoria.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="blk_mem_gen_v7_3.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="blk_mem_gen_v7_3.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="blk_mem_gen_v7_3.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="blk_mem_gen_v7_3.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blk_mem_gen_v7_3.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="blk_mem_gen_v7_3.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="blk_mem_gen_v7_3.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="blk_mem_gen_v7_3.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="blk_mem_gen_v7_3_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="blk_mem_gen_v7_3_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blk_mem_gen_v7_3_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="blk_mem_gen_v7_3_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="memoria_mod.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="memoria_mod.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="memoria_mod.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="memoria_mod.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memoria_mod.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="memoria_mod.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="memoria_mod.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="memoria_mod.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memoria_mod_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memoria_mod_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memoria_mod_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memoria_mod_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memoria_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="memoria_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1418262453" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1418262453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418264781" xil_pn:in_ck="-8923840929982046819" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1418264781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bllk_mem_tb.vhd"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v7_3.vhd"/>
      <outfile xil_pn:name="memoria_mod.vhd"/>
      <outfile xil_pn:name="memoria_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1418264737" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2541382060801127986" xil_pn:start_ts="1418264737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418264737" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4720521840751558832" xil_pn:start_ts="1418264737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418264699" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-9152883833080048149" xil_pn:start_ts="1418264699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1418264781" xil_pn:in_ck="-8923840929982046819" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1418264781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bllk_mem_tb.vhd"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v7_3.vhd"/>
      <outfile xil_pn:name="memoria_mod.vhd"/>
      <outfile xil_pn:name="memoria_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1418264783" xil_pn:in_ck="-8923840929982046819" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8124505708691647614" xil_pn:start_ts="1418264781">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1418262708" xil_pn:in_ck="-2452423514738201810" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4391906240639736601" xil_pn:start_ts="1418262708">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="memoria_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1418261907" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1418261907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425953857" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2660089729154121266" xil_pn:start_ts="1425953856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425953857" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-180110823589142443" xil_pn:start_ts="1425953857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425953857" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1425953857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425953857" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5758582704419634764" xil_pn:start_ts="1425953857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425953857" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1425953857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425953857" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5624381325352815969" xil_pn:start_ts="1425953857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1426714403" xil_pn:in_ck="7309008149127640422" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5471597009324155790" xil_pn:start_ts="1426714393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="memoria_mod.lso"/>
      <outfile xil_pn:name="memoria_mod.ngc"/>
      <outfile xil_pn:name="memoria_mod.ngr"/>
      <outfile xil_pn:name="memoria_mod.prj"/>
      <outfile xil_pn:name="memoria_mod.stx"/>
      <outfile xil_pn:name="memoria_mod.syr"/>
      <outfile xil_pn:name="memoria_mod.xst"/>
      <outfile xil_pn:name="memoria_mod_vhdl.prj"/>
      <outfile xil_pn:name="memoria_mod_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
