{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1473808103256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473808103286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 19:08:22 2016 " "Processing started: Tue Sep 13 19:08:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473808103286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1473808103286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1sevenseg -c lab1sevenseg " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1sevenseg -c lab1sevenseg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1473808103286 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1473808105466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1sevenseg-behavior " "Found design unit 1: lab1sevenseg-behavior" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473808106903 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1sevenseg " "Found entity 1: lab1sevenseg" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473808106903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473808106903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1sevenseg " "Elaborating entity \"lab1sevenseg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1473808107192 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero lab1sevenseg.vhd(10) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(10): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 10 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107192 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "one lab1sevenseg.vhd(11) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(11): used explicit default value for signal \"one\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 11 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107192 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "two lab1sevenseg.vhd(12) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(12): used explicit default value for signal \"two\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107192 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "three lab1sevenseg.vhd(13) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(13): used explicit default value for signal \"three\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107192 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "four lab1sevenseg.vhd(14) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(14): used explicit default value for signal \"four\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107192 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "five lab1sevenseg.vhd(15) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(15): used explicit default value for signal \"five\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107192 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "six lab1sevenseg.vhd(16) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(16): used explicit default value for signal \"six\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107192 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seven lab1sevenseg.vhd(17) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(17): used explicit default value for signal \"seven\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107192 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "eight lab1sevenseg.vhd(18) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(18): used explicit default value for signal \"eight\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107192 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "nine lab1sevenseg.vhd(19) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(19): used explicit default value for signal \"nine\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107192 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a lab1sevenseg.vhd(20) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(20): used explicit default value for signal \"a\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107202 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b lab1sevenseg.vhd(21) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(21): used explicit default value for signal \"b\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107202 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c lab1sevenseg.vhd(22) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(22): used explicit default value for signal \"c\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107202 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "d lab1sevenseg.vhd(23) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(23): used explicit default value for signal \"d\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107202 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e lab1sevenseg.vhd(24) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(24): used explicit default value for signal \"e\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107202 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "f lab1sevenseg.vhd(25) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(25): used explicit default value for signal \"f\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107202 "|lab1sevenseg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "error lab1sevenseg.vhd(26) " "VHDL Signal Declaration warning at lab1sevenseg.vhd(26): used explicit default value for signal \"error\" because signal was never assigned a value" {  } { { "lab1sevenseg.vhd" "" { Text "Z:/FPGA lab/lab1sevenseg/lab1sevenseg.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473808107202 "|lab1sevenseg"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1473808109989 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1473808112753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473808112753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1473808113894 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1473808113894 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1473808113894 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1473808113894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473808114375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 19:08:34 2016 " "Processing ended: Tue Sep 13 19:08:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473808114375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473808114375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473808114375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473808114375 ""}
