// Seed: 132355233
module module_0 (
    output id_0,
    input id_1,
    output logic id_2
);
  logic id_3;
  assign id_2 = id_3;
  logic id_4;
  generate
    logic id_5 = 1;
  endgenerate
  always @(posedge id_4, posedge id_1);
  logic id_6;
endmodule
