tt support tools already cloned
2024-12-13 20:38:54,381 - project    - INFO     - creating include file
[20:38:55] INFO     Running containerized command:                                                                                                                                                      container.py:249
[20:38:55] INFO     Starting a new run of the 'Classic' flow with    flow.py:627
                    the tag 'wokwi'.                                            
[20:38:55] INFO     Starting…                                  sequential.py:278
──────────────────────────────── Verilator Lint ────────────────────────────────
[20:38:55] VERBOSE  Running 'Verilator.Lint'…                       step.py:1088
[20:38:56] VERBOSE  Logging subprocess to                           step.py:1268
                    runs/wokwi/01-verilator-lint/verilator-lint.log             
                    …                                                           
%Warning-PINMISSING:                                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_system.v:
105:23: Cell has missing pin: 'sleep_state'                                     
105 |     nt_insulin_system insulin_system (                                    
|                       ^~~~~~~~~~~~~~                                          
... For warning description see https://verilator.org/warn/PINMISSING?v=5.018   
... Use "/* verilator lint_off PINMISSING */" and lint_on around source to      
disable this message.                                                           
%Warning-PINMISSING:                                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_system.v:
118:30: Cell has missing pin: 'sleep_state'                                     
118 |     nt_norepinephrine_system norepinephrine_system (                      
|                              ^~~~~~~~~~~~~~~~~~~~~                            
%Warning-PINMISSING:                                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_system.v:
131:25: Cell has missing pin: 'sleep_state'                                     
131 |     nt_serotonin_system serotonin_system (                                
|                         ^~~~~~~~~~~~~~~~                                      
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/tt_um_moody_mimosa.v:4:23: Signal is not used:
'ui_in'                                                                         
: ... note: In instance 'tt_um_moody_mimosa'                                    
4 |     input  wire [7:0] ui_in,                                                
|                       ^~~~~                                                   
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/tt_um_moody_mimosa.v:6:23: Signal is not used:
'uio_in'                                                                        
: ... note: In instance 'tt_um_moody_mimosa'                                    
6 |     input  wire [7:0] uio_in,                                               
|                       ^~~~~~                                                  
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/tt_um_moody_mimosa.v:9:23: Signal is not used:
'ena'                                                                           
: ... note: In instance 'tt_um_moody_mimosa'                                    
9 |     input  wire       ena,                                                  
|                       ^~~                                                     
%Warning-UNDRIVEN: /workspaces/tt10-moody-mimosa/src/tt_um_moody_mimosa.v:26:16:
Signal is not driven: 'stimuli'                                                 
: ... note: In instance 'tt_um_moody_mimosa'                                    
26 |     reg [15:0] stimuli;                                                    
|                ^~~~~~~                                                        
%Warning-UNDRIVEN: /workspaces/tt10-moody-mimosa/src/tt_um_moody_mimosa.v:27:15:
Signal is not driven: 'emotional_state'                                         
: ... note: In instance 'tt_um_moody_mimosa'                                    
27 |     reg [7:0] emotional_state;                                             
|               ^~~~~~~~~~~~~~~                                                 
%Warning-UNDRIVEN: /workspaces/tt10-moody-mimosa/src/tt_um_moody_mimosa.v:28:15:
Signal is not driven: 'action'                                                  
: ... note: In instance 'tt_um_moody_mimosa'                                    
28 |     reg [7:0] action;                                                      
|               ^~~~~~                                                          
%Warning-UNDRIVEN: /workspaces/tt10-moody-mimosa/src/tt_um_moody_mimosa.v:29:15:
Signal is not driven: 'sleep_state'                                             
: ... note: In instance 'tt_um_moody_mimosa'                                    
29 |     reg [1:0] sleep_state;                                                 
|               ^~~~~~~~~~~                                                     
%Warning-UNDRIVEN: /workspaces/tt10-moody-mimosa/src/tt_um_moody_mimosa.v:30:16:
Signal is not driven: 'neurotransmitter_level_in'                               
: ... note: In instance 'tt_um_moody_mimosa'                                    
30 |     reg [15:0] neurotransmitter_level_in;                                  
|                ^~~~~~~~~~~~~~~~~~~~~~~~~                                      
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/tt_um_moody_mimosa.v:31:17: Signal is not     
used: 'neurotransmitter_level_out'                                              
: ... note: In instance 'tt_um_moody_mimosa'                                    
31 |     wire [15:0] neurotransmitter_level_out;                                
|                 ^~~~~~~~~~~~~~~~~~~~~~~~~~                                    
%Warning-UNDRIVEN:                                                              
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_cortisol_system.v:22:10:  
Signal is not driven: 'setval'                                                  
: ... note: In instance 'tt_um_moody_mimosa.dut.cortisol_system'                
22 |     wire setval;                                                           
|          ^~~~~~                                                               
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_cortisol_system.v:23:16:  
Bits of signal are not used: 'cortisol'[4:0]                                    
: ... note: In instance 'tt_um_moody_mimosa.dut.cortisol_system'                
23 |     wire [6:0] cortisol;                                                   
|                ^~~~~~~~                                                       
%Warning-UNDRIVEN:                                                              
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_glutamate_system.v:22:10: 
Signal is not driven: 'setval'                                                  
: ... note: In instance 'tt_um_moody_mimosa.dut.glutamate_system'               
22 |     wire setval;                                                           
|          ^~~~~~                                                               
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_glutamate_system.v:23:16: 
Bits of signal are not used: 'glutamate'[4:0]                                   
: ... note: In instance 'tt_um_moody_mimosa.dut.glutamate_system'               
23 |     wire [6:0] glutamate;                                                  
|                ^~~~~~~~~                                                      
%Warning-UNDRIVEN:                                                              
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_norepinephrine_system.v:22
:10: Signal is not driven: 'setval'                                             
: ... note: In instance 'tt_um_moody_mimosa.dut.norepinephrine_system'          
22 |     wire setval;                                                           
|          ^~~~~~                                                               
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_norepinephrine_system.v:23
:16: Bits of signal are not used: 'norepinephrine'[4:0]                         
: ... note: In instance 'tt_um_moody_mimosa.dut.norepinephrine_system'          
23 |     wire [6:0] norepinephrine;                                             
|                ^~~~~~~~~~~~~~                                                 
%Warning-UNDRIVEN:                                                              
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_acetylcholine_system.v:22:
10: Signal is not driven: 'setval'                                              
: ... note: In instance 'tt_um_moody_mimosa.dut.acetylcholin_system'            
22 |     wire setval;                                                           
|          ^~~~~~                                                               
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_acetylcholine_system.v:23:
16: Bits of signal are not used: 'acetylcholine'[4:0]                           
: ... note: In instance 'tt_um_moody_mimosa.dut.acetylcholin_system'            
23 |     wire [6:0] acetylcholine;                                              
|                ^~~~~~~~~~~~~                                                  
%Warning-UNDRIVEN:                                                              
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_gaba_system.v:22:10:      
Signal is not driven: 'setval'                                                  
: ... note: In instance 'tt_um_moody_mimosa.dut.gaba_system'                    
22 |     wire setval;                                                           
|          ^~~~~~                                                               
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_gaba_system.v:23:16: Bits 
of signal are not used: 'gaba'[4:0]                                             
: ... note: In instance 'tt_um_moody_mimosa.dut.gaba_system'                    
23 |     wire [6:0] gaba;                                                       
|                ^~~~                                                           
%Warning-UNDRIVEN:                                                              
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_dopamine_system.v:22:10:  
Signal is not driven: 'setval'                                                  
: ... note: In instance 'tt_um_moody_mimosa.dut.dopamine_system'                
22 |     wire setval;                                                           
|          ^~~~~~                                                               
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_dopamine_system.v:23:16:  
Bits of signal are not used: 'dopamine'[4:0]                                    
: ... note: In instance 'tt_um_moody_mimosa.dut.dopamine_system'                
23 |     wire [6:0] dopamine;                                                   
|                ^~~~~~~~                                                       
%Warning-UNDRIVEN:                                                              
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_insulin_system.v:22:10:   
Signal is not driven: 'setval'                                                  
: ... note: In instance 'tt_um_moody_mimosa.dut.insulin_system'                 
22 |     wire setval;                                                           
|          ^~~~~~                                                               
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_insulin_system.v:23:16:   
Bits of signal are not used: 'insulin'[4:0]                                     
: ... note: In instance 'tt_um_moody_mimosa.dut.insulin_system'                 
23 |     wire [6:0] insulin;                                                    
|                ^~~~~~~                                                        
%Warning-UNDRIVEN:                                                              
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_serotonin_system.v:22:10: 
Signal is not driven: 'setval'                                                  
: ... note: In instance 'tt_um_moody_mimosa.dut.serotonin_system'               
22 |     wire setval;                                                           
|          ^~~~~~                                                               
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_serotonin_system.v:23:16: 
Bits of signal are not used: 'serotonin'[4:0]                                   
: ... note: In instance 'tt_um_moody_mimosa.dut.serotonin_system'               
23 |     wire [6:0] serotonin;                                                  
|                ^~~~~~~~~                                                      
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_acetylcholine_regulator.v:
4:23: Signal is not used: 'neurotransmitter_level'                              
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.acetylcholin_system.acetylcholine_regulator'            
4 |     input wire [15:0] neurotransmitter_level,                               
|                       ^~~~~~~~~~~~~~~~~~~~~~                                  
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_acetylcholine_regulator.v:
5:22: Signal is not used: 'emotional_state'                                     
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.acetylcholin_system.acetylcholine_regulator'            
5 |     input wire [7:0] emotional_state,                                       
|                      ^~~~~~~~~~~~~~~                                          
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_acetylcholine_regulator.v:
6:23: Signal is not used: 'stimuli'                                             
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.acetylcholin_system.acetylcholine_regulator'            
6 |     input wire [15:0] stimuli,                                              
|                       ^~~~~~~                                                 
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_acetylcholine_regulator.v:
7:22: Signal is not used: 'action'                                              
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.acetylcholin_system.acetylcholine_regulator'            
7 |     input wire [7:0] action,                                                
|                      ^~~~~~                                                   
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_acetylcholine_regulator.v:
8:22: Signal is not used: 'sleep_state'                                         
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.acetylcholin_system.acetylcholine_regulator'            
8 |     input wire [1:0] sleep_state,                                           
|                      ^~~~~~~~~~~                                              
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_gaba_regulator.v:6:23:    
Signal is not used: 'neurotransmitter_level'                                    
: ... note: In instance 'tt_um_moody_mimosa.dut.gaba_system.gaba_regulator'     
6 |     input wire [15:0] neurotransmitter_level,                               
|                       ^~~~~~~~~~~~~~~~~~~~~~                                  
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_gaba_regulator.v:7:22:    
Signal is not used: 'emotional_state'                                           
: ... note: In instance 'tt_um_moody_mimosa.dut.gaba_system.gaba_regulator'     
7 |     input wire [7:0] emotional_state,                                       
|                      ^~~~~~~~~~~~~~~                                          
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_gaba_regulator.v:8:23:    
Signal is not used: 'stimuli'                                                   
: ... note: In instance 'tt_um_moody_mimosa.dut.gaba_system.gaba_regulator'     
8 |     input wire [15:0] stimuli,                                              
|                       ^~~~~~~                                                 
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_gaba_regulator.v:9:22:    
Signal is not used: 'action'                                                    
: ... note: In instance 'tt_um_moody_mimosa.dut.gaba_system.gaba_regulator'     
9 |     input wire [7:0] action,                                                
|                      ^~~~~~                                                   
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_gaba_regulator.v:10:22:   
Signal is not used: 'sleep_state'                                               
: ... note: In instance 'tt_um_moody_mimosa.dut.gaba_system.gaba_regulator'     
10 |     input wire [1:0] sleep_state,                                          
|                      ^~~~~~~~~~~                                              
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_dopamine_regulator.v:6:23:
Signal is not used: 'neurotransmitter_level'                                    
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.dopamine_system.dopamine_regulator'                     
6 |     input wire [15:0] neurotransmitter_level,                               
|                       ^~~~~~~~~~~~~~~~~~~~~~                                  
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_dopamine_regulator.v:7:22:
Signal is not used: 'emotional_state'                                           
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.dopamine_system.dopamine_regulator'                     
7 |     input wire [7:0] emotional_state,                                       
|                      ^~~~~~~~~~~~~~~                                          
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_dopamine_regulator.v:8:23:
Signal is not used: 'stimuli'                                                   
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.dopamine_system.dopamine_regulator'                     
8 |     input wire [15:0] stimuli,                                              
|                       ^~~~~~~                                                 
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_dopamine_regulator.v:9:22:
Signal is not used: 'action'                                                    
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.dopamine_system.dopamine_regulator'                     
9 |     input wire [7:0] action,                                                
|                      ^~~~~~                                                   
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_dopamine_regulator.v:10:22
: Signal is not used: 'sleep_state'                                             
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.dopamine_system.dopamine_regulator'                     
10 |     input wire [1:0] sleep_state,                                          
|                      ^~~~~~~~~~~                                              
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_insulin_regulator.v:6:23: 
Signal is not used: 'neurotransmitter_level'                                    
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.insulin_system.insulin_regulator'                       
6 |     input wire [15:0] neurotransmitter_level,                               
|                       ^~~~~~~~~~~~~~~~~~~~~~                                  
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_insulin_regulator.v:7:22: 
Signal is not used: 'emotional_state'                                           
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.insulin_system.insulin_regulator'                       
7 |     input wire [7:0] emotional_state,                                       
|                      ^~~~~~~~~~~~~~~                                          
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_insulin_regulator.v:8:23: 
Signal is not used: 'stimuli'                                                   
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.insulin_system.insulin_regulator'                       
8 |     input wire [15:0] stimuli,                                              
|                       ^~~~~~~                                                 
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_insulin_regulator.v:9:22: 
Signal is not used: 'action'                                                    
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.insulin_system.insulin_regulator'                       
9 |     input wire [7:0] action,                                                
|                      ^~~~~~                                                   
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_insulin_regulator.v:10:22:
Signal is not used: 'sleep_state'                                               
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.insulin_system.insulin_regulator'                       
10 |     input wire [1:0] sleep_state,                                          
|                      ^~~~~~~~~~~                                              
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_serotonin_regulator.v:6:23
: Signal is not used: 'neurotransmitter_level'                                  
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.serotonin_system.serotonin_regulator'                   
6 |     input wire [15:0] neurotransmitter_level,                               
|                       ^~~~~~~~~~~~~~~~~~~~~~                                  
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_serotonin_regulator.v:7:22
: Signal is not used: 'emotional_state'                                         
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.serotonin_system.serotonin_regulator'                   
7 |     input wire [7:0] emotional_state,                                       
|                      ^~~~~~~~~~~~~~~                                          
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_serotonin_regulator.v:8:23
: Signal is not used: 'stimuli'                                                 
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.serotonin_system.serotonin_regulator'                   
8 |     input wire [15:0] stimuli,                                              
|                       ^~~~~~~                                                 
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_serotonin_regulator.v:9:22
: Signal is not used: 'action'                                                  
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.serotonin_system.serotonin_regulator'                   
9 |     input wire [7:0] action,                                                
|                      ^~~~~~                                                   
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_serotonin_regulator.v:10:2
2: Signal is not used: 'sleep_state'                                            
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.serotonin_system.serotonin_regulator'                   
10 |     input wire [1:0] sleep_state,                                          
|                      ^~~~~~~~~~~                                              
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_cortisol_regulator.v:6:23:
Signal is not used: 'neurotransmitter_level'                                    
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.cortisol_system.cortisol_regulator'                     
6 |     input wire [15:0] neurotransmitter_level,                               
|                       ^~~~~~~~~~~~~~~~~~~~~~                                  
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_cortisol_regulator.v:7:22:
Signal is not used: 'emotional_state'                                           
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.cortisol_system.cortisol_regulator'                     
7 |     input wire [7:0] emotional_state,                                       
|                      ^~~~~~~~~~~~~~~                                          
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_cortisol_regulator.v:8:23:
Signal is not used: 'stimuli'                                                   
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.cortisol_system.cortisol_regulator'                     
8 |     input wire [15:0] stimuli,                                              
|                       ^~~~~~~                                                 
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_cortisol_regulator.v:9:22:
Signal is not used: 'action'                                                    
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.cortisol_system.cortisol_regulator'                     
9 |     input wire [7:0] action,                                                
|                      ^~~~~~                                                   
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_cortisol_regulator.v:10:22
: Signal is not used: 'sleep_state'                                             
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.cortisol_system.cortisol_regulator'                     
10 |     input wire [1:0] sleep_state,                                          
|                      ^~~~~~~~~~~                                              
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_glutamate_regulator.v:6:23
: Signal is not used: 'neurotransmitter_level'                                  
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.glutamate_system.glutamate_regulator'                   
6 |     input wire [15:0] neurotransmitter_level,                               
|                       ^~~~~~~~~~~~~~~~~~~~~~                                  
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_glutamate_regulator.v:7:22
: Signal is not used: 'emotional_state'                                         
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.glutamate_system.glutamate_regulator'                   
7 |     input wire [7:0] emotional_state,                                       
|                      ^~~~~~~~~~~~~~~                                          
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_glutamate_regulator.v:8:23
: Signal is not used: 'stimuli'                                                 
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.glutamate_system.glutamate_regulator'                   
8 |     input wire [15:0] stimuli,                                              
|                       ^~~~~~~                                                 
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_glutamate_regulator.v:9:22
: Signal is not used: 'action'                                                  
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.glutamate_system.glutamate_regulator'                   
9 |     input wire [7:0] action,                                                
|                      ^~~~~~                                                   
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_glutamate_regulator.v:10:2
2: Signal is not used: 'sleep_state'                                            
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.glutamate_system.glutamate_regulator'                   
10 |     input wire [1:0] sleep_state,                                          
|                      ^~~~~~~~~~~                                              
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_norepinephrine_regulator.v
:6:23: Signal is not used: 'neurotransmitter_level'                             
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.norepinephrine_system.norepinephrine_regulator'         
6 |     input wire [15:0] neurotransmitter_level,                               
|                       ^~~~~~~~~~~~~~~~~~~~~~                                  
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_norepinephrine_regulator.v
:7:22: Signal is not used: 'emotional_state'                                    
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.norepinephrine_system.norepinephrine_regulator'         
7 |     input wire [7:0] emotional_state,                                       
|                      ^~~~~~~~~~~~~~~                                          
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_norepinephrine_regulator.v
:8:23: Signal is not used: 'stimuli'                                            
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.norepinephrine_system.norepinephrine_regulator'         
8 |     input wire [15:0] stimuli,                                              
|                       ^~~~~~~                                                 
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_norepinephrine_regulator.v
:9:22: Signal is not used: 'action'                                             
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.norepinephrine_system.norepinephrine_regulator'         
9 |     input wire [7:0] action,                                                
|                      ^~~~~~                                                   
%Warning-UNUSEDSIGNAL:                                                          
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_norepinephrine_regulator.v
:10:22: Signal is not used: 'sleep_state'                                       
: ... note: In instance                                                         
'tt_um_moody_mimosa.dut.norepinephrine_system.norepinephrine_regulator'         
10 |     input wire [1:0] sleep_state,                                          
|                      ^~~~~~~~~~~                                              
────────────────────────── Lint Timing Errors Checker ──────────────────────────
[20:38:56] VERBOSE  Running 'Checker.LintTimingConstructs'…         step.py:1088
[20:38:56] INFO     Check for Lint Timing Errors clear.           checker.py:404
───────────────────────────── Lint Errors Checker ──────────────────────────────
[20:38:56] VERBOSE  Running 'Checker.LintErrors'…                   step.py:1088
[20:38:56] INFO     Check for Lint errors clear.                  checker.py:132
──────────────────────────── Lint Warnings Checker ─────────────────────────────
[20:38:56] VERBOSE  Running 'Checker.LintWarnings'…                 step.py:1088
[20:38:56] WARNING  68 Lint warnings found.                       checker.py:123
───────────────────────────── Generate JSON Header ─────────────────────────────
[20:38:56] VERBOSE  Running 'Yosys.JsonHeader'…                     step.py:1088
[20:38:57] VERBOSE  Logging subprocess to                           step.py:1268
                    runs/wokwi/05-yosys-jsonheader/yosys-jsonheader             
                    .log…                                                       
                                                                                
/----------------------------------------------------------------------------\  
|                                                                            |  
|  yosys -- Yosys Open SYnthesis Suite                                       |  
|                                                                            |  
|  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |  
|                                                                            |  
|  Permission to use, copy, modify, and/or distribute this software for any  |  
|  purpose with or without fee is hereby granted, provided that the above    |  
|  copyright notice and this permission notice appear in all copies.         |  
|                                                                            |  
|  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |  
|  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |  
|  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |  
|  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |  
|  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |  
|  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |  
|  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |  
|                                                                            |  
\----------------------------------------------------------------------------/  
                                                                                
Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)                     
                                                                                
Loaded SDC plugin                                                               
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> 
skip.                                                                           
[TCL: yosys -import] Command name collision: found pre-existing command `eval'  
-> skip.                                                                        
[TCL: yosys -import] Command name collision: found pre-existing command `exec'  
-> skip.                                                                        
[TCL: yosys -import] Command name collision: found pre-existing command `read'  
-> skip.                                                                        
[TCL: yosys -import] Command name collision: found pre-existing command `trace' 
-> skip.                                                                        
                                                                                
1. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/runs/wokwi/tmp/e5e950fa9d9f4d879af320bbc1e04955.bb
.v                                                                              
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/runs/wokwi/tmp/e5e950fa9d9f4d879af320bbc1e04955.b
b.v' to AST representation.                                                     
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.        
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.         
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.          
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.  
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.  
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.  
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.                                      
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.                                      
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_12'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_3'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_4'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_6'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_8'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso0n_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso0p_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso1n_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso1p_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputisolatch_1'.                                     
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_1'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_16'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_2'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_4'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_8'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.                                   
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.                           
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.                           
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.                           
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.                                  
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.                              
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.                              
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.          
Successfully finished Verilog frontend.                                         
                                                                                
2. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/tt_um_moody_mimosa.v                          
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/tt_um_moody_mimosa.v' to AST representation. 
Generating RTLIL representation for module `\tt_um_moody_mimosa'.               
Successfully finished Verilog frontend.                                         
                                                                                
3. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_acetylcholine_regulator.v 
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_acetylcholine_regulator.v
' to AST representation.                                                        
Generating RTLIL representation for module `\nt_acetylcholine_regulator'.       
Successfully finished Verilog frontend.                                         
                                                                                
4. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_cortisol_system.v         
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_cortisol_system.v' to AST
representation.                                                                 
Generating RTLIL representation for module `\nt_cortisol_system'.               
Successfully finished Verilog frontend.                                         
                                                                                
5. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_gaba_regulator.v          
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_gaba_regulator.v' to AST 
representation.                                                                 
Generating RTLIL representation for module `\nt_gaba_regulator'.                
Successfully finished Verilog frontend.                                         
                                                                                
6. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_glutamate_system.v        
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_glutamate_system.v' to   
AST representation.                                                             
Generating RTLIL representation for module `\nt_glutamate_system'.              
Successfully finished Verilog frontend.                                         
                                                                                
7. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_level.v  
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_level.v'
to AST representation.                                                          
Generating RTLIL representation for module `\nt_neurotransmitter_level'.        
Successfully finished Verilog frontend.                                         
                                                                                
8. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_norepinephrine_system.v   
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_norepinephrine_system.v' 
to AST representation.                                                          
Generating RTLIL representation for module `\nt_norepinephrine_system'.         
Successfully finished Verilog frontend.                                         
                                                                                
9. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_acetylcholine_system.v    
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_acetylcholine_system.v'  
to AST representation.                                                          
Generating RTLIL representation for module `\nt_acetylcholine_system'.          
Successfully finished Verilog frontend.                                         
                                                                                
10. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_dopamine_regulator.v      
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_dopamine_regulator.v' to 
AST representation.                                                             
Generating RTLIL representation for module `\nt_dopamine_regulator'.            
Successfully finished Verilog frontend.                                         
                                                                                
11. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_gaba_system.v             
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_gaba_system.v' to AST    
representation.                                                                 
Generating RTLIL representation for module `\nt_gaba_system'.                   
Successfully finished Verilog frontend.                                         
                                                                                
12. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_insulin_regulator.v       
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_insulin_regulator.v' to  
AST representation.                                                             
Generating RTLIL representation for module `\nt_insulin_regulator'.             
Successfully finished Verilog frontend.                                         
                                                                                
13. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_system.v 
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_system.v
' to AST representation.                                                        
Generating RTLIL representation for module `\nt_neurotransmitter_system'.       
Successfully finished Verilog frontend.                                         
                                                                                
14. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_serotonin_regulator.v     
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_serotonin_regulator.v' to
AST representation.                                                             
Generating RTLIL representation for module `\nt_serotonin_regulator'.           
Successfully finished Verilog frontend.                                         
                                                                                
15. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_cortisol_regulator.v      
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_cortisol_regulator.v' to 
AST representation.                                                             
Generating RTLIL representation for module `\nt_cortisol_regulator'.            
Successfully finished Verilog frontend.                                         
                                                                                
16. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_dopamine_system.v         
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_dopamine_system.v' to AST
representation.                                                                 
Generating RTLIL representation for module `\nt_dopamine_system'.               
Successfully finished Verilog frontend.                                         
                                                                                
17. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_glutamate_regulator.v     
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_glutamate_regulator.v' to
AST representation.                                                             
Generating RTLIL representation for module `\nt_glutamate_regulator'.           
Successfully finished Verilog frontend.                                         
                                                                                
18. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_insulin_system.v          
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_insulin_system.v' to AST 
representation.                                                                 
Generating RTLIL representation for module `\nt_insulin_system'.                
Successfully finished Verilog frontend.                                         
                                                                                
19. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_norepinephrine_regulator.v
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_norepinephrine_regulator.
v' to AST representation.                                                       
Generating RTLIL representation for module `\nt_norepinephrine_regulator'.      
Successfully finished Verilog frontend.                                         
                                                                                
20. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_serotonin_system.v        
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_serotonin_system.v' to   
AST representation.                                                             
Generating RTLIL representation for module `\nt_serotonin_system'.              
Successfully finished Verilog frontend.                                         
                                                                                
21. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
21.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_moody_mimosa                                                
Used module:     \nt_neurotransmitter_system                                    
Used module:         \nt_serotonin_system                                       
Used module:             \nt_neurotransmitter_level                             
Used module:             \nt_serotonin_regulator                                
Used module:         \nt_norepinephrine_system                                  
Used module:             \nt_norepinephrine_regulator                           
Used module:         \nt_insulin_system                                         
Used module:             \nt_insulin_regulator                                  
Used module:         \nt_glutamate_system                                       
Used module:             \nt_glutamate_regulator                                
Used module:         \nt_gaba_system                                            
Used module:             \nt_gaba_regulator                                     
Used module:         \nt_dopamine_system                                        
Used module:             \nt_dopamine_regulator                                 
Used module:         \nt_cortisol_system                                        
Used module:             \nt_cortisol_regulator                                 
Used module:         \nt_acetylcholine_system                                   
Used module:             \nt_acetylcholine_regulator                            
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
                                                                                
21.2. Executing AST frontend in derive mode using pre-parsed AST for module     
`\nt_neurotransmitter_level'.                                                   
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Generating RTLIL representation for module                                      
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Found cached RTLIL representation for module                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Found cached RTLIL representation for module                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Found cached RTLIL representation for module                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Found cached RTLIL representation for module                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Found cached RTLIL representation for module                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Found cached RTLIL representation for module                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Found cached RTLIL representation for module                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
                                                                                
21.3. Analyzing design hierarchy..                                              
Top module:  \tt_um_moody_mimosa                                                
Used module:     \nt_neurotransmitter_system                                    
Used module:         \nt_serotonin_system                                       
Used module:                                                                    
$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level     
Used module:             \nt_serotonin_regulator                                
Used module:         \nt_norepinephrine_system                                  
Used module:             \nt_norepinephrine_regulator                           
Used module:         \nt_insulin_system                                         
Used module:             \nt_insulin_regulator                                  
Used module:         \nt_glutamate_system                                       
Used module:             \nt_glutamate_regulator                                
Used module:         \nt_gaba_system                                            
Used module:             \nt_gaba_regulator                                     
Used module:         \nt_dopamine_system                                        
Used module:             \nt_dopamine_regulator                                 
Used module:         \nt_cortisol_system                                        
Used module:             \nt_cortisol_regulator                                 
Used module:         \nt_acetylcholine_system                                   
Used module:             \nt_acetylcholine_regulator                            
                                                                                
21.4. Analyzing design hierarchy..                                              
Top module:  \tt_um_moody_mimosa                                                
Used module:     \nt_neurotransmitter_system                                    
Used module:         \nt_serotonin_system                                       
Used module:                                                                    
$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level     
Used module:             \nt_serotonin_regulator                                
Used module:         \nt_norepinephrine_system                                  
Used module:             \nt_norepinephrine_regulator                           
Used module:         \nt_insulin_system                                         
Used module:             \nt_insulin_regulator                                  
Used module:         \nt_glutamate_system                                       
Used module:             \nt_glutamate_regulator                                
Used module:         \nt_gaba_system                                            
Used module:             \nt_gaba_regulator                                     
Used module:         \nt_dopamine_system                                        
Used module:             \nt_dopamine_regulator                                 
Used module:         \nt_cortisol_system                                        
Used module:             \nt_cortisol_regulator                                 
Used module:         \nt_acetylcholine_system                                   
Used module:             \nt_acetylcholine_regulator                            
Removing unused module `\nt_neurotransmitter_level'.                            
Removed 1 unused modules.                                                       
Renaming module tt_um_moody_mimosa to tt_um_moody_mimosa.                       
                                                                                
22. Executing PROC pass (convert processes to netlists).                        
                                                                                
22.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).    
Cleaned up 0 empty switches.                                                    
                                                                                
22.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).    
Marked 6 switch rules as full_case in process                                   
$proc$/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_lev
el.v:18$12 in module                                                            
$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.    
Removed a total of 0 dead cases.                                                
                                                                                
22.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).    
Removed 0 redundant assignments.                                                
Promoted 0 assignments to connections.                                          
                                                                                
22.4. Executing PROC_INIT pass (extract init attributes).                       
                                                                                
22.5. Executing PROC_ARST pass (detect async resets in processes).              
Found async reset \rst_n in                                                     
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.$pr
oc$/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_level.
v:18$12'.                                                                       
                                                                                
22.6. Executing PROC_ROM pass (convert switches to ROMs).                       
Converted 0 switches.                                                           
<suppressed ~8 debug messages>                                                  
                                                                                
22.7. Executing PROC_MUX pass (convert decision trees to multiplexers).         
Creating decoders for process                                                   
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.$pr
oc$/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_level.
v:18$12'.                                                                       
1/1: $0\value[6:0]                                                              
                                                                                
22.8. Executing PROC_DLATCH pass (convert process syncs to latches).            
                                                                                
22.9. Executing PROC_DFF pass (convert process syncs to FFs).                   
Creating register for signal                                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.\va
lue' using process                                                              
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.$pr
oc$/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_level.
v:18$12'.                                                                       
created $adff cell `$procdff$45' with positive edge clock and negative level    
reset.                                                                          
                                                                                
22.10. Executing PROC_MEMWR pass (convert process memory writes to cells).      
                                                                                
22.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).   
Found and cleaned up 8 empty switches in                                        
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.$pr
oc$/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_level.
v:18$12'.                                                                       
Removing empty process                                                          
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.$pr
oc$/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_level.
v:18$12'.                                                                       
Cleaned up 8 empty switches.                                                    
                                                                                
22.12. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_moody_mimosa.                                           
Optimizing module nt_norepinephrine_regulator.                                  
Optimizing module nt_insulin_system.                                            
Optimizing module nt_glutamate_regulator.                                       
Optimizing module nt_dopamine_system.                                           
Optimizing module nt_cortisol_regulator.                                        
Optimizing module nt_serotonin_regulator.                                       
Optimizing module nt_neurotransmitter_system.                                   
Optimizing module nt_insulin_regulator.                                         
Optimizing module nt_gaba_system.                                               
Optimizing module nt_dopamine_regulator.                                        
Optimizing module nt_acetylcholine_system.                                      
Optimizing module nt_norepinephrine_system.                                     
Optimizing module                                                               
$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.    
<suppressed ~1 debug messages>                                                  
Optimizing module nt_glutamate_system.                                          
Optimizing module nt_gaba_regulator.                                            
Optimizing module nt_cortisol_system.                                           
Optimizing module nt_acetylcholine_regulator.                                   
Optimizing module nt_serotonin_system.                                          
                                                                                
23. Executing FLATTEN pass (flatten design).                                    
Deleting now unused module nt_norepinephrine_regulator.                         
Deleting now unused module nt_insulin_system.                                   
Deleting now unused module nt_glutamate_regulator.                              
Deleting now unused module nt_dopamine_system.                                  
Deleting now unused module nt_cortisol_regulator.                               
Deleting now unused module nt_serotonin_regulator.                              
Deleting now unused module nt_neurotransmitter_system.                          
Deleting now unused module nt_insulin_regulator.                                
Deleting now unused module nt_gaba_system.                                      
Deleting now unused module nt_dopamine_regulator.                               
Deleting now unused module nt_acetylcholine_system.                             
Deleting now unused module nt_norepinephrine_system.                            
Deleting now unused module                                                      
$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.    
Deleting now unused module nt_glutamate_system.                                 
Deleting now unused module nt_gaba_regulator.                                   
Deleting now unused module nt_cortisol_system.                                  
Deleting now unused module nt_acetylcholine_regulator.                          
Deleting now unused module nt_serotonin_system.                                 
<suppressed ~25 debug messages>                                                 
                                                                                
24. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
Removed 168 unused cells and 470 unused wires.                                  
<suppressed ~415 debug messages>                                                
                                                                                
End of script. Logfile hash: 4b9a1d0467, CPU: user 0.09s system 0.01s, MEM:     
53.83 MB peak                                                                   
Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)                     
Time spent: 41% 40x read_verilog (0 sec), 31% 1x proc_dff (0 sec), ...          
────────────────────────────────── Synthesis ───────────────────────────────────
[20:38:57] VERBOSE  Running 'Yosys.Synthesis'…                      step.py:1088
[20:38:57] VERBOSE  Logging subprocess to                           step.py:1268
                    runs/wokwi/06-yosys-synthesis/yosys-synthesis.l             
                    og…                                                         
                                                                                
/----------------------------------------------------------------------------\  
|                                                                            |  
|  yosys -- Yosys Open SYnthesis Suite                                       |  
|                                                                            |  
|  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |  
|                                                                            |  
|  Permission to use, copy, modify, and/or distribute this software for any  |  
|  purpose with or without fee is hereby granted, provided that the above    |  
|  copyright notice and this permission notice appear in all copies.         |  
|                                                                            |  
|  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |  
|  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |  
|  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |  
|  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |  
|  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |  
|  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |  
|  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |  
|                                                                            |  
\----------------------------------------------------------------------------/  
                                                                                
Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)                     
                                                                                
Loaded SDC plugin                                                               
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> 
skip.                                                                           
[TCL: yosys -import] Command name collision: found pre-existing command `eval'  
-> skip.                                                                        
[TCL: yosys -import] Command name collision: found pre-existing command `exec'  
-> skip.                                                                        
[TCL: yosys -import] Command name collision: found pre-existing command `read'  
-> skip.                                                                        
[TCL: yosys -import] Command name collision: found pre-existing command `trace' 
-> skip.                                                                        
                                                                                
1. Executing Liberty frontend:                                                  
/home/vscode/ttsetup/pdk/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06
ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
Imported 428 cell types from liberty file.                                      
                                                                                
2. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/tt_um_moody_mimosa.v                          
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/tt_um_moody_mimosa.v' to AST representation. 
Generating RTLIL representation for module `\tt_um_moody_mimosa'.               
Successfully finished Verilog frontend.                                         
                                                                                
3. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_acetylcholine_regulator.v 
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_acetylcholine_regulator.v
' to AST representation.                                                        
Generating RTLIL representation for module `\nt_acetylcholine_regulator'.       
Successfully finished Verilog frontend.                                         
                                                                                
4. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_cortisol_system.v         
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_cortisol_system.v' to AST
representation.                                                                 
Generating RTLIL representation for module `\nt_cortisol_system'.               
Successfully finished Verilog frontend.                                         
                                                                                
5. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_gaba_regulator.v          
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_gaba_regulator.v' to AST 
representation.                                                                 
Generating RTLIL representation for module `\nt_gaba_regulator'.                
Successfully finished Verilog frontend.                                         
                                                                                
6. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_glutamate_system.v        
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_glutamate_system.v' to   
AST representation.                                                             
Generating RTLIL representation for module `\nt_glutamate_system'.              
Successfully finished Verilog frontend.                                         
                                                                                
7. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_level.v  
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_level.v'
to AST representation.                                                          
Generating RTLIL representation for module `\nt_neurotransmitter_level'.        
Successfully finished Verilog frontend.                                         
                                                                                
8. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_norepinephrine_system.v   
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_norepinephrine_system.v' 
to AST representation.                                                          
Generating RTLIL representation for module `\nt_norepinephrine_system'.         
Successfully finished Verilog frontend.                                         
                                                                                
9. Executing Verilog-2005 frontend:                                             
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_acetylcholine_system.v    
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_acetylcholine_system.v'  
to AST representation.                                                          
Generating RTLIL representation for module `\nt_acetylcholine_system'.          
Successfully finished Verilog frontend.                                         
                                                                                
10. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_dopamine_regulator.v      
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_dopamine_regulator.v' to 
AST representation.                                                             
Generating RTLIL representation for module `\nt_dopamine_regulator'.            
Successfully finished Verilog frontend.                                         
                                                                                
11. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_gaba_system.v             
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_gaba_system.v' to AST    
representation.                                                                 
Generating RTLIL representation for module `\nt_gaba_system'.                   
Successfully finished Verilog frontend.                                         
                                                                                
12. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_insulin_regulator.v       
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_insulin_regulator.v' to  
AST representation.                                                             
Generating RTLIL representation for module `\nt_insulin_regulator'.             
Successfully finished Verilog frontend.                                         
                                                                                
13. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_system.v 
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_system.v
' to AST representation.                                                        
Generating RTLIL representation for module `\nt_neurotransmitter_system'.       
Successfully finished Verilog frontend.                                         
                                                                                
14. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_serotonin_regulator.v     
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_serotonin_regulator.v' to
AST representation.                                                             
Generating RTLIL representation for module `\nt_serotonin_regulator'.           
Successfully finished Verilog frontend.                                         
                                                                                
15. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_cortisol_regulator.v      
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_cortisol_regulator.v' to 
AST representation.                                                             
Generating RTLIL representation for module `\nt_cortisol_regulator'.            
Successfully finished Verilog frontend.                                         
                                                                                
16. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_dopamine_system.v         
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_dopamine_system.v' to AST
representation.                                                                 
Generating RTLIL representation for module `\nt_dopamine_system'.               
Successfully finished Verilog frontend.                                         
                                                                                
17. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_glutamate_regulator.v     
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_glutamate_regulator.v' to
AST representation.                                                             
Generating RTLIL representation for module `\nt_glutamate_regulator'.           
Successfully finished Verilog frontend.                                         
                                                                                
18. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_insulin_system.v          
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_insulin_system.v' to AST 
representation.                                                                 
Generating RTLIL representation for module `\nt_insulin_system'.                
Successfully finished Verilog frontend.                                         
                                                                                
19. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_norepinephrine_regulator.v
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_norepinephrine_regulator.
v' to AST representation.                                                       
Generating RTLIL representation for module `\nt_norepinephrine_regulator'.      
Successfully finished Verilog frontend.                                         
                                                                                
20. Executing Verilog-2005 frontend:                                            
/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_serotonin_system.v        
Parsing SystemVerilog input from                                                
`/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_serotonin_system.v' to   
AST representation.                                                             
Generating RTLIL representation for module `\nt_serotonin_system'.              
Successfully finished Verilog frontend.                                         
                                                                                
21. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
21.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_moody_mimosa                                                
Used module:     \nt_neurotransmitter_system                                    
Used module:         \nt_serotonin_system                                       
Used module:             \nt_neurotransmitter_level                             
Used module:             \nt_serotonin_regulator                                
Used module:         \nt_norepinephrine_system                                  
Used module:             \nt_norepinephrine_regulator                           
Used module:         \nt_insulin_system                                         
Used module:             \nt_insulin_regulator                                  
Used module:         \nt_glutamate_system                                       
Used module:             \nt_glutamate_regulator                                
Used module:         \nt_gaba_system                                            
Used module:             \nt_gaba_regulator                                     
Used module:         \nt_dopamine_system                                        
Used module:             \nt_dopamine_regulator                                 
Used module:         \nt_cortisol_system                                        
Used module:             \nt_cortisol_regulator                                 
Used module:         \nt_acetylcholine_system                                   
Used module:             \nt_acetylcholine_regulator                            
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
                                                                                
21.2. Executing AST frontend in derive mode using pre-parsed AST for module     
`\nt_neurotransmitter_level'.                                                   
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Generating RTLIL representation for module                                      
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Found cached RTLIL representation for module                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Found cached RTLIL representation for module                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Found cached RTLIL representation for module                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Found cached RTLIL representation for module                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Found cached RTLIL representation for module                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Found cached RTLIL representation for module                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
Parameter \N = 7                                                                
Parameter \SET_VAL = 64                                                         
Parameter \DEFAULT_VAL = 96                                                     
Parameter \FAST_STEP = 3                                                        
Found cached RTLIL representation for module                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level'.  
                                                                                
21.3. Analyzing design hierarchy..                                              
Top module:  \tt_um_moody_mimosa                                                
Used module:     \nt_neurotransmitter_system                                    
Used module:         \nt_serotonin_system                                       
Used module:                                                                    
$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level     
Used module:             \nt_serotonin_regulator                                
Used module:         \nt_norepinephrine_system                                  
Used module:             \nt_norepinephrine_regulator                           
Used module:         \nt_insulin_system                                         
Used module:             \nt_insulin_regulator                                  
Used module:         \nt_glutamate_system                                       
Used module:             \nt_glutamate_regulator                                
Used module:         \nt_gaba_system                                            
Used module:             \nt_gaba_regulator                                     
Used module:         \nt_dopamine_system                                        
Used module:             \nt_dopamine_regulator                                 
Used module:         \nt_cortisol_system                                        
Used module:             \nt_cortisol_regulator                                 
Used module:         \nt_acetylcholine_system                                   
Used module:             \nt_acetylcholine_regulator                            
                                                                                
21.4. Analyzing design hierarchy..                                              
Top module:  \tt_um_moody_mimosa                                                
Used module:     \nt_neurotransmitter_system                                    
Used module:         \nt_serotonin_system                                       
Used module:                                                                    
$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level     
Used module:             \nt_serotonin_regulator                                
Used module:         \nt_norepinephrine_system                                  
Used module:             \nt_norepinephrine_regulator                           
Used module:         \nt_insulin_system                                         
Used module:             \nt_insulin_regulator                                  
Used module:         \nt_glutamate_system                                       
Used module:             \nt_glutamate_regulator                                
Used module:         \nt_gaba_system                                            
Used module:             \nt_gaba_regulator                                     
Used module:         \nt_dopamine_system                                        
Used module:             \nt_dopamine_regulator                                 
Used module:         \nt_cortisol_system                                        
Used module:             \nt_cortisol_regulator                                 
Used module:         \nt_acetylcholine_system                                   
Used module:             \nt_acetylcholine_regulator                            
Removing unused module `\nt_neurotransmitter_level'.                            
Removed 1 unused modules.                                                       
Renaming module tt_um_moody_mimosa to tt_um_moody_mimosa.                       
                                                                                
22. Generating Graphviz representation of design.                               
Writing dot description to                                                      
`/workspaces/tt10-moody-mimosa/runs/wokwi/06-yosys-synthesis/hierarchy.dot'.    
Dumping module tt_um_moody_mimosa to page 1.                                    
                                                                                
23. Executing TRIBUF pass.                                                      
                                                                                
24. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
24.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_moody_mimosa                                                
Used module:     \nt_neurotransmitter_system                                    
Used module:         \nt_serotonin_system                                       
Used module:                                                                    
$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level     
Used module:             \nt_serotonin_regulator                                
Used module:         \nt_norepinephrine_system                                  
Used module:             \nt_norepinephrine_regulator                           
Used module:         \nt_insulin_system                                         
Used module:             \nt_insulin_regulator                                  
Used module:         \nt_glutamate_system                                       
Used module:             \nt_glutamate_regulator                                
Used module:         \nt_gaba_system                                            
Used module:             \nt_gaba_regulator                                     
Used module:         \nt_dopamine_system                                        
Used module:             \nt_dopamine_regulator                                 
Used module:         \nt_cortisol_system                                        
Used module:             \nt_cortisol_regulator                                 
Used module:         \nt_acetylcholine_system                                   
Used module:             \nt_acetylcholine_regulator                            
                                                                                
24.2. Analyzing design hierarchy..                                              
Top module:  \tt_um_moody_mimosa                                                
Used module:     \nt_neurotransmitter_system                                    
Used module:         \nt_serotonin_system                                       
Used module:                                                                    
$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level     
Used module:             \nt_serotonin_regulator                                
Used module:         \nt_norepinephrine_system                                  
Used module:             \nt_norepinephrine_regulator                           
Used module:         \nt_insulin_system                                         
Used module:             \nt_insulin_regulator                                  
Used module:         \nt_glutamate_system                                       
Used module:             \nt_glutamate_regulator                                
Used module:         \nt_gaba_system                                            
Used module:             \nt_gaba_regulator                                     
Used module:         \nt_dopamine_system                                        
Used module:             \nt_dopamine_regulator                                 
Used module:         \nt_cortisol_system                                        
Used module:             \nt_cortisol_regulator                                 
Used module:         \nt_acetylcholine_system                                   
Used module:             \nt_acetylcholine_regulator                            
Removed 0 unused modules.                                                       
                                                                                
25. Executing PROC_CLEAN pass (remove empty switches from decision trees).      
Cleaned up 0 empty switches.                                                    
                                                                                
26. Executing PROC_RMDEAD pass (remove dead branches from decision trees).      
Marked 6 switch rules as full_case in process                                   
$proc$/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_lev
el.v:18$12 in module                                                            
$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.    
Removed a total of 0 dead cases.                                                
                                                                                
27. Executing PROC_PRUNE pass (remove redundant assignments in processes).      
Removed 0 redundant assignments.                                                
Promoted 0 assignments to connections.                                          
                                                                                
28. Executing PROC_INIT pass (extract init attributes).                         
                                                                                
29. Executing PROC_ARST pass (detect async resets in processes).                
Found async reset \rst_n in                                                     
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.$pr
oc$/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_level.
v:18$12'.                                                                       
                                                                                
30. Executing PROC_ROM pass (convert switches to ROMs).                         
Converted 0 switches.                                                           
<suppressed ~8 debug messages>                                                  
                                                                                
31. Executing PROC_MUX pass (convert decision trees to multiplexers).           
Creating decoders for process                                                   
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.$pr
oc$/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_level.
v:18$12'.                                                                       
1/1: $0\value[6:0]                                                              
                                                                                
32. Executing PROC_DLATCH pass (convert process syncs to latches).              
                                                                                
33. Executing PROC_DFF pass (convert process syncs to FFs).                     
Creating register for signal                                                    
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.\va
lue' using process                                                              
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.$pr
oc$/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_level.
v:18$12'.                                                                       
created $adff cell `$procdff$45' with positive edge clock and negative level    
reset.                                                                          
                                                                                
34. Executing PROC_MEMWR pass (convert process memory writes to cells).         
                                                                                
35. Executing PROC_CLEAN pass (remove empty switches from decision trees).      
Found and cleaned up 8 empty switches in                                        
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.$pr
oc$/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_level.
v:18$12'.                                                                       
Removing empty process                                                          
`$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.$pr
oc$/workspaces/tt10-moody-mimosa/src/neurotransmitter/nt_neurotransmitter_level.
v:18$12'.                                                                       
Cleaned up 8 empty switches.                                                    
                                                                                
36. Executing CHECK pass (checking for obvious problems).                       
Checking module tt_um_moody_mimosa...                                           
Warning: Wire tt_um_moody_mimosa.\emotional_state [7] is used but has no driver.
Warning: Wire tt_um_moody_mimosa.\emotional_state [6] is used but has no driver.
Warning: Wire tt_um_moody_mimosa.\emotional_state [5] is used but has no driver.
Warning: Wire tt_um_moody_mimosa.\emotional_state [4] is used but has no driver.
Warning: Wire tt_um_moody_mimosa.\emotional_state [3] is used but has no driver.
Warning: Wire tt_um_moody_mimosa.\emotional_state [2] is used but has no driver.
Warning: Wire tt_um_moody_mimosa.\emotional_state [1] is used but has no driver.
Warning: Wire tt_um_moody_mimosa.\emotional_state [0] is used but has no driver.
Warning: Wire tt_um_moody_mimosa.\stimuli [15] is used but has no driver.       
Warning: Wire tt_um_moody_mimosa.\stimuli [14] is used but has no driver.       
Warning: Wire tt_um_moody_mimosa.\stimuli [13] is used but has no driver.       
Warning: Wire tt_um_moody_mimosa.\stimuli [12] is used but has no driver.       
Warning: Wire tt_um_moody_mimosa.\stimuli [11] is used but has no driver.       
Warning: Wire tt_um_moody_mimosa.\stimuli [10] is used but has no driver.       
Warning: Wire tt_um_moody_mimosa.\stimuli [9] is used but has no driver.        
Warning: Wire tt_um_moody_mimosa.\stimuli [8] is used but has no driver.        
Warning: Wire tt_um_moody_mimosa.\stimuli [7] is used but has no driver.        
Warning: Wire tt_um_moody_mimosa.\stimuli [6] is used but has no driver.        
Warning: Wire tt_um_moody_mimosa.\stimuli [5] is used but has no driver.        
Warning: Wire tt_um_moody_mimosa.\stimuli [4] is used but has no driver.        
Warning: Wire tt_um_moody_mimosa.\stimuli [3] is used but has no driver.        
Warning: Wire tt_um_moody_mimosa.\stimuli [2] is used but has no driver.        
Warning: Wire tt_um_moody_mimosa.\stimuli [1] is used but has no driver.        
Warning: Wire tt_um_moody_mimosa.\stimuli [0] is used but has no driver.        
Warning: Wire tt_um_moody_mimosa.\action [7] is used but has no driver.         
Warning: Wire tt_um_moody_mimosa.\action [6] is used but has no driver.         
Warning: Wire tt_um_moody_mimosa.\action [5] is used but has no driver.         
Warning: Wire tt_um_moody_mimosa.\action [4] is used but has no driver.         
Warning: Wire tt_um_moody_mimosa.\action [3] is used but has no driver.         
Warning: Wire tt_um_moody_mimosa.\action [2] is used but has no driver.         
Warning: Wire tt_um_moody_mimosa.\action [1] is used but has no driver.         
Warning: Wire tt_um_moody_mimosa.\action [0] is used but has no driver.         
Warning: Wire tt_um_moody_mimosa.\sleep_state [1] is used but has no driver.    
Warning: Wire tt_um_moody_mimosa.\sleep_state [0] is used but has no driver.    
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [15] is used but has
no driver.                                                                      
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [14] is used but has
no driver.                                                                      
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [13] is used but has
no driver.                                                                      
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [12] is used but has
no driver.                                                                      
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [11] is used but has
no driver.                                                                      
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [10] is used but has
no driver.                                                                      
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [9] is used but has 
no driver.                                                                      
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [8] is used but has 
no driver.                                                                      
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [7] is used but has 
no driver.                                                                      
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [6] is used but has 
no driver.                                                                      
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [5] is used but has 
no driver.                                                                      
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [4] is used but has 
no driver.                                                                      
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [3] is used but has 
no driver.                                                                      
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [2] is used but has 
no driver.                                                                      
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [1] is used but has 
no driver.                                                                      
Warning: Wire tt_um_moody_mimosa.\neurotransmitter_level_in [0] is used but has 
no driver.                                                                      
Checking module nt_norepinephrine_regulator...                                  
Checking module nt_insulin_system...                                            
Warning: Wire nt_insulin_system.\setval is used but has no driver.              
Checking module nt_glutamate_regulator...                                       
Checking module nt_dopamine_system...                                           
Warning: Wire nt_dopamine_system.\setval is used but has no driver.             
Checking module nt_cortisol_regulator...                                        
Checking module nt_serotonin_regulator...                                       
Checking module nt_neurotransmitter_system...                                   
Checking module nt_insulin_regulator...                                         
Checking module nt_gaba_system...                                               
Warning: Wire nt_gaba_system.\setval is used but has no driver.                 
Checking module nt_dopamine_regulator...                                        
Checking module nt_acetylcholine_system...                                      
Warning: Wire nt_acetylcholine_system.\setval is used but has no driver.        
Checking module nt_norepinephrine_system...                                     
Warning: Wire nt_norepinephrine_system.\setval is used but has no driver.       
Checking module                                                                 
$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level...  
Checking module nt_glutamate_system...                                          
Warning: Wire nt_glutamate_system.\setval is used but has no driver.            
Checking module nt_gaba_regulator...                                            
Checking module nt_cortisol_system...                                           
Warning: Wire nt_cortisol_system.\setval is used but has no driver.             
Checking module nt_acetylcholine_regulator...                                   
Checking module nt_serotonin_system...                                          
Warning: Wire nt_serotonin_system.\setval is used but has no driver.            
Found and reported 58 problems.                                                 
                                                                                
37. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_moody_mimosa.                                           
Optimizing module nt_norepinephrine_regulator.                                  
Optimizing module nt_insulin_system.                                            
Optimizing module nt_glutamate_regulator.                                       
Optimizing module nt_dopamine_system.                                           
Optimizing module nt_cortisol_regulator.                                        
Optimizing module nt_serotonin_regulator.                                       
Optimizing module nt_neurotransmitter_system.                                   
Optimizing module nt_insulin_regulator.                                         
Optimizing module nt_gaba_system.                                               
Optimizing module nt_dopamine_regulator.                                        
Optimizing module nt_acetylcholine_system.                                      
Optimizing module nt_norepinephrine_system.                                     
Optimizing module                                                               
$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.    
<suppressed ~1 debug messages>                                                  
Optimizing module nt_glutamate_system.                                          
Optimizing module nt_gaba_regulator.                                            
Optimizing module nt_cortisol_system.                                           
Optimizing module nt_acetylcholine_regulator.                                   
Optimizing module nt_serotonin_system.                                          
                                                                                
38. Executing FLATTEN pass (flatten design).                                    
Deleting now unused module nt_norepinephrine_regulator.                         
Deleting now unused module nt_insulin_system.                                   
Deleting now unused module nt_glutamate_regulator.                              
Deleting now unused module nt_dopamine_system.                                  
Deleting now unused module nt_cortisol_regulator.                               
Deleting now unused module nt_serotonin_regulator.                              
Deleting now unused module nt_neurotransmitter_system.                          
Deleting now unused module nt_insulin_regulator.                                
Deleting now unused module nt_gaba_system.                                      
Deleting now unused module nt_dopamine_regulator.                               
Deleting now unused module nt_acetylcholine_system.                             
Deleting now unused module nt_norepinephrine_system.                            
Deleting now unused module                                                      
$paramod$61b67616bb623b0c577a4027f273d9a5e9ec1bd7\nt_neurotransmitter_level.    
Deleting now unused module nt_glutamate_system.                                 
Deleting now unused module nt_gaba_regulator.                                   
Deleting now unused module nt_cortisol_system.                                  
Deleting now unused module nt_acetylcholine_regulator.                          
Deleting now unused module nt_serotonin_system.                                 
<suppressed ~25 debug messages>                                                 
                                                                                
39. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_moody_mimosa.                                           
<suppressed ~48 debug messages>                                                 
                                                                                
40. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
Removed 136 unused cells and 246 unused wires.                                  
<suppressed ~159 debug messages>                                                
                                                                                
41. Executing OPT pass (performing simple optimizations).                       
                                                                                
41.1. Executing OPT_EXPR pass (perform const folding).                          
Optimizing module tt_um_moody_mimosa.                                           
                                                                                
41.2. Executing OPT_MERGE pass (detect identical cells).                        
Finding identical cells in module `\tt_um_moody_mimosa'.                        
Removed a total of 0 cells.                                                     
                                                                                
41.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).           
Running muxtree optimizer on module \tt_um_moody_mimosa..                       
Creating internal representation of mux trees.                                  
No muxes found in this module.                                                  
Removed 0 multiplexer ports.                                                    
                                                                                
41.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).       
Optimizing cells in module \tt_um_moody_mimosa.                                 
Performed a total of 0 changes.                                                 
                                                                                
41.5. Executing OPT_MERGE pass (detect identical cells).                        
Finding identical cells in module `\tt_um_moody_mimosa'.                        
Removed a total of 0 cells.                                                     
                                                                                
41.6. Executing OPT_DFF pass (perform DFF optimizations).                       
                                                                                
41.7. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
Removed 0 unused cells and 100 unused wires.                                    
<suppressed ~100 debug messages>                                                
                                                                                
41.8. Executing OPT_EXPR pass (perform const folding).                          
Optimizing module tt_um_moody_mimosa.                                           
                                                                                
41.9. Rerunning OPT passes. (Maybe there is more to do..)                       
                                                                                
41.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).          
Running muxtree optimizer on module \tt_um_moody_mimosa..                       
Creating internal representation of mux trees.                                  
No muxes found in this module.                                                  
Removed 0 multiplexer ports.                                                    
                                                                                
41.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).      
Optimizing cells in module \tt_um_moody_mimosa.                                 
Performed a total of 0 changes.                                                 
                                                                                
41.12. Executing OPT_MERGE pass (detect identical cells).                       
Finding identical cells in module `\tt_um_moody_mimosa'.                        
Removed a total of 0 cells.                                                     
                                                                                
41.13. Executing OPT_DFF pass (perform DFF optimizations).                      
                                                                                
41.14. Executing OPT_CLEAN pass (remove unused cells and wires).                
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
                                                                                
41.15. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_moody_mimosa.                                           
                                                                                
41.16. Finished OPT passes. (There is nothing left to do.)                      
                                                                                
42. Executing FSM pass (extract and optimize FSM).                              
                                                                                
42.1. Executing FSM_DETECT pass (finding FSMs in design).                       
                                                                                
42.2. Executing FSM_EXTRACT pass (extracting FSM from design).                  
                                                                                
42.3. Executing FSM_OPT pass (simple optimizations of FSMs).                    
                                                                                
42.4. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
                                                                                
42.5. Executing FSM_OPT pass (simple optimizations of FSMs).                    
                                                                                
42.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).              
                                                                                
42.7. Executing FSM_INFO pass (dumping all available information on FSM cells). 
                                                                                
42.8. Executing FSM_MAP pass (mapping FSMs to basic logic).                     
                                                                                
43. Executing OPT pass (performing simple optimizations).                       
                                                                                
43.1. Executing OPT_EXPR pass (perform const folding).                          
Optimizing module tt_um_moody_mimosa.                                           
                                                                                
43.2. Executing OPT_MERGE pass (detect identical cells).                        
Finding identical cells in module `\tt_um_moody_mimosa'.                        
Removed a total of 0 cells.                                                     
                                                                                
43.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).           
Running muxtree optimizer on module \tt_um_moody_mimosa..                       
Creating internal representation of mux trees.                                  
No muxes found in this module.                                                  
Removed 0 multiplexer ports.                                                    
                                                                                
43.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).       
Optimizing cells in module \tt_um_moody_mimosa.                                 
Performed a total of 0 changes.                                                 
                                                                                
43.5. Executing OPT_MERGE pass (detect identical cells).                        
Finding identical cells in module `\tt_um_moody_mimosa'.                        
Removed a total of 0 cells.                                                     
                                                                                
43.6. Executing OPT_DFF pass (perform DFF optimizations).                       
                                                                                
43.7. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
                                                                                
43.8. Executing OPT_EXPR pass (perform const folding).                          
Optimizing module tt_um_moody_mimosa.                                           
                                                                                
43.9. Finished OPT passes. (There is nothing left to do.)                       
                                                                                
44. Executing WREDUCE pass (reducing word size of cells).                       
                                                                                
45. Executing PEEPOPT pass (run peephole optimizers).                           
                                                                                
46. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
                                                                                
47. Executing ALUMACC pass (create $alu and $macc cells).                       
Extracting $alu and $macc cells in module tt_um_moody_mimosa:                   
created 0 $alu and 0 $macc cells.                                               
                                                                                
48. Executing SHARE pass (SAT-based resource sharing).                          
                                                                                
49. Executing OPT pass (performing simple optimizations).                       
                                                                                
49.1. Executing OPT_EXPR pass (perform const folding).                          
Optimizing module tt_um_moody_mimosa.                                           
                                                                                
49.2. Executing OPT_MERGE pass (detect identical cells).                        
Finding identical cells in module `\tt_um_moody_mimosa'.                        
Removed a total of 0 cells.                                                     
                                                                                
49.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).           
Running muxtree optimizer on module \tt_um_moody_mimosa..                       
Creating internal representation of mux trees.                                  
No muxes found in this module.                                                  
Removed 0 multiplexer ports.                                                    
                                                                                
49.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).       
Optimizing cells in module \tt_um_moody_mimosa.                                 
Performed a total of 0 changes.                                                 
                                                                                
49.5. Executing OPT_MERGE pass (detect identical cells).                        
Finding identical cells in module `\tt_um_moody_mimosa'.                        
Removed a total of 0 cells.                                                     
                                                                                
49.6. Executing OPT_DFF pass (perform DFF optimizations).                       
                                                                                
49.7. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
                                                                                
49.8. Executing OPT_EXPR pass (perform const folding).                          
Optimizing module tt_um_moody_mimosa.                                           
                                                                                
49.9. Finished OPT passes. (There is nothing left to do.)                       
                                                                                
50. Executing MEMORY pass.                                                      
                                                                                
50.1. Executing OPT_MEM pass (optimize memories).                               
Performed a total of 0 transformations.                                         
                                                                                
50.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write        
priority relations).                                                            
Performed a total of 0 transformations.                                         
                                                                                
50.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback    
paths).                                                                         
                                                                                
50.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).                
                                                                                
50.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).                 
                                                                                
50.6. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
                                                                                
50.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).          
                                                                                
50.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.                                         
                                                                                
50.9. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
                                                                                
50.10. Executing MEMORY_COLLECT pass (generating $mem cells).                   
                                                                                
51. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
                                                                                
52. Executing OPT pass (performing simple optimizations).                       
                                                                                
52.1. Executing OPT_EXPR pass (perform const folding).                          
Optimizing module tt_um_moody_mimosa.                                           
<suppressed ~1 debug messages>                                                  
                                                                                
52.2. Executing OPT_MERGE pass (detect identical cells).                        
Finding identical cells in module `\tt_um_moody_mimosa'.                        
Removed a total of 0 cells.                                                     
                                                                                
52.3. Executing OPT_DFF pass (perform DFF optimizations).                       
                                                                                
52.4. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
                                                                                
52.5. Finished fast OPT passes.                                                 
                                                                                
53. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).    
                                                                                
54. Executing OPT pass (performing simple optimizations).                       
                                                                                
54.1. Executing OPT_EXPR pass (perform const folding).                          
Optimizing module tt_um_moody_mimosa.                                           
                                                                                
54.2. Executing OPT_MERGE pass (detect identical cells).                        
Finding identical cells in module `\tt_um_moody_mimosa'.                        
Removed a total of 0 cells.                                                     
                                                                                
54.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).           
Running muxtree optimizer on module \tt_um_moody_mimosa..                       
Creating internal representation of mux trees.                                  
No muxes found in this module.                                                  
Removed 0 multiplexer ports.                                                    
                                                                                
54.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).       
Optimizing cells in module \tt_um_moody_mimosa.                                 
Performed a total of 0 changes.                                                 
                                                                                
54.5. Executing OPT_MERGE pass (detect identical cells).                        
Finding identical cells in module `\tt_um_moody_mimosa'.                        
Removed a total of 0 cells.                                                     
                                                                                
54.6. Executing OPT_SHARE pass.                                                 
                                                                                
54.7. Executing OPT_DFF pass (perform DFF optimizations).                       
                                                                                
54.8. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
                                                                                
54.9. Executing OPT_EXPR pass (perform const folding).                          
Optimizing module tt_um_moody_mimosa.                                           
                                                                                
54.10. Finished OPT passes. (There is nothing left to do.)                      
                                                                                
55. Executing TECHMAP pass (map to technology primitives).                      
                                                                                
55.1. Executing Verilog-2005 frontend:                                          
/nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v  
Parsing Verilog input from                                                      
`/nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v'
to AST representation.                                                          
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.           
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.         
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.          
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.        
Generating RTLIL representation for module `\_90_simplemap_various'.            
Generating RTLIL representation for module `\_90_simplemap_registers'.          
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.  
Generating RTLIL representation for module `\_90_shift_shiftx'.                 
Generating RTLIL representation for module `\_90_fa'.                           
Generating RTLIL representation for module `\_90_lcu'.                          
Generating RTLIL representation for module `\_90_alu'.                          
Generating RTLIL representation for module `\_90_macc'.                         
Generating RTLIL representation for module `\_90_alumacc'.                      
Generating RTLIL representation for module `\$__div_mod_u'.                     
Generating RTLIL representation for module `\$__div_mod_trunc'.                 
Generating RTLIL representation for module `\_90_div'.                          
Generating RTLIL representation for module `\_90_mod'.                          
Generating RTLIL representation for module `\$__div_mod_floor'.                 
Generating RTLIL representation for module `\_90_divfloor'.                     
Generating RTLIL representation for module `\_90_modfloor'.                     
Generating RTLIL representation for module `\_90_pow'.                          
Generating RTLIL representation for module `\_90_pmux'.                         
Generating RTLIL representation for module `\_90_demux'.                        
Generating RTLIL representation for module `\_90_lut'.                          
Successfully finished Verilog frontend.                                         
                                                                                
55.2. Continuing TECHMAP pass.                                                  
No more expansions possible.                                                    
<suppressed ~73 debug messages>                                                 
                                                                                
56. Executing OPT pass (performing simple optimizations).                       
                                                                                
56.1. Executing OPT_EXPR pass (perform const folding).                          
Optimizing module tt_um_moody_mimosa.                                           
                                                                                
56.2. Executing OPT_MERGE pass (detect identical cells).                        
Finding identical cells in module `\tt_um_moody_mimosa'.                        
Removed a total of 0 cells.                                                     
                                                                                
56.3. Executing OPT_DFF pass (perform DFF optimizations).                       
                                                                                
56.4. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
                                                                                
56.5. Finished fast OPT passes.                                                 
                                                                                
57. Executing ABC pass (technology mapping using ABC).                          
                                                                                
57.1. Extracting gate netlist of module `\tt_um_moody_mimosa' to                
`<abc-temp-dir>/input.blif'..                                                   
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs. 
Don't call ABC as there is nothing to map.                                      
Removing temp directory.                                                        
                                                                                
58. Executing OPT pass (performing simple optimizations).                       
                                                                                
58.1. Executing OPT_EXPR pass (perform const folding).                          
Optimizing module tt_um_moody_mimosa.                                           
                                                                                
58.2. Executing OPT_MERGE pass (detect identical cells).                        
Finding identical cells in module `\tt_um_moody_mimosa'.                        
Removed a total of 0 cells.                                                     
                                                                                
58.3. Executing OPT_DFF pass (perform DFF optimizations).                       
                                                                                
58.4. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
                                                                                
58.5. Finished fast OPT passes.                                                 
                                                                                
59. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
59.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_moody_mimosa                                                
                                                                                
59.2. Analyzing design hierarchy..                                              
Top module:  \tt_um_moody_mimosa                                                
Removed 0 unused modules.                                                       
                                                                                
60. Printing statistics.                                                        
                                                                                
=== tt_um_moody_mimosa ===                                                      
                                                                                
Number of wires:                132                                             
Number of wire bits:            293                                             
Number of public wires:         132                                             
Number of public wire bits:     293                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:                  0                                             
                                                                                
61. Executing CHECK pass (checking for obvious problems).                       
Checking module tt_um_moody_mimosa...                                           
Found and reported 0 problems.                                                  
                                                                                
62. Generating Graphviz representation of design.                               
Writing dot description to                                                      
`/workspaces/tt10-moody-mimosa/runs/wokwi/06-yosys-synthesis/primitive_techmap.d
ot'.                                                                            
Dumping module tt_um_moody_mimosa to page 1.                                    
                                                                                
63. Executing OPT pass (performing simple optimizations).                       
                                                                                
63.1. Executing OPT_EXPR pass (perform const folding).                          
Optimizing module tt_um_moody_mimosa.                                           
                                                                                
63.2. Executing OPT_MERGE pass (detect identical cells).                        
Finding identical cells in module `\tt_um_moody_mimosa'.                        
Removed a total of 0 cells.                                                     
                                                                                
63.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).           
Running muxtree optimizer on module \tt_um_moody_mimosa..                       
Creating internal representation of mux trees.                                  
No muxes found in this module.                                                  
Removed 0 multiplexer ports.                                                    
                                                                                
63.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).       
Optimizing cells in module \tt_um_moody_mimosa.                                 
Performed a total of 0 changes.                                                 
                                                                                
63.5. Executing OPT_MERGE pass (detect identical cells).                        
Finding identical cells in module `\tt_um_moody_mimosa'.                        
Removed a total of 0 cells.                                                     
                                                                                
63.6. Executing OPT_DFF pass (perform DFF optimizations).                       
                                                                                
63.7. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
                                                                                
63.8. Executing OPT_EXPR pass (perform const folding).                          
Optimizing module tt_um_moody_mimosa.                                           
                                                                                
63.9. Finished OPT passes. (There is nothing left to do.)                       
                                                                                
64. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
Removed 0 unused cells and 124 unused wires.                                    
<suppressed ~124 debug messages>                                                
{                                                                               
"creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)",       
"invocation": "stat -json -liberty                                              
/workspaces/tt10-moody-mimosa/runs/wokwi/tmp/1f30289d2b7146838fe1187f2c326107.li
b ",                                                                            
"modules": {                                                                    
"\\tt_um_moody_mimosa": {                                                       
"num_wires":         8,                                                         
"num_wire_bits":     43,                                                        
"num_pub_wires":     8,                                                         
"num_pub_wire_bits": 43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         0,                                                         
"num_cells_by_type": {                                                          
                                                                                
}                                                                               
}                                                                               
},                                                                              
"design": {                                                                     
"num_wires":         8,                                                         
"num_wire_bits":     43,                                                        
"num_pub_wires":     8,                                                         
"num_pub_wire_bits": 43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         0,                                                         
"num_cells_by_type": {                                                          
                                                                                
}                                                                               
}                                                                               
}                                                                               
                                                                                
65. Printing statistics.                                                        
                                                                                
=== tt_um_moody_mimosa ===                                                      
                                                                                
Number of wires:                  8                                             
Number of wire bits:             43                                             
Number of public wires:           8                                             
Number of public wire bits:      43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:                  0                                             
                                                                                
mapping tbuf                                                                    
[INFO] Applying tri-state buffer mapping from                                   
'/home/vscode/ttsetup/pdk/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be0
6ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'...          
                                                                                
66. Executing TECHMAP pass (map to technology primitives).                      
                                                                                
66.1. Executing Verilog-2005 frontend:                                          
/home/vscode/ttsetup/pdk/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06
ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v               
Parsing Verilog input from                                                      
`/home/vscode/ttsetup/pdk/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be0
6ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST      
representation.                                                                 
Generating RTLIL representation for module `\$_TBUF_'.                          
Successfully finished Verilog frontend.                                         
                                                                                
66.2. Continuing TECHMAP pass.                                                  
No more expansions possible.                                                    
<suppressed ~3 debug messages>                                                  
                                                                                
67. Executing SIMPLEMAP pass (map simple cells to gate primitives).             
[INFO] Applying latch mapping from                                              
'/home/vscode/ttsetup/pdk/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be0
6ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'...            
                                                                                
68. Executing TECHMAP pass (map to technology primitives).                      
                                                                                
68.1. Executing Verilog-2005 frontend:                                          
/home/vscode/ttsetup/pdk/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06
ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v                 
Parsing Verilog input from                                                      
`/home/vscode/ttsetup/pdk/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be0
6ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST        
representation.                                                                 
Generating RTLIL representation for module `\$_DLATCH_P_'.                      
Generating RTLIL representation for module `\$_DLATCH_N_'.                      
Successfully finished Verilog frontend.                                         
                                                                                
68.2. Continuing TECHMAP pass.                                                  
No more expansions possible.                                                    
<suppressed ~4 debug messages>                                                  
                                                                                
69. Executing SIMPLEMAP pass (map simple cells to gate primitives).             
                                                                                
70. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty
file).                                                                          
cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for
cell type $_DFF_P_.                                                             
cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for
cell type $_DFF_PN0_.                                                           
cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for
cell type $_DFF_PN1_.                                                           
cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for
cell type $_DFFSR_NNN_.                                                         
final dff cell mappings:                                                        
unmapped dff cell: $_DFF_N_                                                     
\sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));                   
unmapped dff cell: $_DFF_NN0_                                                   
unmapped dff cell: $_DFF_NN1_                                                   
unmapped dff cell: $_DFF_NP0_                                                   
unmapped dff cell: $_DFF_NP1_                                                   
\sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));   
\sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));     
unmapped dff cell: $_DFF_PP0_                                                   
unmapped dff cell: $_DFF_PP1_                                                   
\sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q),    
.RESET_B( R), .SET_B( S));                                                      
unmapped dff cell: $_DFFSR_NNP_                                                 
unmapped dff cell: $_DFFSR_NPN_                                                 
unmapped dff cell: $_DFFSR_NPP_                                                 
unmapped dff cell: $_DFFSR_PNN_                                                 
unmapped dff cell: $_DFFSR_PNP_                                                 
unmapped dff cell: $_DFFSR_PPN_                                                 
unmapped dff cell: $_DFFSR_PPP_                                                 
                                                                                
70.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\tt_um_moody_mimosa':                              
{                                                                               
"creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)",       
"invocation": "stat -json -liberty                                              
/workspaces/tt10-moody-mimosa/runs/wokwi/tmp/1f30289d2b7146838fe1187f2c326107.li
b ",                                                                            
"modules": {                                                                    
"\\tt_um_moody_mimosa": {                                                       
"num_wires":         8,                                                         
"num_wire_bits":     43,                                                        
"num_pub_wires":     8,                                                         
"num_pub_wire_bits": 43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         0,                                                         
"num_cells_by_type": {                                                          
                                                                                
}                                                                               
}                                                                               
},                                                                              
"design": {                                                                     
"num_wires":         8,                                                         
"num_wire_bits":     43,                                                        
"num_pub_wires":     8,                                                         
"num_pub_wire_bits": 43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         0,                                                         
"num_cells_by_type": {                                                          
                                                                                
}                                                                               
}                                                                               
}                                                                               
                                                                                
71. Printing statistics.                                                        
                                                                                
=== tt_um_moody_mimosa ===                                                      
                                                                                
Number of wires:                  8                                             
Number of wire bits:             43                                             
Number of public wires:           8                                             
Number of public wire bits:      43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:                  0                                             
                                                                                
[INFO] Using strategy "AREA 0"...                                               
                                                                                
72. Executing ABC pass (technology mapping using ABC).                          
                                                                                
72.1. Extracting gate netlist of module `\tt_um_moody_mimosa' to                
`/tmp/yosys-abc-2l2RZI/input.blif'..                                            
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs. 
Don't call ABC as there is nothing to map.                                      
Removing temp directory.                                                        
                                                                                
73. Executing SETUNDEF pass (replace undef values with defined constants).      
                                                                                
74. Executing HILOMAP pass (mapping to constant drivers).                       
Warning: Selection "sky130_fd_sc_hd__conb_1" did not match any module.          
Warning: Selection "LO" did not match any object.                               
                                                                                
75. Executing SPLITNETS pass (splitting up multi-bit signals).                  
                                                                                
76. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_moody_mimosa..                   
                                                                                
77. Executing INSBUF pass (insert buffer cells for connected wires).            
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$126: 1'0 -> \uio_oe [0]       
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$127: 1'0 -> \uio_oe [1]       
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$128: 1'0 -> \uio_oe [2]       
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$129: 1'0 -> \uio_oe [3]       
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$130: 1'0 -> \uio_oe [4]       
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$131: 1'0 -> \uio_oe [5]       
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$132: 1'0 -> \uio_oe [6]       
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$133: 1'0 -> \uio_oe [7]       
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$134: 1'0 -> \uio_out [0]      
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$135: 1'0 -> \uio_out [1]      
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$136: 1'0 -> \uio_out [2]      
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$137: 1'0 -> \uio_out [3]      
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$138: 1'0 -> \uio_out [4]      
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$139: 1'0 -> \uio_out [5]      
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$140: 1'0 -> \uio_out [6]      
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$141: 1'0 -> \uio_out [7]      
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$142: 1'0 -> \uo_out [0]       
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$143: 1'0 -> \uo_out [1]       
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$144: 1'0 -> \uo_out [2]       
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$145: 1'0 -> \uo_out [3]       
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$146: 1'0 -> \uo_out [4]       
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$147: 1'0 -> \uo_out [5]       
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$148: 1'0 -> \uo_out [6]       
Add tt_um_moody_mimosa/$auto$insbuf.cc:97:execute$149: 1'0 -> \uo_out [7]       
                                                                                
78. Executing CHECK pass (checking for obvious problems).                       
Checking module tt_um_moody_mimosa...                                           
Found and reported 0 problems.                                                  
{                                                                               
"creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)",       
"invocation": "stat -json -liberty                                              
/workspaces/tt10-moody-mimosa/runs/wokwi/tmp/1f30289d2b7146838fe1187f2c326107.li
b ",                                                                            
"modules": {                                                                    
"\\tt_um_moody_mimosa": {                                                       
"num_wires":         8,                                                         
"num_wire_bits":     43,                                                        
"num_pub_wires":     8,                                                         
"num_pub_wire_bits": 43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         24,                                                        
"area":              120.115200,                                                
"num_cells_by_type": {                                                          
"sky130_fd_sc_hd__buf_2": 24                                                    
}                                                                               
}                                                                               
},                                                                              
"design": {                                                                     
"num_wires":         8,                                                         
"num_wire_bits":     43,                                                        
"num_pub_wires":     8,                                                         
"num_pub_wire_bits": 43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         24,                                                        
"area":              120.115200,                                                
"num_cells_by_type": {                                                          
"sky130_fd_sc_hd__buf_2": 24                                                    
}                                                                               
}                                                                               
}                                                                               
                                                                                
79. Printing statistics.                                                        
                                                                                
=== tt_um_moody_mimosa ===                                                      
                                                                                
Number of wires:                  8                                             
Number of wire bits:             43                                             
Number of public wires:           8                                             
Number of public wire bits:      43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:                 24                                             
sky130_fd_sc_hd__buf_2         24                                               
                                                                                
Chip area for module '\tt_um_moody_mimosa': 120.115200                          
                                                                                
80. Executing Verilog backend.                                                  
Dumping module `\tt_um_moody_mimosa'.                                           
                                                                                
81. Executing JSON backend.                                                     
                                                                                
Warnings: 60 unique messages, 60 total                                          
End of script. Logfile hash: 60c0b19d63, CPU: user 0.64s system 0.04s, MEM:     
54.35 MB peak                                                                   
Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)                     
Time spent: 54% 7x stat (0 sec), 14% 2x read_liberty (0 sec), ...               
[20:38:59] VERBOSE  Parsing synthesis checks…                        yosys.py:58
──────────────────────────── Unmapped Cells Checker ────────────────────────────
[20:38:59] VERBOSE  Running 'Checker.YosysUnmappedCells'…           step.py:1088
[20:38:59] INFO     Check for Unmapped Yosys instances clear.     checker.py:132
────────────────────────────── Yosys Synth Checks ──────────────────────────────
[20:38:59] VERBOSE  Running 'Checker.YosysSynthChecks'…             step.py:1088
[20:38:59] ERROR    58 Yosys check errors found.                  checker.py:128
Classic - Stage 8 - Yosys Synth Checks ━━                           7/76 0:00:03
[20:38:59] WARNING  The following warnings were generated by the     flow.py:672
                    flow:                                                       
[20:38:59] WARNING  [Checker.LintWarnings] 68 Lint warnings found.   flow.py:674
[20:38:59] ERROR    The following error was encountered while    __main__.py:160
                    running the flow:                                           
                    58 Yosys check errors found.                                
[20:38:59] ERROR    OpenLane will now quit.                      __main__.py:161
2024-12-13 20:38:59,501 - project    - ERROR    - harden failed
2024-12-13 20:39:00,597 - project    - INFO     - Loading GDS data...
