{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590615726177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590615726183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 27 18:42:06 2020 " "Processing started: Wed May 27 18:42:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590615726183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590615726183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc_fix -c proc_fix " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc_fix -c proc_fix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590615726183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590615726538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590615726538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/proc_fix/proc_fix/hardware/proc_ip/positivo_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/proc_fix/proc_fix/hardware/proc_ip/positivo_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 positivo_fx " "Found entity 1: positivo_fx" {  } { { "../Proc_IP/positivo_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/proc_fix/proc_fix/Hardware/Proc_IP/positivo_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590615734545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590615734545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/proc_fix/proc_fix/hardware/proc_fix_h/proc_fix.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/proc_fix/proc_fix/hardware/proc_fix_h/proc_fix.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_fix " "Found entity 1: proc_fix" {  } { { "../proc_fix_H/proc_fix.v" "" { Text "C:/Users/melis/Desktop/GitDesk/proc_fix/proc_fix/Hardware/proc_fix_H/proc_fix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590615734547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590615734547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/proc_fix/proc_fix/hardware/proc_fix_h/proc_fix_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/proc_fix/proc_fix/hardware/proc_fix_h/proc_fix_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_fix_tb " "Found entity 1: proc_fix_tb" {  } { { "../proc_fix_H/proc_fix_tb.v" "" { Text "C:/Users/melis/Desktop/GitDesk/proc_fix/proc_fix/Hardware/proc_fix_H/proc_fix_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590615734548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590615734548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc_fix " "Elaborating entity \"proc_fix\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590615734617 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "proc_fix proc_fx " "Node instance \"proc_fix\" instantiates undefined entity \"proc_fx\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../proc_fix_H/proc_fix.v" "proc_fix" { Text "C:/Users/melis/Desktop/GitDesk/proc_fix/proc_fix/Hardware/proc_fix_H/proc_fix.v" 30 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1590615734664 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "dec_in addr_dec " "Node instance \"dec_in\" instantiates undefined entity \"addr_dec\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../proc_fix_H/proc_fix.v" "dec_in" { Text "C:/Users/melis/Desktop/GitDesk/proc_fix/proc_fix/Hardware/proc_fix_H/proc_fix.v" 34 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1590615734664 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "dec_out addr_dec " "Node instance \"dec_out\" instantiates undefined entity \"addr_dec\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../proc_fix_H/proc_fix.v" "dec_out" { Text "C:/Users/melis/Desktop/GitDesk/proc_fix/proc_fix/Hardware/proc_fix_H/proc_fix.v" 35 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1590615734664 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590615734789 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 27 18:42:14 2020 " "Processing ended: Wed May 27 18:42:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590615734789 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590615734789 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590615734789 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590615734789 ""}
