$date
	Wed Jun 26 09:52:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsm_detect_mealy_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rstn $end
$var reg 256 % taskState [255:0] $end
$var reg 256 & vcd_file [255:0] $end
$var integer 32 ' err [31:0] $end
$var integer 32 ( i [31:0] $end
$scope module u_fsm_detect_mealy $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 ! out $end
$var wire 1 $ rstn $end
$var reg 1 ) i_in $end
$var reg 2 * next_state [1:0] $end
$var reg 2 + state [1:0] $end
$var reg 256 , stateMonitor [255:0] $end
$upscope $end
$scope task init $end
$upscope $end
$scope task resetReleaseAfterNCycles $end
$var reg 10 - n [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 -
b1001001010001000100110001000101 ,
b0 +
b0 *
0)
bx (
b0 '
b10111000101111011101100110001101100100001011110110011001110011011011010101111101100100011001010111010001100101011000110111010001011111011011010110010101100001011011000111100100101110011101100110001101100100 &
b101001001100101011100110110010101110100001000000100111101101110 %
0$
0#
0"
0!
$end
#5000
1"
#10000
0"
b0 (
b10100100110010101110011011001010111010000100000010011110100011001000110 %
1$
#15000
1"
#20000
0"
1#
b1 (
#25000
b1 *
1)
1"
#30000
0"
b10 (
#35000
b111001100110001 ,
b1 +
1"
#40000
0"
b11 (
#45000
1"
#50000
0"
b100 (
#55000
1"
#60000
0"
b101 (
#65000
1"
#70000
0"
b110 (
#75000
1"
#80000
0"
0#
b111 (
#85000
b10 *
0)
1"
#90000
0"
1#
b1000 (
#95000
b111001100110010 ,
b11 *
1)
b10 +
1"
#100000
0"
b1001 (
#105000
b111001100110011 ,
b0 *
1!
b11 +
1"
#110000
0"
0#
b1010 (
#115000
b1001001010001000100110001000101 ,
0!
0)
b0 +
1"
#120000
0"
1#
b1011 (
#125000
b1 *
1)
1"
#130000
0"
b1100 (
#135000
b111001100110001 ,
b1 +
1"
#140000
0"
0#
b1101 (
#145000
b10 *
0)
1"
#150000
0"
1#
b1110 (
#155000
b111001100110010 ,
b11 *
1)
b10 +
1"
#160000
0"
0#
b1111 (
#165000
b111001100110011 ,
b10 *
0)
b11 +
1"
#170000
0"
1#
b10000 (
#175000
b111001100110010 ,
b11 *
1)
b10 +
1"
#180000
0"
0#
b10001 (
#185000
b111001100110011 ,
b10 *
0)
b11 +
1"
#190000
0"
1#
b10010 (
#195000
b111001100110010 ,
b11 *
1)
b10 +
1"
#200000
0"
b10011 (
#205000
b111001100110011 ,
b0 *
1!
b11 +
1"
#210000
0"
0#
b10100 (
#215000
b1001001010001000100110001000101 ,
0!
0)
b0 +
1"
#220000
0"
1#
b10101 (
#225000
b1 *
1)
1"
#230000
0"
0#
b10110 (
#235000
b111001100110001 ,
b10 *
0)
b1 +
1"
#240000
0"
b10111 (
#245000
b111001100110010 ,
b0 *
b10 +
1"
#250000
0"
b11000 (
#255000
b1001001010001000100110001000101 ,
b0 +
1"
#260000
0"
1#
b11001 (
#265000
b1 *
1)
1"
#270000
0"
0#
b11010 (
#275000
b111001100110001 ,
b10 *
0)
b1 +
1"
#280000
0"
1#
b11011 (
#285000
b111001100110010 ,
b11 *
1)
b10 +
1"
#290000
0"
b11100 (
#295000
b111001100110011 ,
b0 *
1!
b11 +
1"
#300000
0"
b11101 (
#305000
b1001001010001000100110001000101 ,
b1 *
0!
b0 +
1"
#310000
0"
b11110 (
#315000
b111001100110001 ,
b1 +
1"
#320000
0"
0#
b11111 (
#325000
b10 *
0)
1"
#330000
0"
b100000 (
#335000
b111001100110010 ,
b0 *
b10 +
1"
#340000
0"
b100001 (
#345000
b1001001010001000100110001000101 ,
b0 +
1"
#350000
0"
b100010 (
#355000
1"
#360000
0"
1#
b100011 (
#365000
b1 *
1)
1"
#370000
0"
0#
b100100 (
#375000
b111001100110001 ,
b10 *
0)
b1 +
1"
#380000
0"
1#
b100101 (
#385000
b111001100110010 ,
b11 *
1)
b10 +
1"
#390000
0"
b100110 (
#395000
b111001100110011 ,
b0 *
1!
b11 +
1"
#400000
0"
b100111 (
#405000
b1001001010001000100110001000101 ,
b1 *
0!
b0 +
1"
#410000
0"
b101000 (
#415000
b111001100110001 ,
b1 +
1"
#420000
0"
b101001 (
#425000
1"
#430000
0"
0#
b101010 (
#435000
b10 *
0)
1"
#440000
0"
b101011 (
#445000
b111001100110010 ,
b0 *
b10 +
1"
#450000
0"
1#
b101100 (
#455000
b1001001010001000100110001000101 ,
b1 *
1)
b0 +
1"
#460000
0"
b101101 (
#465000
b111001100110001 ,
b1 +
1"
#470000
0"
b101110 (
#475000
1"
#480000
0"
0#
b101111 (
#485000
b10 *
0)
1"
#490000
0"
b110000 (
#495000
b111001100110010 ,
b0 *
b10 +
1"
#500000
0"
b110001 (
#505000
b1001001010001000100110001000101 ,
b0 +
1"
#510000
0"
b110010 (
