{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663901671122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663901671130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 22:54:31 2022 " "Processing started: Thu Sep 22 22:54:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663901671130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663901671130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663901671130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663901671438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663901671438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663901679097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663901679097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663901679098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663901679098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663901679100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663901679100 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1663901679101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663901679101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663901679101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663901679103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663901679103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/not_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663901679104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663901679104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_save_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_save_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_save_adder " "Found entity 1: carry_save_adder" {  } { { "carry_save_adder.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/carry_save_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663901679106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663901679106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_2 " "Found entity 1: ripple_carry_adder_2" {  } { { "ripple_carry_adder_2.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/ripple_carry_adder_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663901679107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663901679107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663901679140 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "isNotEqual alu.v(7) " "Output port \"isNotEqual\" at alu.v(7) has no driver" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1663901679141 "|alu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "isLessThan alu.v(7) " "Output port \"isLessThan\" at alu.v(7) has no driver" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1663901679141 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:ADD_ALU " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:ADD_ALU\"" {  } { { "alu.v" "ADD_ALU" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663901679150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate add_sub:ADD_ALU\|not_gate:NOTGATE_ADDSUB " "Elaborating entity \"not_gate\" for hierarchy \"add_sub:ADD_ALU\|not_gate:NOTGATE_ADDSUB\"" {  } { { "add_sub.v" "NOTGATE_ADDSUB" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/add_sub.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663901679151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux add_sub:ADD_ALU\|mux:MUX_ADDSUB " "Elaborating entity \"mux\" for hierarchy \"add_sub:ADD_ALU\|mux:MUX_ADDSUB\"" {  } { { "add_sub.v" "MUX_ADDSUB" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/add_sub.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663901679153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_save_adder add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB " "Elaborating entity \"carry_save_adder\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\"" {  } { { "add_sub.v" "CSA_ADDSUB" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/add_sub.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663901679155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_save_adder add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0 " "Elaborating entity \"carry_save_adder\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\"" {  } { { "carry_save_adder.v" "CSA_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/carry_save_adder.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663901679155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_save_adder add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0 " "Elaborating entity \"carry_save_adder\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\"" {  } { { "carry_save_adder.v" "CSA_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/carry_save_adder.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663901679156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_save_adder add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0 " "Elaborating entity \"carry_save_adder\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\"" {  } { { "carry_save_adder.v" "CSA_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/carry_save_adder.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663901679157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder_2 add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|ripple_carry_adder_2:RCA2_CSA4_0 " "Elaborating entity \"ripple_carry_adder_2\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|ripple_carry_adder_2:RCA2_CSA4_0\"" {  } { { "carry_save_adder.v" "RCA2_CSA4_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/carry_save_adder.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663901679158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|ripple_carry_adder_2:RCA2_CSA4_0\|full_adder:FA_RCA_0 " "Elaborating entity \"full_adder\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|ripple_carry_adder_2:RCA2_CSA4_0\|full_adder:FA_RCA_0\"" {  } { { "ripple_carry_adder_2.v" "FA_RCA_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/ripple_carry_adder_2.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663901679159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|mux:MUX1_CSA4_0 " "Elaborating entity \"mux\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|mux:MUX1_CSA4_0\"" {  } { { "carry_save_adder.v" "MUX1_CSA4_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/carry_save_adder.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663901679163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|mux:MUX2_CSA4_0 " "Elaborating entity \"mux\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|mux:MUX2_CSA4_0\"" {  } { { "carry_save_adder.v" "MUX2_CSA4_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/carry_save_adder.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663901679164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|mux:MUX2_CSA_0 " "Elaborating entity \"mux\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|mux:MUX2_CSA_0\"" {  } { { "carry_save_adder.v" "MUX2_CSA_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/carry_save_adder.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663901679176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|mux:MUX2_CSA_0 " "Elaborating entity \"mux\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|mux:MUX2_CSA_0\"" {  } { { "carry_save_adder.v" "MUX2_CSA_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/carry_save_adder.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663901679210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|mux:MUX2_CSA_0 " "Elaborating entity \"mux\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|mux:MUX2_CSA_0\"" {  } { { "carry_save_adder.v" "MUX2_CSA_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/carry_save_adder.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663901679312 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "isNotEqual GND " "Pin \"isNotEqual\" is stuck at GND" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663901680805 "|alu|isNotEqual"} { "Warning" "WMLS_MLS_STUCK_PIN" "isLessThan GND " "Pin \"isLessThan\" is stuck at GND" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663901680805 "|alu|isLessThan"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1663901680805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663901680867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663901681769 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663901681769 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[1\] " "No output dependent on input pin \"ctrl_ALUopcode\[1\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663901681816 "|alu|ctrl_ALUopcode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[2\] " "No output dependent on input pin \"ctrl_ALUopcode\[2\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663901681816 "|alu|ctrl_ALUopcode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[3\] " "No output dependent on input pin \"ctrl_ALUopcode\[3\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663901681816 "|alu|ctrl_ALUopcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[4\] " "No output dependent on input pin \"ctrl_ALUopcode\[4\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663901681816 "|alu|ctrl_ALUopcode[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_shiftamt\[0\] " "No output dependent on input pin \"ctrl_shiftamt\[0\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663901681816 "|alu|ctrl_shiftamt[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_shiftamt\[1\] " "No output dependent on input pin \"ctrl_shiftamt\[1\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663901681816 "|alu|ctrl_shiftamt[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_shiftamt\[2\] " "No output dependent on input pin \"ctrl_shiftamt\[2\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663901681816 "|alu|ctrl_shiftamt[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_shiftamt\[3\] " "No output dependent on input pin \"ctrl_shiftamt\[3\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663901681816 "|alu|ctrl_shiftamt[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_shiftamt\[4\] " "No output dependent on input pin \"ctrl_shiftamt\[4\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint1/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663901681816 "|alu|ctrl_shiftamt[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1663901681816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "328 " "Implemented 328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663901681816 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663901681816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663901681816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663901681816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663901681838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 22:54:41 2022 " "Processing ended: Thu Sep 22 22:54:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663901681838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663901681838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663901681838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663901681838 ""}
