Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 20:09:21 2025
| Host         : my_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    40          
TIMING-18  Warning           Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (6)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clkgen_200kHz_inst/clk_2ms_reg_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: clkgen_200kHz_inst/clk_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.078        0.000                      0                   79        0.190        0.000                      0                   79        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.078        0.000                      0                   79        0.190        0.000                      0                   79        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.704ns (20.518%)  route 2.727ns (79.482%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clkgen_200kHz_inst/CLK
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  clkgen_200kHz_inst/counter_2ms_reg[11]/Q
                         net (fo=2, routed)           0.854     6.622    clkgen_200kHz_inst/counter_2ms[11]
    SLICE_X2Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.746 f  clkgen_200kHz_inst/counter_2ms[16]_i_4/O
                         net (fo=1, routed)           0.802     7.548    clkgen_200kHz_inst/counter_2ms[16]_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          1.071     8.743    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y103         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    clkgen_200kHz_inst/CLK
    SLICE_X3Y103         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429    14.822    clkgen_200kHz_inst/counter_2ms_reg[13]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.704ns (20.518%)  route 2.727ns (79.482%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clkgen_200kHz_inst/CLK
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  clkgen_200kHz_inst/counter_2ms_reg[11]/Q
                         net (fo=2, routed)           0.854     6.622    clkgen_200kHz_inst/counter_2ms[11]
    SLICE_X2Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.746 f  clkgen_200kHz_inst/counter_2ms[16]_i_4/O
                         net (fo=1, routed)           0.802     7.548    clkgen_200kHz_inst/counter_2ms[16]_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          1.071     8.743    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y103         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    clkgen_200kHz_inst/CLK
    SLICE_X3Y103         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[14]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429    14.822    clkgen_200kHz_inst/counter_2ms_reg[14]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.704ns (20.518%)  route 2.727ns (79.482%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clkgen_200kHz_inst/CLK
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  clkgen_200kHz_inst/counter_2ms_reg[11]/Q
                         net (fo=2, routed)           0.854     6.622    clkgen_200kHz_inst/counter_2ms[11]
    SLICE_X2Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.746 f  clkgen_200kHz_inst/counter_2ms[16]_i_4/O
                         net (fo=1, routed)           0.802     7.548    clkgen_200kHz_inst/counter_2ms[16]_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          1.071     8.743    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y103         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    clkgen_200kHz_inst/CLK
    SLICE_X3Y103         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429    14.822    clkgen_200kHz_inst/counter_2ms_reg[15]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.704ns (20.518%)  route 2.727ns (79.482%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clkgen_200kHz_inst/CLK
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  clkgen_200kHz_inst/counter_2ms_reg[11]/Q
                         net (fo=2, routed)           0.854     6.622    clkgen_200kHz_inst/counter_2ms[11]
    SLICE_X2Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.746 f  clkgen_200kHz_inst/counter_2ms[16]_i_4/O
                         net (fo=1, routed)           0.802     7.548    clkgen_200kHz_inst/counter_2ms[16]_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          1.071     8.743    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y103         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    clkgen_200kHz_inst/CLK
    SLICE_X3Y103         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[16]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429    14.822    clkgen_200kHz_inst/counter_2ms_reg[16]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.704ns (21.380%)  route 2.589ns (78.620%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clkgen_200kHz_inst/CLK
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  clkgen_200kHz_inst/counter_2ms_reg[11]/Q
                         net (fo=2, routed)           0.854     6.622    clkgen_200kHz_inst/counter_2ms[11]
    SLICE_X2Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.746 f  clkgen_200kHz_inst/counter_2ms[16]_i_4/O
                         net (fo=1, routed)           0.802     7.548    clkgen_200kHz_inst/counter_2ms[16]_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.933     8.605    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.590    15.012    clkgen_200kHz_inst/CLK
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[10]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429    14.848    clkgen_200kHz_inst/counter_2ms_reg[10]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.704ns (21.380%)  route 2.589ns (78.620%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clkgen_200kHz_inst/CLK
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  clkgen_200kHz_inst/counter_2ms_reg[11]/Q
                         net (fo=2, routed)           0.854     6.622    clkgen_200kHz_inst/counter_2ms[11]
    SLICE_X2Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.746 f  clkgen_200kHz_inst/counter_2ms[16]_i_4/O
                         net (fo=1, routed)           0.802     7.548    clkgen_200kHz_inst/counter_2ms[16]_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.933     8.605    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.590    15.012    clkgen_200kHz_inst/CLK
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429    14.848    clkgen_200kHz_inst/counter_2ms_reg[11]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.704ns (21.380%)  route 2.589ns (78.620%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clkgen_200kHz_inst/CLK
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  clkgen_200kHz_inst/counter_2ms_reg[11]/Q
                         net (fo=2, routed)           0.854     6.622    clkgen_200kHz_inst/counter_2ms[11]
    SLICE_X2Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.746 f  clkgen_200kHz_inst/counter_2ms[16]_i_4/O
                         net (fo=1, routed)           0.802     7.548    clkgen_200kHz_inst/counter_2ms[16]_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.933     8.605    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.590    15.012    clkgen_200kHz_inst/CLK
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[12]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429    14.848    clkgen_200kHz_inst/counter_2ms_reg[12]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.704ns (21.380%)  route 2.589ns (78.620%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clkgen_200kHz_inst/CLK
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  clkgen_200kHz_inst/counter_2ms_reg[11]/Q
                         net (fo=2, routed)           0.854     6.622    clkgen_200kHz_inst/counter_2ms[11]
    SLICE_X2Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.746 f  clkgen_200kHz_inst/counter_2ms[16]_i_4/O
                         net (fo=1, routed)           0.802     7.548    clkgen_200kHz_inst/counter_2ms[16]_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.933     8.605    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.590    15.012    clkgen_200kHz_inst/CLK
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[9]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429    14.848    clkgen_200kHz_inst/counter_2ms_reg[9]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.704ns (22.388%)  route 2.440ns (77.612%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clkgen_200kHz_inst/CLK
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  clkgen_200kHz_inst/counter_2ms_reg[11]/Q
                         net (fo=2, routed)           0.854     6.622    clkgen_200kHz_inst/counter_2ms[11]
    SLICE_X2Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.746 f  clkgen_200kHz_inst/counter_2ms[16]_i_4/O
                         net (fo=1, routed)           0.802     7.548    clkgen_200kHz_inst/counter_2ms[16]_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.785     8.457    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y101         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.590    15.012    clkgen_200kHz_inst/CLK
    SLICE_X3Y101         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[5]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    14.823    clkgen_200kHz_inst/counter_2ms_reg[5]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.704ns (22.388%)  route 2.440ns (77.612%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clkgen_200kHz_inst/CLK
    SLICE_X3Y102         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  clkgen_200kHz_inst/counter_2ms_reg[11]/Q
                         net (fo=2, routed)           0.854     6.622    clkgen_200kHz_inst/counter_2ms[11]
    SLICE_X2Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.746 f  clkgen_200kHz_inst/counter_2ms[16]_i_4/O
                         net (fo=1, routed)           0.802     7.548    clkgen_200kHz_inst/counter_2ms[16]_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.785     8.457    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y101         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.590    15.012    clkgen_200kHz_inst/CLK
    SLICE_X3Y101         FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[6]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    14.823    clkgen_200kHz_inst/counter_2ms_reg[6]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.928%)  route 0.121ns (39.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.473    clkgen_200kHz_inst/CLK
    SLICE_X53Y113        FDRE                                         r  clkgen_200kHz_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clkgen_200kHz_inst/counter_reg[1]/Q
                         net (fo=8, routed)           0.121     1.736    clkgen_200kHz_inst/counter[1]
    SLICE_X52Y113        LUT4 (Prop_lut4_I2_O)        0.048     1.784 r  clkgen_200kHz_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.784    clkgen_200kHz_inst/counter[3]_i_1_n_0
    SLICE_X52Y113        FDRE                                         r  clkgen_200kHz_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.822     1.988    clkgen_200kHz_inst/CLK
    SLICE_X52Y113        FDRE                                         r  clkgen_200kHz_inst/counter_reg[3]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X52Y113        FDRE (Hold_fdre_C_D)         0.107     1.593    clkgen_200kHz_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.473    clkgen_200kHz_inst/CLK
    SLICE_X53Y113        FDRE                                         r  clkgen_200kHz_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clkgen_200kHz_inst/counter_reg[1]/Q
                         net (fo=8, routed)           0.121     1.736    clkgen_200kHz_inst/counter[1]
    SLICE_X52Y113        LUT3 (Prop_lut3_I1_O)        0.045     1.781 r  clkgen_200kHz_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.781    clkgen_200kHz_inst/counter[2]_i_1_n_0
    SLICE_X52Y113        FDRE                                         r  clkgen_200kHz_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.822     1.988    clkgen_200kHz_inst/CLK
    SLICE_X52Y113        FDRE                                         r  clkgen_200kHz_inst/counter_reg[2]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X52Y113        FDRE (Hold_fdre_C_D)         0.091     1.577    clkgen_200kHz_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 spi_slave_inst/cs_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/shreg_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.829%)  route 0.130ns (41.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.597     1.516    spi_slave_inst/CLK
    SLICE_X0Y109         FDRE                                         r  spi_slave_inst/cs_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  spi_slave_inst/cs_n_reg_reg/Q
                         net (fo=5, routed)           0.130     1.788    spi_slave_inst/cs_n_reg
    SLICE_X1Y108         LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  spi_slave_inst/shreg_busy_i_1/O
                         net (fo=1, routed)           0.000     1.833    spi_slave_inst/shreg_busy_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  spi_slave_inst/shreg_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.870     2.035    spi_slave_inst/CLK
    SLICE_X1Y108         FDRE                                         r  spi_slave_inst/shreg_busy_reg/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.092     1.624    spi_slave_inst/shreg_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 spi_slave_inst/data_shreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/data_shreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.598     1.517    spi_slave_inst/CLK
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  spi_slave_inst/data_shreg_reg[3]/Q
                         net (fo=1, routed)           0.086     1.731    spi_slave_inst/data_shreg_reg_n_0_[3]
    SLICE_X1Y105         LUT3 (Prop_lut3_I2_O)        0.098     1.829 r  spi_slave_inst/data_shreg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.829    spi_slave_inst/data_shreg[4]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[4]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.092     1.609    spi_slave_inst/data_shreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.569%)  route 0.161ns (46.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.473    clkgen_200kHz_inst/CLK
    SLICE_X53Y113        FDRE                                         r  clkgen_200kHz_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clkgen_200kHz_inst/counter_reg[4]/Q
                         net (fo=5, routed)           0.161     1.776    clkgen_200kHz_inst/counter[4]
    SLICE_X52Y113        LUT5 (Prop_lut5_I2_O)        0.045     1.821 r  clkgen_200kHz_inst/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.821    clkgen_200kHz_inst/counter[7]_i_2_n_0
    SLICE_X52Y113        FDRE                                         r  clkgen_200kHz_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.822     1.988    clkgen_200kHz_inst/CLK
    SLICE_X52Y113        FDRE                                         r  clkgen_200kHz_inst/counter_reg[7]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X52Y113        FDRE (Hold_fdre_C_D)         0.107     1.593    clkgen_200kHz_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 spi_slave_inst/data_shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/data_shreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.598     1.517    spi_slave_inst/CLK
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  spi_slave_inst/data_shreg_reg[0]/Q
                         net (fo=1, routed)           0.156     1.815    spi_slave_inst/data_shreg_reg_n_0_[0]
    SLICE_X1Y105         LUT3 (Prop_lut3_I2_O)        0.042     1.857 r  spi_slave_inst/data_shreg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    spi_slave_inst/data_shreg[1]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[1]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.107     1.624    spi_slave_inst/data_shreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 spi_slave_inst/data_shreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/data_shreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.598     1.517    spi_slave_inst/CLK
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  spi_slave_inst/data_shreg_reg[6]/Q
                         net (fo=1, routed)           0.158     1.817    spi_slave_inst/data_shreg_reg_n_0_[6]
    SLICE_X1Y105         LUT3 (Prop_lut3_I2_O)        0.042     1.859 r  spi_slave_inst/data_shreg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.859    spi_slave_inst/data_shreg[7]_i_2_n_0
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.107     1.624    spi_slave_inst/data_shreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.569%)  route 0.161ns (46.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.473    clkgen_200kHz_inst/CLK
    SLICE_X53Y113        FDRE                                         r  clkgen_200kHz_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clkgen_200kHz_inst/counter_reg[4]/Q
                         net (fo=5, routed)           0.161     1.776    clkgen_200kHz_inst/counter[4]
    SLICE_X52Y113        LUT4 (Prop_lut4_I2_O)        0.045     1.821 r  clkgen_200kHz_inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.821    clkgen_200kHz_inst/counter[6]_i_1_n_0
    SLICE_X52Y113        FDRE                                         r  clkgen_200kHz_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.822     1.988    clkgen_200kHz_inst/CLK
    SLICE_X52Y113        FDRE                                         r  clkgen_200kHz_inst/counter_reg[6]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X52Y113        FDRE (Hold_fdre_C_D)         0.092     1.578    clkgen_200kHz_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 spi_slave_inst/cs_n_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/cs_n_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.597     1.516    spi_slave_inst/CLK
    SLICE_X0Y109         FDRE                                         r  spi_slave_inst/cs_n_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  spi_slave_inst/cs_n_meta_reg/Q
                         net (fo=1, routed)           0.174     1.831    spi_slave_inst/cs_n_meta
    SLICE_X0Y109         FDRE                                         r  spi_slave_inst/cs_n_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.870     2.035    spi_slave_inst/CLK
    SLICE_X0Y109         FDRE                                         r  spi_slave_inst/cs_n_reg_reg/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.066     1.582    spi_slave_inst/cs_n_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 spi_slave_inst/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.597     1.516    spi_slave_inst/CLK
    SLICE_X0Y108         FDRE                                         r  spi_slave_inst/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  spi_slave_inst/bit_cnt_reg[0]/Q
                         net (fo=4, routed)           0.173     1.830    spi_slave_inst/bit_cnt_reg_n_0_[0]
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.043     1.873 r  spi_slave_inst/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.873    spi_slave_inst/bit_cnt[2]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  spi_slave_inst/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.870     2.035    spi_slave_inst/CLK
    SLICE_X0Y108         FDRE                                         r  spi_slave_inst/bit_cnt_reg[2]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.107     1.623    spi_slave_inst/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    clkgen_200kHz_inst/clk_2ms_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y112   clkgen_200kHz_inst/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y100    clkgen_200kHz_inst/counter_2ms_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y102    clkgen_200kHz_inst/counter_2ms_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y102    clkgen_200kHz_inst/counter_2ms_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y102    clkgen_200kHz_inst/counter_2ms_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y103    clkgen_200kHz_inst/counter_2ms_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y103    clkgen_200kHz_inst/counter_2ms_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y103    clkgen_200kHz_inst/counter_2ms_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    clkgen_200kHz_inst/clk_2ms_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    clkgen_200kHz_inst/clk_2ms_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y112   clkgen_200kHz_inst/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y112   clkgen_200kHz_inst/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    clkgen_200kHz_inst/counter_2ms_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    clkgen_200kHz_inst/counter_2ms_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    clkgen_200kHz_inst/counter_2ms_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    clkgen_200kHz_inst/counter_2ms_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    clkgen_200kHz_inst/counter_2ms_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    clkgen_200kHz_inst/counter_2ms_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    clkgen_200kHz_inst/clk_2ms_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    clkgen_200kHz_inst/clk_2ms_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y112   clkgen_200kHz_inst/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y112   clkgen_200kHz_inst/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    clkgen_200kHz_inst/counter_2ms_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    clkgen_200kHz_inst/counter_2ms_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    clkgen_200kHz_inst/counter_2ms_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    clkgen_200kHz_inst/counter_2ms_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    clkgen_200kHz_inst/counter_2ms_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    clkgen_200kHz_inst/counter_2ms_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_display_inst/number_to_show_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode_pins[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.157ns (48.374%)  route 4.437ns (51.626%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  seven_seg_display_inst/number_to_show_reg[0]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seven_seg_display_inst/number_to_show_reg[0]/Q
                         net (fo=7, routed)           0.874     1.330    seven_seg_display_inst/number_to_show_reg_n_0_[0]
    SLICE_X0Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  seven_seg_display_inst/cathode_pins_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.562     5.017    cathode_pins_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.594 r  cathode_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.594    cathode_pins[6]
    T10                                                               r  cathode_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display_inst/number_to_show_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode_pins[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.394ns  (logic 4.135ns (49.267%)  route 4.259ns (50.733%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  seven_seg_display_inst/number_to_show_reg[0]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seven_seg_display_inst/number_to_show_reg[0]/Q
                         net (fo=7, routed)           0.873     1.329    seven_seg_display_inst/number_to_show_reg_n_0_[0]
    SLICE_X0Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.453 r  seven_seg_display_inst/cathode_pins_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.386     4.839    cathode_pins_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.394 r  cathode_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.394    cathode_pins[5]
    R10                                                               r  cathode_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display_inst/number_to_show_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode_pins[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.305ns  (logic 4.141ns (49.855%)  route 4.165ns (50.145%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  seven_seg_display_inst/number_to_show_reg[3]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  seven_seg_display_inst/number_to_show_reg[3]/Q
                         net (fo=7, routed)           1.190     1.646    seven_seg_display_inst/number_to_show_reg_n_0_[3]
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.124     1.770 r  seven_seg_display_inst/cathode_pins_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.974     4.745    cathode_pins_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.305 r  cathode_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.305    cathode_pins[1]
    T11                                                               r  cathode_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            TMP_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.783ns  (logic 4.196ns (53.913%)  route 3.587ns (46.087%))
  Logic Levels:           3  (FDPE=1 LUT5=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDPE                         0.000     0.000 r  i2c_master_inst/FSM_sequential_state_reg_reg[2]/C
    SLICE_X2Y107         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=26, routed)          1.294     1.812    i2c_master_inst/state_reg__0[2]
    SLICE_X1Y106         LUT5 (Prop_lut5_I3_O)        0.124     1.936 f  i2c_master_inst/TMP_SDA_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.293     4.229    TMP_SDA_IOBUF_inst/T
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554     7.783 r  TMP_SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.783    TMP_SDA
    C15                                                               r  TMP_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display_inst/number_to_show_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode_pins[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.712ns  (logic 4.252ns (55.130%)  route 3.460ns (44.870%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  seven_seg_display_inst/number_to_show_reg[1]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seven_seg_display_inst/number_to_show_reg[1]/Q
                         net (fo=7, routed)           0.849     1.268    seven_seg_display_inst/number_to_show_reg_n_0_[1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I4_O)        0.299     1.567 r  seven_seg_display_inst/cathode_pins_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.611     4.178    cathode_pins_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.712 r  cathode_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.712    cathode_pins[2]
    P15                                                               r  cathode_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.177ns  (logic 4.008ns (55.841%)  route 3.169ns (44.159%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[4]/C
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i2c_master_inst/tMSB_reg[4]/Q
                         net (fo=8, routed)           3.169     3.625    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     7.177 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.177    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display_inst/number_to_show_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode_pins[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.154ns  (logic 4.117ns (57.550%)  route 3.037ns (42.450%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  seven_seg_display_inst/number_to_show_reg[3]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  seven_seg_display_inst/number_to_show_reg[3]/Q
                         net (fo=7, routed)           0.968     1.424    seven_seg_display_inst/number_to_show_reg_n_0_[3]
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.124     1.548 r  seven_seg_display_inst/cathode_pins_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.069     3.617    cathode_pins_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.154 r  cathode_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.154    cathode_pins[0]
    L18                                                               r  cathode_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display_inst/number_to_show_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode_pins[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.098ns  (logic 4.130ns (58.186%)  route 2.968ns (41.814%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE                         0.000     0.000 r  seven_seg_display_inst/number_to_show_reg[2]/C
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seven_seg_display_inst/number_to_show_reg[2]/Q
                         net (fo=7, routed)           0.870     1.326    seven_seg_display_inst/number_to_show_reg_n_0_[2]
    SLICE_X0Y102         LUT6 (Prop_lut6_I4_O)        0.124     1.450 r  seven_seg_display_inst/cathode_pins_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.099     3.548    cathode_pins_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.098 r  cathode_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.098    cathode_pins[3]
    K13                                                               r  cathode_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.078ns  (logic 4.073ns (57.543%)  route 3.005ns (42.457%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[5]/C
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i2c_master_inst/tMSB_reg[5]/Q
                         net (fo=8, routed)           3.005     3.523    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     7.078 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.078    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 4.011ns (57.100%)  route 3.014ns (42.900%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[6]/C
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i2c_master_inst/tMSB_reg[6]/Q
                         net (fo=9, routed)           3.014     3.470    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     7.025 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.025    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_display_inst/switch_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_display_inst/number_to_show_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.477%)  route 0.175ns (48.523%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  seven_seg_display_inst/switch_reg[0]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seven_seg_display_inst/switch_reg[0]/Q
                         net (fo=6, routed)           0.175     0.316    i2c_master_inst/switch
    SLICE_X1Y103         LUT6 (Prop_lut6_I4_O)        0.045     0.361 r  i2c_master_inst/number_to_show[2]_i_1/O
                         net (fo=1, routed)           0.000     0.361    seven_seg_display_inst/number_to_show_reg[2]_0
    SLICE_X1Y103         FDRE                                         r  seven_seg_display_inst/number_to_show_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/clk_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/clk_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE                         0.000     0.000 r  i2c_master_inst/clk_reg_reg/C
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2c_master_inst/clk_reg_reg/Q
                         net (fo=2, routed)           0.187     0.328    i2c_master_inst/TMP_SCL_OBUF
    SLICE_X0Y113         LUT5 (Prop_lut5_I4_O)        0.045     0.373 r  i2c_master_inst/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     0.373    i2c_master_inst/clk_reg_i_1_n_0
    SLICE_X0Y113         FDCE                                         r  i2c_master_inst/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_inst/tMSB_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.852%)  route 0.195ns (51.148%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[3]/C
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_inst/tMSB_reg[3]/Q
                         net (fo=7, routed)           0.195     0.336    i2c_master_inst/LED_OBUF[4]
    SLICE_X1Y104         LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  i2c_master_inst/tMSB[3]_i_1/O
                         net (fo=1, routed)           0.000     0.381    i2c_master_inst/tMSB[3]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  i2c_master_inst/tMSB_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_inst/tMSB_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[0]/C
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_inst/tMSB_reg[0]/Q
                         net (fo=9, routed)           0.196     0.337    i2c_master_inst/LED_OBUF[1]
    SLICE_X0Y105         LUT6 (Prop_lut6_I5_O)        0.045     0.382 r  i2c_master_inst/tMSB[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    i2c_master_inst/tMSB[0]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  i2c_master_inst/tMSB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/tLSB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_inst/tLSB_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.209ns (54.314%)  route 0.176ns (45.686%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE                         0.000     0.000 r  i2c_master_inst/tLSB_reg[7]/C
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_inst/tLSB_reg[7]/Q
                         net (fo=4, routed)           0.176     0.340    i2c_master_inst/LED_OBUF[0]
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.045     0.385 r  i2c_master_inst/tLSB[7]_i_1/O
                         net (fo=1, routed)           0.000     0.385    i2c_master_inst/tLSB[7]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  i2c_master_inst/tLSB_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE                         0.000     0.000 r  i2c_master_inst/counter_reg[1]/C
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i2c_master_inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.173     0.301    i2c_master_inst/counter[1]
    SLICE_X0Y113         LUT3 (Prop_lut3_I1_O)        0.099     0.400 r  i2c_master_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.400    i2c_master_inst/counter[2]_i_1_n_0
    SLICE_X0Y113         FDCE                                         r  i2c_master_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.230ns (57.233%)  route 0.172ns (42.767%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE                         0.000     0.000 r  i2c_master_inst/counter_reg[1]/C
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i2c_master_inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.172     0.300    i2c_master_inst/counter[1]
    SLICE_X0Y113         LUT4 (Prop_lut4_I1_O)        0.102     0.402 r  i2c_master_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.402    i2c_master_inst/counter[1]_i_1_n_0
    SLICE_X0Y113         FDCE                                         r  i2c_master_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE                         0.000     0.000 r  i2c_master_inst/counter_reg[1]/C
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i2c_master_inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.173     0.301    i2c_master_inst/counter[1]
    SLICE_X0Y113         LUT4 (Prop_lut4_I1_O)        0.103     0.404 r  i2c_master_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.404    i2c_master_inst/counter[3]_i_1_n_0
    SLICE_X0Y113         FDCE                                         r  i2c_master_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/tMSB_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.246ns (60.137%)  route 0.163ns (39.863%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE                         0.000     0.000 r  i2c_master_inst/FSM_sequential_state_reg_reg[3]/C
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  i2c_master_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=32, routed)          0.163     0.311    i2c_master_inst/state_reg__0[3]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.098     0.409 r  i2c_master_inst/tMSB[6]_i_1/O
                         net (fo=1, routed)           0.000     0.409    i2c_master_inst/tMSB[6]_i_1_n_0
    SLICE_X1Y106         FDRE                                         r  i2c_master_inst/tMSB_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_display_inst/number_to_show_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.582%)  route 0.231ns (55.418%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[4]/C
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_inst/tMSB_reg[4]/Q
                         net (fo=8, routed)           0.231     0.372    i2c_master_inst/LED_OBUF[5]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.045     0.417 r  i2c_master_inst/number_to_show[4]_i_1/O
                         net (fo=1, routed)           0.000     0.417    seven_seg_display_inst/number_to_show_reg[4]_0
    SLICE_X1Y102         FDRE                                         r  seven_seg_display_inst/number_to_show_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_slave_inst/MISO_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miso
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.541ns  (logic 4.011ns (72.395%)  route 1.530ns (27.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.708     5.310    spi_slave_inst/CLK
    SLICE_X1Y107         FDRE                                         r  spi_slave_inst/MISO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  spi_slave_inst/MISO_reg/Q
                         net (fo=1, routed)           1.530     7.296    miso_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.555    10.851 r  miso_OBUF_inst/O
                         net (fo=0)                   0.000    10.851    miso
    D18                                                               r  miso (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_slave_inst/MISO_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miso
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 1.397ns (83.176%)  route 0.283ns (16.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.597     1.516    spi_slave_inst/CLK
    SLICE_X1Y107         FDRE                                         r  spi_slave_inst/MISO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  spi_slave_inst/MISO_reg/Q
                         net (fo=1, routed)           0.283     1.940    miso_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.256     3.196 r  miso_OBUF_inst/O
                         net (fo=0)                   0.000     3.196    miso
    D18                                                               r  miso (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave_inst/spi_clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 1.631ns (39.461%)  route 2.502ns (60.539%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=6, routed)           2.502     4.009    spi_slave_inst/rst_IBUF
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  spi_slave_inst/spi_clk_reg_i_1/O
                         net (fo=1, routed)           0.000     4.133    spi_slave_inst/spi_clk_reg_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  spi_slave_inst/spi_clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.588     5.010    spi_slave_inst/CLK
    SLICE_X1Y108         FDRE                                         r  spi_slave_inst/spi_clk_reg_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave_inst/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.932ns  (logic 1.631ns (41.476%)  route 2.301ns (58.524%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=6, routed)           2.301     3.808    spi_slave_inst/rst_IBUF
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.124     3.932 r  spi_slave_inst/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.932    spi_slave_inst/bit_cnt[0]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  spi_slave_inst/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.588     5.010    spi_slave_inst/CLK
    SLICE_X0Y108         FDRE                                         r  spi_slave_inst/bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave_inst/last_bit_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.926ns  (logic 1.625ns (41.387%)  route 2.301ns (58.613%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=6, routed)           2.301     3.808    spi_slave_inst/rst_IBUF
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.118     3.926 r  spi_slave_inst/last_bit_en_i_1/O
                         net (fo=1, routed)           0.000     3.926    spi_slave_inst/last_bit_en_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  spi_slave_inst/last_bit_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.588     5.010    spi_slave_inst/CLK
    SLICE_X0Y108         FDRE                                         r  spi_slave_inst/last_bit_en_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave_inst/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.747ns  (logic 1.631ns (43.529%)  route 2.116ns (56.471%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=6, routed)           2.116     3.623    spi_slave_inst/rst_IBUF
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.124     3.747 r  spi_slave_inst/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.747    spi_slave_inst/bit_cnt[1]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  spi_slave_inst/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.588     5.010    spi_slave_inst/CLK
    SLICE_X0Y108         FDRE                                         r  spi_slave_inst/bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave_inst/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.742ns  (logic 1.626ns (43.454%)  route 2.116ns (56.546%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=6, routed)           2.116     3.623    spi_slave_inst/rst_IBUF
    SLICE_X0Y108         LUT5 (Prop_lut5_I4_O)        0.119     3.742 r  spi_slave_inst/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.742    spi_slave_inst/bit_cnt[2]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  spi_slave_inst/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.588     5.010    spi_slave_inst/CLK
    SLICE_X0Y108         FDRE                                         r  spi_slave_inst/bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave_inst/shreg_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.732ns  (logic 1.631ns (43.701%)  route 2.101ns (56.299%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=6, routed)           2.101     3.608    spi_slave_inst/rst_IBUF
    SLICE_X1Y108         LUT6 (Prop_lut6_I5_O)        0.124     3.732 r  spi_slave_inst/shreg_busy_i_1/O
                         net (fo=1, routed)           0.000     3.732    spi_slave_inst/shreg_busy_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  spi_slave_inst/shreg_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.588     5.010    spi_slave_inst/CLK
    SLICE_X1Y108         FDRE                                         r  spi_slave_inst/shreg_busy_reg/C

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            spi_slave_inst/cs_n_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.560ns  (logic 1.466ns (57.275%)  route 1.094ns (42.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    G17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  cs_IBUF_inst/O
                         net (fo=1, routed)           1.094     2.560    spi_slave_inst/cs_IBUF
    SLICE_X0Y109         FDRE                                         r  spi_slave_inst/cs_n_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.587     5.009    spi_slave_inst/CLK
    SLICE_X0Y109         FDRE                                         r  spi_slave_inst/cs_n_meta_reg/C

Slack:                    inf
  Source:                 mosi
                            (input port)
  Destination:            spi_slave_inst/mosi_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.398ns  (logic 1.510ns (62.978%)  route 0.888ns (37.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  mosi (IN)
                         net (fo=0)                   0.000     0.000    mosi
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  mosi_IBUF_inst/O
                         net (fo=1, routed)           0.888     2.398    spi_slave_inst/mosi_IBUF
    SLICE_X0Y109         FDRE                                         r  spi_slave_inst/mosi_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.587     5.009    spi_slave_inst/CLK
    SLICE_X0Y109         FDRE                                         r  spi_slave_inst/mosi_meta_reg/C

Slack:                    inf
  Source:                 sclk
                            (input port)
  Destination:            spi_slave_inst/sclk_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.247ns  (logic 1.493ns (66.453%)  route 0.754ns (33.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    E18                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.754     2.247    spi_slave_inst/sclk_IBUF
    SLICE_X1Y108         FDRE                                         r  spi_slave_inst/sclk_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.588     5.010    spi_slave_inst/CLK
    SLICE_X1Y108         FDRE                                         r  spi_slave_inst/sclk_meta_reg/C

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/data_shreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.813ns  (logic 0.573ns (31.609%)  route 1.240ns (68.391%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[6]/C
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i2c_master_inst/tMSB_reg[6]/Q
                         net (fo=9, routed)           1.240     1.696    spi_slave_inst/LED_OBUF[7]
    SLICE_X1Y105         LUT3 (Prop_lut3_I0_O)        0.117     1.813 r  spi_slave_inst/data_shreg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.813    spi_slave_inst/data_shreg[7]_i_2_n_0
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589     5.011    spi_slave_inst/CLK
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/data_shreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[0]/C
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_inst/tMSB_reg[0]/Q
                         net (fo=9, routed)           0.109     0.250    spi_slave_inst/LED_OBUF[1]
    SLICE_X1Y105         LUT3 (Prop_lut3_I0_O)        0.048     0.298 r  spi_slave_inst/data_shreg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.298    spi_slave_inst/data_shreg[1]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[1]/C

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/data_shreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.721%)  route 0.160ns (46.279%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[1]/C
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_inst/tMSB_reg[1]/Q
                         net (fo=9, routed)           0.160     0.301    spi_slave_inst/LED_OBUF[2]
    SLICE_X1Y105         LUT3 (Prop_lut3_I0_O)        0.045     0.346 r  spi_slave_inst/data_shreg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.346    spi_slave_inst/data_shreg[2]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[2]/C

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/data_shreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.293%)  route 0.177ns (48.707%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[4]/C
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_inst/tMSB_reg[4]/Q
                         net (fo=8, routed)           0.177     0.318    spi_slave_inst/LED_OBUF[5]
    SLICE_X1Y105         LUT3 (Prop_lut3_I0_O)        0.045     0.363 r  spi_slave_inst/data_shreg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.363    spi_slave_inst/data_shreg[5]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[5]/C

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.113%)  route 0.236ns (55.887%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[6]/C
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_inst/tMSB_reg[6]/Q
                         net (fo=9, routed)           0.236     0.377    spi_slave_inst/LED_OBUF[7]
    SLICE_X1Y107         LUT3 (Prop_lut3_I0_O)        0.045     0.422 r  spi_slave_inst/MISO_i_2/O
                         net (fo=1, routed)           0.000     0.422    spi_slave_inst/MISO_i_2_n_0
    SLICE_X1Y107         FDRE                                         r  spi_slave_inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.870     2.035    spi_slave_inst/CLK
    SLICE_X1Y107         FDRE                                         r  spi_slave_inst/MISO_reg/C

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/data_shreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.068%)  route 0.316ns (62.932%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[3]/C
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_inst/tMSB_reg[3]/Q
                         net (fo=7, routed)           0.316     0.457    spi_slave_inst/LED_OBUF[4]
    SLICE_X1Y105         LUT3 (Prop_lut3_I0_O)        0.045     0.502 r  spi_slave_inst/data_shreg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.502    spi_slave_inst/data_shreg[4]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[4]/C

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/data_shreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.209ns (40.060%)  route 0.313ns (59.940%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[5]/C
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_inst/tMSB_reg[5]/Q
                         net (fo=8, routed)           0.313     0.477    spi_slave_inst/LED_OBUF[6]
    SLICE_X1Y105         LUT3 (Prop_lut3_I0_O)        0.045     0.522 r  spi_slave_inst/data_shreg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.522    spi_slave_inst/data_shreg[6]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[6]/C

Slack:                    inf
  Source:                 sclk
                            (input port)
  Destination:            spi_slave_inst/sclk_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.261ns (47.030%)  route 0.294ns (52.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    E18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.294     0.554    spi_slave_inst/sclk_IBUF
    SLICE_X1Y108         FDRE                                         r  spi_slave_inst/sclk_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.870     2.035    spi_slave_inst/CLK
    SLICE_X1Y108         FDRE                                         r  spi_slave_inst/sclk_meta_reg/C

Slack:                    inf
  Source:                 i2c_master_inst/tLSB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/data_shreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.581%)  route 0.362ns (63.419%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE                         0.000     0.000 r  i2c_master_inst/tLSB_reg[7]/C
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_inst/tLSB_reg[7]/Q
                         net (fo=4, routed)           0.362     0.526    spi_slave_inst/LED_OBUF[0]
    SLICE_X1Y105         LUT3 (Prop_lut3_I0_O)        0.045     0.571 r  spi_slave_inst/data_shreg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.571    spi_slave_inst/data_shreg[0]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[0]/C

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/data_shreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.209ns (35.205%)  route 0.385ns (64.795%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[2]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_inst/tMSB_reg[2]/Q
                         net (fo=8, routed)           0.385     0.549    spi_slave_inst/LED_OBUF[3]
    SLICE_X1Y105         LUT3 (Prop_lut3_I0_O)        0.045     0.594 r  spi_slave_inst/data_shreg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.594    spi_slave_inst/data_shreg[3]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X1Y105         FDRE                                         r  spi_slave_inst/data_shreg_reg[3]/C

Slack:                    inf
  Source:                 mosi
                            (input port)
  Destination:            spi_slave_inst/mosi_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.278ns (44.759%)  route 0.343ns (55.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  mosi (IN)
                         net (fo=0)                   0.000     0.000    mosi
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  mosi_IBUF_inst/O
                         net (fo=1, routed)           0.343     0.621    spi_slave_inst/mosi_IBUF
    SLICE_X0Y109         FDRE                                         r  spi_slave_inst/mosi_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.870     2.035    spi_slave_inst/CLK
    SLICE_X0Y109         FDRE                                         r  spi_slave_inst/mosi_meta_reg/C





