
grp19_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e298  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d08  0800e428  0800e428  0001e428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f130  0800f130  000201a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f130  0800f130  0001f130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f138  0800f138  000201a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f138  0800f138  0001f138  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f13c  0800f13c  0001f13c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001a0  20000000  0800f140  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201a0  2**0
                  CONTENTS
 10 .bss          00005290  200001a0  200001a0  000201a0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005430  20005430  000201a0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201a0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001ddb9  00000000  00000000  00020213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003eb9  00000000  00000000  0003dfcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001ab0  00000000  00000000  00041e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000014f2  00000000  00000000  00043938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000056e8  00000000  00000000  00044e2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001f036  00000000  00000000  0004a512  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e925b  00000000  00000000  00069548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000078b0  00000000  00000000  001527a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0015a054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001a0 	.word	0x200001a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e410 	.word	0x0800e410

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001a4 	.word	0x200001a4
 80001cc:	0800e410 	.word	0x0800e410

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2uiz>:
 8000b1c:	004a      	lsls	r2, r1, #1
 8000b1e:	d211      	bcs.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d211      	bcs.n	8000b4a <__aeabi_d2uiz+0x2e>
 8000b26:	d50d      	bpl.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d40e      	bmi.n	8000b50 <__aeabi_d2uiz+0x34>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	4770      	bx	lr
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4e:	d102      	bne.n	8000b56 <__aeabi_d2uiz+0x3a>
 8000b50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b54:	4770      	bx	lr
 8000b56:	f04f 0000 	mov.w	r0, #0
 8000b5a:	4770      	bx	lr

08000b5c <__aeabi_d2f>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b64:	bf24      	itt	cs
 8000b66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6e:	d90d      	bls.n	8000b8c <__aeabi_d2f+0x30>
 8000b70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b84:	bf08      	it	eq
 8000b86:	f020 0001 	biceq.w	r0, r0, #1
 8000b8a:	4770      	bx	lr
 8000b8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b90:	d121      	bne.n	8000bd6 <__aeabi_d2f+0x7a>
 8000b92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b96:	bfbc      	itt	lt
 8000b98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	4770      	bxlt	lr
 8000b9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ba2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba6:	f1c2 0218 	rsb	r2, r2, #24
 8000baa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	f040 0001 	orrne.w	r0, r0, #1
 8000bbc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc8:	ea40 000c 	orr.w	r0, r0, ip
 8000bcc:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd4:	e7cc      	b.n	8000b70 <__aeabi_d2f+0x14>
 8000bd6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bda:	d107      	bne.n	8000bec <__aeabi_d2f+0x90>
 8000bdc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be0:	bf1e      	ittt	ne
 8000be2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bea:	4770      	bxne	lr
 8000bec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bf0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop

08000bfc <__aeabi_uldivmod>:
 8000bfc:	b953      	cbnz	r3, 8000c14 <__aeabi_uldivmod+0x18>
 8000bfe:	b94a      	cbnz	r2, 8000c14 <__aeabi_uldivmod+0x18>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	bf08      	it	eq
 8000c04:	2800      	cmpeq	r0, #0
 8000c06:	bf1c      	itt	ne
 8000c08:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c0c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c10:	f000 b970 	b.w	8000ef4 <__aeabi_idiv0>
 8000c14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c1c:	f000 f806 	bl	8000c2c <__udivmoddi4>
 8000c20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c28:	b004      	add	sp, #16
 8000c2a:	4770      	bx	lr

08000c2c <__udivmoddi4>:
 8000c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c30:	9e08      	ldr	r6, [sp, #32]
 8000c32:	460d      	mov	r5, r1
 8000c34:	4604      	mov	r4, r0
 8000c36:	460f      	mov	r7, r1
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d14a      	bne.n	8000cd2 <__udivmoddi4+0xa6>
 8000c3c:	428a      	cmp	r2, r1
 8000c3e:	4694      	mov	ip, r2
 8000c40:	d965      	bls.n	8000d0e <__udivmoddi4+0xe2>
 8000c42:	fab2 f382 	clz	r3, r2
 8000c46:	b143      	cbz	r3, 8000c5a <__udivmoddi4+0x2e>
 8000c48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c4c:	f1c3 0220 	rsb	r2, r3, #32
 8000c50:	409f      	lsls	r7, r3
 8000c52:	fa20 f202 	lsr.w	r2, r0, r2
 8000c56:	4317      	orrs	r7, r2
 8000c58:	409c      	lsls	r4, r3
 8000c5a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5e:	fa1f f58c 	uxth.w	r5, ip
 8000c62:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c66:	0c22      	lsrs	r2, r4, #16
 8000c68:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c6c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c70:	fb01 f005 	mul.w	r0, r1, r5
 8000c74:	4290      	cmp	r0, r2
 8000c76:	d90a      	bls.n	8000c8e <__udivmoddi4+0x62>
 8000c78:	eb1c 0202 	adds.w	r2, ip, r2
 8000c7c:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c80:	f080 811c 	bcs.w	8000ebc <__udivmoddi4+0x290>
 8000c84:	4290      	cmp	r0, r2
 8000c86:	f240 8119 	bls.w	8000ebc <__udivmoddi4+0x290>
 8000c8a:	3902      	subs	r1, #2
 8000c8c:	4462      	add	r2, ip
 8000c8e:	1a12      	subs	r2, r2, r0
 8000c90:	b2a4      	uxth	r4, r4
 8000c92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c9a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9e:	fb00 f505 	mul.w	r5, r0, r5
 8000ca2:	42a5      	cmp	r5, r4
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x90>
 8000ca6:	eb1c 0404 	adds.w	r4, ip, r4
 8000caa:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000cae:	f080 8107 	bcs.w	8000ec0 <__udivmoddi4+0x294>
 8000cb2:	42a5      	cmp	r5, r4
 8000cb4:	f240 8104 	bls.w	8000ec0 <__udivmoddi4+0x294>
 8000cb8:	4464      	add	r4, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cc0:	1b64      	subs	r4, r4, r5
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11e      	cbz	r6, 8000cce <__udivmoddi4+0xa2>
 8000cc6:	40dc      	lsrs	r4, r3
 8000cc8:	2300      	movs	r3, #0
 8000cca:	e9c6 4300 	strd	r4, r3, [r6]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0xbc>
 8000cd6:	2e00      	cmp	r6, #0
 8000cd8:	f000 80ed 	beq.w	8000eb6 <__udivmoddi4+0x28a>
 8000cdc:	2100      	movs	r1, #0
 8000cde:	e9c6 0500 	strd	r0, r5, [r6]
 8000ce2:	4608      	mov	r0, r1
 8000ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce8:	fab3 f183 	clz	r1, r3
 8000cec:	2900      	cmp	r1, #0
 8000cee:	d149      	bne.n	8000d84 <__udivmoddi4+0x158>
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d302      	bcc.n	8000cfa <__udivmoddi4+0xce>
 8000cf4:	4282      	cmp	r2, r0
 8000cf6:	f200 80f8 	bhi.w	8000eea <__udivmoddi4+0x2be>
 8000cfa:	1a84      	subs	r4, r0, r2
 8000cfc:	eb65 0203 	sbc.w	r2, r5, r3
 8000d00:	2001      	movs	r0, #1
 8000d02:	4617      	mov	r7, r2
 8000d04:	2e00      	cmp	r6, #0
 8000d06:	d0e2      	beq.n	8000cce <__udivmoddi4+0xa2>
 8000d08:	e9c6 4700 	strd	r4, r7, [r6]
 8000d0c:	e7df      	b.n	8000cce <__udivmoddi4+0xa2>
 8000d0e:	b902      	cbnz	r2, 8000d12 <__udivmoddi4+0xe6>
 8000d10:	deff      	udf	#255	; 0xff
 8000d12:	fab2 f382 	clz	r3, r2
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	f040 8090 	bne.w	8000e3c <__udivmoddi4+0x210>
 8000d1c:	1a8a      	subs	r2, r1, r2
 8000d1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d22:	fa1f fe8c 	uxth.w	lr, ip
 8000d26:	2101      	movs	r1, #1
 8000d28:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d2c:	fb07 2015 	mls	r0, r7, r5, r2
 8000d30:	0c22      	lsrs	r2, r4, #16
 8000d32:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d36:	fb0e f005 	mul.w	r0, lr, r5
 8000d3a:	4290      	cmp	r0, r2
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x124>
 8000d3e:	eb1c 0202 	adds.w	r2, ip, r2
 8000d42:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x122>
 8000d48:	4290      	cmp	r0, r2
 8000d4a:	f200 80cb 	bhi.w	8000ee4 <__udivmoddi4+0x2b8>
 8000d4e:	4645      	mov	r5, r8
 8000d50:	1a12      	subs	r2, r2, r0
 8000d52:	b2a4      	uxth	r4, r4
 8000d54:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d58:	fb07 2210 	mls	r2, r7, r0, r2
 8000d5c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d60:	fb0e fe00 	mul.w	lr, lr, r0
 8000d64:	45a6      	cmp	lr, r4
 8000d66:	d908      	bls.n	8000d7a <__udivmoddi4+0x14e>
 8000d68:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d70:	d202      	bcs.n	8000d78 <__udivmoddi4+0x14c>
 8000d72:	45a6      	cmp	lr, r4
 8000d74:	f200 80bb 	bhi.w	8000eee <__udivmoddi4+0x2c2>
 8000d78:	4610      	mov	r0, r2
 8000d7a:	eba4 040e 	sub.w	r4, r4, lr
 8000d7e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d82:	e79f      	b.n	8000cc4 <__udivmoddi4+0x98>
 8000d84:	f1c1 0720 	rsb	r7, r1, #32
 8000d88:	408b      	lsls	r3, r1
 8000d8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d92:	fa05 f401 	lsl.w	r4, r5, r1
 8000d96:	fa20 f307 	lsr.w	r3, r0, r7
 8000d9a:	40fd      	lsrs	r5, r7
 8000d9c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da0:	4323      	orrs	r3, r4
 8000da2:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da6:	fa1f fe8c 	uxth.w	lr, ip
 8000daa:	fb09 5518 	mls	r5, r9, r8, r5
 8000dae:	0c1c      	lsrs	r4, r3, #16
 8000db0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db4:	fb08 f50e 	mul.w	r5, r8, lr
 8000db8:	42a5      	cmp	r5, r4
 8000dba:	fa02 f201 	lsl.w	r2, r2, r1
 8000dbe:	fa00 f001 	lsl.w	r0, r0, r1
 8000dc2:	d90b      	bls.n	8000ddc <__udivmoddi4+0x1b0>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000dcc:	f080 8088 	bcs.w	8000ee0 <__udivmoddi4+0x2b4>
 8000dd0:	42a5      	cmp	r5, r4
 8000dd2:	f240 8085 	bls.w	8000ee0 <__udivmoddi4+0x2b4>
 8000dd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000dda:	4464      	add	r4, ip
 8000ddc:	1b64      	subs	r4, r4, r5
 8000dde:	b29d      	uxth	r5, r3
 8000de0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de4:	fb09 4413 	mls	r4, r9, r3, r4
 8000de8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dec:	fb03 fe0e 	mul.w	lr, r3, lr
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1da>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000dfc:	d26c      	bcs.n	8000ed8 <__udivmoddi4+0x2ac>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	d96a      	bls.n	8000ed8 <__udivmoddi4+0x2ac>
 8000e02:	3b02      	subs	r3, #2
 8000e04:	4464      	add	r4, ip
 8000e06:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e0a:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	42ac      	cmp	r4, r5
 8000e14:	46c8      	mov	r8, r9
 8000e16:	46ae      	mov	lr, r5
 8000e18:	d356      	bcc.n	8000ec8 <__udivmoddi4+0x29c>
 8000e1a:	d053      	beq.n	8000ec4 <__udivmoddi4+0x298>
 8000e1c:	b156      	cbz	r6, 8000e34 <__udivmoddi4+0x208>
 8000e1e:	ebb0 0208 	subs.w	r2, r0, r8
 8000e22:	eb64 040e 	sbc.w	r4, r4, lr
 8000e26:	fa04 f707 	lsl.w	r7, r4, r7
 8000e2a:	40ca      	lsrs	r2, r1
 8000e2c:	40cc      	lsrs	r4, r1
 8000e2e:	4317      	orrs	r7, r2
 8000e30:	e9c6 7400 	strd	r7, r4, [r6]
 8000e34:	4618      	mov	r0, r3
 8000e36:	2100      	movs	r1, #0
 8000e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3c:	f1c3 0120 	rsb	r1, r3, #32
 8000e40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e44:	fa20 f201 	lsr.w	r2, r0, r1
 8000e48:	fa25 f101 	lsr.w	r1, r5, r1
 8000e4c:	409d      	lsls	r5, r3
 8000e4e:	432a      	orrs	r2, r5
 8000e50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e54:	fa1f fe8c 	uxth.w	lr, ip
 8000e58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e5c:	fb07 1510 	mls	r5, r7, r0, r1
 8000e60:	0c11      	lsrs	r1, r2, #16
 8000e62:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e66:	fb00 f50e 	mul.w	r5, r0, lr
 8000e6a:	428d      	cmp	r5, r1
 8000e6c:	fa04 f403 	lsl.w	r4, r4, r3
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x258>
 8000e72:	eb1c 0101 	adds.w	r1, ip, r1
 8000e76:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e7a:	d22f      	bcs.n	8000edc <__udivmoddi4+0x2b0>
 8000e7c:	428d      	cmp	r5, r1
 8000e7e:	d92d      	bls.n	8000edc <__udivmoddi4+0x2b0>
 8000e80:	3802      	subs	r0, #2
 8000e82:	4461      	add	r1, ip
 8000e84:	1b49      	subs	r1, r1, r5
 8000e86:	b292      	uxth	r2, r2
 8000e88:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e8c:	fb07 1115 	mls	r1, r7, r5, r1
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	fb05 f10e 	mul.w	r1, r5, lr
 8000e98:	4291      	cmp	r1, r2
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x282>
 8000e9c:	eb1c 0202 	adds.w	r2, ip, r2
 8000ea0:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000ea4:	d216      	bcs.n	8000ed4 <__udivmoddi4+0x2a8>
 8000ea6:	4291      	cmp	r1, r2
 8000ea8:	d914      	bls.n	8000ed4 <__udivmoddi4+0x2a8>
 8000eaa:	3d02      	subs	r5, #2
 8000eac:	4462      	add	r2, ip
 8000eae:	1a52      	subs	r2, r2, r1
 8000eb0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb4:	e738      	b.n	8000d28 <__udivmoddi4+0xfc>
 8000eb6:	4631      	mov	r1, r6
 8000eb8:	4630      	mov	r0, r6
 8000eba:	e708      	b.n	8000cce <__udivmoddi4+0xa2>
 8000ebc:	4639      	mov	r1, r7
 8000ebe:	e6e6      	b.n	8000c8e <__udivmoddi4+0x62>
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	e6fb      	b.n	8000cbc <__udivmoddi4+0x90>
 8000ec4:	4548      	cmp	r0, r9
 8000ec6:	d2a9      	bcs.n	8000e1c <__udivmoddi4+0x1f0>
 8000ec8:	ebb9 0802 	subs.w	r8, r9, r2
 8000ecc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ed0:	3b01      	subs	r3, #1
 8000ed2:	e7a3      	b.n	8000e1c <__udivmoddi4+0x1f0>
 8000ed4:	4645      	mov	r5, r8
 8000ed6:	e7ea      	b.n	8000eae <__udivmoddi4+0x282>
 8000ed8:	462b      	mov	r3, r5
 8000eda:	e794      	b.n	8000e06 <__udivmoddi4+0x1da>
 8000edc:	4640      	mov	r0, r8
 8000ede:	e7d1      	b.n	8000e84 <__udivmoddi4+0x258>
 8000ee0:	46d0      	mov	r8, sl
 8000ee2:	e77b      	b.n	8000ddc <__udivmoddi4+0x1b0>
 8000ee4:	3d02      	subs	r5, #2
 8000ee6:	4462      	add	r2, ip
 8000ee8:	e732      	b.n	8000d50 <__udivmoddi4+0x124>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e70a      	b.n	8000d04 <__udivmoddi4+0xd8>
 8000eee:	4464      	add	r4, ip
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	e742      	b.n	8000d7a <__udivmoddi4+0x14e>

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000efe:	f004 fbd1 	bl	80056a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f02:	f000 f96b 	bl	80011dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f06:	f000 fd05 	bl	8001914 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000f0a:	f000 fcd9 	bl	80018c0 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8000f0e:	f000 fa67 	bl	80013e0 <MX_I2C1_Init>
  MX_TIM8_Init();
 8000f12:	f000 fc2b 	bl	800176c <MX_TIM8_Init>
  MX_TIM2_Init();
 8000f16:	f000 fb2f 	bl	8001578 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000f1a:	f000 fa8f 	bl	800143c <MX_TIM1_Init>
  MX_TIM3_Init();
 8000f1e:	f000 fb7f 	bl	8001620 <MX_TIM3_Init>
  MX_TIM6_Init();
 8000f22:	f000 fbed 	bl	8001700 <MX_TIM6_Init>
  MX_ADC1_Init();
 8000f26:	f000 f9b7 	bl	8001298 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000f2a:	f000 fa07 	bl	800133c <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  // oled
  OLED_Init();
 8000f2e:	f00c fd2b 	bl	800d988 <OLED_Init>

  // gyro
  ICM20948_init(&hi2c1, 0, GYRO_FULL_SCALE_2000DPS, ACCEL_FULL_SCALE_2G);
 8000f32:	2300      	movs	r3, #0
 8000f34:	2203      	movs	r2, #3
 8000f36:	2100      	movs	r1, #0
 8000f38:	486f      	ldr	r0, [pc, #444]	; (80010f8 <main+0x200>)
 8000f3a:	f00c fad8 	bl	800d4ee <ICM20948_init>

  // servo

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000f3e:	210c      	movs	r1, #12
 8000f40:	486e      	ldr	r0, [pc, #440]	; (80010fc <main+0x204>)
 8000f42:	f006 ff95 	bl	8007e70 <HAL_TIM_PWM_Start>

  // motor
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000f46:	2100      	movs	r1, #0
 8000f48:	486d      	ldr	r0, [pc, #436]	; (8001100 <main+0x208>)
 8000f4a:	f006 ff91 	bl	8007e70 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000f4e:	2104      	movs	r1, #4
 8000f50:	486b      	ldr	r0, [pc, #428]	; (8001100 <main+0x208>)
 8000f52:	f006 ff8d 	bl	8007e70 <HAL_TIM_PWM_Start>

  // encoder
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8000f56:	213c      	movs	r1, #60	; 0x3c
 8000f58:	486a      	ldr	r0, [pc, #424]	; (8001104 <main+0x20c>)
 8000f5a:	f007 fb27 	bl	80085ac <HAL_TIM_Encoder_Start>

  // uart
  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 8000f5e:	4b6a      	ldr	r3, [pc, #424]	; (8001108 <main+0x210>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	461a      	mov	r2, r3
 8000f66:	4969      	ldr	r1, [pc, #420]	; (800110c <main+0x214>)
 8000f68:	4869      	ldr	r0, [pc, #420]	; (8001110 <main+0x218>)
 8000f6a:	f008 fd38 	bl	80099de <HAL_UART_Receive_IT>

  // ultrasonic
  HAL_TIM_Base_Start(&htim6);
 8000f6e:	4869      	ldr	r0, [pc, #420]	; (8001114 <main+0x21c>)
 8000f70:	f006 fe4c 	bl	8007c0c <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8000f74:	2104      	movs	r1, #4
 8000f76:	4868      	ldr	r0, [pc, #416]	; (8001118 <main+0x220>)
 8000f78:	f007 f89c 	bl	80080b4 <HAL_TIM_IC_Start_IT>

  // IR
  // HAL_ADC_Start(&hadc1);
  // HAL_ADC_Start(&hadc2);

  __RESET_SERVO_TURN(&htim1);
 8000f7c:	4b5f      	ldr	r3, [pc, #380]	; (80010fc <main+0x204>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2291      	movs	r2, #145	; 0x91
 8000f82:	641a      	str	r2, [r3, #64]	; 0x40
 8000f84:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000f88:	f004 fbce 	bl	8005728 <HAL_Delay>

  // command queue initialization
  curCmd.index = 100;
 8000f8c:	4b63      	ldr	r3, [pc, #396]	; (800111c <main+0x224>)
 8000f8e:	2264      	movs	r2, #100	; 0x64
 8000f90:	701a      	strb	r2, [r3, #0]
  curCmd.val = 10;
 8000f92:	4b62      	ldr	r3, [pc, #392]	; (800111c <main+0x224>)
 8000f94:	220a      	movs	r2, #10
 8000f96:	805a      	strh	r2, [r3, #2]

  cQueue.head = 0;
 8000f98:	4b61      	ldr	r3, [pc, #388]	; (8001120 <main+0x228>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	701a      	strb	r2, [r3, #0]
  cQueue.tail = 0;
 8000f9e:	4b60      	ldr	r3, [pc, #384]	; (8001120 <main+0x228>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	705a      	strb	r2, [r3, #1]
  cQueue.size = CMD_BUFFER_SIZE;
 8000fa4:	4b5f      	ldr	r3, [pc, #380]	; (8001124 <main+0x22c>)
 8000fa6:	781a      	ldrb	r2, [r3, #0]
 8000fa8:	4b5d      	ldr	r3, [pc, #372]	; (8001120 <main+0x228>)
 8000faa:	709a      	strb	r2, [r3, #2]
  for (int i = 0; i < CMD_BUFFER_SIZE; i++)
 8000fac:	2300      	movs	r3, #0
 8000fae:	607b      	str	r3, [r7, #4]
 8000fb0:	e00c      	b.n	8000fcc <main+0xd4>
  {
    Command cmd;
    cmd.index = 100;
 8000fb2:	2364      	movs	r3, #100	; 0x64
 8000fb4:	703b      	strb	r3, [r7, #0]
    cmd.val = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	807b      	strh	r3, [r7, #2]
    cQueue.buffer[i] = cmd;
 8000fba:	4a59      	ldr	r2, [pc, #356]	; (8001120 <main+0x228>)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	4413      	add	r3, r2
 8000fc2:	683a      	ldr	r2, [r7, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
  for (int i = 0; i < CMD_BUFFER_SIZE; i++)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	4b55      	ldr	r3, [pc, #340]	; (8001124 <main+0x22c>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	dbec      	blt.n	8000fb2 <main+0xba>
  }
  PIDConfigInit(&pidTSlow, 2.1, 0.045, 0.8);
 8000fd8:	ed9f 1a53 	vldr	s2, [pc, #332]	; 8001128 <main+0x230>
 8000fdc:	eddf 0a53 	vldr	s1, [pc, #332]	; 800112c <main+0x234>
 8000fe0:	ed9f 0a53 	vldr	s0, [pc, #332]	; 8001130 <main+0x238>
 8000fe4:	4853      	ldr	r0, [pc, #332]	; (8001134 <main+0x23c>)
 8000fe6:	f001 fa33 	bl	8002450 <PIDConfigInit>
  PIDConfigInit(&pidSlow, 2.1, 0.045, 0.8);
 8000fea:	ed9f 1a4f 	vldr	s2, [pc, #316]	; 8001128 <main+0x230>
 8000fee:	eddf 0a4f 	vldr	s1, [pc, #316]	; 800112c <main+0x234>
 8000ff2:	ed9f 0a4f 	vldr	s0, [pc, #316]	; 8001130 <main+0x238>
 8000ff6:	4850      	ldr	r0, [pc, #320]	; (8001138 <main+0x240>)
 8000ff8:	f001 fa2a 	bl	8002450 <PIDConfigInit>
  PIDConfigInit(&pidFast, 1.1, 0.05, 0.3);
 8000ffc:	ed9f 1a4f 	vldr	s2, [pc, #316]	; 800113c <main+0x244>
 8001000:	eddf 0a4f 	vldr	s1, [pc, #316]	; 8001140 <main+0x248>
 8001004:	ed9f 0a4f 	vldr	s0, [pc, #316]	; 8001144 <main+0x24c>
 8001008:	484f      	ldr	r0, [pc, #316]	; (8001148 <main+0x250>)
 800100a:	f001 fa21 	bl	8002450 <PIDConfigInit>
  // TODO:overwrite curCmd for debugging individual task
  // curCmd.index = 1;
  // curCmd.val = 30;

  // UART Rx
  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 800100e:	4b3e      	ldr	r3, [pc, #248]	; (8001108 <main+0x210>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	b29b      	uxth	r3, r3
 8001014:	461a      	mov	r2, r3
 8001016:	493d      	ldr	r1, [pc, #244]	; (800110c <main+0x214>)
 8001018:	483d      	ldr	r0, [pc, #244]	; (8001110 <main+0x218>)
 800101a:	f008 fce0 	bl	80099de <HAL_UART_Receive_IT>

  // adjust steering
  __RESET_SERVO_TURN(&htim1);
 800101e:	4b37      	ldr	r3, [pc, #220]	; (80010fc <main+0x204>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	2291      	movs	r2, #145	; 0x91
 8001024:	641a      	str	r2, [r3, #64]	; 0x40
 8001026:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800102a:	f004 fb7d 	bl	8005728 <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800102e:	f009 fcb3 	bl	800a998 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of encoderTask */
  encoderTaskHandle = osThreadNew(runEncoder, NULL, &encoderTask_attributes);
 8001032:	4a46      	ldr	r2, [pc, #280]	; (800114c <main+0x254>)
 8001034:	2100      	movs	r1, #0
 8001036:	4846      	ldr	r0, [pc, #280]	; (8001150 <main+0x258>)
 8001038:	f009 fcf8 	bl	800aa2c <osThreadNew>
 800103c:	4603      	mov	r3, r0
 800103e:	4a45      	ldr	r2, [pc, #276]	; (8001154 <main+0x25c>)
 8001040:	6013      	str	r3, [r2, #0]

  /* creation of OledTask */
  OledTaskHandle = osThreadNew(runOledTask, NULL, &OledTask_attributes);
 8001042:	4a45      	ldr	r2, [pc, #276]	; (8001158 <main+0x260>)
 8001044:	2100      	movs	r1, #0
 8001046:	4845      	ldr	r0, [pc, #276]	; (800115c <main+0x264>)
 8001048:	f009 fcf0 	bl	800aa2c <osThreadNew>
 800104c:	4603      	mov	r3, r0
 800104e:	4a44      	ldr	r2, [pc, #272]	; (8001160 <main+0x268>)
 8001050:	6013      	str	r3, [r2, #0]

  /* creation of FWTask */
  FWTaskHandle = osThreadNew(runFWTask, NULL, &FWTask_attributes);
 8001052:	4a44      	ldr	r2, [pc, #272]	; (8001164 <main+0x26c>)
 8001054:	2100      	movs	r1, #0
 8001056:	4844      	ldr	r0, [pc, #272]	; (8001168 <main+0x270>)
 8001058:	f009 fce8 	bl	800aa2c <osThreadNew>
 800105c:	4603      	mov	r3, r0
 800105e:	4a43      	ldr	r2, [pc, #268]	; (800116c <main+0x274>)
 8001060:	6013      	str	r3, [r2, #0]

  /* creation of BWTask */
  BWTaskHandle = osThreadNew(runBWTask, NULL, &BWTask_attributes);
 8001062:	4a43      	ldr	r2, [pc, #268]	; (8001170 <main+0x278>)
 8001064:	2100      	movs	r1, #0
 8001066:	4843      	ldr	r0, [pc, #268]	; (8001174 <main+0x27c>)
 8001068:	f009 fce0 	bl	800aa2c <osThreadNew>
 800106c:	4603      	mov	r3, r0
 800106e:	4a42      	ldr	r2, [pc, #264]	; (8001178 <main+0x280>)
 8001070:	6013      	str	r3, [r2, #0]

  /* creation of FLTask */
  FLTaskHandle = osThreadNew(runFLTask, NULL, &FLTask_attributes);
 8001072:	4a42      	ldr	r2, [pc, #264]	; (800117c <main+0x284>)
 8001074:	2100      	movs	r1, #0
 8001076:	4842      	ldr	r0, [pc, #264]	; (8001180 <main+0x288>)
 8001078:	f009 fcd8 	bl	800aa2c <osThreadNew>
 800107c:	4603      	mov	r3, r0
 800107e:	4a41      	ldr	r2, [pc, #260]	; (8001184 <main+0x28c>)
 8001080:	6013      	str	r3, [r2, #0]

  /* creation of FRTask */
  FRTaskHandle = osThreadNew(runFRTask, NULL, &FRTask_attributes);
 8001082:	4a41      	ldr	r2, [pc, #260]	; (8001188 <main+0x290>)
 8001084:	2100      	movs	r1, #0
 8001086:	4841      	ldr	r0, [pc, #260]	; (800118c <main+0x294>)
 8001088:	f009 fcd0 	bl	800aa2c <osThreadNew>
 800108c:	4603      	mov	r3, r0
 800108e:	4a40      	ldr	r2, [pc, #256]	; (8001190 <main+0x298>)
 8001090:	6013      	str	r3, [r2, #0]

  /* creation of BLTask */
  BLTaskHandle = osThreadNew(runBLTask, NULL, &BLTask_attributes);
 8001092:	4a40      	ldr	r2, [pc, #256]	; (8001194 <main+0x29c>)
 8001094:	2100      	movs	r1, #0
 8001096:	4840      	ldr	r0, [pc, #256]	; (8001198 <main+0x2a0>)
 8001098:	f009 fcc8 	bl	800aa2c <osThreadNew>
 800109c:	4603      	mov	r3, r0
 800109e:	4a3f      	ldr	r2, [pc, #252]	; (800119c <main+0x2a4>)
 80010a0:	6013      	str	r3, [r2, #0]

  /* creation of BRTask */
  BRTaskHandle = osThreadNew(runBRTask, NULL, &BRTask_attributes);
 80010a2:	4a3f      	ldr	r2, [pc, #252]	; (80011a0 <main+0x2a8>)
 80010a4:	2100      	movs	r1, #0
 80010a6:	483f      	ldr	r0, [pc, #252]	; (80011a4 <main+0x2ac>)
 80010a8:	f009 fcc0 	bl	800aa2c <osThreadNew>
 80010ac:	4603      	mov	r3, r0
 80010ae:	4a3e      	ldr	r2, [pc, #248]	; (80011a8 <main+0x2b0>)
 80010b0:	6013      	str	r3, [r2, #0]

  /* creation of ADCTask */
  ADCTaskHandle = osThreadNew(runADCTask, NULL, &ADCTask_attributes);
 80010b2:	4a3e      	ldr	r2, [pc, #248]	; (80011ac <main+0x2b4>)
 80010b4:	2100      	movs	r1, #0
 80010b6:	483e      	ldr	r0, [pc, #248]	; (80011b0 <main+0x2b8>)
 80010b8:	f009 fcb8 	bl	800aa2c <osThreadNew>
 80010bc:	4603      	mov	r3, r0
 80010be:	4a3d      	ldr	r2, [pc, #244]	; (80011b4 <main+0x2bc>)
 80010c0:	6013      	str	r3, [r2, #0]

  /* creation of cmdTask */
  cmdTaskHandle = osThreadNew(runCmdTask, NULL, &cmdTask_attributes);
 80010c2:	4a3d      	ldr	r2, [pc, #244]	; (80011b8 <main+0x2c0>)
 80010c4:	2100      	movs	r1, #0
 80010c6:	483d      	ldr	r0, [pc, #244]	; (80011bc <main+0x2c4>)
 80010c8:	f009 fcb0 	bl	800aa2c <osThreadNew>
 80010cc:	4603      	mov	r3, r0
 80010ce:	4a3c      	ldr	r2, [pc, #240]	; (80011c0 <main+0x2c8>)
 80010d0:	6013      	str	r3, [r2, #0]

  /* creation of moveDistObsTask */
  moveDistObsTaskHandle = osThreadNew(runMoveDistObsTask, NULL, &moveDistObsTask_attributes);
 80010d2:	4a3c      	ldr	r2, [pc, #240]	; (80011c4 <main+0x2cc>)
 80010d4:	2100      	movs	r1, #0
 80010d6:	483c      	ldr	r0, [pc, #240]	; (80011c8 <main+0x2d0>)
 80010d8:	f009 fca8 	bl	800aa2c <osThreadNew>
 80010dc:	4603      	mov	r3, r0
 80010de:	4a3b      	ldr	r2, [pc, #236]	; (80011cc <main+0x2d4>)
 80010e0:	6013      	str	r3, [r2, #0]

  /* creation of navArdObsTask */
  navArdObsTaskHandle = osThreadNew(runNavArdObsTask, NULL, &navArdObsTask_attributes);
 80010e2:	4a3b      	ldr	r2, [pc, #236]	; (80011d0 <main+0x2d8>)
 80010e4:	2100      	movs	r1, #0
 80010e6:	483b      	ldr	r0, [pc, #236]	; (80011d4 <main+0x2dc>)
 80010e8:	f009 fca0 	bl	800aa2c <osThreadNew>
 80010ec:	4603      	mov	r3, r0
 80010ee:	4a3a      	ldr	r2, [pc, #232]	; (80011d8 <main+0x2e0>)
 80010f0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80010f2:	f009 fc75 	bl	800a9e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010f6:	e7fe      	b.n	80010f6 <main+0x1fe>
 80010f8:	2000024c 	.word	0x2000024c
 80010fc:	200002a0 	.word	0x200002a0
 8001100:	200003c0 	.word	0x200003c0
 8001104:	200002e8 	.word	0x200002e8
 8001108:	20000000 	.word	0x20000000
 800110c:	2000047c 	.word	0x2000047c
 8001110:	20000408 	.word	0x20000408
 8001114:	20000378 	.word	0x20000378
 8001118:	20000330 	.word	0x20000330
 800111c:	200004bc 	.word	0x200004bc
 8001120:	20000488 	.word	0x20000488
 8001124:	20000001 	.word	0x20000001
 8001128:	3f4ccccd 	.word	0x3f4ccccd
 800112c:	3d3851ec 	.word	0x3d3851ec
 8001130:	40066666 	.word	0x40066666
 8001134:	20000508 	.word	0x20000508
 8001138:	200004f4 	.word	0x200004f4
 800113c:	3e99999a 	.word	0x3e99999a
 8001140:	3d4ccccd 	.word	0x3d4ccccd
 8001144:	3f8ccccd 	.word	0x3f8ccccd
 8001148:	2000051c 	.word	0x2000051c
 800114c:	0800e4d0 	.word	0x0800e4d0
 8001150:	080032a1 	.word	0x080032a1
 8001154:	2000044c 	.word	0x2000044c
 8001158:	0800e4f4 	.word	0x0800e4f4
 800115c:	080032b1 	.word	0x080032b1
 8001160:	20000450 	.word	0x20000450
 8001164:	0800e518 	.word	0x0800e518
 8001168:	080032d5 	.word	0x080032d5
 800116c:	20000454 	.word	0x20000454
 8001170:	0800e53c 	.word	0x0800e53c
 8001174:	080034fd 	.word	0x080034fd
 8001178:	20000458 	.word	0x20000458
 800117c:	0800e560 	.word	0x0800e560
 8001180:	08003725 	.word	0x08003725
 8001184:	2000045c 	.word	0x2000045c
 8001188:	0800e584 	.word	0x0800e584
 800118c:	08003b31 	.word	0x08003b31
 8001190:	20000460 	.word	0x20000460
 8001194:	0800e5a8 	.word	0x0800e5a8
 8001198:	08003f4d 	.word	0x08003f4d
 800119c:	20000464 	.word	0x20000464
 80011a0:	0800e5cc 	.word	0x0800e5cc
 80011a4:	08004359 	.word	0x08004359
 80011a8:	20000468 	.word	0x20000468
 80011ac:	0800e5f0 	.word	0x0800e5f0
 80011b0:	08004769 	.word	0x08004769
 80011b4:	2000046c 	.word	0x2000046c
 80011b8:	0800e614 	.word	0x0800e614
 80011bc:	0800482d 	.word	0x0800482d
 80011c0:	20000470 	.word	0x20000470
 80011c4:	0800e638 	.word	0x0800e638
 80011c8:	08004e41 	.word	0x08004e41
 80011cc:	20000474 	.word	0x20000474
 80011d0:	0800e65c 	.word	0x0800e65c
 80011d4:	08004f31 	.word	0x08004f31
 80011d8:	20000478 	.word	0x20000478

080011dc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b094      	sub	sp, #80	; 0x50
 80011e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e2:	f107 0320 	add.w	r3, r7, #32
 80011e6:	2230      	movs	r2, #48	; 0x30
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f00c fc8c 	bl	800db08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f0:	f107 030c 	add.w	r3, r7, #12
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001200:	2300      	movs	r3, #0
 8001202:	60bb      	str	r3, [r7, #8]
 8001204:	4b22      	ldr	r3, [pc, #136]	; (8001290 <SystemClock_Config+0xb4>)
 8001206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001208:	4a21      	ldr	r2, [pc, #132]	; (8001290 <SystemClock_Config+0xb4>)
 800120a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800120e:	6413      	str	r3, [r2, #64]	; 0x40
 8001210:	4b1f      	ldr	r3, [pc, #124]	; (8001290 <SystemClock_Config+0xb4>)
 8001212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001214:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001218:	60bb      	str	r3, [r7, #8]
 800121a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800121c:	2300      	movs	r3, #0
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	4b1c      	ldr	r3, [pc, #112]	; (8001294 <SystemClock_Config+0xb8>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a1b      	ldr	r2, [pc, #108]	; (8001294 <SystemClock_Config+0xb8>)
 8001226:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800122a:	6013      	str	r3, [r2, #0]
 800122c:	4b19      	ldr	r3, [pc, #100]	; (8001294 <SystemClock_Config+0xb8>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001238:	2302      	movs	r3, #2
 800123a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800123c:	2301      	movs	r3, #1
 800123e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001240:	2310      	movs	r3, #16
 8001242:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001244:	2300      	movs	r3, #0
 8001246:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001248:	f107 0320 	add.w	r3, r7, #32
 800124c:	4618      	mov	r0, r3
 800124e:	f006 f803 	bl	8007258 <HAL_RCC_OscConfig>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001258:	f003 fe84 	bl	8004f64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800125c:	230f      	movs	r3, #15
 800125e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001260:	2300      	movs	r3, #0
 8001262:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001264:	2300      	movs	r3, #0
 8001266:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001268:	2300      	movs	r3, #0
 800126a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800126c:	2300      	movs	r3, #0
 800126e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001270:	f107 030c 	add.w	r3, r7, #12
 8001274:	2100      	movs	r1, #0
 8001276:	4618      	mov	r0, r3
 8001278:	f006 fa66 	bl	8007748 <HAL_RCC_ClockConfig>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001282:	f003 fe6f 	bl	8004f64 <Error_Handler>
  }
}
 8001286:	bf00      	nop
 8001288:	3750      	adds	r7, #80	; 0x50
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40023800 	.word	0x40023800
 8001294:	40007000 	.word	0x40007000

08001298 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800129e:	463b      	mov	r3, r7
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	605a      	str	r2, [r3, #4]
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 80012aa:	4b21      	ldr	r3, [pc, #132]	; (8001330 <MX_ADC1_Init+0x98>)
 80012ac:	4a21      	ldr	r2, [pc, #132]	; (8001334 <MX_ADC1_Init+0x9c>)
 80012ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80012b0:	4b1f      	ldr	r3, [pc, #124]	; (8001330 <MX_ADC1_Init+0x98>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012b6:	4b1e      	ldr	r3, [pc, #120]	; (8001330 <MX_ADC1_Init+0x98>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80012bc:	4b1c      	ldr	r3, [pc, #112]	; (8001330 <MX_ADC1_Init+0x98>)
 80012be:	2200      	movs	r2, #0
 80012c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012c2:	4b1b      	ldr	r3, [pc, #108]	; (8001330 <MX_ADC1_Init+0x98>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012c8:	4b19      	ldr	r3, [pc, #100]	; (8001330 <MX_ADC1_Init+0x98>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012d0:	4b17      	ldr	r3, [pc, #92]	; (8001330 <MX_ADC1_Init+0x98>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012d6:	4b16      	ldr	r3, [pc, #88]	; (8001330 <MX_ADC1_Init+0x98>)
 80012d8:	4a17      	ldr	r2, [pc, #92]	; (8001338 <MX_ADC1_Init+0xa0>)
 80012da:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012dc:	4b14      	ldr	r3, [pc, #80]	; (8001330 <MX_ADC1_Init+0x98>)
 80012de:	2200      	movs	r2, #0
 80012e0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012e2:	4b13      	ldr	r3, [pc, #76]	; (8001330 <MX_ADC1_Init+0x98>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012e8:	4b11      	ldr	r3, [pc, #68]	; (8001330 <MX_ADC1_Init+0x98>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012f0:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <MX_ADC1_Init+0x98>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012f6:	480e      	ldr	r0, [pc, #56]	; (8001330 <MX_ADC1_Init+0x98>)
 80012f8:	f004 fa3a 	bl	8005770 <HAL_ADC_Init>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001302:	f003 fe2f 	bl	8004f64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_11;
 8001306:	230b      	movs	r3, #11
 8001308:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800130a:	2301      	movs	r3, #1
 800130c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001312:	463b      	mov	r3, r7
 8001314:	4619      	mov	r1, r3
 8001316:	4806      	ldr	r0, [pc, #24]	; (8001330 <MX_ADC1_Init+0x98>)
 8001318:	f004 fa6e 	bl	80057f8 <HAL_ADC_ConfigChannel>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001322:	f003 fe1f 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	200001bc 	.word	0x200001bc
 8001334:	40012000 	.word	0x40012000
 8001338:	0f000001 	.word	0x0f000001

0800133c <MX_ADC2_Init>:
 * @brief ADC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC2_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001342:	463b      	mov	r3, r7
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc2.Instance = ADC2;
 800134e:	4b21      	ldr	r3, [pc, #132]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001350:	4a21      	ldr	r2, [pc, #132]	; (80013d8 <MX_ADC2_Init+0x9c>)
 8001352:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001354:	4b1f      	ldr	r3, [pc, #124]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001356:	2200      	movs	r2, #0
 8001358:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800135a:	4b1e      	ldr	r3, [pc, #120]	; (80013d4 <MX_ADC2_Init+0x98>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001360:	4b1c      	ldr	r3, [pc, #112]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001362:	2200      	movs	r2, #0
 8001364:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001366:	4b1b      	ldr	r3, [pc, #108]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001368:	2200      	movs	r2, #0
 800136a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800136c:	4b19      	ldr	r3, [pc, #100]	; (80013d4 <MX_ADC2_Init+0x98>)
 800136e:	2200      	movs	r2, #0
 8001370:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001374:	4b17      	ldr	r3, [pc, #92]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001376:	2200      	movs	r2, #0
 8001378:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800137a:	4b16      	ldr	r3, [pc, #88]	; (80013d4 <MX_ADC2_Init+0x98>)
 800137c:	4a17      	ldr	r2, [pc, #92]	; (80013dc <MX_ADC2_Init+0xa0>)
 800137e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001380:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001382:	2200      	movs	r2, #0
 8001384:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001386:	4b13      	ldr	r3, [pc, #76]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001388:	2201      	movs	r2, #1
 800138a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800138c:	4b11      	ldr	r3, [pc, #68]	; (80013d4 <MX_ADC2_Init+0x98>)
 800138e:	2200      	movs	r2, #0
 8001390:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001394:	4b0f      	ldr	r3, [pc, #60]	; (80013d4 <MX_ADC2_Init+0x98>)
 8001396:	2201      	movs	r2, #1
 8001398:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800139a:	480e      	ldr	r0, [pc, #56]	; (80013d4 <MX_ADC2_Init+0x98>)
 800139c:	f004 f9e8 	bl	8005770 <HAL_ADC_Init>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 80013a6:	f003 fddd 	bl	8004f64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_12;
 80013aa:	230c      	movs	r3, #12
 80013ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80013ae:	2301      	movs	r3, #1
 80013b0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013b2:	2300      	movs	r3, #0
 80013b4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80013b6:	463b      	mov	r3, r7
 80013b8:	4619      	mov	r1, r3
 80013ba:	4806      	ldr	r0, [pc, #24]	; (80013d4 <MX_ADC2_Init+0x98>)
 80013bc:	f004 fa1c 	bl	80057f8 <HAL_ADC_ConfigChannel>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 80013c6:	f003 fdcd 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */
}
 80013ca:	bf00      	nop
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20000204 	.word	0x20000204
 80013d8:	40012100 	.word	0x40012100
 80013dc:	0f000001 	.word	0x0f000001

080013e0 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013e4:	4b12      	ldr	r3, [pc, #72]	; (8001430 <MX_I2C1_Init+0x50>)
 80013e6:	4a13      	ldr	r2, [pc, #76]	; (8001434 <MX_I2C1_Init+0x54>)
 80013e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013ea:	4b11      	ldr	r3, [pc, #68]	; (8001430 <MX_I2C1_Init+0x50>)
 80013ec:	4a12      	ldr	r2, [pc, #72]	; (8001438 <MX_I2C1_Init+0x58>)
 80013ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013f0:	4b0f      	ldr	r3, [pc, #60]	; (8001430 <MX_I2C1_Init+0x50>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013f6:	4b0e      	ldr	r3, [pc, #56]	; (8001430 <MX_I2C1_Init+0x50>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013fc:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <MX_I2C1_Init+0x50>)
 80013fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001402:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001404:	4b0a      	ldr	r3, [pc, #40]	; (8001430 <MX_I2C1_Init+0x50>)
 8001406:	2200      	movs	r2, #0
 8001408:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800140a:	4b09      	ldr	r3, [pc, #36]	; (8001430 <MX_I2C1_Init+0x50>)
 800140c:	2200      	movs	r2, #0
 800140e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001410:	4b07      	ldr	r3, [pc, #28]	; (8001430 <MX_I2C1_Init+0x50>)
 8001412:	2200      	movs	r2, #0
 8001414:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001416:	4b06      	ldr	r3, [pc, #24]	; (8001430 <MX_I2C1_Init+0x50>)
 8001418:	2200      	movs	r2, #0
 800141a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800141c:	4804      	ldr	r0, [pc, #16]	; (8001430 <MX_I2C1_Init+0x50>)
 800141e:	f004 ff33 	bl	8006288 <HAL_I2C_Init>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001428:	f003 fd9c 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 800142c:	bf00      	nop
 800142e:	bd80      	pop	{r7, pc}
 8001430:	2000024c 	.word	0x2000024c
 8001434:	40005400 	.word	0x40005400
 8001438:	000186a0 	.word	0x000186a0

0800143c <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b096      	sub	sp, #88	; 0x58
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001442:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001450:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800145a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	60da      	str	r2, [r3, #12]
 8001468:	611a      	str	r2, [r3, #16]
 800146a:	615a      	str	r2, [r3, #20]
 800146c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800146e:	1d3b      	adds	r3, r7, #4
 8001470:	2220      	movs	r2, #32
 8001472:	2100      	movs	r1, #0
 8001474:	4618      	mov	r0, r3
 8001476:	f00c fb47 	bl	800db08 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800147a:	4b3d      	ldr	r3, [pc, #244]	; (8001570 <MX_TIM1_Init+0x134>)
 800147c:	4a3d      	ldr	r2, [pc, #244]	; (8001574 <MX_TIM1_Init+0x138>)
 800147e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 8001480:	4b3b      	ldr	r3, [pc, #236]	; (8001570 <MX_TIM1_Init+0x134>)
 8001482:	22a0      	movs	r2, #160	; 0xa0
 8001484:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001486:	4b3a      	ldr	r3, [pc, #232]	; (8001570 <MX_TIM1_Init+0x134>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800148c:	4b38      	ldr	r3, [pc, #224]	; (8001570 <MX_TIM1_Init+0x134>)
 800148e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001492:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001494:	4b36      	ldr	r3, [pc, #216]	; (8001570 <MX_TIM1_Init+0x134>)
 8001496:	2200      	movs	r2, #0
 8001498:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800149a:	4b35      	ldr	r3, [pc, #212]	; (8001570 <MX_TIM1_Init+0x134>)
 800149c:	2200      	movs	r2, #0
 800149e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014a0:	4b33      	ldr	r3, [pc, #204]	; (8001570 <MX_TIM1_Init+0x134>)
 80014a2:	2280      	movs	r2, #128	; 0x80
 80014a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014a6:	4832      	ldr	r0, [pc, #200]	; (8001570 <MX_TIM1_Init+0x134>)
 80014a8:	f006 fb60 	bl	8007b6c <HAL_TIM_Base_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80014b2:	f003 fd57 	bl	8004f64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014ba:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80014bc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014c0:	4619      	mov	r1, r3
 80014c2:	482b      	ldr	r0, [pc, #172]	; (8001570 <MX_TIM1_Init+0x134>)
 80014c4:	f007 fb66 	bl	8008b94 <HAL_TIM_ConfigClockSource>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80014ce:	f003 fd49 	bl	8004f64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80014d2:	4827      	ldr	r0, [pc, #156]	; (8001570 <MX_TIM1_Init+0x134>)
 80014d4:	f006 fc72 	bl	8007dbc <HAL_TIM_PWM_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80014de:	f003 fd41 	bl	8004f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e2:	2300      	movs	r3, #0
 80014e4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e6:	2300      	movs	r3, #0
 80014e8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014ea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80014ee:	4619      	mov	r1, r3
 80014f0:	481f      	ldr	r0, [pc, #124]	; (8001570 <MX_TIM1_Init+0x134>)
 80014f2:	f008 f8b3 	bl	800965c <HAL_TIMEx_MasterConfigSynchronization>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80014fc:	f003 fd32 	bl	8004f64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001500:	2360      	movs	r3, #96	; 0x60
 8001502:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001504:	2300      	movs	r3, #0
 8001506:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001508:	2300      	movs	r3, #0
 800150a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800150c:	2300      	movs	r3, #0
 800150e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001510:	2300      	movs	r3, #0
 8001512:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001514:	2300      	movs	r3, #0
 8001516:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001518:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800151c:	220c      	movs	r2, #12
 800151e:	4619      	mov	r1, r3
 8001520:	4813      	ldr	r0, [pc, #76]	; (8001570 <MX_TIM1_Init+0x134>)
 8001522:	f007 fa75 	bl	8008a10 <HAL_TIM_PWM_ConfigChannel>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 800152c:	f003 fd1a 	bl	8004f64 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001530:	2300      	movs	r3, #0
 8001532:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001534:	2300      	movs	r3, #0
 8001536:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001544:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001548:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800154a:	2300      	movs	r3, #0
 800154c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800154e:	1d3b      	adds	r3, r7, #4
 8001550:	4619      	mov	r1, r3
 8001552:	4807      	ldr	r0, [pc, #28]	; (8001570 <MX_TIM1_Init+0x134>)
 8001554:	f008 f8fe 	bl	8009754 <HAL_TIMEx_ConfigBreakDeadTime>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 800155e:	f003 fd01 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001562:	4803      	ldr	r0, [pc, #12]	; (8001570 <MX_TIM1_Init+0x134>)
 8001564:	f003 ff0c 	bl	8005380 <HAL_TIM_MspPostInit>
}
 8001568:	bf00      	nop
 800156a:	3758      	adds	r7, #88	; 0x58
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	200002a0 	.word	0x200002a0
 8001574:	40010000 	.word	0x40010000

08001578 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b08c      	sub	sp, #48	; 0x30
 800157c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800157e:	f107 030c 	add.w	r3, r7, #12
 8001582:	2224      	movs	r2, #36	; 0x24
 8001584:	2100      	movs	r1, #0
 8001586:	4618      	mov	r0, r3
 8001588:	f00c fabe 	bl	800db08 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800158c:	1d3b      	adds	r3, r7, #4
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001594:	4b21      	ldr	r3, [pc, #132]	; (800161c <MX_TIM2_Init+0xa4>)
 8001596:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800159a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800159c:	4b1f      	ldr	r3, [pc, #124]	; (800161c <MX_TIM2_Init+0xa4>)
 800159e:	2200      	movs	r2, #0
 80015a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a2:	4b1e      	ldr	r3, [pc, #120]	; (800161c <MX_TIM2_Init+0xa4>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80015a8:	4b1c      	ldr	r3, [pc, #112]	; (800161c <MX_TIM2_Init+0xa4>)
 80015aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b0:	4b1a      	ldr	r3, [pc, #104]	; (800161c <MX_TIM2_Init+0xa4>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b6:	4b19      	ldr	r3, [pc, #100]	; (800161c <MX_TIM2_Init+0xa4>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015bc:	2303      	movs	r3, #3
 80015be:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015c0:	2300      	movs	r3, #0
 80015c2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015c4:	2301      	movs	r3, #1
 80015c6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015c8:	2300      	movs	r3, #0
 80015ca:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80015cc:	230a      	movs	r3, #10
 80015ce:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015d0:	2300      	movs	r3, #0
 80015d2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015d4:	2301      	movs	r3, #1
 80015d6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015d8:	2300      	movs	r3, #0
 80015da:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 80015dc:	230a      	movs	r3, #10
 80015de:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80015e0:	f107 030c 	add.w	r3, r7, #12
 80015e4:	4619      	mov	r1, r3
 80015e6:	480d      	ldr	r0, [pc, #52]	; (800161c <MX_TIM2_Init+0xa4>)
 80015e8:	f006 ff3a 	bl	8008460 <HAL_TIM_Encoder_Init>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80015f2:	f003 fcb7 	bl	8004f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015f6:	2300      	movs	r3, #0
 80015f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	4619      	mov	r1, r3
 8001602:	4806      	ldr	r0, [pc, #24]	; (800161c <MX_TIM2_Init+0xa4>)
 8001604:	f008 f82a 	bl	800965c <HAL_TIMEx_MasterConfigSynchronization>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800160e:	f003 fca9 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
}
 8001612:	bf00      	nop
 8001614:	3730      	adds	r7, #48	; 0x30
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	200002e8 	.word	0x200002e8

08001620 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b08a      	sub	sp, #40	; 0x28
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001626:	f107 0318 	add.w	r3, r7, #24
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	605a      	str	r2, [r3, #4]
 8001630:	609a      	str	r2, [r3, #8]
 8001632:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001634:	f107 0310 	add.w	r3, r7, #16
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800163e:	463b      	mov	r3, r7
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	605a      	str	r2, [r3, #4]
 8001646:	609a      	str	r2, [r3, #8]
 8001648:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800164a:	4b2b      	ldr	r3, [pc, #172]	; (80016f8 <MX_TIM3_Init+0xd8>)
 800164c:	4a2b      	ldr	r2, [pc, #172]	; (80016fc <MX_TIM3_Init+0xdc>)
 800164e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16 - 1;
 8001650:	4b29      	ldr	r3, [pc, #164]	; (80016f8 <MX_TIM3_Init+0xd8>)
 8001652:	220f      	movs	r2, #15
 8001654:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001656:	4b28      	ldr	r3, [pc, #160]	; (80016f8 <MX_TIM3_Init+0xd8>)
 8001658:	2200      	movs	r2, #0
 800165a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800165c:	4b26      	ldr	r3, [pc, #152]	; (80016f8 <MX_TIM3_Init+0xd8>)
 800165e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001662:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001664:	4b24      	ldr	r3, [pc, #144]	; (80016f8 <MX_TIM3_Init+0xd8>)
 8001666:	2200      	movs	r2, #0
 8001668:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800166a:	4b23      	ldr	r3, [pc, #140]	; (80016f8 <MX_TIM3_Init+0xd8>)
 800166c:	2200      	movs	r2, #0
 800166e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001670:	4821      	ldr	r0, [pc, #132]	; (80016f8 <MX_TIM3_Init+0xd8>)
 8001672:	f006 fa7b 	bl	8007b6c <HAL_TIM_Base_Init>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 800167c:	f003 fc72 	bl	8004f64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001680:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001684:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001686:	f107 0318 	add.w	r3, r7, #24
 800168a:	4619      	mov	r1, r3
 800168c:	481a      	ldr	r0, [pc, #104]	; (80016f8 <MX_TIM3_Init+0xd8>)
 800168e:	f007 fa81 	bl	8008b94 <HAL_TIM_ConfigClockSource>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001698:	f003 fc64 	bl	8004f64 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800169c:	4816      	ldr	r0, [pc, #88]	; (80016f8 <MX_TIM3_Init+0xd8>)
 800169e:	f006 fcaf 	bl	8008000 <HAL_TIM_IC_Init>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80016a8:	f003 fc5c 	bl	8004f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ac:	2300      	movs	r3, #0
 80016ae:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016b4:	f107 0310 	add.w	r3, r7, #16
 80016b8:	4619      	mov	r1, r3
 80016ba:	480f      	ldr	r0, [pc, #60]	; (80016f8 <MX_TIM3_Init+0xd8>)
 80016bc:	f007 ffce 	bl	800965c <HAL_TIMEx_MasterConfigSynchronization>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80016c6:	f003 fc4d 	bl	8004f64 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80016ca:	230a      	movs	r3, #10
 80016cc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80016ce:	2301      	movs	r3, #1
 80016d0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80016da:	463b      	mov	r3, r7
 80016dc:	2204      	movs	r2, #4
 80016de:	4619      	mov	r1, r3
 80016e0:	4805      	ldr	r0, [pc, #20]	; (80016f8 <MX_TIM3_Init+0xd8>)
 80016e2:	f007 f8f9 	bl	80088d8 <HAL_TIM_IC_ConfigChannel>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80016ec:	f003 fc3a 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
}
 80016f0:	bf00      	nop
 80016f2:	3728      	adds	r7, #40	; 0x28
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000330 	.word	0x20000330
 80016fc:	40000400 	.word	0x40000400

08001700 <MX_TIM6_Init>:
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001706:	463b      	mov	r3, r7
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800170e:	4b15      	ldr	r3, [pc, #84]	; (8001764 <MX_TIM6_Init+0x64>)
 8001710:	4a15      	ldr	r2, [pc, #84]	; (8001768 <MX_TIM6_Init+0x68>)
 8001712:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16 - 1;
 8001714:	4b13      	ldr	r3, [pc, #76]	; (8001764 <MX_TIM6_Init+0x64>)
 8001716:	220f      	movs	r2, #15
 8001718:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800171a:	4b12      	ldr	r3, [pc, #72]	; (8001764 <MX_TIM6_Init+0x64>)
 800171c:	2200      	movs	r2, #0
 800171e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001720:	4b10      	ldr	r3, [pc, #64]	; (8001764 <MX_TIM6_Init+0x64>)
 8001722:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001726:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001728:	4b0e      	ldr	r3, [pc, #56]	; (8001764 <MX_TIM6_Init+0x64>)
 800172a:	2200      	movs	r2, #0
 800172c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800172e:	480d      	ldr	r0, [pc, #52]	; (8001764 <MX_TIM6_Init+0x64>)
 8001730:	f006 fa1c 	bl	8007b6c <HAL_TIM_Base_Init>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800173a:	f003 fc13 	bl	8004f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800173e:	2300      	movs	r3, #0
 8001740:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001742:	2300      	movs	r3, #0
 8001744:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001746:	463b      	mov	r3, r7
 8001748:	4619      	mov	r1, r3
 800174a:	4806      	ldr	r0, [pc, #24]	; (8001764 <MX_TIM6_Init+0x64>)
 800174c:	f007 ff86 	bl	800965c <HAL_TIMEx_MasterConfigSynchronization>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001756:	f003 fc05 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000378 	.word	0x20000378
 8001768:	40001000 	.word	0x40001000

0800176c <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b096      	sub	sp, #88	; 0x58
 8001770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001772:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	605a      	str	r2, [r3, #4]
 800177c:	609a      	str	r2, [r3, #8]
 800177e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001780:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800178a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
 8001796:	60da      	str	r2, [r3, #12]
 8001798:	611a      	str	r2, [r3, #16]
 800179a:	615a      	str	r2, [r3, #20]
 800179c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800179e:	1d3b      	adds	r3, r7, #4
 80017a0:	2220      	movs	r2, #32
 80017a2:	2100      	movs	r1, #0
 80017a4:	4618      	mov	r0, r3
 80017a6:	f00c f9af 	bl	800db08 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80017aa:	4b43      	ldr	r3, [pc, #268]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017ac:	4a43      	ldr	r2, [pc, #268]	; (80018bc <MX_TIM8_Init+0x150>)
 80017ae:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80017b0:	4b41      	ldr	r3, [pc, #260]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b6:	4b40      	ldr	r3, [pc, #256]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 80017bc:	4b3e      	ldr	r3, [pc, #248]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017be:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80017c2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017c4:	4b3c      	ldr	r3, [pc, #240]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80017ca:	4b3b      	ldr	r3, [pc, #236]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017d0:	4b39      	ldr	r3, [pc, #228]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80017d6:	4838      	ldr	r0, [pc, #224]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017d8:	f006 f9c8 	bl	8007b6c <HAL_TIM_Base_Init>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80017e2:	f003 fbbf 	bl	8004f64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ea:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80017ec:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80017f0:	4619      	mov	r1, r3
 80017f2:	4831      	ldr	r0, [pc, #196]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80017f4:	f007 f9ce 	bl	8008b94 <HAL_TIM_ConfigClockSource>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80017fe:	f003 fbb1 	bl	8004f64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001802:	482d      	ldr	r0, [pc, #180]	; (80018b8 <MX_TIM8_Init+0x14c>)
 8001804:	f006 fada 	bl	8007dbc <HAL_TIM_PWM_Init>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800180e:	f003 fba9 	bl	8004f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001812:	2300      	movs	r3, #0
 8001814:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001816:	2300      	movs	r3, #0
 8001818:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800181a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800181e:	4619      	mov	r1, r3
 8001820:	4825      	ldr	r0, [pc, #148]	; (80018b8 <MX_TIM8_Init+0x14c>)
 8001822:	f007 ff1b 	bl	800965c <HAL_TIMEx_MasterConfigSynchronization>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 800182c:	f003 fb9a 	bl	8004f64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001830:	2360      	movs	r3, #96	; 0x60
 8001832:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001834:	2300      	movs	r3, #0
 8001836:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001838:	2300      	movs	r3, #0
 800183a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800183c:	2300      	movs	r3, #0
 800183e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001840:	2300      	movs	r3, #0
 8001842:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001844:	2300      	movs	r3, #0
 8001846:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001848:	2300      	movs	r3, #0
 800184a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800184c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001850:	2200      	movs	r2, #0
 8001852:	4619      	mov	r1, r3
 8001854:	4818      	ldr	r0, [pc, #96]	; (80018b8 <MX_TIM8_Init+0x14c>)
 8001856:	f007 f8db 	bl	8008a10 <HAL_TIM_PWM_ConfigChannel>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001860:	f003 fb80 	bl	8004f64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001864:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001868:	2204      	movs	r2, #4
 800186a:	4619      	mov	r1, r3
 800186c:	4812      	ldr	r0, [pc, #72]	; (80018b8 <MX_TIM8_Init+0x14c>)
 800186e:	f007 f8cf 	bl	8008a10 <HAL_TIM_PWM_ConfigChannel>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001878:	f003 fb74 	bl	8004f64 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800187c:	2300      	movs	r3, #0
 800187e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001880:	2300      	movs	r3, #0
 8001882:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001884:	2300      	movs	r3, #0
 8001886:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001888:	2300      	movs	r3, #0
 800188a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800188c:	2300      	movs	r3, #0
 800188e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001890:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001894:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001896:	2300      	movs	r3, #0
 8001898:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800189a:	1d3b      	adds	r3, r7, #4
 800189c:	4619      	mov	r1, r3
 800189e:	4806      	ldr	r0, [pc, #24]	; (80018b8 <MX_TIM8_Init+0x14c>)
 80018a0:	f007 ff58 	bl	8009754 <HAL_TIMEx_ConfigBreakDeadTime>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 80018aa:	f003 fb5b 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
}
 80018ae:	bf00      	nop
 80018b0:	3758      	adds	r7, #88	; 0x58
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200003c0 	.word	0x200003c0
 80018bc:	40010400 	.word	0x40010400

080018c0 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80018c4:	4b11      	ldr	r3, [pc, #68]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018c6:	4a12      	ldr	r2, [pc, #72]	; (8001910 <MX_USART3_UART_Init+0x50>)
 80018c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80018ca:	4b10      	ldr	r3, [pc, #64]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80018d2:	4b0e      	ldr	r3, [pc, #56]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80018d8:	4b0c      	ldr	r3, [pc, #48]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018da:	2200      	movs	r2, #0
 80018dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80018de:	4b0b      	ldr	r3, [pc, #44]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80018e4:	4b09      	ldr	r3, [pc, #36]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018e6:	220c      	movs	r2, #12
 80018e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ea:	4b08      	ldr	r3, [pc, #32]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80018f0:	4b06      	ldr	r3, [pc, #24]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80018f6:	4805      	ldr	r0, [pc, #20]	; (800190c <MX_USART3_UART_Init+0x4c>)
 80018f8:	f007 ff92 	bl	8009820 <HAL_UART_Init>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001902:	f003 fb2f 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */
}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	20000408 	.word	0x20000408
 8001910:	40004800 	.word	0x40004800

08001914 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b08a      	sub	sp, #40	; 0x28
 8001918:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800191a:	f107 0314 	add.w	r3, r7, #20
 800191e:	2200      	movs	r2, #0
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	605a      	str	r2, [r3, #4]
 8001924:	609a      	str	r2, [r3, #8]
 8001926:	60da      	str	r2, [r3, #12]
 8001928:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
 800192e:	4b38      	ldr	r3, [pc, #224]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	4a37      	ldr	r2, [pc, #220]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001934:	f043 0310 	orr.w	r3, r3, #16
 8001938:	6313      	str	r3, [r2, #48]	; 0x30
 800193a:	4b35      	ldr	r3, [pc, #212]	; (8001a10 <MX_GPIO_Init+0xfc>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193e:	f003 0310 	and.w	r3, r3, #16
 8001942:	613b      	str	r3, [r7, #16]
 8001944:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	4b31      	ldr	r3, [pc, #196]	; (8001a10 <MX_GPIO_Init+0xfc>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	4a30      	ldr	r2, [pc, #192]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001950:	f043 0304 	orr.w	r3, r3, #4
 8001954:	6313      	str	r3, [r2, #48]	; 0x30
 8001956:	4b2e      	ldr	r3, [pc, #184]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	f003 0304 	and.w	r3, r3, #4
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	60bb      	str	r3, [r7, #8]
 8001966:	4b2a      	ldr	r3, [pc, #168]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	4a29      	ldr	r2, [pc, #164]	; (8001a10 <MX_GPIO_Init+0xfc>)
 800196c:	f043 0301 	orr.w	r3, r3, #1
 8001970:	6313      	str	r3, [r2, #48]	; 0x30
 8001972:	4b27      	ldr	r3, [pc, #156]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	60bb      	str	r3, [r7, #8]
 800197c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	4b23      	ldr	r3, [pc, #140]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001986:	4a22      	ldr	r2, [pc, #136]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001988:	f043 0302 	orr.w	r3, r3, #2
 800198c:	6313      	str	r3, [r2, #48]	; 0x30
 800198e:	4b20      	ldr	r3, [pc, #128]	; (8001a10 <MX_GPIO_Init+0xfc>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	607b      	str	r3, [r7, #4]
 8001998:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCL_Pin | OLED_SDA_Pin | OLED_RST_Pin | OLED_DC_Pin | LED3_Pin | US_Trig_Pin, GPIO_PIN_RESET);
 800199a:	2200      	movs	r2, #0
 800199c:	f44f 615e 	mov.w	r1, #3552	; 0xde0
 80019a0:	481c      	ldr	r0, [pc, #112]	; (8001a14 <MX_GPIO_Init+0x100>)
 80019a2:	f004 fc57 	bl	8006254 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin | AIN1_Pin | BIN1_Pin | BIN2_Pin, GPIO_PIN_RESET);
 80019a6:	2200      	movs	r2, #0
 80019a8:	213c      	movs	r1, #60	; 0x3c
 80019aa:	481b      	ldr	r0, [pc, #108]	; (8001a18 <MX_GPIO_Init+0x104>)
 80019ac:	f004 fc52 	bl	8006254 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin
                           LED3_Pin US_Trig_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin | OLED_SDA_Pin | OLED_RST_Pin | OLED_DC_Pin | LED3_Pin | US_Trig_Pin;
 80019b0:	f44f 635e 	mov.w	r3, #3552	; 0xde0
 80019b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b6:	2301      	movs	r3, #1
 80019b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ba:	2300      	movs	r3, #0
 80019bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019be:	2300      	movs	r3, #0
 80019c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019c2:	f107 0314 	add.w	r3, r7, #20
 80019c6:	4619      	mov	r1, r3
 80019c8:	4812      	ldr	r0, [pc, #72]	; (8001a14 <MX_GPIO_Init+0x100>)
 80019ca:	f004 faa7 	bl	8005f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin | AIN1_Pin;
 80019ce:	230c      	movs	r3, #12
 80019d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d2:	2301      	movs	r3, #1
 80019d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019da:	2302      	movs	r3, #2
 80019dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019de:	f107 0314 	add.w	r3, r7, #20
 80019e2:	4619      	mov	r1, r3
 80019e4:	480c      	ldr	r0, [pc, #48]	; (8001a18 <MX_GPIO_Init+0x104>)
 80019e6:	f004 fa99 	bl	8005f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = BIN1_Pin | BIN2_Pin;
 80019ea:	2330      	movs	r3, #48	; 0x30
 80019ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ee:	2301      	movs	r3, #1
 80019f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f6:	2300      	movs	r3, #0
 80019f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fa:	f107 0314 	add.w	r3, r7, #20
 80019fe:	4619      	mov	r1, r3
 8001a00:	4805      	ldr	r0, [pc, #20]	; (8001a18 <MX_GPIO_Init+0x104>)
 8001a02:	f004 fa8b 	bl	8005f1c <HAL_GPIO_Init>
}
 8001a06:	bf00      	nop
 8001a08:	3728      	adds	r7, #40	; 0x28
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40023800 	.word	0x40023800
 8001a14:	40021000 	.word	0x40021000
 8001a18:	40020000 	.word	0x40020000
 8001a1c:	00000000 	.word	0x00000000

08001a20 <HAL_TIM_IC_CaptureCallback>:
uint32_t IC_Val2 = 0;
uint32_t US_diff = 0;
uint8_t Is_First_Captured = 0; // is the first value captured ?

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) // if the interrupt source is channel2
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	7f1b      	ldrb	r3, [r3, #28]
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	f040 808c 	bne.w	8001b4a <HAL_TIM_IC_CaptureCallback+0x12a>
  {
    if (Is_First_Captured == 0) // if the first value is not captured
 8001a32:	4b4b      	ldr	r3, [pc, #300]	; (8001b60 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d11a      	bne.n	8001a70 <HAL_TIM_IC_CaptureCallback+0x50>
    {
      IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read the first value
 8001a3a:	2104      	movs	r1, #4
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f007 f971 	bl	8008d24 <HAL_TIM_ReadCapturedValue>
 8001a42:	4603      	mov	r3, r0
 8001a44:	4a47      	ldr	r2, [pc, #284]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001a46:	6013      	str	r3, [r2, #0]
      Is_First_Captured = 1;                                    // set the first captured as true
 8001a48:	4b45      	ldr	r3, [pc, #276]	; (8001b60 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	701a      	strb	r2, [r3, #0]
      // Now change the polarity to falling edge
      __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	6a1a      	ldr	r2, [r3, #32]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001a5c:	621a      	str	r2, [r3, #32]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	6a1a      	ldr	r2, [r3, #32]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f042 0220 	orr.w	r2, r2, #32
 8001a6c:	621a      	str	r2, [r3, #32]
      // set polarity to rising edge
      __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
      __HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC2);
    }
  }
}
 8001a6e:	e06c      	b.n	8001b4a <HAL_TIM_IC_CaptureCallback+0x12a>
    else if (Is_First_Captured == 1) // if the first is already captured
 8001a70:	4b3b      	ldr	r3, [pc, #236]	; (8001b60 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d168      	bne.n	8001b4a <HAL_TIM_IC_CaptureCallback+0x12a>
      IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read second value
 8001a78:	2104      	movs	r1, #4
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f007 f952 	bl	8008d24 <HAL_TIM_ReadCapturedValue>
 8001a80:	4603      	mov	r3, r0
 8001a82:	4a39      	ldr	r2, [pc, #228]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001a84:	6013      	str	r3, [r2, #0]
      __HAL_TIM_SET_COUNTER(htim, 0);                           // reset the counter
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	625a      	str	r2, [r3, #36]	; 0x24
      if (IC_Val2 > IC_Val1)
 8001a8e:	4b36      	ldr	r3, [pc, #216]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	4b34      	ldr	r3, [pc, #208]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d90c      	bls.n	8001ab4 <HAL_TIM_IC_CaptureCallback+0x94>
        obsDist_US = IC_Val2 - IC_Val1;
 8001a9a:	4b33      	ldr	r3, [pc, #204]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	4b31      	ldr	r3, [pc, #196]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	ee07 3a90 	vmov	s15, r3
 8001aa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aac:	4b2f      	ldr	r3, [pc, #188]	; (8001b6c <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001aae:	edc3 7a00 	vstr	s15, [r3]
 8001ab2:	e014      	b.n	8001ade <HAL_TIM_IC_CaptureCallback+0xbe>
      else if (IC_Val1 > IC_Val2)
 8001ab4:	4b2b      	ldr	r3, [pc, #172]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	4b2b      	ldr	r3, [pc, #172]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d90e      	bls.n	8001ade <HAL_TIM_IC_CaptureCallback+0xbe>
        obsDist_US = (0xffff - IC_Val1) + IC_Val2;
 8001ac0:	4b29      	ldr	r3, [pc, #164]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	4b27      	ldr	r3, [pc, #156]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001ace:	33ff      	adds	r3, #255	; 0xff
 8001ad0:	ee07 3a90 	vmov	s15, r3
 8001ad4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ad8:	4b24      	ldr	r3, [pc, #144]	; (8001b6c <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001ada:	edc3 7a00 	vstr	s15, [r3]
      obsDist_US = obsDist_US * .034 / 2;
 8001ade:	4b23      	ldr	r3, [pc, #140]	; (8001b6c <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7fe fd28 	bl	8000538 <__aeabi_f2d>
 8001ae8:	a31b      	add	r3, pc, #108	; (adr r3, 8001b58 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aee:	f7fe fd7b 	bl	80005e8 <__aeabi_dmul>
 8001af2:	4602      	mov	r2, r0
 8001af4:	460b      	mov	r3, r1
 8001af6:	4610      	mov	r0, r2
 8001af8:	4619      	mov	r1, r3
 8001afa:	f04f 0200 	mov.w	r2, #0
 8001afe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b02:	f7fe fe9b 	bl	800083c <__aeabi_ddiv>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
 8001b0a:	4610      	mov	r0, r2
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f7ff f825 	bl	8000b5c <__aeabi_d2f>
 8001b12:	4603      	mov	r3, r0
 8001b14:	4a15      	ldr	r2, [pc, #84]	; (8001b6c <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001b16:	6013      	str	r3, [r2, #0]
      Is_First_Captured = 0; // set it back to false
 8001b18:	4b11      	ldr	r3, [pc, #68]	; (8001b60 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	701a      	strb	r2, [r3, #0]
      __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6a1a      	ldr	r2, [r3, #32]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001b2c:	621a      	str	r2, [r3, #32]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	6a12      	ldr	r2, [r2, #32]
 8001b38:	621a      	str	r2, [r3, #32]
      __HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC2);
 8001b3a:	4b0d      	ldr	r3, [pc, #52]	; (8001b70 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	68da      	ldr	r2, [r3, #12]
 8001b40:	4b0b      	ldr	r3, [pc, #44]	; (8001b70 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f022 0204 	bic.w	r2, r2, #4
 8001b48:	60da      	str	r2, [r3, #12]
}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	f3af 8000 	nop.w
 8001b58:	b020c49c 	.word	0xb020c49c
 8001b5c:	3fa16872 	.word	0x3fa16872
 8001b60:	2000053c 	.word	0x2000053c
 8001b64:	20000534 	.word	0x20000534
 8001b68:	20000538 	.word	0x20000538
 8001b6c:	20000530 	.word	0x20000530
 8001b70:	20000330 	.word	0x20000330

08001b74 <HAL_UART_RxCpltCallback>:
int targetD = 5;
uint8_t tempDir = 1;
int8_t step = 0;
uint8_t turnMode = 2;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  // TODO: add delimeter at end of command
  //  prevent unused argument(s) compilation warning
  UNUSED(huart);
  int val;

  val = (aRxBuffer[2] - 48) * 10 + (aRxBuffer[3] - 48);
 8001b7c:	4b94      	ldr	r3, [pc, #592]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001b7e:	789b      	ldrb	r3, [r3, #2]
 8001b80:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001b84:	4613      	mov	r3, r2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	4413      	add	r3, r2
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	4b90      	ldr	r3, [pc, #576]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001b90:	78db      	ldrb	r3, [r3, #3]
 8001b92:	3b30      	subs	r3, #48	; 0x30
 8001b94:	4413      	add	r3, r2
 8001b96:	60fb      	str	r3, [r7, #12]
  if (aRxBuffer[4] >= '0' && aRxBuffer[4] <= '9')
 8001b98:	4b8d      	ldr	r3, [pc, #564]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001b9a:	791b      	ldrb	r3, [r3, #4]
 8001b9c:	2b2f      	cmp	r3, #47	; 0x2f
 8001b9e:	d90e      	bls.n	8001bbe <HAL_UART_RxCpltCallback+0x4a>
 8001ba0:	4b8b      	ldr	r3, [pc, #556]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001ba2:	791b      	ldrb	r3, [r3, #4]
 8001ba4:	2b39      	cmp	r3, #57	; 0x39
 8001ba6:	d80a      	bhi.n	8001bbe <HAL_UART_RxCpltCallback+0x4a>
    // val += (aRxBuffer[4] - 48) * 100;
    val = val * 10 + (aRxBuffer[4] - 48);
 8001ba8:	68fa      	ldr	r2, [r7, #12]
 8001baa:	4613      	mov	r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	4413      	add	r3, r2
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	4b86      	ldr	r3, [pc, #536]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001bb6:	791b      	ldrb	r3, [r3, #4]
 8001bb8:	3b30      	subs	r3, #48	; 0x30
 8001bba:	4413      	add	r3, r2
 8001bbc:	60fb      	str	r3, [r7, #12]

  manualMode = 0;
 8001bbe:	4b85      	ldr	r3, [pc, #532]	; (8001dd4 <HAL_UART_RxCpltCallback+0x260>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	701a      	strb	r2, [r3, #0]

  if (aRxBuffer[0] == 'S' && aRxBuffer[1] == 'T')
 8001bc4:	4b82      	ldr	r3, [pc, #520]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	2b53      	cmp	r3, #83	; 0x53
 8001bca:	d159      	bne.n	8001c80 <HAL_UART_RxCpltCallback+0x10c>
 8001bcc:	4b80      	ldr	r3, [pc, #512]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001bce:	785b      	ldrb	r3, [r3, #1]
 8001bd0:	2b54      	cmp	r3, #84	; 0x54
 8001bd2:	d155      	bne.n	8001c80 <HAL_UART_RxCpltCallback+0x10c>
  { // only STOP can preempt any greedy task
    //		__ADD_COMMAND(cQueue, 0, 0); // stop
    __ON_TASK_END(&htim8, prevTask, curTask);
 8001bd4:	4b80      	ldr	r3, [pc, #512]	; (8001dd8 <HAL_UART_RxCpltCallback+0x264>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	635a      	str	r2, [r3, #52]	; 0x34
 8001bdc:	4b7e      	ldr	r3, [pc, #504]	; (8001dd8 <HAL_UART_RxCpltCallback+0x264>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2200      	movs	r2, #0
 8001be2:	639a      	str	r2, [r3, #56]	; 0x38
 8001be4:	4b7d      	ldr	r3, [pc, #500]	; (8001ddc <HAL_UART_RxCpltCallback+0x268>)
 8001be6:	781a      	ldrb	r2, [r3, #0]
 8001be8:	4b7d      	ldr	r3, [pc, #500]	; (8001de0 <HAL_UART_RxCpltCallback+0x26c>)
 8001bea:	701a      	strb	r2, [r3, #0]
 8001bec:	4b7b      	ldr	r3, [pc, #492]	; (8001ddc <HAL_UART_RxCpltCallback+0x268>)
 8001bee:	220b      	movs	r2, #11
 8001bf0:	701a      	strb	r2, [r3, #0]
    angleNow = 0;
 8001bf2:	4b7c      	ldr	r3, [pc, #496]	; (8001de4 <HAL_UART_RxCpltCallback+0x270>)
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
    gyroZ = 0; // reset angle for PID
 8001bfa:	4b7b      	ldr	r3, [pc, #492]	; (8001de8 <HAL_UART_RxCpltCallback+0x274>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	801a      	strh	r2, [r3, #0]
    PIDConfigReset(&pidTSlow);
 8001c00:	487a      	ldr	r0, [pc, #488]	; (8001dec <HAL_UART_RxCpltCallback+0x278>)
 8001c02:	f000 fc46 	bl	8002492 <PIDConfigReset>
    PIDConfigReset(&pidSlow);
 8001c06:	487a      	ldr	r0, [pc, #488]	; (8001df0 <HAL_UART_RxCpltCallback+0x27c>)
 8001c08:	f000 fc43 	bl	8002492 <PIDConfigReset>
    PIDConfigReset(&pidFast);
 8001c0c:	4879      	ldr	r0, [pc, #484]	; (8001df4 <HAL_UART_RxCpltCallback+0x280>)
 8001c0e:	f000 fc40 	bl	8002492 <PIDConfigReset>
    curDistTick = 0;
 8001c12:	4b79      	ldr	r3, [pc, #484]	; (8001df8 <HAL_UART_RxCpltCallback+0x284>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	801a      	strh	r2, [r3, #0]
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001c18:	4b78      	ldr	r3, [pc, #480]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001c1a:	781a      	ldrb	r2, [r3, #0]
 8001c1c:	4b77      	ldr	r3, [pc, #476]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001c1e:	785b      	ldrb	r3, [r3, #1]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d112      	bne.n	8001c4a <HAL_UART_RxCpltCallback+0xd6>
    {
      __CLEAR_CURCMD(curCmd);
 8001c24:	4b76      	ldr	r3, [pc, #472]	; (8001e00 <HAL_UART_RxCpltCallback+0x28c>)
 8001c26:	2264      	movs	r2, #100	; 0x64
 8001c28:	701a      	strb	r2, [r3, #0]
 8001c2a:	4b75      	ldr	r3, [pc, #468]	; (8001e00 <HAL_UART_RxCpltCallback+0x28c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8001c30:	4a74      	ldr	r2, [pc, #464]	; (8001e04 <HAL_UART_RxCpltCallback+0x290>)
 8001c32:	210f      	movs	r1, #15
 8001c34:	4874      	ldr	r0, [pc, #464]	; (8001e08 <HAL_UART_RxCpltCallback+0x294>)
 8001c36:	f00b ff33 	bl	800daa0 <sniprintf>
 8001c3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c3e:	2206      	movs	r2, #6
 8001c40:	4972      	ldr	r1, [pc, #456]	; (8001e0c <HAL_UART_RxCpltCallback+0x298>)
 8001c42:	4873      	ldr	r0, [pc, #460]	; (8001e10 <HAL_UART_RxCpltCallback+0x29c>)
 8001c44:	f007 fe39 	bl	80098ba <HAL_UART_Transmit>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001c48:	e3c5      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
    }
    else
    {
      __READ_COMMAND(cQueue, curCmd, rxMsg);
 8001c4a:	4b6c      	ldr	r3, [pc, #432]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001c4c:	785b      	ldrb	r3, [r3, #1]
 8001c4e:	4a6c      	ldr	r2, [pc, #432]	; (8001e00 <HAL_UART_RxCpltCallback+0x28c>)
 8001c50:	496a      	ldr	r1, [pc, #424]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	440b      	add	r3, r1
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	6013      	str	r3, [r2, #0]
 8001c5a:	4b68      	ldr	r3, [pc, #416]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001c5c:	785b      	ldrb	r3, [r3, #1]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	4a66      	ldr	r2, [pc, #408]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001c62:	7892      	ldrb	r2, [r2, #2]
 8001c64:	fb93 f1f2 	sdiv	r1, r3, r2
 8001c68:	fb01 f202 	mul.w	r2, r1, r2
 8001c6c:	1a9b      	subs	r3, r3, r2
 8001c6e:	b2da      	uxtb	r2, r3
 8001c70:	4b62      	ldr	r3, [pc, #392]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001c72:	705a      	strb	r2, [r3, #1]
 8001c74:	4a67      	ldr	r2, [pc, #412]	; (8001e14 <HAL_UART_RxCpltCallback+0x2a0>)
 8001c76:	210f      	movs	r1, #15
 8001c78:	4863      	ldr	r0, [pc, #396]	; (8001e08 <HAL_UART_RxCpltCallback+0x294>)
 8001c7a:	f00b ff11 	bl	800daa0 <sniprintf>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001c7e:	e3aa      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
    }
  }
  else if (aRxBuffer[0] == 'R' && aRxBuffer[1] == 'S')
 8001c80:	4b53      	ldr	r3, [pc, #332]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	2b52      	cmp	r3, #82	; 0x52
 8001c86:	d161      	bne.n	8001d4c <HAL_UART_RxCpltCallback+0x1d8>
 8001c88:	4b51      	ldr	r3, [pc, #324]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001c8a:	785b      	ldrb	r3, [r3, #1]
 8001c8c:	2b53      	cmp	r3, #83	; 0x53
 8001c8e:	d15d      	bne.n	8001d4c <HAL_UART_RxCpltCallback+0x1d8>
  {
    __ON_TASK_END(&htim8, prevTask, curTask);
 8001c90:	4b51      	ldr	r3, [pc, #324]	; (8001dd8 <HAL_UART_RxCpltCallback+0x264>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2200      	movs	r2, #0
 8001c96:	635a      	str	r2, [r3, #52]	; 0x34
 8001c98:	4b4f      	ldr	r3, [pc, #316]	; (8001dd8 <HAL_UART_RxCpltCallback+0x264>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	639a      	str	r2, [r3, #56]	; 0x38
 8001ca0:	4b4e      	ldr	r3, [pc, #312]	; (8001ddc <HAL_UART_RxCpltCallback+0x268>)
 8001ca2:	781a      	ldrb	r2, [r3, #0]
 8001ca4:	4b4e      	ldr	r3, [pc, #312]	; (8001de0 <HAL_UART_RxCpltCallback+0x26c>)
 8001ca6:	701a      	strb	r2, [r3, #0]
 8001ca8:	4b4c      	ldr	r3, [pc, #304]	; (8001ddc <HAL_UART_RxCpltCallback+0x268>)
 8001caa:	220b      	movs	r2, #11
 8001cac:	701a      	strb	r2, [r3, #0]
    angleNow = 0;
 8001cae:	4b4d      	ldr	r3, [pc, #308]	; (8001de4 <HAL_UART_RxCpltCallback+0x270>)
 8001cb0:	f04f 0200 	mov.w	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]
    gyroZ = 0; // reset angle for PID
 8001cb6:	4b4c      	ldr	r3, [pc, #304]	; (8001de8 <HAL_UART_RxCpltCallback+0x274>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	801a      	strh	r2, [r3, #0]
    __RESET_SERVO_TURN(&htim1);
 8001cbc:	4b56      	ldr	r3, [pc, #344]	; (8001e18 <HAL_UART_RxCpltCallback+0x2a4>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2291      	movs	r2, #145	; 0x91
 8001cc2:	641a      	str	r2, [r3, #64]	; 0x40
 8001cc4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001cc8:	f003 fd2e 	bl	8005728 <HAL_Delay>
    PIDConfigReset(&pidTSlow);
 8001ccc:	4847      	ldr	r0, [pc, #284]	; (8001dec <HAL_UART_RxCpltCallback+0x278>)
 8001cce:	f000 fbe0 	bl	8002492 <PIDConfigReset>
    PIDConfigReset(&pidSlow);
 8001cd2:	4847      	ldr	r0, [pc, #284]	; (8001df0 <HAL_UART_RxCpltCallback+0x27c>)
 8001cd4:	f000 fbdd 	bl	8002492 <PIDConfigReset>
    PIDConfigReset(&pidFast);
 8001cd8:	4846      	ldr	r0, [pc, #280]	; (8001df4 <HAL_UART_RxCpltCallback+0x280>)
 8001cda:	f000 fbda 	bl	8002492 <PIDConfigReset>
    curDistTick = 0;
 8001cde:	4b46      	ldr	r3, [pc, #280]	; (8001df8 <HAL_UART_RxCpltCallback+0x284>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	801a      	strh	r2, [r3, #0]
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001ce4:	4b45      	ldr	r3, [pc, #276]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001ce6:	781a      	ldrb	r2, [r3, #0]
 8001ce8:	4b44      	ldr	r3, [pc, #272]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001cea:	785b      	ldrb	r3, [r3, #1]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d112      	bne.n	8001d16 <HAL_UART_RxCpltCallback+0x1a2>
    {
      __CLEAR_CURCMD(curCmd);
 8001cf0:	4b43      	ldr	r3, [pc, #268]	; (8001e00 <HAL_UART_RxCpltCallback+0x28c>)
 8001cf2:	2264      	movs	r2, #100	; 0x64
 8001cf4:	701a      	strb	r2, [r3, #0]
 8001cf6:	4b42      	ldr	r3, [pc, #264]	; (8001e00 <HAL_UART_RxCpltCallback+0x28c>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8001cfc:	4a41      	ldr	r2, [pc, #260]	; (8001e04 <HAL_UART_RxCpltCallback+0x290>)
 8001cfe:	210f      	movs	r1, #15
 8001d00:	4841      	ldr	r0, [pc, #260]	; (8001e08 <HAL_UART_RxCpltCallback+0x294>)
 8001d02:	f00b fecd 	bl	800daa0 <sniprintf>
 8001d06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d0a:	2206      	movs	r2, #6
 8001d0c:	493f      	ldr	r1, [pc, #252]	; (8001e0c <HAL_UART_RxCpltCallback+0x298>)
 8001d0e:	4840      	ldr	r0, [pc, #256]	; (8001e10 <HAL_UART_RxCpltCallback+0x29c>)
 8001d10:	f007 fdd3 	bl	80098ba <HAL_UART_Transmit>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001d14:	e35f      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
    }
    else
    {
      __READ_COMMAND(cQueue, curCmd, rxMsg);
 8001d16:	4b39      	ldr	r3, [pc, #228]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001d18:	785b      	ldrb	r3, [r3, #1]
 8001d1a:	4a39      	ldr	r2, [pc, #228]	; (8001e00 <HAL_UART_RxCpltCallback+0x28c>)
 8001d1c:	4937      	ldr	r1, [pc, #220]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	440b      	add	r3, r1
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	6013      	str	r3, [r2, #0]
 8001d26:	4b35      	ldr	r3, [pc, #212]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001d28:	785b      	ldrb	r3, [r3, #1]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	4a33      	ldr	r2, [pc, #204]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001d2e:	7892      	ldrb	r2, [r2, #2]
 8001d30:	fb93 f1f2 	sdiv	r1, r3, r2
 8001d34:	fb01 f202 	mul.w	r2, r1, r2
 8001d38:	1a9b      	subs	r3, r3, r2
 8001d3a:	b2da      	uxtb	r2, r3
 8001d3c:	4b2f      	ldr	r3, [pc, #188]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001d3e:	705a      	strb	r2, [r3, #1]
 8001d40:	4a34      	ldr	r2, [pc, #208]	; (8001e14 <HAL_UART_RxCpltCallback+0x2a0>)
 8001d42:	210f      	movs	r1, #15
 8001d44:	4830      	ldr	r0, [pc, #192]	; (8001e08 <HAL_UART_RxCpltCallback+0x294>)
 8001d46:	f00b feab 	bl	800daa0 <sniprintf>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001d4a:	e344      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
    }
  }
  else if (aRxBuffer[0] == 'F' && (aRxBuffer[1] == 'W' || aRxBuffer[1] == 'S'))
 8001d4c:	4b20      	ldr	r3, [pc, #128]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b46      	cmp	r3, #70	; 0x46
 8001d52:	d165      	bne.n	8001e20 <HAL_UART_RxCpltCallback+0x2ac>
 8001d54:	4b1e      	ldr	r3, [pc, #120]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001d56:	785b      	ldrb	r3, [r3, #1]
 8001d58:	2b57      	cmp	r3, #87	; 0x57
 8001d5a:	d003      	beq.n	8001d64 <HAL_UART_RxCpltCallback+0x1f0>
 8001d5c:	4b1c      	ldr	r3, [pc, #112]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001d5e:	785b      	ldrb	r3, [r3, #1]
 8001d60:	2b53      	cmp	r3, #83	; 0x53
 8001d62:	d15d      	bne.n	8001e20 <HAL_UART_RxCpltCallback+0x2ac>
  { // FW or FS
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001d64:	4b1a      	ldr	r3, [pc, #104]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001d66:	789b      	ldrb	r3, [r3, #2]
 8001d68:	2b2d      	cmp	r3, #45	; 0x2d
 8001d6a:	d105      	bne.n	8001d78 <HAL_UART_RxCpltCallback+0x204>
 8001d6c:	4b18      	ldr	r3, [pc, #96]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001d6e:	78db      	ldrb	r3, [r3, #3]
 8001d70:	2b2d      	cmp	r3, #45	; 0x2d
 8001d72:	d101      	bne.n	8001d78 <HAL_UART_RxCpltCallback+0x204>
 8001d74:	2301      	movs	r3, #1
 8001d76:	e000      	b.n	8001d7a <HAL_UART_RxCpltCallback+0x206>
 8001d78:	2300      	movs	r3, #0
 8001d7a:	b2da      	uxtb	r2, r3
 8001d7c:	4b15      	ldr	r3, [pc, #84]	; (8001dd4 <HAL_UART_RxCpltCallback+0x260>)
 8001d7e:	701a      	strb	r2, [r3, #0]
    moveMode = aRxBuffer[1] == 'S' ? SLOW : FAST;
 8001d80:	4b13      	ldr	r3, [pc, #76]	; (8001dd0 <HAL_UART_RxCpltCallback+0x25c>)
 8001d82:	785b      	ldrb	r3, [r3, #1]
 8001d84:	2b53      	cmp	r3, #83	; 0x53
 8001d86:	bf14      	ite	ne
 8001d88:	2301      	movne	r3, #1
 8001d8a:	2300      	moveq	r3, #0
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	461a      	mov	r2, r3
 8001d90:	4b22      	ldr	r3, [pc, #136]	; (8001e1c <HAL_UART_RxCpltCallback+0x2a8>)
 8001d92:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 1, val);
 8001d94:	4b19      	ldr	r3, [pc, #100]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	4a18      	ldr	r2, [pc, #96]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	4413      	add	r3, r2
 8001d9e:	2201      	movs	r2, #1
 8001da0:	711a      	strb	r2, [r3, #4]
 8001da2:	4b16      	ldr	r3, [pc, #88]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	68fa      	ldr	r2, [r7, #12]
 8001da8:	b291      	uxth	r1, r2
 8001daa:	4a14      	ldr	r2, [pc, #80]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	460a      	mov	r2, r1
 8001db2:	80da      	strh	r2, [r3, #6]
 8001db4:	4b11      	ldr	r3, [pc, #68]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	3301      	adds	r3, #1
 8001dba:	4a10      	ldr	r2, [pc, #64]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001dbc:	7892      	ldrb	r2, [r2, #2]
 8001dbe:	fb93 f1f2 	sdiv	r1, r3, r2
 8001dc2:	fb01 f202 	mul.w	r2, r1, r2
 8001dc6:	1a9b      	subs	r3, r3, r2
 8001dc8:	b2da      	uxtb	r2, r3
 8001dca:	4b0c      	ldr	r3, [pc, #48]	; (8001dfc <HAL_UART_RxCpltCallback+0x288>)
 8001dcc:	701a      	strb	r2, [r3, #0]
 8001dce:	e302      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
 8001dd0:	2000047c 	.word	0x2000047c
 8001dd4:	200004d0 	.word	0x200004d0
 8001dd8:	200003c0 	.word	0x200003c0
 8001ddc:	20000134 	.word	0x20000134
 8001de0:	20000135 	.word	0x20000135
 8001de4:	200004d8 	.word	0x200004d8
 8001de8:	200004de 	.word	0x200004de
 8001dec:	20000508 	.word	0x20000508
 8001df0:	200004f4 	.word	0x200004f4
 8001df4:	2000051c 	.word	0x2000051c
 8001df8:	200004ec 	.word	0x200004ec
 8001dfc:	20000488 	.word	0x20000488
 8001e00:	200004bc 	.word	0x200004bc
 8001e04:	0800e4a0 	.word	0x0800e4a0
 8001e08:	200004c0 	.word	0x200004c0
 8001e0c:	0800e4a8 	.word	0x0800e4a8
 8001e10:	20000408 	.word	0x20000408
 8001e14:	0800e4b0 	.word	0x0800e4b0
 8001e18:	200002a0 	.word	0x200002a0
 8001e1c:	20000136 	.word	0x20000136
  }
  else if (aRxBuffer[0] == 'B' && (aRxBuffer[1] == 'W' || aRxBuffer[1] == 'S'))
 8001e20:	4b96      	ldr	r3, [pc, #600]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2b42      	cmp	r3, #66	; 0x42
 8001e26:	d13d      	bne.n	8001ea4 <HAL_UART_RxCpltCallback+0x330>
 8001e28:	4b94      	ldr	r3, [pc, #592]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001e2a:	785b      	ldrb	r3, [r3, #1]
 8001e2c:	2b57      	cmp	r3, #87	; 0x57
 8001e2e:	d003      	beq.n	8001e38 <HAL_UART_RxCpltCallback+0x2c4>
 8001e30:	4b92      	ldr	r3, [pc, #584]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001e32:	785b      	ldrb	r3, [r3, #1]
 8001e34:	2b53      	cmp	r3, #83	; 0x53
 8001e36:	d135      	bne.n	8001ea4 <HAL_UART_RxCpltCallback+0x330>
  { // BW or BS
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001e38:	4b90      	ldr	r3, [pc, #576]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001e3a:	789b      	ldrb	r3, [r3, #2]
 8001e3c:	2b2d      	cmp	r3, #45	; 0x2d
 8001e3e:	d105      	bne.n	8001e4c <HAL_UART_RxCpltCallback+0x2d8>
 8001e40:	4b8e      	ldr	r3, [pc, #568]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001e42:	78db      	ldrb	r3, [r3, #3]
 8001e44:	2b2d      	cmp	r3, #45	; 0x2d
 8001e46:	d101      	bne.n	8001e4c <HAL_UART_RxCpltCallback+0x2d8>
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e000      	b.n	8001e4e <HAL_UART_RxCpltCallback+0x2da>
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	b2da      	uxtb	r2, r3
 8001e50:	4b8b      	ldr	r3, [pc, #556]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8001e52:	701a      	strb	r2, [r3, #0]
    moveMode = aRxBuffer[1] == 'S' ? SLOW : FAST;
 8001e54:	4b89      	ldr	r3, [pc, #548]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001e56:	785b      	ldrb	r3, [r3, #1]
 8001e58:	2b53      	cmp	r3, #83	; 0x53
 8001e5a:	bf14      	ite	ne
 8001e5c:	2301      	movne	r3, #1
 8001e5e:	2300      	moveq	r3, #0
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	461a      	mov	r2, r3
 8001e64:	4b87      	ldr	r3, [pc, #540]	; (8002084 <HAL_UART_RxCpltCallback+0x510>)
 8001e66:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 2, val);
 8001e68:	4b87      	ldr	r3, [pc, #540]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	4a86      	ldr	r2, [pc, #536]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	4413      	add	r3, r2
 8001e72:	2202      	movs	r2, #2
 8001e74:	711a      	strb	r2, [r3, #4]
 8001e76:	4b84      	ldr	r3, [pc, #528]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	b291      	uxth	r1, r2
 8001e7e:	4a82      	ldr	r2, [pc, #520]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	4413      	add	r3, r2
 8001e84:	460a      	mov	r2, r1
 8001e86:	80da      	strh	r2, [r3, #6]
 8001e88:	4b7f      	ldr	r3, [pc, #508]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	4a7e      	ldr	r2, [pc, #504]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001e90:	7892      	ldrb	r2, [r2, #2]
 8001e92:	fb93 f1f2 	sdiv	r1, r3, r2
 8001e96:	fb01 f202 	mul.w	r2, r1, r2
 8001e9a:	1a9b      	subs	r3, r3, r2
 8001e9c:	b2da      	uxtb	r2, r3
 8001e9e:	4b7a      	ldr	r3, [pc, #488]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001ea0:	701a      	strb	r2, [r3, #0]
 8001ea2:	e298      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  }

  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'L')
 8001ea4:	4b75      	ldr	r3, [pc, #468]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b46      	cmp	r3, #70	; 0x46
 8001eaa:	d136      	bne.n	8001f1a <HAL_UART_RxCpltCallback+0x3a6>
 8001eac:	4b73      	ldr	r3, [pc, #460]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001eae:	785b      	ldrb	r3, [r3, #1]
 8001eb0:	2b4c      	cmp	r3, #76	; 0x4c
 8001eb2:	d132      	bne.n	8001f1a <HAL_UART_RxCpltCallback+0x3a6>
  { // FL
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001eb4:	4b71      	ldr	r3, [pc, #452]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001eb6:	789b      	ldrb	r3, [r3, #2]
 8001eb8:	2b2d      	cmp	r3, #45	; 0x2d
 8001eba:	d105      	bne.n	8001ec8 <HAL_UART_RxCpltCallback+0x354>
 8001ebc:	4b6f      	ldr	r3, [pc, #444]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001ebe:	78db      	ldrb	r3, [r3, #3]
 8001ec0:	2b2d      	cmp	r3, #45	; 0x2d
 8001ec2:	d101      	bne.n	8001ec8 <HAL_UART_RxCpltCallback+0x354>
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e000      	b.n	8001eca <HAL_UART_RxCpltCallback+0x356>
 8001ec8:	2300      	movs	r3, #0
 8001eca:	b2da      	uxtb	r2, r3
 8001ecc:	4b6c      	ldr	r3, [pc, #432]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8001ece:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 3 + (manualMode ? 0 : 4), val);
 8001ed0:	4b6b      	ldr	r3, [pc, #428]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <HAL_UART_RxCpltCallback+0x368>
 8001ed8:	2103      	movs	r1, #3
 8001eda:	e000      	b.n	8001ede <HAL_UART_RxCpltCallback+0x36a>
 8001edc:	2107      	movs	r1, #7
 8001ede:	4b6a      	ldr	r3, [pc, #424]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	4a69      	ldr	r2, [pc, #420]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	4413      	add	r3, r2
 8001ee8:	460a      	mov	r2, r1
 8001eea:	711a      	strb	r2, [r3, #4]
 8001eec:	4b66      	ldr	r3, [pc, #408]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	68fa      	ldr	r2, [r7, #12]
 8001ef2:	b291      	uxth	r1, r2
 8001ef4:	4a64      	ldr	r2, [pc, #400]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	4413      	add	r3, r2
 8001efa:	460a      	mov	r2, r1
 8001efc:	80da      	strh	r2, [r3, #6]
 8001efe:	4b62      	ldr	r3, [pc, #392]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	3301      	adds	r3, #1
 8001f04:	4a60      	ldr	r2, [pc, #384]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f06:	7892      	ldrb	r2, [r2, #2]
 8001f08:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f0c:	fb01 f202 	mul.w	r2, r1, r2
 8001f10:	1a9b      	subs	r3, r3, r2
 8001f12:	b2da      	uxtb	r2, r3
 8001f14:	4b5c      	ldr	r3, [pc, #368]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f16:	701a      	strb	r2, [r3, #0]
 8001f18:	e25d      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  }
  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'R')
 8001f1a:	4b58      	ldr	r3, [pc, #352]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	2b46      	cmp	r3, #70	; 0x46
 8001f20:	d136      	bne.n	8001f90 <HAL_UART_RxCpltCallback+0x41c>
 8001f22:	4b56      	ldr	r3, [pc, #344]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001f24:	785b      	ldrb	r3, [r3, #1]
 8001f26:	2b52      	cmp	r3, #82	; 0x52
 8001f28:	d132      	bne.n	8001f90 <HAL_UART_RxCpltCallback+0x41c>
  { // FR
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001f2a:	4b54      	ldr	r3, [pc, #336]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001f2c:	789b      	ldrb	r3, [r3, #2]
 8001f2e:	2b2d      	cmp	r3, #45	; 0x2d
 8001f30:	d105      	bne.n	8001f3e <HAL_UART_RxCpltCallback+0x3ca>
 8001f32:	4b52      	ldr	r3, [pc, #328]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001f34:	78db      	ldrb	r3, [r3, #3]
 8001f36:	2b2d      	cmp	r3, #45	; 0x2d
 8001f38:	d101      	bne.n	8001f3e <HAL_UART_RxCpltCallback+0x3ca>
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e000      	b.n	8001f40 <HAL_UART_RxCpltCallback+0x3cc>
 8001f3e:	2300      	movs	r3, #0
 8001f40:	b2da      	uxtb	r2, r3
 8001f42:	4b4f      	ldr	r3, [pc, #316]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8001f44:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 4 + (manualMode ? 0 : 4), val);
 8001f46:	4b4e      	ldr	r3, [pc, #312]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <HAL_UART_RxCpltCallback+0x3de>
 8001f4e:	2104      	movs	r1, #4
 8001f50:	e000      	b.n	8001f54 <HAL_UART_RxCpltCallback+0x3e0>
 8001f52:	2108      	movs	r1, #8
 8001f54:	4b4c      	ldr	r3, [pc, #304]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	4a4b      	ldr	r2, [pc, #300]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4413      	add	r3, r2
 8001f5e:	460a      	mov	r2, r1
 8001f60:	711a      	strb	r2, [r3, #4]
 8001f62:	4b49      	ldr	r3, [pc, #292]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	68fa      	ldr	r2, [r7, #12]
 8001f68:	b291      	uxth	r1, r2
 8001f6a:	4a47      	ldr	r2, [pc, #284]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4413      	add	r3, r2
 8001f70:	460a      	mov	r2, r1
 8001f72:	80da      	strh	r2, [r3, #6]
 8001f74:	4b44      	ldr	r3, [pc, #272]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	3301      	adds	r3, #1
 8001f7a:	4a43      	ldr	r2, [pc, #268]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f7c:	7892      	ldrb	r2, [r2, #2]
 8001f7e:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f82:	fb01 f202 	mul.w	r2, r1, r2
 8001f86:	1a9b      	subs	r3, r3, r2
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	4b3f      	ldr	r3, [pc, #252]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001f8c:	701a      	strb	r2, [r3, #0]
 8001f8e:	e222      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  }
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'L')
 8001f90:	4b3a      	ldr	r3, [pc, #232]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	2b42      	cmp	r3, #66	; 0x42
 8001f96:	d136      	bne.n	8002006 <HAL_UART_RxCpltCallback+0x492>
 8001f98:	4b38      	ldr	r3, [pc, #224]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001f9a:	785b      	ldrb	r3, [r3, #1]
 8001f9c:	2b4c      	cmp	r3, #76	; 0x4c
 8001f9e:	d132      	bne.n	8002006 <HAL_UART_RxCpltCallback+0x492>
  { // BL
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001fa0:	4b36      	ldr	r3, [pc, #216]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001fa2:	789b      	ldrb	r3, [r3, #2]
 8001fa4:	2b2d      	cmp	r3, #45	; 0x2d
 8001fa6:	d105      	bne.n	8001fb4 <HAL_UART_RxCpltCallback+0x440>
 8001fa8:	4b34      	ldr	r3, [pc, #208]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8001faa:	78db      	ldrb	r3, [r3, #3]
 8001fac:	2b2d      	cmp	r3, #45	; 0x2d
 8001fae:	d101      	bne.n	8001fb4 <HAL_UART_RxCpltCallback+0x440>
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e000      	b.n	8001fb6 <HAL_UART_RxCpltCallback+0x442>
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	b2da      	uxtb	r2, r3
 8001fb8:	4b31      	ldr	r3, [pc, #196]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8001fba:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 5 + (manualMode ? 0 : 4), val);
 8001fbc:	4b30      	ldr	r3, [pc, #192]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <HAL_UART_RxCpltCallback+0x454>
 8001fc4:	2105      	movs	r1, #5
 8001fc6:	e000      	b.n	8001fca <HAL_UART_RxCpltCallback+0x456>
 8001fc8:	2109      	movs	r1, #9
 8001fca:	4b2f      	ldr	r3, [pc, #188]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	4a2e      	ldr	r2, [pc, #184]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	4413      	add	r3, r2
 8001fd4:	460a      	mov	r2, r1
 8001fd6:	711a      	strb	r2, [r3, #4]
 8001fd8:	4b2b      	ldr	r3, [pc, #172]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	68fa      	ldr	r2, [r7, #12]
 8001fde:	b291      	uxth	r1, r2
 8001fe0:	4a29      	ldr	r2, [pc, #164]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	4413      	add	r3, r2
 8001fe6:	460a      	mov	r2, r1
 8001fe8:	80da      	strh	r2, [r3, #6]
 8001fea:	4b27      	ldr	r3, [pc, #156]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	4a25      	ldr	r2, [pc, #148]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8001ff2:	7892      	ldrb	r2, [r2, #2]
 8001ff4:	fb93 f1f2 	sdiv	r1, r3, r2
 8001ff8:	fb01 f202 	mul.w	r2, r1, r2
 8001ffc:	1a9b      	subs	r3, r3, r2
 8001ffe:	b2da      	uxtb	r2, r3
 8002000:	4b21      	ldr	r3, [pc, #132]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002002:	701a      	strb	r2, [r3, #0]
 8002004:	e1e7      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  }
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'R')
 8002006:	4b1d      	ldr	r3, [pc, #116]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	2b42      	cmp	r3, #66	; 0x42
 800200c:	d13e      	bne.n	800208c <HAL_UART_RxCpltCallback+0x518>
 800200e:	4b1b      	ldr	r3, [pc, #108]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8002010:	785b      	ldrb	r3, [r3, #1]
 8002012:	2b52      	cmp	r3, #82	; 0x52
 8002014:	d13a      	bne.n	800208c <HAL_UART_RxCpltCallback+0x518>
  { // BR
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8002016:	4b19      	ldr	r3, [pc, #100]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8002018:	789b      	ldrb	r3, [r3, #2]
 800201a:	2b2d      	cmp	r3, #45	; 0x2d
 800201c:	d105      	bne.n	800202a <HAL_UART_RxCpltCallback+0x4b6>
 800201e:	4b17      	ldr	r3, [pc, #92]	; (800207c <HAL_UART_RxCpltCallback+0x508>)
 8002020:	78db      	ldrb	r3, [r3, #3]
 8002022:	2b2d      	cmp	r3, #45	; 0x2d
 8002024:	d101      	bne.n	800202a <HAL_UART_RxCpltCallback+0x4b6>
 8002026:	2301      	movs	r3, #1
 8002028:	e000      	b.n	800202c <HAL_UART_RxCpltCallback+0x4b8>
 800202a:	2300      	movs	r3, #0
 800202c:	b2da      	uxtb	r2, r3
 800202e:	4b14      	ldr	r3, [pc, #80]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8002030:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 6 + (manualMode ? 0 : 4), val);
 8002032:	4b13      	ldr	r3, [pc, #76]	; (8002080 <HAL_UART_RxCpltCallback+0x50c>)
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <HAL_UART_RxCpltCallback+0x4ca>
 800203a:	2106      	movs	r1, #6
 800203c:	e000      	b.n	8002040 <HAL_UART_RxCpltCallback+0x4cc>
 800203e:	210a      	movs	r1, #10
 8002040:	4b11      	ldr	r3, [pc, #68]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	4a10      	ldr	r2, [pc, #64]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4413      	add	r3, r2
 800204a:	460a      	mov	r2, r1
 800204c:	711a      	strb	r2, [r3, #4]
 800204e:	4b0e      	ldr	r3, [pc, #56]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	b291      	uxth	r1, r2
 8002056:	4a0c      	ldr	r2, [pc, #48]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	4413      	add	r3, r2
 800205c:	460a      	mov	r2, r1
 800205e:	80da      	strh	r2, [r3, #6]
 8002060:	4b09      	ldr	r3, [pc, #36]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	3301      	adds	r3, #1
 8002066:	4a08      	ldr	r2, [pc, #32]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002068:	7892      	ldrb	r2, [r2, #2]
 800206a:	fb93 f1f2 	sdiv	r1, r3, r2
 800206e:	fb01 f202 	mul.w	r2, r1, r2
 8002072:	1a9b      	subs	r3, r3, r2
 8002074:	b2da      	uxtb	r2, r3
 8002076:	4b04      	ldr	r3, [pc, #16]	; (8002088 <HAL_UART_RxCpltCallback+0x514>)
 8002078:	701a      	strb	r2, [r3, #0]
 800207a:	e1ac      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
 800207c:	2000047c 	.word	0x2000047c
 8002080:	200004d0 	.word	0x200004d0
 8002084:	20000136 	.word	0x20000136
 8002088:	20000488 	.word	0x20000488
  }
  else if (aRxBuffer[0] == 'T' && aRxBuffer[1] == 'L')
 800208c:	4b97      	ldr	r3, [pc, #604]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	2b54      	cmp	r3, #84	; 0x54
 8002092:	d121      	bne.n	80020d8 <HAL_UART_RxCpltCallback+0x564>
 8002094:	4b95      	ldr	r3, [pc, #596]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 8002096:	785b      	ldrb	r3, [r3, #1]
 8002098:	2b4c      	cmp	r3, #76	; 0x4c
 800209a:	d11d      	bne.n	80020d8 <HAL_UART_RxCpltCallback+0x564>
    __ADD_COMMAND(cQueue, 11, val); // TL turn left max
 800209c:	4b94      	ldr	r3, [pc, #592]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	4a93      	ldr	r2, [pc, #588]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	4413      	add	r3, r2
 80020a6:	220b      	movs	r2, #11
 80020a8:	711a      	strb	r2, [r3, #4]
 80020aa:	4b91      	ldr	r3, [pc, #580]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	68fa      	ldr	r2, [r7, #12]
 80020b0:	b291      	uxth	r1, r2
 80020b2:	4a8f      	ldr	r2, [pc, #572]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	4413      	add	r3, r2
 80020b8:	460a      	mov	r2, r1
 80020ba:	80da      	strh	r2, [r3, #6]
 80020bc:	4b8c      	ldr	r3, [pc, #560]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	3301      	adds	r3, #1
 80020c2:	4a8b      	ldr	r2, [pc, #556]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020c4:	7892      	ldrb	r2, [r2, #2]
 80020c6:	fb93 f1f2 	sdiv	r1, r3, r2
 80020ca:	fb01 f202 	mul.w	r2, r1, r2
 80020ce:	1a9b      	subs	r3, r3, r2
 80020d0:	b2da      	uxtb	r2, r3
 80020d2:	4b87      	ldr	r3, [pc, #540]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020d4:	701a      	strb	r2, [r3, #0]
 80020d6:	e17e      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'T' && aRxBuffer[1] == 'R')
 80020d8:	4b84      	ldr	r3, [pc, #528]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	2b54      	cmp	r3, #84	; 0x54
 80020de:	d121      	bne.n	8002124 <HAL_UART_RxCpltCallback+0x5b0>
 80020e0:	4b82      	ldr	r3, [pc, #520]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 80020e2:	785b      	ldrb	r3, [r3, #1]
 80020e4:	2b52      	cmp	r3, #82	; 0x52
 80020e6:	d11d      	bne.n	8002124 <HAL_UART_RxCpltCallback+0x5b0>
    __ADD_COMMAND(cQueue, 12, val); // TR turn right max
 80020e8:	4b81      	ldr	r3, [pc, #516]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	4a80      	ldr	r2, [pc, #512]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	4413      	add	r3, r2
 80020f2:	220c      	movs	r2, #12
 80020f4:	711a      	strb	r2, [r3, #4]
 80020f6:	4b7e      	ldr	r3, [pc, #504]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	68fa      	ldr	r2, [r7, #12]
 80020fc:	b291      	uxth	r1, r2
 80020fe:	4a7c      	ldr	r2, [pc, #496]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	4413      	add	r3, r2
 8002104:	460a      	mov	r2, r1
 8002106:	80da      	strh	r2, [r3, #6]
 8002108:	4b79      	ldr	r3, [pc, #484]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	3301      	adds	r3, #1
 800210e:	4a78      	ldr	r2, [pc, #480]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002110:	7892      	ldrb	r2, [r2, #2]
 8002112:	fb93 f1f2 	sdiv	r1, r3, r2
 8002116:	fb01 f202 	mul.w	r2, r1, r2
 800211a:	1a9b      	subs	r3, r3, r2
 800211c:	b2da      	uxtb	r2, r3
 800211e:	4b74      	ldr	r3, [pc, #464]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002120:	701a      	strb	r2, [r3, #0]
 8002122:	e158      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'I' && aRxBuffer[1] == 'R')
 8002124:	4b71      	ldr	r3, [pc, #452]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b49      	cmp	r3, #73	; 0x49
 800212a:	d121      	bne.n	8002170 <HAL_UART_RxCpltCallback+0x5fc>
 800212c:	4b6f      	ldr	r3, [pc, #444]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 800212e:	785b      	ldrb	r3, [r3, #1]
 8002130:	2b52      	cmp	r3, #82	; 0x52
 8002132:	d11d      	bne.n	8002170 <HAL_UART_RxCpltCallback+0x5fc>
    __ADD_COMMAND(cQueue, 13, val); // test IR sensor
 8002134:	4b6e      	ldr	r3, [pc, #440]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	4a6d      	ldr	r2, [pc, #436]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	4413      	add	r3, r2
 800213e:	220d      	movs	r2, #13
 8002140:	711a      	strb	r2, [r3, #4]
 8002142:	4b6b      	ldr	r3, [pc, #428]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	68fa      	ldr	r2, [r7, #12]
 8002148:	b291      	uxth	r1, r2
 800214a:	4a69      	ldr	r2, [pc, #420]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	4413      	add	r3, r2
 8002150:	460a      	mov	r2, r1
 8002152:	80da      	strh	r2, [r3, #6]
 8002154:	4b66      	ldr	r3, [pc, #408]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	3301      	adds	r3, #1
 800215a:	4a65      	ldr	r2, [pc, #404]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800215c:	7892      	ldrb	r2, [r2, #2]
 800215e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002162:	fb01 f202 	mul.w	r2, r1, r2
 8002166:	1a9b      	subs	r3, r3, r2
 8002168:	b2da      	uxtb	r2, r3
 800216a:	4b61      	ldr	r3, [pc, #388]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800216c:	701a      	strb	r2, [r3, #0]
 800216e:	e132      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'D' && aRxBuffer[1] == 'T')
 8002170:	4b5e      	ldr	r3, [pc, #376]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	2b44      	cmp	r3, #68	; 0x44
 8002176:	d121      	bne.n	80021bc <HAL_UART_RxCpltCallback+0x648>
 8002178:	4b5c      	ldr	r3, [pc, #368]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 800217a:	785b      	ldrb	r3, [r3, #1]
 800217c:	2b54      	cmp	r3, #84	; 0x54
 800217e:	d11d      	bne.n	80021bc <HAL_UART_RxCpltCallback+0x648>
    __ADD_COMMAND(cQueue, 14, val); // DT move until specified distance from obstacle
 8002180:	4b5b      	ldr	r3, [pc, #364]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	4a5a      	ldr	r2, [pc, #360]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	220e      	movs	r2, #14
 800218c:	711a      	strb	r2, [r3, #4]
 800218e:	4b58      	ldr	r3, [pc, #352]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	68fa      	ldr	r2, [r7, #12]
 8002194:	b291      	uxth	r1, r2
 8002196:	4a56      	ldr	r2, [pc, #344]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	4413      	add	r3, r2
 800219c:	460a      	mov	r2, r1
 800219e:	80da      	strh	r2, [r3, #6]
 80021a0:	4b53      	ldr	r3, [pc, #332]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	3301      	adds	r3, #1
 80021a6:	4a52      	ldr	r2, [pc, #328]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021a8:	7892      	ldrb	r2, [r2, #2]
 80021aa:	fb93 f1f2 	sdiv	r1, r3, r2
 80021ae:	fb01 f202 	mul.w	r2, r1, r2
 80021b2:	1a9b      	subs	r3, r3, r2
 80021b4:	b2da      	uxtb	r2, r3
 80021b6:	4b4e      	ldr	r3, [pc, #312]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021b8:	701a      	strb	r2, [r3, #0]
 80021ba:	e10c      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'Z' && aRxBuffer[1] == 'Z')
 80021bc:	4b4b      	ldr	r3, [pc, #300]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	2b5a      	cmp	r3, #90	; 0x5a
 80021c2:	d121      	bne.n	8002208 <HAL_UART_RxCpltCallback+0x694>
 80021c4:	4b49      	ldr	r3, [pc, #292]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 80021c6:	785b      	ldrb	r3, [r3, #1]
 80021c8:	2b5a      	cmp	r3, #90	; 0x5a
 80021ca:	d11d      	bne.n	8002208 <HAL_UART_RxCpltCallback+0x694>
    __ADD_COMMAND(cQueue, 15, val); // ZZ buzzer
 80021cc:	4b48      	ldr	r3, [pc, #288]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	4a47      	ldr	r2, [pc, #284]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	4413      	add	r3, r2
 80021d6:	220f      	movs	r2, #15
 80021d8:	711a      	strb	r2, [r3, #4]
 80021da:	4b45      	ldr	r3, [pc, #276]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	b291      	uxth	r1, r2
 80021e2:	4a43      	ldr	r2, [pc, #268]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	4413      	add	r3, r2
 80021e8:	460a      	mov	r2, r1
 80021ea:	80da      	strh	r2, [r3, #6]
 80021ec:	4b40      	ldr	r3, [pc, #256]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	3301      	adds	r3, #1
 80021f2:	4a3f      	ldr	r2, [pc, #252]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80021f4:	7892      	ldrb	r2, [r2, #2]
 80021f6:	fb93 f1f2 	sdiv	r1, r3, r2
 80021fa:	fb01 f202 	mul.w	r2, r1, r2
 80021fe:	1a9b      	subs	r3, r3, r2
 8002200:	b2da      	uxtb	r2, r3
 8002202:	4b3b      	ldr	r3, [pc, #236]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002204:	701a      	strb	r2, [r3, #0]
 8002206:	e0e6      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'W' && aRxBuffer[1] == 'X')
 8002208:	4b38      	ldr	r3, [pc, #224]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	2b57      	cmp	r3, #87	; 0x57
 800220e:	d121      	bne.n	8002254 <HAL_UART_RxCpltCallback+0x6e0>
 8002210:	4b36      	ldr	r3, [pc, #216]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 8002212:	785b      	ldrb	r3, [r3, #1]
 8002214:	2b58      	cmp	r3, #88	; 0x58
 8002216:	d11d      	bne.n	8002254 <HAL_UART_RxCpltCallback+0x6e0>
    __ADD_COMMAND(cQueue, 16, val); // WN fastest path
 8002218:	4b35      	ldr	r3, [pc, #212]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	4a34      	ldr	r2, [pc, #208]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	4413      	add	r3, r2
 8002222:	2210      	movs	r2, #16
 8002224:	711a      	strb	r2, [r3, #4]
 8002226:	4b32      	ldr	r3, [pc, #200]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	68fa      	ldr	r2, [r7, #12]
 800222c:	b291      	uxth	r1, r2
 800222e:	4a30      	ldr	r2, [pc, #192]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	4413      	add	r3, r2
 8002234:	460a      	mov	r2, r1
 8002236:	80da      	strh	r2, [r3, #6]
 8002238:	4b2d      	ldr	r3, [pc, #180]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	3301      	adds	r3, #1
 800223e:	4a2c      	ldr	r2, [pc, #176]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002240:	7892      	ldrb	r2, [r2, #2]
 8002242:	fb93 f1f2 	sdiv	r1, r3, r2
 8002246:	fb01 f202 	mul.w	r2, r1, r2
 800224a:	1a9b      	subs	r3, r3, r2
 800224c:	b2da      	uxtb	r2, r3
 800224e:	4b28      	ldr	r3, [pc, #160]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002250:	701a      	strb	r2, [r3, #0]
 8002252:	e0c0      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'W' && aRxBuffer[1] == 'N')
 8002254:	4b25      	ldr	r3, [pc, #148]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	2b57      	cmp	r3, #87	; 0x57
 800225a:	d121      	bne.n	80022a0 <HAL_UART_RxCpltCallback+0x72c>
 800225c:	4b23      	ldr	r3, [pc, #140]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 800225e:	785b      	ldrb	r3, [r3, #1]
 8002260:	2b4e      	cmp	r3, #78	; 0x4e
 8002262:	d11d      	bne.n	80022a0 <HAL_UART_RxCpltCallback+0x72c>
    __ADD_COMMAND(cQueue, 17, val); // WN fastest path v2
 8002264:	4b22      	ldr	r3, [pc, #136]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	4a21      	ldr	r2, [pc, #132]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	4413      	add	r3, r2
 800226e:	2211      	movs	r2, #17
 8002270:	711a      	strb	r2, [r3, #4]
 8002272:	4b1f      	ldr	r3, [pc, #124]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	b291      	uxth	r1, r2
 800227a:	4a1d      	ldr	r2, [pc, #116]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	4413      	add	r3, r2
 8002280:	460a      	mov	r2, r1
 8002282:	80da      	strh	r2, [r3, #6]
 8002284:	4b1a      	ldr	r3, [pc, #104]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	3301      	adds	r3, #1
 800228a:	4a19      	ldr	r2, [pc, #100]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800228c:	7892      	ldrb	r2, [r2, #2]
 800228e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002292:	fb01 f202 	mul.w	r2, r1, r2
 8002296:	1a9b      	subs	r3, r3, r2
 8002298:	b2da      	uxtb	r2, r3
 800229a:	4b15      	ldr	r3, [pc, #84]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 800229c:	701a      	strb	r2, [r3, #0]
 800229e:	e09a      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'A')
 80022a0:	4b12      	ldr	r3, [pc, #72]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	2b46      	cmp	r3, #70	; 0x46
 80022a6:	d125      	bne.n	80022f4 <HAL_UART_RxCpltCallback+0x780>
 80022a8:	4b10      	ldr	r3, [pc, #64]	; (80022ec <HAL_UART_RxCpltCallback+0x778>)
 80022aa:	785b      	ldrb	r3, [r3, #1]
 80022ac:	2b41      	cmp	r3, #65	; 0x41
 80022ae:	d121      	bne.n	80022f4 <HAL_UART_RxCpltCallback+0x780>
    __ADD_COMMAND(cQueue, 88, val); // forward anti-clockwise rotation with variable
 80022b0:	4b0f      	ldr	r3, [pc, #60]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	4a0e      	ldr	r2, [pc, #56]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	4413      	add	r3, r2
 80022ba:	2258      	movs	r2, #88	; 0x58
 80022bc:	711a      	strb	r2, [r3, #4]
 80022be:	4b0c      	ldr	r3, [pc, #48]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	68fa      	ldr	r2, [r7, #12]
 80022c4:	b291      	uxth	r1, r2
 80022c6:	4a0a      	ldr	r2, [pc, #40]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4413      	add	r3, r2
 80022cc:	460a      	mov	r2, r1
 80022ce:	80da      	strh	r2, [r3, #6]
 80022d0:	4b07      	ldr	r3, [pc, #28]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	3301      	adds	r3, #1
 80022d6:	4a06      	ldr	r2, [pc, #24]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80022d8:	7892      	ldrb	r2, [r2, #2]
 80022da:	fb93 f1f2 	sdiv	r1, r3, r2
 80022de:	fb01 f202 	mul.w	r2, r1, r2
 80022e2:	1a9b      	subs	r3, r3, r2
 80022e4:	b2da      	uxtb	r2, r3
 80022e6:	4b02      	ldr	r3, [pc, #8]	; (80022f0 <HAL_UART_RxCpltCallback+0x77c>)
 80022e8:	701a      	strb	r2, [r3, #0]
 80022ea:	e074      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
 80022ec:	2000047c 	.word	0x2000047c
 80022f0:	20000488 	.word	0x20000488
  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'C')
 80022f4:	4b4f      	ldr	r3, [pc, #316]	; (8002434 <HAL_UART_RxCpltCallback+0x8c0>)
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	2b46      	cmp	r3, #70	; 0x46
 80022fa:	d121      	bne.n	8002340 <HAL_UART_RxCpltCallback+0x7cc>
 80022fc:	4b4d      	ldr	r3, [pc, #308]	; (8002434 <HAL_UART_RxCpltCallback+0x8c0>)
 80022fe:	785b      	ldrb	r3, [r3, #1]
 8002300:	2b43      	cmp	r3, #67	; 0x43
 8002302:	d11d      	bne.n	8002340 <HAL_UART_RxCpltCallback+0x7cc>
    __ADD_COMMAND(cQueue, 89, val); // forward clockwise rotation with variable
 8002304:	4b4c      	ldr	r3, [pc, #304]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	4a4b      	ldr	r2, [pc, #300]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	4413      	add	r3, r2
 800230e:	2259      	movs	r2, #89	; 0x59
 8002310:	711a      	strb	r2, [r3, #4]
 8002312:	4b49      	ldr	r3, [pc, #292]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	68fa      	ldr	r2, [r7, #12]
 8002318:	b291      	uxth	r1, r2
 800231a:	4a47      	ldr	r2, [pc, #284]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4413      	add	r3, r2
 8002320:	460a      	mov	r2, r1
 8002322:	80da      	strh	r2, [r3, #6]
 8002324:	4b44      	ldr	r3, [pc, #272]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	3301      	adds	r3, #1
 800232a:	4a43      	ldr	r2, [pc, #268]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 800232c:	7892      	ldrb	r2, [r2, #2]
 800232e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002332:	fb01 f202 	mul.w	r2, r1, r2
 8002336:	1a9b      	subs	r3, r3, r2
 8002338:	b2da      	uxtb	r2, r3
 800233a:	4b3f      	ldr	r3, [pc, #252]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 800233c:	701a      	strb	r2, [r3, #0]
 800233e:	e04a      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'A')
 8002340:	4b3c      	ldr	r3, [pc, #240]	; (8002434 <HAL_UART_RxCpltCallback+0x8c0>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	2b42      	cmp	r3, #66	; 0x42
 8002346:	d121      	bne.n	800238c <HAL_UART_RxCpltCallback+0x818>
 8002348:	4b3a      	ldr	r3, [pc, #232]	; (8002434 <HAL_UART_RxCpltCallback+0x8c0>)
 800234a:	785b      	ldrb	r3, [r3, #1]
 800234c:	2b41      	cmp	r3, #65	; 0x41
 800234e:	d11d      	bne.n	800238c <HAL_UART_RxCpltCallback+0x818>
    __ADD_COMMAND(cQueue, 90, val); // backward anti-clockwise rotation with variable
 8002350:	4b39      	ldr	r3, [pc, #228]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	4a38      	ldr	r2, [pc, #224]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4413      	add	r3, r2
 800235a:	225a      	movs	r2, #90	; 0x5a
 800235c:	711a      	strb	r2, [r3, #4]
 800235e:	4b36      	ldr	r3, [pc, #216]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	68fa      	ldr	r2, [r7, #12]
 8002364:	b291      	uxth	r1, r2
 8002366:	4a34      	ldr	r2, [pc, #208]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	4413      	add	r3, r2
 800236c:	460a      	mov	r2, r1
 800236e:	80da      	strh	r2, [r3, #6]
 8002370:	4b31      	ldr	r3, [pc, #196]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	3301      	adds	r3, #1
 8002376:	4a30      	ldr	r2, [pc, #192]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002378:	7892      	ldrb	r2, [r2, #2]
 800237a:	fb93 f1f2 	sdiv	r1, r3, r2
 800237e:	fb01 f202 	mul.w	r2, r1, r2
 8002382:	1a9b      	subs	r3, r3, r2
 8002384:	b2da      	uxtb	r2, r3
 8002386:	4b2c      	ldr	r3, [pc, #176]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 8002388:	701a      	strb	r2, [r3, #0]
 800238a:	e024      	b.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'C')
 800238c:	4b29      	ldr	r3, [pc, #164]	; (8002434 <HAL_UART_RxCpltCallback+0x8c0>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	2b42      	cmp	r3, #66	; 0x42
 8002392:	d120      	bne.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
 8002394:	4b27      	ldr	r3, [pc, #156]	; (8002434 <HAL_UART_RxCpltCallback+0x8c0>)
 8002396:	785b      	ldrb	r3, [r3, #1]
 8002398:	2b43      	cmp	r3, #67	; 0x43
 800239a:	d11c      	bne.n	80023d6 <HAL_UART_RxCpltCallback+0x862>
    __ADD_COMMAND(cQueue, 91, val); // backward clockwise rotation with variable
 800239c:	4b26      	ldr	r3, [pc, #152]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	4a25      	ldr	r2, [pc, #148]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	4413      	add	r3, r2
 80023a6:	225b      	movs	r2, #91	; 0x5b
 80023a8:	711a      	strb	r2, [r3, #4]
 80023aa:	4b23      	ldr	r3, [pc, #140]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	b291      	uxth	r1, r2
 80023b2:	4a21      	ldr	r2, [pc, #132]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	4413      	add	r3, r2
 80023b8:	460a      	mov	r2, r1
 80023ba:	80da      	strh	r2, [r3, #6]
 80023bc:	4b1e      	ldr	r3, [pc, #120]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	3301      	adds	r3, #1
 80023c2:	4a1d      	ldr	r2, [pc, #116]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023c4:	7892      	ldrb	r2, [r2, #2]
 80023c6:	fb93 f1f2 	sdiv	r1, r3, r2
 80023ca:	fb01 f202 	mul.w	r2, r1, r2
 80023ce:	1a9b      	subs	r3, r3, r2
 80023d0:	b2da      	uxtb	r2, r3
 80023d2:	4b19      	ldr	r3, [pc, #100]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023d4:	701a      	strb	r2, [r3, #0]

  if (!__COMMAND_QUEUE_IS_EMPTY(cQueue))
 80023d6:	4b18      	ldr	r3, [pc, #96]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023d8:	781a      	ldrb	r2, [r3, #0]
 80023da:	4b17      	ldr	r3, [pc, #92]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023dc:	785b      	ldrb	r3, [r3, #1]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d019      	beq.n	8002416 <HAL_UART_RxCpltCallback+0x8a2>
  {
    __READ_COMMAND(cQueue, curCmd, rxMsg);
 80023e2:	4b15      	ldr	r3, [pc, #84]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023e4:	785b      	ldrb	r3, [r3, #1]
 80023e6:	4a15      	ldr	r2, [pc, #84]	; (800243c <HAL_UART_RxCpltCallback+0x8c8>)
 80023e8:	4913      	ldr	r1, [pc, #76]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	440b      	add	r3, r1
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	6013      	str	r3, [r2, #0]
 80023f2:	4b11      	ldr	r3, [pc, #68]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023f4:	785b      	ldrb	r3, [r3, #1]
 80023f6:	3301      	adds	r3, #1
 80023f8:	4a0f      	ldr	r2, [pc, #60]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 80023fa:	7892      	ldrb	r2, [r2, #2]
 80023fc:	fb93 f1f2 	sdiv	r1, r3, r2
 8002400:	fb01 f202 	mul.w	r2, r1, r2
 8002404:	1a9b      	subs	r3, r3, r2
 8002406:	b2da      	uxtb	r2, r3
 8002408:	4b0b      	ldr	r3, [pc, #44]	; (8002438 <HAL_UART_RxCpltCallback+0x8c4>)
 800240a:	705a      	strb	r2, [r3, #1]
 800240c:	4a0c      	ldr	r2, [pc, #48]	; (8002440 <HAL_UART_RxCpltCallback+0x8cc>)
 800240e:	210f      	movs	r1, #15
 8002410:	480c      	ldr	r0, [pc, #48]	; (8002444 <HAL_UART_RxCpltCallback+0x8d0>)
 8002412:	f00b fb45 	bl	800daa0 <sniprintf>
  }

  // clear aRx buffer
  __HAL_UART_FLUSH_DRREGISTER(&huart3);
 8002416:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <HAL_UART_RxCpltCallback+0x8d4>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 800241c:	4b0b      	ldr	r3, [pc, #44]	; (800244c <HAL_UART_RxCpltCallback+0x8d8>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	b29b      	uxth	r3, r3
 8002422:	461a      	mov	r2, r3
 8002424:	4903      	ldr	r1, [pc, #12]	; (8002434 <HAL_UART_RxCpltCallback+0x8c0>)
 8002426:	4808      	ldr	r0, [pc, #32]	; (8002448 <HAL_UART_RxCpltCallback+0x8d4>)
 8002428:	f007 fad9 	bl	80099de <HAL_UART_Receive_IT>
}
 800242c:	bf00      	nop
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	2000047c 	.word	0x2000047c
 8002438:	20000488 	.word	0x20000488
 800243c:	200004bc 	.word	0x200004bc
 8002440:	0800e4b0 	.word	0x0800e4b0
 8002444:	200004c0 	.word	0x200004c0
 8002448:	20000408 	.word	0x20000408
 800244c:	20000000 	.word	0x20000000

08002450 <PIDConfigInit>:

// pid
void PIDConfigInit(PIDConfig *cfg, const float Kp, const float Ki, const float Kd)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	ed87 0a02 	vstr	s0, [r7, #8]
 800245c:	edc7 0a01 	vstr	s1, [r7, #4]
 8002460:	ed87 1a00 	vstr	s2, [r7]
  cfg->Kp = Kp;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	68ba      	ldr	r2, [r7, #8]
 8002468:	601a      	str	r2, [r3, #0]
  cfg->Ki = Ki;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	605a      	str	r2, [r3, #4]
  cfg->Kd = Kd;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	683a      	ldr	r2, [r7, #0]
 8002474:	609a      	str	r2, [r3, #8]
  cfg->ek1 = 0;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f04f 0200 	mov.w	r2, #0
 800247c:	60da      	str	r2, [r3, #12]
  cfg->ekSum = 0;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f04f 0200 	mov.w	r2, #0
 8002484:	611a      	str	r2, [r3, #16]
}
 8002486:	bf00      	nop
 8002488:	3714      	adds	r7, #20
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <PIDConfigReset>:

void PIDConfigReset(PIDConfig *cfg)
{
 8002492:	b480      	push	{r7}
 8002494:	b083      	sub	sp, #12
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
  cfg->ek1 = 0;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f04f 0200 	mov.w	r2, #0
 80024a0:	60da      	str	r2, [r3, #12]
  cfg->ekSum = 0;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f04f 0200 	mov.w	r2, #0
 80024a8:	611a      	str	r2, [r3, #16]
}
 80024aa:	bf00      	nop
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
	...

080024b8 <HCSR04_Read>:

void HCSR04_Read(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_RESET);
 80024bc:	2200      	movs	r2, #0
 80024be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024c2:	481a      	ldr	r0, [pc, #104]	; (800252c <HCSR04_Read+0x74>)
 80024c4:	f003 fec6 	bl	8006254 <HAL_GPIO_WritePin>
  __delay_us(&htim6, 50);
 80024c8:	4b19      	ldr	r3, [pc, #100]	; (8002530 <HCSR04_Read+0x78>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2200      	movs	r2, #0
 80024ce:	625a      	str	r2, [r3, #36]	; 0x24
 80024d0:	4b17      	ldr	r3, [pc, #92]	; (8002530 <HCSR04_Read+0x78>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d6:	2b31      	cmp	r3, #49	; 0x31
 80024d8:	d9fa      	bls.n	80024d0 <HCSR04_Read+0x18>
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_SET);   // pull the TRIG pin HIGH
 80024da:	2201      	movs	r2, #1
 80024dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024e0:	4812      	ldr	r0, [pc, #72]	; (800252c <HCSR04_Read+0x74>)
 80024e2:	f003 feb7 	bl	8006254 <HAL_GPIO_WritePin>
  __delay_us(&htim6, 10);                                            // wait for 10 us
 80024e6:	4b12      	ldr	r3, [pc, #72]	; (8002530 <HCSR04_Read+0x78>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2200      	movs	r2, #0
 80024ec:	625a      	str	r2, [r3, #36]	; 0x24
 80024ee:	4b10      	ldr	r3, [pc, #64]	; (8002530 <HCSR04_Read+0x78>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f4:	2b09      	cmp	r3, #9
 80024f6:	d9fa      	bls.n	80024ee <HCSR04_Read+0x36>
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_RESET); // pull the TRIG pin low
 80024f8:	2200      	movs	r2, #0
 80024fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024fe:	480b      	ldr	r0, [pc, #44]	; (800252c <HCSR04_Read+0x74>)
 8002500:	f003 fea8 	bl	8006254 <HAL_GPIO_WritePin>
  __delay_us(&htim6, 50);
 8002504:	4b0a      	ldr	r3, [pc, #40]	; (8002530 <HCSR04_Read+0x78>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2200      	movs	r2, #0
 800250a:	625a      	str	r2, [r3, #36]	; 0x24
 800250c:	4b08      	ldr	r3, [pc, #32]	; (8002530 <HCSR04_Read+0x78>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002512:	2b31      	cmp	r3, #49	; 0x31
 8002514:	d9fa      	bls.n	800250c <HCSR04_Read+0x54>
  __HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC2);
 8002516:	4b07      	ldr	r3, [pc, #28]	; (8002534 <HCSR04_Read+0x7c>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	4b05      	ldr	r3, [pc, #20]	; (8002534 <HCSR04_Read+0x7c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f042 0204 	orr.w	r2, r2, #4
 8002524:	60da      	str	r2, [r3, #12]
}
 8002526:	bf00      	nop
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40021000 	.word	0x40021000
 8002530:	20000378 	.word	0x20000378
 8002534:	20000330 	.word	0x20000330

08002538 <StraightLineMove>:

int8_t dir = 1;
int correction = 0;

void StraightLineMove(const uint8_t speedMode)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b086      	sub	sp, #24
 800253c:	af04      	add	r7, sp, #16
 800253e:	4603      	mov	r3, r0
 8002540:	71fb      	strb	r3, [r7, #7]

  __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ); // polling
 8002542:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002546:	9302      	str	r3, [sp, #8]
 8002548:	2302      	movs	r3, #2
 800254a:	9301      	str	r3, [sp, #4]
 800254c:	4ba9      	ldr	r3, [pc, #676]	; (80027f4 <StraightLineMove+0x2bc>)
 800254e:	9300      	str	r3, [sp, #0]
 8002550:	2301      	movs	r3, #1
 8002552:	2237      	movs	r2, #55	; 0x37
 8002554:	21d0      	movs	r1, #208	; 0xd0
 8002556:	48a8      	ldr	r0, [pc, #672]	; (80027f8 <StraightLineMove+0x2c0>)
 8002558:	f004 f8d4 	bl	8006704 <HAL_I2C_Mem_Read>
 800255c:	4ba5      	ldr	r3, [pc, #660]	; (80027f4 <StraightLineMove+0x2bc>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	021b      	lsls	r3, r3, #8
 8002562:	b21a      	sxth	r2, r3
 8002564:	4ba3      	ldr	r3, [pc, #652]	; (80027f4 <StraightLineMove+0x2bc>)
 8002566:	785b      	ldrb	r3, [r3, #1]
 8002568:	b21b      	sxth	r3, r3
 800256a:	4313      	orrs	r3, r2
 800256c:	b21a      	sxth	r2, r3
 800256e:	4ba3      	ldr	r3, [pc, #652]	; (80027fc <StraightLineMove+0x2c4>)
 8002570:	801a      	strh	r2, [r3, #0]
  dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2);
 8002572:	4ba3      	ldr	r3, [pc, #652]	; (8002800 <StraightLineMove+0x2c8>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0310 	and.w	r3, r3, #16
 800257c:	2b10      	cmp	r3, #16
 800257e:	bf0c      	ite	eq
 8002580:	2301      	moveq	r3, #1
 8002582:	2300      	movne	r3, #0
 8002584:	b2db      	uxtb	r3, r3
 8002586:	b25a      	sxtb	r2, r3
 8002588:	4b9e      	ldr	r3, [pc, #632]	; (8002804 <StraightLineMove+0x2cc>)
 800258a:	701a      	strb	r2, [r3, #0]
  angleNow += ((gyroZ >= -4 && gyroZ <= 11) ? 0 : gyroZ); // / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;s
 800258c:	4b9b      	ldr	r3, [pc, #620]	; (80027fc <StraightLineMove+0x2c4>)
 800258e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002592:	f113 0f04 	cmn.w	r3, #4
 8002596:	db04      	blt.n	80025a2 <StraightLineMove+0x6a>
 8002598:	4b98      	ldr	r3, [pc, #608]	; (80027fc <StraightLineMove+0x2c4>)
 800259a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800259e:	2b0b      	cmp	r3, #11
 80025a0:	dd07      	ble.n	80025b2 <StraightLineMove+0x7a>
 80025a2:	4b96      	ldr	r3, [pc, #600]	; (80027fc <StraightLineMove+0x2c4>)
 80025a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025a8:	ee07 3a90 	vmov	s15, r3
 80025ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025b0:	e001      	b.n	80025b6 <StraightLineMove+0x7e>
 80025b2:	eddf 7a95 	vldr	s15, [pc, #596]	; 8002808 <StraightLineMove+0x2d0>
 80025b6:	4b95      	ldr	r3, [pc, #596]	; (800280c <StraightLineMove+0x2d4>)
 80025b8:	ed93 7a00 	vldr	s14, [r3]
 80025bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80025c0:	4b92      	ldr	r3, [pc, #584]	; (800280c <StraightLineMove+0x2d4>)
 80025c2:	edc3 7a00 	vstr	s15, [r3]

  if (speedMode == SPEED_MODE_T)
 80025c6:	79fb      	ldrb	r3, [r7, #7]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d164      	bne.n	8002696 <StraightLineMove+0x15e>
    __PID_SPEED_T(pidTSlow, angleNow, correction, dir, newDutyL, newDutyR);
 80025cc:	4b90      	ldr	r3, [pc, #576]	; (8002810 <StraightLineMove+0x2d8>)
 80025ce:	ed93 7a00 	vldr	s14, [r3]
 80025d2:	4b8e      	ldr	r3, [pc, #568]	; (800280c <StraightLineMove+0x2d4>)
 80025d4:	edd3 7a00 	vldr	s15, [r3]
 80025d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025dc:	4b8c      	ldr	r3, [pc, #560]	; (8002810 <StraightLineMove+0x2d8>)
 80025de:	edd3 6a01 	vldr	s13, [r3, #4]
 80025e2:	4b8b      	ldr	r3, [pc, #556]	; (8002810 <StraightLineMove+0x2d8>)
 80025e4:	edd3 7a04 	vldr	s15, [r3, #16]
 80025e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025f0:	4b87      	ldr	r3, [pc, #540]	; (8002810 <StraightLineMove+0x2d8>)
 80025f2:	edd3 6a02 	vldr	s13, [r3, #8]
 80025f6:	4b86      	ldr	r3, [pc, #536]	; (8002810 <StraightLineMove+0x2d8>)
 80025f8:	ed93 6a03 	vldr	s12, [r3, #12]
 80025fc:	4b83      	ldr	r3, [pc, #524]	; (800280c <StraightLineMove+0x2d4>)
 80025fe:	edd3 7a00 	vldr	s15, [r3]
 8002602:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002606:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800260a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800260e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002612:	ee17 2a90 	vmov	r2, s15
 8002616:	4b7f      	ldr	r3, [pc, #508]	; (8002814 <StraightLineMove+0x2dc>)
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	4b7c      	ldr	r3, [pc, #496]	; (800280c <StraightLineMove+0x2d4>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a7c      	ldr	r2, [pc, #496]	; (8002810 <StraightLineMove+0x2d8>)
 8002620:	60d3      	str	r3, [r2, #12]
 8002622:	4b7b      	ldr	r3, [pc, #492]	; (8002810 <StraightLineMove+0x2d8>)
 8002624:	ed93 7a04 	vldr	s14, [r3, #16]
 8002628:	4b78      	ldr	r3, [pc, #480]	; (800280c <StraightLineMove+0x2d4>)
 800262a:	edd3 7a00 	vldr	s15, [r3]
 800262e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002632:	4b77      	ldr	r3, [pc, #476]	; (8002810 <StraightLineMove+0x2d8>)
 8002634:	edc3 7a04 	vstr	s15, [r3, #16]
 8002638:	4b76      	ldr	r3, [pc, #472]	; (8002814 <StraightLineMove+0x2dc>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002640:	dc06      	bgt.n	8002650 <StraightLineMove+0x118>
 8002642:	4b74      	ldr	r3, [pc, #464]	; (8002814 <StraightLineMove+0x2dc>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a74      	ldr	r2, [pc, #464]	; (8002818 <StraightLineMove+0x2e0>)
 8002648:	4293      	cmp	r3, r2
 800264a:	bfb8      	it	lt
 800264c:	4613      	movlt	r3, r2
 800264e:	e001      	b.n	8002654 <StraightLineMove+0x11c>
 8002650:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002654:	4a6f      	ldr	r2, [pc, #444]	; (8002814 <StraightLineMove+0x2dc>)
 8002656:	6013      	str	r3, [r2, #0]
 8002658:	4b6a      	ldr	r3, [pc, #424]	; (8002804 <StraightLineMove+0x2cc>)
 800265a:	f993 3000 	ldrsb.w	r3, [r3]
 800265e:	b29a      	uxth	r2, r3
 8002660:	4b6c      	ldr	r3, [pc, #432]	; (8002814 <StraightLineMove+0x2dc>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	b29b      	uxth	r3, r3
 8002666:	fb12 f303 	smulbb	r3, r2, r3
 800266a:	b29b      	uxth	r3, r3
 800266c:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 8002670:	b29a      	uxth	r2, r3
 8002672:	4b6a      	ldr	r3, [pc, #424]	; (800281c <StraightLineMove+0x2e4>)
 8002674:	801a      	strh	r2, [r3, #0]
 8002676:	4b63      	ldr	r3, [pc, #396]	; (8002804 <StraightLineMove+0x2cc>)
 8002678:	f993 3000 	ldrsb.w	r3, [r3]
 800267c:	b29a      	uxth	r2, r3
 800267e:	4b65      	ldr	r3, [pc, #404]	; (8002814 <StraightLineMove+0x2dc>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	b29b      	uxth	r3, r3
 8002684:	fb12 f303 	smulbb	r3, r2, r3
 8002688:	b29b      	uxth	r3, r3
 800268a:	f5c3 6396 	rsb	r3, r3, #1200	; 0x4b0
 800268e:	b29a      	uxth	r2, r3
 8002690:	4b63      	ldr	r3, [pc, #396]	; (8002820 <StraightLineMove+0x2e8>)
 8002692:	801a      	strh	r2, [r3, #0]
 8002694:	e0ef      	b.n	8002876 <StraightLineMove+0x33e>
  else if (speedMode == SPEED_MODE_2)
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	2b02      	cmp	r3, #2
 800269a:	d165      	bne.n	8002768 <StraightLineMove+0x230>
    __PID_SPEED_2(pidFast, angleNow, correction, dir, newDutyL, newDutyR);
 800269c:	4b61      	ldr	r3, [pc, #388]	; (8002824 <StraightLineMove+0x2ec>)
 800269e:	ed93 7a00 	vldr	s14, [r3]
 80026a2:	4b5a      	ldr	r3, [pc, #360]	; (800280c <StraightLineMove+0x2d4>)
 80026a4:	edd3 7a00 	vldr	s15, [r3]
 80026a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026ac:	4b5d      	ldr	r3, [pc, #372]	; (8002824 <StraightLineMove+0x2ec>)
 80026ae:	edd3 6a01 	vldr	s13, [r3, #4]
 80026b2:	4b5c      	ldr	r3, [pc, #368]	; (8002824 <StraightLineMove+0x2ec>)
 80026b4:	edd3 7a04 	vldr	s15, [r3, #16]
 80026b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026c0:	4b58      	ldr	r3, [pc, #352]	; (8002824 <StraightLineMove+0x2ec>)
 80026c2:	edd3 6a02 	vldr	s13, [r3, #8]
 80026c6:	4b57      	ldr	r3, [pc, #348]	; (8002824 <StraightLineMove+0x2ec>)
 80026c8:	ed93 6a03 	vldr	s12, [r3, #12]
 80026cc:	4b4f      	ldr	r3, [pc, #316]	; (800280c <StraightLineMove+0x2d4>)
 80026ce:	edd3 7a00 	vldr	s15, [r3]
 80026d2:	ee76 7a67 	vsub.f32	s15, s12, s15
 80026d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026e2:	ee17 2a90 	vmov	r2, s15
 80026e6:	4b4b      	ldr	r3, [pc, #300]	; (8002814 <StraightLineMove+0x2dc>)
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	4b48      	ldr	r3, [pc, #288]	; (800280c <StraightLineMove+0x2d4>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a4d      	ldr	r2, [pc, #308]	; (8002824 <StraightLineMove+0x2ec>)
 80026f0:	60d3      	str	r3, [r2, #12]
 80026f2:	4b4c      	ldr	r3, [pc, #304]	; (8002824 <StraightLineMove+0x2ec>)
 80026f4:	ed93 7a04 	vldr	s14, [r3, #16]
 80026f8:	4b44      	ldr	r3, [pc, #272]	; (800280c <StraightLineMove+0x2d4>)
 80026fa:	edd3 7a00 	vldr	s15, [r3]
 80026fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002702:	4b48      	ldr	r3, [pc, #288]	; (8002824 <StraightLineMove+0x2ec>)
 8002704:	edc3 7a04 	vstr	s15, [r3, #16]
 8002708:	4b42      	ldr	r3, [pc, #264]	; (8002814 <StraightLineMove+0x2dc>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002710:	dc06      	bgt.n	8002720 <StraightLineMove+0x1e8>
 8002712:	4b40      	ldr	r3, [pc, #256]	; (8002814 <StraightLineMove+0x2dc>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a44      	ldr	r2, [pc, #272]	; (8002828 <StraightLineMove+0x2f0>)
 8002718:	4293      	cmp	r3, r2
 800271a:	bfb8      	it	lt
 800271c:	4613      	movlt	r3, r2
 800271e:	e001      	b.n	8002724 <StraightLineMove+0x1ec>
 8002720:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8002724:	4a3b      	ldr	r2, [pc, #236]	; (8002814 <StraightLineMove+0x2dc>)
 8002726:	6013      	str	r3, [r2, #0]
 8002728:	4b36      	ldr	r3, [pc, #216]	; (8002804 <StraightLineMove+0x2cc>)
 800272a:	f993 3000 	ldrsb.w	r3, [r3]
 800272e:	b29a      	uxth	r2, r3
 8002730:	4b38      	ldr	r3, [pc, #224]	; (8002814 <StraightLineMove+0x2dc>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	b29b      	uxth	r3, r3
 8002736:	fb12 f303 	smulbb	r3, r2, r3
 800273a:	b29b      	uxth	r3, r3
 800273c:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8002740:	b29a      	uxth	r2, r3
 8002742:	4b36      	ldr	r3, [pc, #216]	; (800281c <StraightLineMove+0x2e4>)
 8002744:	801a      	strh	r2, [r3, #0]
 8002746:	4b2f      	ldr	r3, [pc, #188]	; (8002804 <StraightLineMove+0x2cc>)
 8002748:	f993 3000 	ldrsb.w	r3, [r3]
 800274c:	b29a      	uxth	r2, r3
 800274e:	4b31      	ldr	r3, [pc, #196]	; (8002814 <StraightLineMove+0x2dc>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	b29b      	uxth	r3, r3
 8002754:	fb12 f303 	smulbb	r3, r2, r3
 8002758:	b29b      	uxth	r3, r3
 800275a:	f5c3 633b 	rsb	r3, r3, #2992	; 0xbb0
 800275e:	3308      	adds	r3, #8
 8002760:	b29a      	uxth	r2, r3
 8002762:	4b2f      	ldr	r3, [pc, #188]	; (8002820 <StraightLineMove+0x2e8>)
 8002764:	801a      	strh	r2, [r3, #0]
 8002766:	e086      	b.n	8002876 <StraightLineMove+0x33e>
  else if (speedMode == SPEED_MODE_1)
 8002768:	79fb      	ldrb	r3, [r7, #7]
 800276a:	2b01      	cmp	r3, #1
 800276c:	f040 8083 	bne.w	8002876 <StraightLineMove+0x33e>
    __PID_SPEED_1(pidSlow, angleNow, correction, dir, newDutyL, newDutyR);
 8002770:	4b2e      	ldr	r3, [pc, #184]	; (800282c <StraightLineMove+0x2f4>)
 8002772:	ed93 7a00 	vldr	s14, [r3]
 8002776:	4b25      	ldr	r3, [pc, #148]	; (800280c <StraightLineMove+0x2d4>)
 8002778:	edd3 7a00 	vldr	s15, [r3]
 800277c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002780:	4b2a      	ldr	r3, [pc, #168]	; (800282c <StraightLineMove+0x2f4>)
 8002782:	edd3 6a01 	vldr	s13, [r3, #4]
 8002786:	4b29      	ldr	r3, [pc, #164]	; (800282c <StraightLineMove+0x2f4>)
 8002788:	edd3 7a04 	vldr	s15, [r3, #16]
 800278c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002790:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002794:	4b25      	ldr	r3, [pc, #148]	; (800282c <StraightLineMove+0x2f4>)
 8002796:	edd3 6a02 	vldr	s13, [r3, #8]
 800279a:	4b24      	ldr	r3, [pc, #144]	; (800282c <StraightLineMove+0x2f4>)
 800279c:	ed93 6a03 	vldr	s12, [r3, #12]
 80027a0:	4b1a      	ldr	r3, [pc, #104]	; (800280c <StraightLineMove+0x2d4>)
 80027a2:	edd3 7a00 	vldr	s15, [r3]
 80027a6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80027aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027b6:	ee17 2a90 	vmov	r2, s15
 80027ba:	4b16      	ldr	r3, [pc, #88]	; (8002814 <StraightLineMove+0x2dc>)
 80027bc:	601a      	str	r2, [r3, #0]
 80027be:	4b13      	ldr	r3, [pc, #76]	; (800280c <StraightLineMove+0x2d4>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a1a      	ldr	r2, [pc, #104]	; (800282c <StraightLineMove+0x2f4>)
 80027c4:	60d3      	str	r3, [r2, #12]
 80027c6:	4b19      	ldr	r3, [pc, #100]	; (800282c <StraightLineMove+0x2f4>)
 80027c8:	ed93 7a04 	vldr	s14, [r3, #16]
 80027cc:	4b0f      	ldr	r3, [pc, #60]	; (800280c <StraightLineMove+0x2d4>)
 80027ce:	edd3 7a00 	vldr	s15, [r3]
 80027d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027d6:	4b15      	ldr	r3, [pc, #84]	; (800282c <StraightLineMove+0x2f4>)
 80027d8:	edc3 7a04 	vstr	s15, [r3, #16]
 80027dc:	4b0d      	ldr	r3, [pc, #52]	; (8002814 <StraightLineMove+0x2dc>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80027e4:	dc24      	bgt.n	8002830 <StraightLineMove+0x2f8>
 80027e6:	4b0b      	ldr	r3, [pc, #44]	; (8002814 <StraightLineMove+0x2dc>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a0f      	ldr	r2, [pc, #60]	; (8002828 <StraightLineMove+0x2f0>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	bfb8      	it	lt
 80027f0:	4613      	movlt	r3, r2
 80027f2:	e01f      	b.n	8002834 <StraightLineMove+0x2fc>
 80027f4:	200004dc 	.word	0x200004dc
 80027f8:	2000024c 	.word	0x2000024c
 80027fc:	200004de 	.word	0x200004de
 8002800:	200002e8 	.word	0x200002e8
 8002804:	2000013c 	.word	0x2000013c
 8002808:	00000000 	.word	0x00000000
 800280c:	200004d8 	.word	0x200004d8
 8002810:	20000508 	.word	0x20000508
 8002814:	20000544 	.word	0x20000544
 8002818:	fffffda8 	.word	0xfffffda8
 800281c:	200004e0 	.word	0x200004e0
 8002820:	200004e2 	.word	0x200004e2
 8002824:	2000051c 	.word	0x2000051c
 8002828:	fffffd44 	.word	0xfffffd44
 800282c:	200004f4 	.word	0x200004f4
 8002830:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8002834:	4a17      	ldr	r2, [pc, #92]	; (8002894 <StraightLineMove+0x35c>)
 8002836:	6013      	str	r3, [r2, #0]
 8002838:	4b17      	ldr	r3, [pc, #92]	; (8002898 <StraightLineMove+0x360>)
 800283a:	f993 3000 	ldrsb.w	r3, [r3]
 800283e:	b29a      	uxth	r2, r3
 8002840:	4b14      	ldr	r3, [pc, #80]	; (8002894 <StraightLineMove+0x35c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	b29b      	uxth	r3, r3
 8002846:	fb12 f303 	smulbb	r3, r2, r3
 800284a:	b29b      	uxth	r3, r3
 800284c:	f603 03fc 	addw	r3, r3, #2300	; 0x8fc
 8002850:	b29a      	uxth	r2, r3
 8002852:	4b12      	ldr	r3, [pc, #72]	; (800289c <StraightLineMove+0x364>)
 8002854:	801a      	strh	r2, [r3, #0]
 8002856:	4b10      	ldr	r3, [pc, #64]	; (8002898 <StraightLineMove+0x360>)
 8002858:	f993 3000 	ldrsb.w	r3, [r3]
 800285c:	b29a      	uxth	r2, r3
 800285e:	4b0d      	ldr	r3, [pc, #52]	; (8002894 <StraightLineMove+0x35c>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	b29b      	uxth	r3, r3
 8002864:	fb12 f303 	smulbb	r3, r2, r3
 8002868:	b29b      	uxth	r3, r3
 800286a:	f5c3 630f 	rsb	r3, r3, #2288	; 0x8f0
 800286e:	330c      	adds	r3, #12
 8002870:	b29a      	uxth	r2, r3
 8002872:	4b0b      	ldr	r3, [pc, #44]	; (80028a0 <StraightLineMove+0x368>)
 8002874:	801a      	strh	r2, [r3, #0]

  __SET_MOTOR_DUTY(&htim8, newDutyL, newDutyR);
 8002876:	4b09      	ldr	r3, [pc, #36]	; (800289c <StraightLineMove+0x364>)
 8002878:	881a      	ldrh	r2, [r3, #0]
 800287a:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <StraightLineMove+0x36c>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	635a      	str	r2, [r3, #52]	; 0x34
 8002880:	4b07      	ldr	r3, [pc, #28]	; (80028a0 <StraightLineMove+0x368>)
 8002882:	881a      	ldrh	r2, [r3, #0]
 8002884:	4b07      	ldr	r3, [pc, #28]	; (80028a4 <StraightLineMove+0x36c>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	639a      	str	r2, [r3, #56]	; 0x38
}
 800288a:	bf00      	nop
 800288c:	3708      	adds	r7, #8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	20000544 	.word	0x20000544
 8002898:	2000013c 	.word	0x2000013c
 800289c:	200004e0 	.word	0x200004e0
 80028a0:	200004e2 	.word	0x200004e2
 80028a4:	200003c0 	.word	0x200003c0

080028a8 <RobotMoveDist>:

void RobotMoveDist(float *targetDist, const uint8_t dir, const uint8_t speedMode)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	460b      	mov	r3, r1
 80028b2:	70fb      	strb	r3, [r7, #3]
 80028b4:	4613      	mov	r3, r2
 80028b6:	70bb      	strb	r3, [r7, #2]
  angleNow = 0;
 80028b8:	4ba3      	ldr	r3, [pc, #652]	; (8002b48 <RobotMoveDist+0x2a0>)
 80028ba:	f04f 0200 	mov.w	r2, #0
 80028be:	601a      	str	r2, [r3, #0]
  gyroZ = 0; // reset angle for PID
 80028c0:	4ba2      	ldr	r3, [pc, #648]	; (8002b4c <RobotMoveDist+0x2a4>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	801a      	strh	r2, [r3, #0]
  PIDConfigReset(&pidTSlow);
 80028c6:	48a2      	ldr	r0, [pc, #648]	; (8002b50 <RobotMoveDist+0x2a8>)
 80028c8:	f7ff fde3 	bl	8002492 <PIDConfigReset>
  PIDConfigReset(&pidSlow);
 80028cc:	48a1      	ldr	r0, [pc, #644]	; (8002b54 <RobotMoveDist+0x2ac>)
 80028ce:	f7ff fde0 	bl	8002492 <PIDConfigReset>
  PIDConfigReset(&pidFast);
 80028d2:	48a1      	ldr	r0, [pc, #644]	; (8002b58 <RobotMoveDist+0x2b0>)
 80028d4:	f7ff fddd 	bl	8002492 <PIDConfigReset>
  curDistTick = 0;
 80028d8:	4ba0      	ldr	r3, [pc, #640]	; (8002b5c <RobotMoveDist+0x2b4>)
 80028da:	2200      	movs	r2, #0
 80028dc:	801a      	strh	r2, [r3, #0]
  dist_dL = 0;
 80028de:	4ba0      	ldr	r3, [pc, #640]	; (8002b60 <RobotMoveDist+0x2b8>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	801a      	strh	r2, [r3, #0]
  curDistTick = 0;
 80028e4:	4b9d      	ldr	r3, [pc, #628]	; (8002b5c <RobotMoveDist+0x2b4>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	801a      	strh	r2, [r3, #0]

  // char distBuf[70];

  __GET_TARGETTICK(*targetDist, targetDistTick);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7fd fe22 	bl	8000538 <__aeabi_f2d>
 80028f4:	a38e      	add	r3, pc, #568	; (adr r3, 8002b30 <RobotMoveDist+0x288>)
 80028f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fa:	f7fd fe75 	bl	80005e8 <__aeabi_dmul>
 80028fe:	4602      	mov	r2, r0
 8002900:	460b      	mov	r3, r1
 8002902:	4610      	mov	r0, r2
 8002904:	4619      	mov	r1, r3
 8002906:	a38c      	add	r3, pc, #560	; (adr r3, 8002b38 <RobotMoveDist+0x290>)
 8002908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800290c:	f7fd fcb4 	bl	8000278 <__aeabi_dsub>
 8002910:	4602      	mov	r2, r0
 8002912:	460b      	mov	r3, r1
 8002914:	4610      	mov	r0, r2
 8002916:	4619      	mov	r1, r3
 8002918:	f04f 0200 	mov.w	r2, #0
 800291c:	4b91      	ldr	r3, [pc, #580]	; (8002b64 <RobotMoveDist+0x2bc>)
 800291e:	f7fd ff8d 	bl	800083c <__aeabi_ddiv>
 8002922:	4602      	mov	r2, r0
 8002924:	460b      	mov	r3, r1
 8002926:	4610      	mov	r0, r2
 8002928:	4619      	mov	r1, r3
 800292a:	f04f 0200 	mov.w	r2, #0
 800292e:	4b8e      	ldr	r3, [pc, #568]	; (8002b68 <RobotMoveDist+0x2c0>)
 8002930:	f7fd fe5a 	bl	80005e8 <__aeabi_dmul>
 8002934:	4602      	mov	r2, r0
 8002936:	460b      	mov	r3, r1
 8002938:	4610      	mov	r0, r2
 800293a:	4619      	mov	r1, r3
 800293c:	f04f 0200 	mov.w	r2, #0
 8002940:	4b8a      	ldr	r3, [pc, #552]	; (8002b6c <RobotMoveDist+0x2c4>)
 8002942:	f7fd fc99 	bl	8000278 <__aeabi_dsub>
 8002946:	4602      	mov	r2, r0
 8002948:	460b      	mov	r3, r1
 800294a:	4610      	mov	r0, r2
 800294c:	4619      	mov	r1, r3
 800294e:	f7fe f8e5 	bl	8000b1c <__aeabi_d2uiz>
 8002952:	4603      	mov	r3, r0
 8002954:	b29a      	uxth	r2, r3
 8002956:	4b86      	ldr	r3, [pc, #536]	; (8002b70 <RobotMoveDist+0x2c8>)
 8002958:	801a      	strh	r2, [r3, #0]

  last_curTask_tick = HAL_GetTick();
 800295a:	f002 fed9 	bl	8005710 <HAL_GetTick>
 800295e:	4603      	mov	r3, r0
 8002960:	4a84      	ldr	r2, [pc, #528]	; (8002b74 <RobotMoveDist+0x2cc>)
 8002962:	6013      	str	r3, [r2, #0]
  __SET_MOTOR_DIRECTION(dir);
 8002964:	78fb      	ldrb	r3, [r7, #3]
 8002966:	2b00      	cmp	r3, #0
 8002968:	bf0c      	ite	eq
 800296a:	2301      	moveq	r3, #1
 800296c:	2300      	movne	r3, #0
 800296e:	b2db      	uxtb	r3, r3
 8002970:	461a      	mov	r2, r3
 8002972:	2104      	movs	r1, #4
 8002974:	4880      	ldr	r0, [pc, #512]	; (8002b78 <RobotMoveDist+0x2d0>)
 8002976:	f003 fc6d 	bl	8006254 <HAL_GPIO_WritePin>
 800297a:	78fb      	ldrb	r3, [r7, #3]
 800297c:	2b00      	cmp	r3, #0
 800297e:	bf14      	ite	ne
 8002980:	2301      	movne	r3, #1
 8002982:	2300      	moveq	r3, #0
 8002984:	b2db      	uxtb	r3, r3
 8002986:	461a      	mov	r2, r3
 8002988:	2108      	movs	r1, #8
 800298a:	487b      	ldr	r0, [pc, #492]	; (8002b78 <RobotMoveDist+0x2d0>)
 800298c:	f003 fc62 	bl	8006254 <HAL_GPIO_WritePin>
 8002990:	78fb      	ldrb	r3, [r7, #3]
 8002992:	2b00      	cmp	r3, #0
 8002994:	bf0c      	ite	eq
 8002996:	2301      	moveq	r3, #1
 8002998:	2300      	movne	r3, #0
 800299a:	b2db      	uxtb	r3, r3
 800299c:	461a      	mov	r2, r3
 800299e:	2120      	movs	r1, #32
 80029a0:	4875      	ldr	r0, [pc, #468]	; (8002b78 <RobotMoveDist+0x2d0>)
 80029a2:	f003 fc57 	bl	8006254 <HAL_GPIO_WritePin>
 80029a6:	78fb      	ldrb	r3, [r7, #3]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	bf14      	ite	ne
 80029ac:	2301      	movne	r3, #1
 80029ae:	2300      	moveq	r3, #0
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	461a      	mov	r2, r3
 80029b4:	2110      	movs	r1, #16
 80029b6:	4870      	ldr	r0, [pc, #448]	; (8002b78 <RobotMoveDist+0x2d0>)
 80029b8:	f003 fc4c 	bl	8006254 <HAL_GPIO_WritePin>
  __SET_ENCODER_LAST_TICK(&htim2, lastDistTick_L);
 80029bc:	4b6f      	ldr	r3, [pc, #444]	; (8002b7c <RobotMoveDist+0x2d4>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c2:	b29a      	uxth	r2, r3
 80029c4:	4b6e      	ldr	r3, [pc, #440]	; (8002b80 <RobotMoveDist+0x2d8>)
 80029c6:	801a      	strh	r2, [r3, #0]
  do
  {

    __GET_ENCODER_TICK_DELTA(&htim2, lastDistTick_L, dist_dL);
 80029c8:	4b6c      	ldr	r3, [pc, #432]	; (8002b7c <RobotMoveDist+0x2d4>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	4b6a      	ldr	r3, [pc, #424]	; (8002b7c <RobotMoveDist+0x2d4>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0310 	and.w	r3, r3, #16
 80029da:	2b10      	cmp	r3, #16
 80029dc:	d117      	bne.n	8002a0e <RobotMoveDist+0x166>
 80029de:	4b68      	ldr	r3, [pc, #416]	; (8002b80 <RobotMoveDist+0x2d8>)
 80029e0:	881b      	ldrh	r3, [r3, #0]
 80029e2:	461a      	mov	r2, r3
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d806      	bhi.n	80029f8 <RobotMoveDist+0x150>
 80029ea:	4b65      	ldr	r3, [pc, #404]	; (8002b80 <RobotMoveDist+0x2d8>)
 80029ec:	881a      	ldrh	r2, [r3, #0]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	b29b      	uxth	r3, r3
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	e007      	b.n	8002a08 <RobotMoveDist+0x160>
 80029f8:	4b61      	ldr	r3, [pc, #388]	; (8002b80 <RobotMoveDist+0x2d8>)
 80029fa:	881a      	ldrh	r2, [r3, #0]
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	3b01      	subs	r3, #1
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	4a55      	ldr	r2, [pc, #340]	; (8002b60 <RobotMoveDist+0x2b8>)
 8002a0a:	8013      	strh	r3, [r2, #0]
 8002a0c:	e016      	b.n	8002a3c <RobotMoveDist+0x194>
 8002a0e:	4b5c      	ldr	r3, [pc, #368]	; (8002b80 <RobotMoveDist+0x2d8>)
 8002a10:	881b      	ldrh	r3, [r3, #0]
 8002a12:	461a      	mov	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d306      	bcc.n	8002a28 <RobotMoveDist+0x180>
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	b29a      	uxth	r2, r3
 8002a1e:	4b58      	ldr	r3, [pc, #352]	; (8002b80 <RobotMoveDist+0x2d8>)
 8002a20:	881b      	ldrh	r3, [r3, #0]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	e007      	b.n	8002a38 <RobotMoveDist+0x190>
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	b29a      	uxth	r2, r3
 8002a2c:	4b54      	ldr	r3, [pc, #336]	; (8002b80 <RobotMoveDist+0x2d8>)
 8002a2e:	881b      	ldrh	r3, [r3, #0]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	b29b      	uxth	r3, r3
 8002a34:	3b01      	subs	r3, #1
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	4a49      	ldr	r2, [pc, #292]	; (8002b60 <RobotMoveDist+0x2b8>)
 8002a3a:	8013      	strh	r3, [r2, #0]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	b29a      	uxth	r2, r3
 8002a40:	4b4f      	ldr	r3, [pc, #316]	; (8002b80 <RobotMoveDist+0x2d8>)
 8002a42:	801a      	strh	r2, [r3, #0]
    curDistTick += dist_dL;
 8002a44:	4b45      	ldr	r3, [pc, #276]	; (8002b5c <RobotMoveDist+0x2b4>)
 8002a46:	881a      	ldrh	r2, [r3, #0]
 8002a48:	4b45      	ldr	r3, [pc, #276]	; (8002b60 <RobotMoveDist+0x2b8>)
 8002a4a:	881b      	ldrh	r3, [r3, #0]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	4b42      	ldr	r3, [pc, #264]	; (8002b5c <RobotMoveDist+0x2b4>)
 8002a52:	801a      	strh	r2, [r3, #0]

    // sprintf(distBuf, "curtick: %d lasttick: %d dl: %d tar: %d cur: %d \r\n", 0, lastDistTick_L, dist_dL, targetDistTick, curDistTick);

    // HAL_UART_Transmit(&huart3, distBuf, strlen(distBuf), 0xFFFF);

    if (curDistTick >= targetDistTick)
 8002a54:	4b41      	ldr	r3, [pc, #260]	; (8002b5c <RobotMoveDist+0x2b4>)
 8002a56:	881a      	ldrh	r2, [r3, #0]
 8002a58:	4b45      	ldr	r3, [pc, #276]	; (8002b70 <RobotMoveDist+0x2c8>)
 8002a5a:	881b      	ldrh	r3, [r3, #0]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	f080 80a6 	bcs.w	8002bae <RobotMoveDist+0x306>
      break;

    if (HAL_GetTick() - last_curTask_tick >= 10)
 8002a62:	f002 fe55 	bl	8005710 <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	4b42      	ldr	r3, [pc, #264]	; (8002b74 <RobotMoveDist+0x2cc>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	2b09      	cmp	r3, #9
 8002a70:	d9aa      	bls.n	80029c8 <RobotMoveDist+0x120>
    {
      if (speedMode == SPEED_MODE_T)
 8002a72:	78bb      	ldrb	r3, [r7, #2]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d103      	bne.n	8002a80 <RobotMoveDist+0x1d8>
      {
        StraightLineMove(SPEED_MODE_T);
 8002a78:	2000      	movs	r0, #0
 8002a7a:	f7ff fd5d 	bl	8002538 <StraightLineMove>
 8002a7e:	e090      	b.n	8002ba2 <RobotMoveDist+0x2fa>
      }
      else
      {
        speedScale = abs(curDistTick - targetDistTick) / 990; // start to slow down at last 990 ticks (15cm)
 8002a80:	4b36      	ldr	r3, [pc, #216]	; (8002b5c <RobotMoveDist+0x2b4>)
 8002a82:	881b      	ldrh	r3, [r3, #0]
 8002a84:	461a      	mov	r2, r3
 8002a86:	4b3a      	ldr	r3, [pc, #232]	; (8002b70 <RobotMoveDist+0x2c8>)
 8002a88:	881b      	ldrh	r3, [r3, #0]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	bfb8      	it	lt
 8002a90:	425b      	neglt	r3, r3
 8002a92:	4a3c      	ldr	r2, [pc, #240]	; (8002b84 <RobotMoveDist+0x2dc>)
 8002a94:	fb82 1203 	smull	r1, r2, r2, r3
 8002a98:	11d2      	asrs	r2, r2, #7
 8002a9a:	17db      	asrs	r3, r3, #31
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	ee07 3a90 	vmov	s15, r3
 8002aa2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002aa6:	4b38      	ldr	r3, [pc, #224]	; (8002b88 <RobotMoveDist+0x2e0>)
 8002aa8:	edc3 7a00 	vstr	s15, [r3]
        if (speedMode == SPEED_MODE_1)
 8002aac:	78bb      	ldrb	r3, [r7, #2]
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d11e      	bne.n	8002af0 <RobotMoveDist+0x248>
          speedScale = speedScale > 1 ? 1 : (speedScale < 0.75 ? 0.75 : speedScale);
 8002ab2:	4b35      	ldr	r3, [pc, #212]	; (8002b88 <RobotMoveDist+0x2e0>)
 8002ab4:	edd3 7a00 	vldr	s15, [r3]
 8002ab8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002abc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ac4:	dd02      	ble.n	8002acc <RobotMoveDist+0x224>
 8002ac6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002aca:	e00e      	b.n	8002aea <RobotMoveDist+0x242>
 8002acc:	4b2e      	ldr	r3, [pc, #184]	; (8002b88 <RobotMoveDist+0x2e0>)
 8002ace:	edd3 7a00 	vldr	s15, [r3]
 8002ad2:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 8002ad6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ade:	d502      	bpl.n	8002ae6 <RobotMoveDist+0x23e>
 8002ae0:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 8002ae4:	e001      	b.n	8002aea <RobotMoveDist+0x242>
 8002ae6:	4b28      	ldr	r3, [pc, #160]	; (8002b88 <RobotMoveDist+0x2e0>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a27      	ldr	r2, [pc, #156]	; (8002b88 <RobotMoveDist+0x2e0>)
 8002aec:	6013      	str	r3, [r2, #0]
 8002aee:	e053      	b.n	8002b98 <RobotMoveDist+0x2f0>
        else if (speedMode == SPEED_MODE_2)
 8002af0:	78bb      	ldrb	r3, [r7, #2]
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d150      	bne.n	8002b98 <RobotMoveDist+0x2f0>
          speedScale = speedScale > 1 ? 1 : (speedScale < 0.4 ? 0.4 : speedScale);
 8002af6:	4b24      	ldr	r3, [pc, #144]	; (8002b88 <RobotMoveDist+0x2e0>)
 8002af8:	edd3 7a00 	vldr	s15, [r3]
 8002afc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002b00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b08:	dd02      	ble.n	8002b10 <RobotMoveDist+0x268>
 8002b0a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002b0e:	e041      	b.n	8002b94 <RobotMoveDist+0x2ec>
 8002b10:	4b1d      	ldr	r3, [pc, #116]	; (8002b88 <RobotMoveDist+0x2e0>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7fd fd0f 	bl	8000538 <__aeabi_f2d>
 8002b1a:	a309      	add	r3, pc, #36	; (adr r3, 8002b40 <RobotMoveDist+0x298>)
 8002b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b20:	f7fd ffd4 	bl	8000acc <__aeabi_dcmplt>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d032      	beq.n	8002b90 <RobotMoveDist+0x2e8>
 8002b2a:	4b18      	ldr	r3, [pc, #96]	; (8002b8c <RobotMoveDist+0x2e4>)
 8002b2c:	e032      	b.n	8002b94 <RobotMoveDist+0x2ec>
 8002b2e:	bf00      	nop
 8002b30:	fc66b22a 	.word	0xfc66b22a
 8002b34:	3ff266ac 	.word	0x3ff266ac
 8002b38:	bb2526f8 	.word	0xbb2526f8
 8002b3c:	3feee3d4 	.word	0x3feee3d4
 8002b40:	9999999a 	.word	0x9999999a
 8002b44:	3fd99999 	.word	0x3fd99999
 8002b48:	200004d8 	.word	0x200004d8
 8002b4c:	200004de 	.word	0x200004de
 8002b50:	20000508 	.word	0x20000508
 8002b54:	200004f4 	.word	0x200004f4
 8002b58:	2000051c 	.word	0x2000051c
 8002b5c:	200004ec 	.word	0x200004ec
 8002b60:	200004f0 	.word	0x200004f0
 8002b64:	40340000 	.word	0x40340000
 8002b68:	4094a000 	.word	0x4094a000
 8002b6c:	40240000 	.word	0x40240000
 8002b70:	200004ee 	.word	0x200004ee
 8002b74:	200004e4 	.word	0x200004e4
 8002b78:	40020000 	.word	0x40020000
 8002b7c:	200002e8 	.word	0x200002e8
 8002b80:	200004f2 	.word	0x200004f2
 8002b84:	21195767 	.word	0x21195767
 8002b88:	20000138 	.word	0x20000138
 8002b8c:	3ecccccd 	.word	0x3ecccccd
 8002b90:	4b0d      	ldr	r3, [pc, #52]	; (8002bc8 <RobotMoveDist+0x320>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a0c      	ldr	r2, [pc, #48]	; (8002bc8 <RobotMoveDist+0x320>)
 8002b96:	6013      	str	r3, [r2, #0]
        StraightLineMoveSpeedScale(speedMode, &speedScale);
 8002b98:	78bb      	ldrb	r3, [r7, #2]
 8002b9a:	490b      	ldr	r1, [pc, #44]	; (8002bc8 <RobotMoveDist+0x320>)
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f000 f819 	bl	8002bd4 <StraightLineMoveSpeedScale>
      }

      last_curTask_tick = HAL_GetTick();
 8002ba2:	f002 fdb5 	bl	8005710 <HAL_GetTick>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	4a08      	ldr	r2, [pc, #32]	; (8002bcc <RobotMoveDist+0x324>)
 8002baa:	6013      	str	r3, [r2, #0]
    __GET_ENCODER_TICK_DELTA(&htim2, lastDistTick_L, dist_dL);
 8002bac:	e70c      	b.n	80029c8 <RobotMoveDist+0x120>
      break;
 8002bae:	bf00      	nop
    }
  } while (1);
  __SET_MOTOR_DUTY(&htim8, 0, 0);
 8002bb0:	4b07      	ldr	r3, [pc, #28]	; (8002bd0 <RobotMoveDist+0x328>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	635a      	str	r2, [r3, #52]	; 0x34
 8002bb8:	4b05      	ldr	r3, [pc, #20]	; (8002bd0 <RobotMoveDist+0x328>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002bc0:	bf00      	nop
 8002bc2:	3710      	adds	r7, #16
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	20000138 	.word	0x20000138
 8002bcc:	200004e4 	.word	0x200004e4
 8002bd0:	200003c0 	.word	0x200003c0

08002bd4 <StraightLineMoveSpeedScale>:

void StraightLineMoveSpeedScale(const uint8_t speedMode, float *speedScale)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af04      	add	r7, sp, #16
 8002bda:	4603      	mov	r3, r0
 8002bdc:	6039      	str	r1, [r7, #0]
 8002bde:	71fb      	strb	r3, [r7, #7]
  __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ);            // polling
 8002be0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002be4:	9302      	str	r3, [sp, #8]
 8002be6:	2302      	movs	r3, #2
 8002be8:	9301      	str	r3, [sp, #4]
 8002bea:	4b9b      	ldr	r3, [pc, #620]	; (8002e58 <StraightLineMoveSpeedScale+0x284>)
 8002bec:	9300      	str	r3, [sp, #0]
 8002bee:	2301      	movs	r3, #1
 8002bf0:	2237      	movs	r2, #55	; 0x37
 8002bf2:	21d0      	movs	r1, #208	; 0xd0
 8002bf4:	4899      	ldr	r0, [pc, #612]	; (8002e5c <StraightLineMoveSpeedScale+0x288>)
 8002bf6:	f003 fd85 	bl	8006704 <HAL_I2C_Mem_Read>
 8002bfa:	4b97      	ldr	r3, [pc, #604]	; (8002e58 <StraightLineMoveSpeedScale+0x284>)
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	021b      	lsls	r3, r3, #8
 8002c00:	b21a      	sxth	r2, r3
 8002c02:	4b95      	ldr	r3, [pc, #596]	; (8002e58 <StraightLineMoveSpeedScale+0x284>)
 8002c04:	785b      	ldrb	r3, [r3, #1]
 8002c06:	b21b      	sxth	r3, r3
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	b21a      	sxth	r2, r3
 8002c0c:	4b94      	ldr	r3, [pc, #592]	; (8002e60 <StraightLineMoveSpeedScale+0x28c>)
 8002c0e:	801a      	strh	r2, [r3, #0]
  dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2) ? 1 : -1;  // use only one of the wheel to determine car direction
 8002c10:	4b94      	ldr	r3, [pc, #592]	; (8002e64 <StraightLineMoveSpeedScale+0x290>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0310 	and.w	r3, r3, #16
 8002c1a:	2b10      	cmp	r3, #16
 8002c1c:	d101      	bne.n	8002c22 <StraightLineMoveSpeedScale+0x4e>
 8002c1e:	2201      	movs	r2, #1
 8002c20:	e001      	b.n	8002c26 <StraightLineMoveSpeedScale+0x52>
 8002c22:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c26:	4b90      	ldr	r3, [pc, #576]	; (8002e68 <StraightLineMoveSpeedScale+0x294>)
 8002c28:	701a      	strb	r2, [r3, #0]
  angleNow += ((gyroZ >= -4 && gyroZ <= 11) ? 0 : gyroZ); // / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 8002c2a:	4b8d      	ldr	r3, [pc, #564]	; (8002e60 <StraightLineMoveSpeedScale+0x28c>)
 8002c2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c30:	f113 0f04 	cmn.w	r3, #4
 8002c34:	db04      	blt.n	8002c40 <StraightLineMoveSpeedScale+0x6c>
 8002c36:	4b8a      	ldr	r3, [pc, #552]	; (8002e60 <StraightLineMoveSpeedScale+0x28c>)
 8002c38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c3c:	2b0b      	cmp	r3, #11
 8002c3e:	dd07      	ble.n	8002c50 <StraightLineMoveSpeedScale+0x7c>
 8002c40:	4b87      	ldr	r3, [pc, #540]	; (8002e60 <StraightLineMoveSpeedScale+0x28c>)
 8002c42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c46:	ee07 3a90 	vmov	s15, r3
 8002c4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c4e:	e001      	b.n	8002c54 <StraightLineMoveSpeedScale+0x80>
 8002c50:	eddf 7a86 	vldr	s15, [pc, #536]	; 8002e6c <StraightLineMoveSpeedScale+0x298>
 8002c54:	4b86      	ldr	r3, [pc, #536]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002c56:	ed93 7a00 	vldr	s14, [r3]
 8002c5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c5e:	4b84      	ldr	r3, [pc, #528]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002c60:	edc3 7a00 	vstr	s15, [r3]
  if (speedMode == SPEED_MODE_1)
 8002c64:	79fb      	ldrb	r3, [r7, #7]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d165      	bne.n	8002d36 <StraightLineMoveSpeedScale+0x162>
    __PID_SPEED_1(pidSlow, angleNow, correction, dir, newDutyL, newDutyR);
 8002c6a:	4b82      	ldr	r3, [pc, #520]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002c6c:	ed93 7a00 	vldr	s14, [r3]
 8002c70:	4b7f      	ldr	r3, [pc, #508]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002c72:	edd3 7a00 	vldr	s15, [r3]
 8002c76:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c7a:	4b7e      	ldr	r3, [pc, #504]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002c7c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002c80:	4b7c      	ldr	r3, [pc, #496]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002c82:	edd3 7a04 	vldr	s15, [r3, #16]
 8002c86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c8a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c8e:	4b79      	ldr	r3, [pc, #484]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002c90:	edd3 6a02 	vldr	s13, [r3, #8]
 8002c94:	4b77      	ldr	r3, [pc, #476]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002c96:	ed93 6a03 	vldr	s12, [r3, #12]
 8002c9a:	4b75      	ldr	r3, [pc, #468]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002c9c:	edd3 7a00 	vldr	s15, [r3]
 8002ca0:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ca4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ca8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002cb0:	ee17 2a90 	vmov	r2, s15
 8002cb4:	4b70      	ldr	r3, [pc, #448]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002cb6:	601a      	str	r2, [r3, #0]
 8002cb8:	4b6d      	ldr	r3, [pc, #436]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a6d      	ldr	r2, [pc, #436]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002cbe:	60d3      	str	r3, [r2, #12]
 8002cc0:	4b6c      	ldr	r3, [pc, #432]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002cc2:	ed93 7a04 	vldr	s14, [r3, #16]
 8002cc6:	4b6a      	ldr	r3, [pc, #424]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002cc8:	edd3 7a00 	vldr	s15, [r3]
 8002ccc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cd0:	4b68      	ldr	r3, [pc, #416]	; (8002e74 <StraightLineMoveSpeedScale+0x2a0>)
 8002cd2:	edc3 7a04 	vstr	s15, [r3, #16]
 8002cd6:	4b68      	ldr	r3, [pc, #416]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002cde:	dc06      	bgt.n	8002cee <StraightLineMoveSpeedScale+0x11a>
 8002ce0:	4b65      	ldr	r3, [pc, #404]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a65      	ldr	r2, [pc, #404]	; (8002e7c <StraightLineMoveSpeedScale+0x2a8>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	bfb8      	it	lt
 8002cea:	4613      	movlt	r3, r2
 8002cec:	e001      	b.n	8002cf2 <StraightLineMoveSpeedScale+0x11e>
 8002cee:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8002cf2:	4a61      	ldr	r2, [pc, #388]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002cf4:	6013      	str	r3, [r2, #0]
 8002cf6:	4b5c      	ldr	r3, [pc, #368]	; (8002e68 <StraightLineMoveSpeedScale+0x294>)
 8002cf8:	f993 3000 	ldrsb.w	r3, [r3]
 8002cfc:	b29a      	uxth	r2, r3
 8002cfe:	4b5e      	ldr	r3, [pc, #376]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	b29b      	uxth	r3, r3
 8002d04:	fb12 f303 	smulbb	r3, r2, r3
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	f603 03fc 	addw	r3, r3, #2300	; 0x8fc
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	4b5b      	ldr	r3, [pc, #364]	; (8002e80 <StraightLineMoveSpeedScale+0x2ac>)
 8002d12:	801a      	strh	r2, [r3, #0]
 8002d14:	4b54      	ldr	r3, [pc, #336]	; (8002e68 <StraightLineMoveSpeedScale+0x294>)
 8002d16:	f993 3000 	ldrsb.w	r3, [r3]
 8002d1a:	b29a      	uxth	r2, r3
 8002d1c:	4b56      	ldr	r3, [pc, #344]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	fb12 f303 	smulbb	r3, r2, r3
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	f5c3 630f 	rsb	r3, r3, #2288	; 0x8f0
 8002d2c:	330c      	adds	r3, #12
 8002d2e:	b29a      	uxth	r2, r3
 8002d30:	4b54      	ldr	r3, [pc, #336]	; (8002e84 <StraightLineMoveSpeedScale+0x2b0>)
 8002d32:	801a      	strh	r2, [r3, #0]
 8002d34:	e067      	b.n	8002e06 <StraightLineMoveSpeedScale+0x232>
  else if (speedMode == SPEED_MODE_2)
 8002d36:	79fb      	ldrb	r3, [r7, #7]
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d164      	bne.n	8002e06 <StraightLineMoveSpeedScale+0x232>
    __PID_SPEED_2(pidFast, angleNow, correction, dir, newDutyL, newDutyR);
 8002d3c:	4b52      	ldr	r3, [pc, #328]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002d3e:	ed93 7a00 	vldr	s14, [r3]
 8002d42:	4b4b      	ldr	r3, [pc, #300]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002d44:	edd3 7a00 	vldr	s15, [r3]
 8002d48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d4c:	4b4e      	ldr	r3, [pc, #312]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002d4e:	edd3 6a01 	vldr	s13, [r3, #4]
 8002d52:	4b4d      	ldr	r3, [pc, #308]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002d54:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d60:	4b49      	ldr	r3, [pc, #292]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002d62:	edd3 6a02 	vldr	s13, [r3, #8]
 8002d66:	4b48      	ldr	r3, [pc, #288]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002d68:	ed93 6a03 	vldr	s12, [r3, #12]
 8002d6c:	4b40      	ldr	r3, [pc, #256]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002d6e:	edd3 7a00 	vldr	s15, [r3]
 8002d72:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d82:	ee17 2a90 	vmov	r2, s15
 8002d86:	4b3c      	ldr	r3, [pc, #240]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002d88:	601a      	str	r2, [r3, #0]
 8002d8a:	4b39      	ldr	r3, [pc, #228]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a3e      	ldr	r2, [pc, #248]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002d90:	60d3      	str	r3, [r2, #12]
 8002d92:	4b3d      	ldr	r3, [pc, #244]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002d94:	ed93 7a04 	vldr	s14, [r3, #16]
 8002d98:	4b35      	ldr	r3, [pc, #212]	; (8002e70 <StraightLineMoveSpeedScale+0x29c>)
 8002d9a:	edd3 7a00 	vldr	s15, [r3]
 8002d9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002da2:	4b39      	ldr	r3, [pc, #228]	; (8002e88 <StraightLineMoveSpeedScale+0x2b4>)
 8002da4:	edc3 7a04 	vstr	s15, [r3, #16]
 8002da8:	4b33      	ldr	r3, [pc, #204]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002db0:	dc06      	bgt.n	8002dc0 <StraightLineMoveSpeedScale+0x1ec>
 8002db2:	4b31      	ldr	r3, [pc, #196]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a31      	ldr	r2, [pc, #196]	; (8002e7c <StraightLineMoveSpeedScale+0x2a8>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	bfb8      	it	lt
 8002dbc:	4613      	movlt	r3, r2
 8002dbe:	e001      	b.n	8002dc4 <StraightLineMoveSpeedScale+0x1f0>
 8002dc0:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8002dc4:	4a2c      	ldr	r2, [pc, #176]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002dc6:	6013      	str	r3, [r2, #0]
 8002dc8:	4b27      	ldr	r3, [pc, #156]	; (8002e68 <StraightLineMoveSpeedScale+0x294>)
 8002dca:	f993 3000 	ldrsb.w	r3, [r3]
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	4b29      	ldr	r3, [pc, #164]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	fb12 f303 	smulbb	r3, r2, r3
 8002dda:	b29b      	uxth	r3, r3
 8002ddc:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8002de0:	b29a      	uxth	r2, r3
 8002de2:	4b27      	ldr	r3, [pc, #156]	; (8002e80 <StraightLineMoveSpeedScale+0x2ac>)
 8002de4:	801a      	strh	r2, [r3, #0]
 8002de6:	4b20      	ldr	r3, [pc, #128]	; (8002e68 <StraightLineMoveSpeedScale+0x294>)
 8002de8:	f993 3000 	ldrsb.w	r3, [r3]
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	4b22      	ldr	r3, [pc, #136]	; (8002e78 <StraightLineMoveSpeedScale+0x2a4>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	fb12 f303 	smulbb	r3, r2, r3
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	f5c3 633b 	rsb	r3, r3, #2992	; 0xbb0
 8002dfe:	3308      	adds	r3, #8
 8002e00:	b29a      	uxth	r2, r3
 8002e02:	4b20      	ldr	r3, [pc, #128]	; (8002e84 <StraightLineMoveSpeedScale+0x2b0>)
 8002e04:	801a      	strh	r2, [r3, #0]

  __SET_MOTOR_DUTY(&htim8, newDutyL * (*speedScale), newDutyR * (*speedScale));
 8002e06:	4b1e      	ldr	r3, [pc, #120]	; (8002e80 <StraightLineMoveSpeedScale+0x2ac>)
 8002e08:	881b      	ldrh	r3, [r3, #0]
 8002e0a:	ee07 3a90 	vmov	s15, r3
 8002e0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	edd3 7a00 	vldr	s15, [r3]
 8002e18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e1c:	4b1b      	ldr	r3, [pc, #108]	; (8002e8c <StraightLineMoveSpeedScale+0x2b8>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e24:	ee17 2a90 	vmov	r2, s15
 8002e28:	635a      	str	r2, [r3, #52]	; 0x34
 8002e2a:	4b16      	ldr	r3, [pc, #88]	; (8002e84 <StraightLineMoveSpeedScale+0x2b0>)
 8002e2c:	881b      	ldrh	r3, [r3, #0]
 8002e2e:	ee07 3a90 	vmov	s15, r3
 8002e32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	edd3 7a00 	vldr	s15, [r3]
 8002e3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e40:	4b12      	ldr	r3, [pc, #72]	; (8002e8c <StraightLineMoveSpeedScale+0x2b8>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e48:	ee17 2a90 	vmov	r2, s15
 8002e4c:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002e4e:	bf00      	nop
 8002e50:	3708      	adds	r7, #8
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	200004dc 	.word	0x200004dc
 8002e5c:	2000024c 	.word	0x2000024c
 8002e60:	200004de 	.word	0x200004de
 8002e64:	200002e8 	.word	0x200002e8
 8002e68:	2000013c 	.word	0x2000013c
 8002e6c:	00000000 	.word	0x00000000
 8002e70:	200004d8 	.word	0x200004d8
 8002e74:	200004f4 	.word	0x200004f4
 8002e78:	20000544 	.word	0x20000544
 8002e7c:	fffffd44 	.word	0xfffffd44
 8002e80:	200004e0 	.word	0x200004e0
 8002e84:	200004e2 	.word	0x200004e2
 8002e88:	2000051c 	.word	0x2000051c
 8002e8c:	200003c0 	.word	0x200003c0

08002e90 <RobotTurn>:

void RobotTurn(float *targetAngle)
{
 8002e90:	b5b0      	push	{r4, r5, r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af04      	add	r7, sp, #16
 8002e96:	6078      	str	r0, [r7, #4]
  angleNow = 0;
 8002e98:	4b4b      	ldr	r3, [pc, #300]	; (8002fc8 <RobotTurn+0x138>)
 8002e9a:	f04f 0200 	mov.w	r2, #0
 8002e9e:	601a      	str	r2, [r3, #0]
  gyroZ = 0;
 8002ea0:	4b4a      	ldr	r3, [pc, #296]	; (8002fcc <RobotTurn+0x13c>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	801a      	strh	r2, [r3, #0]
  last_curTask_tick = HAL_GetTick();
 8002ea6:	f002 fc33 	bl	8005710 <HAL_GetTick>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	4a48      	ldr	r2, [pc, #288]	; (8002fd0 <RobotTurn+0x140>)
 8002eae:	6013      	str	r3, [r2, #0]
  do
  {
    if (HAL_GetTick() - last_curTask_tick >= 10)
 8002eb0:	f002 fc2e 	bl	8005710 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	4b46      	ldr	r3, [pc, #280]	; (8002fd0 <RobotTurn+0x140>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b09      	cmp	r3, #9
 8002ebe:	d9f7      	bls.n	8002eb0 <RobotTurn+0x20>
    { // sample gyro every 5ms
      __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ);
 8002ec0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ec4:	9302      	str	r3, [sp, #8]
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	9301      	str	r3, [sp, #4]
 8002eca:	4b42      	ldr	r3, [pc, #264]	; (8002fd4 <RobotTurn+0x144>)
 8002ecc:	9300      	str	r3, [sp, #0]
 8002ece:	2301      	movs	r3, #1
 8002ed0:	2237      	movs	r2, #55	; 0x37
 8002ed2:	21d0      	movs	r1, #208	; 0xd0
 8002ed4:	4840      	ldr	r0, [pc, #256]	; (8002fd8 <RobotTurn+0x148>)
 8002ed6:	f003 fc15 	bl	8006704 <HAL_I2C_Mem_Read>
 8002eda:	4b3e      	ldr	r3, [pc, #248]	; (8002fd4 <RobotTurn+0x144>)
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	021b      	lsls	r3, r3, #8
 8002ee0:	b21a      	sxth	r2, r3
 8002ee2:	4b3c      	ldr	r3, [pc, #240]	; (8002fd4 <RobotTurn+0x144>)
 8002ee4:	785b      	ldrb	r3, [r3, #1]
 8002ee6:	b21b      	sxth	r3, r3
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	b21a      	sxth	r2, r3
 8002eec:	4b37      	ldr	r3, [pc, #220]	; (8002fcc <RobotTurn+0x13c>)
 8002eee:	801a      	strh	r2, [r3, #0]
      angleNow += gyroZ / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 8002ef0:	4b35      	ldr	r3, [pc, #212]	; (8002fc8 <RobotTurn+0x138>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7fd fb1f 	bl	8000538 <__aeabi_f2d>
 8002efa:	4604      	mov	r4, r0
 8002efc:	460d      	mov	r5, r1
 8002efe:	4b33      	ldr	r3, [pc, #204]	; (8002fcc <RobotTurn+0x13c>)
 8002f00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7fd fb05 	bl	8000514 <__aeabi_i2d>
 8002f0a:	a32b      	add	r3, pc, #172	; (adr r3, 8002fb8 <RobotTurn+0x128>)
 8002f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f10:	f7fd fc94 	bl	800083c <__aeabi_ddiv>
 8002f14:	4602      	mov	r2, r0
 8002f16:	460b      	mov	r3, r1
 8002f18:	4610      	mov	r0, r2
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	a328      	add	r3, pc, #160	; (adr r3, 8002fc0 <RobotTurn+0x130>)
 8002f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f22:	f7fd fb61 	bl	80005e8 <__aeabi_dmul>
 8002f26:	4602      	mov	r2, r0
 8002f28:	460b      	mov	r3, r1
 8002f2a:	4620      	mov	r0, r4
 8002f2c:	4629      	mov	r1, r5
 8002f2e:	f7fd f9a5 	bl	800027c <__adddf3>
 8002f32:	4602      	mov	r2, r0
 8002f34:	460b      	mov	r3, r1
 8002f36:	4610      	mov	r0, r2
 8002f38:	4619      	mov	r1, r3
 8002f3a:	f7fd fe0f 	bl	8000b5c <__aeabi_d2f>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	4a21      	ldr	r2, [pc, #132]	; (8002fc8 <RobotTurn+0x138>)
 8002f42:	6013      	str	r3, [r2, #0]
      if (abs(angleNow - *targetAngle) < 0.01)
 8002f44:	4b20      	ldr	r3, [pc, #128]	; (8002fc8 <RobotTurn+0x138>)
 8002f46:	ed93 7a00 	vldr	s14, [r3]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	edd3 7a00 	vldr	s15, [r3]
 8002f50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f58:	ee17 3a90 	vmov	r3, s15
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	db0d      	blt.n	8002f7c <RobotTurn+0xec>
 8002f60:	4b19      	ldr	r3, [pc, #100]	; (8002fc8 <RobotTurn+0x138>)
 8002f62:	ed93 7a00 	vldr	s14, [r3]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	edd3 7a00 	vldr	s15, [r3]
 8002f6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f74:	ee17 3a90 	vmov	r3, s15
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	dd05      	ble.n	8002f88 <RobotTurn+0xf8>
        break;
      last_curTask_tick = HAL_GetTick();
 8002f7c:	f002 fbc8 	bl	8005710 <HAL_GetTick>
 8002f80:	4603      	mov	r3, r0
 8002f82:	4a13      	ldr	r2, [pc, #76]	; (8002fd0 <RobotTurn+0x140>)
 8002f84:	6013      	str	r3, [r2, #0]
    if (HAL_GetTick() - last_curTask_tick >= 10)
 8002f86:	e793      	b.n	8002eb0 <RobotTurn+0x20>
        break;
 8002f88:	bf00      	nop
    }
  } while (1);
  __SET_MOTOR_DUTY(&htim8, 0, 0);
 8002f8a:	4b14      	ldr	r3, [pc, #80]	; (8002fdc <RobotTurn+0x14c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	635a      	str	r2, [r3, #52]	; 0x34
 8002f92:	4b12      	ldr	r3, [pc, #72]	; (8002fdc <RobotTurn+0x14c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2200      	movs	r2, #0
 8002f98:	639a      	str	r2, [r3, #56]	; 0x38
  __RESET_SERVO_TURN(&htim1);
 8002f9a:	4b11      	ldr	r3, [pc, #68]	; (8002fe0 <RobotTurn+0x150>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2291      	movs	r2, #145	; 0x91
 8002fa0:	641a      	str	r2, [r3, #64]	; 0x40
 8002fa2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002fa6:	f002 fbbf 	bl	8005728 <HAL_Delay>
}
 8002faa:	bf00      	nop
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bdb0      	pop	{r4, r5, r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	f3af 8000 	nop.w
 8002fb8:	66666666 	.word	0x66666666
 8002fbc:	40306666 	.word	0x40306666
 8002fc0:	47ae147b 	.word	0x47ae147b
 8002fc4:	3f847ae1 	.word	0x3f847ae1
 8002fc8:	200004d8 	.word	0x200004d8
 8002fcc:	200004de 	.word	0x200004de
 8002fd0:	200004e4 	.word	0x200004e4
 8002fd4:	200004dc 	.word	0x200004dc
 8002fd8:	2000024c 	.word	0x2000024c
 8002fdc:	200003c0 	.word	0x200003c0
 8002fe0:	200002a0 	.word	0x200002a0
 8002fe4:	00000000 	.word	0x00000000

08002fe8 <RobotMoveDistObstacle>:
}

// RobotMoveDistObstacle must be called within a task(eg. runFastestPath) and not within an interrupt(eg. UART, EXTI)
// else osDelay won't work and TRI's timer interrupt can't be given chance to update obsDist_US
void RobotMoveDistObstacle(float *targetDist, const uint8_t speedMode)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	70fb      	strb	r3, [r7, #3]
  angleNow = 0;
 8002ff4:	4b9c      	ldr	r3, [pc, #624]	; (8003268 <RobotMoveDistObstacle+0x280>)
 8002ff6:	f04f 0200 	mov.w	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]
  gyroZ = 0;
 8002ffc:	4b9b      	ldr	r3, [pc, #620]	; (800326c <RobotMoveDistObstacle+0x284>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	801a      	strh	r2, [r3, #0]
  PIDConfigReset(&pidTSlow);
 8003002:	489b      	ldr	r0, [pc, #620]	; (8003270 <RobotMoveDistObstacle+0x288>)
 8003004:	f7ff fa45 	bl	8002492 <PIDConfigReset>
  PIDConfigReset(&pidSlow);
 8003008:	489a      	ldr	r0, [pc, #616]	; (8003274 <RobotMoveDistObstacle+0x28c>)
 800300a:	f7ff fa42 	bl	8002492 <PIDConfigReset>
  PIDConfigReset(&pidFast);
 800300e:	489a      	ldr	r0, [pc, #616]	; (8003278 <RobotMoveDistObstacle+0x290>)
 8003010:	f7ff fa3f 	bl	8002492 <PIDConfigReset>
  obsDist_US = 1000;
 8003014:	4b99      	ldr	r3, [pc, #612]	; (800327c <RobotMoveDistObstacle+0x294>)
 8003016:	4a9a      	ldr	r2, [pc, #616]	; (8003280 <RobotMoveDistObstacle+0x298>)
 8003018:	601a      	str	r2, [r3, #0]
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 800301a:	2104      	movs	r1, #4
 800301c:	4899      	ldr	r0, [pc, #612]	; (8003284 <RobotMoveDistObstacle+0x29c>)
 800301e:	f005 f849 	bl	80080b4 <HAL_TIM_IC_Start_IT>
  last_curTask_tick = HAL_GetTick();
 8003022:	f002 fb75 	bl	8005710 <HAL_GetTick>
 8003026:	4603      	mov	r3, r0
 8003028:	4a97      	ldr	r2, [pc, #604]	; (8003288 <RobotMoveDistObstacle+0x2a0>)
 800302a:	6013      	str	r3, [r2, #0]
    // HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_SET);   // pull the TRIG pin HIGH
    // __delay_us(&htim6, 10);                                            // wait for 10us
    // HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_RESET); // pull the TRIG pin low
    // __HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC2);

    HCSR04_Read();
 800302c:	f7ff fa44 	bl	80024b8 <HCSR04_Read>

    osDelay(10); // give timer interrupt chance to update obsDist_US value
 8003030:	200a      	movs	r0, #10
 8003032:	f007 fd8d 	bl	800ab50 <osDelay>
    if (abs(*targetDist - obsDist_US) < 0.1)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	ed93 7a00 	vldr	s14, [r3]
 800303c:	4b8f      	ldr	r3, [pc, #572]	; (800327c <RobotMoveDistObstacle+0x294>)
 800303e:	edd3 7a00 	vldr	s15, [r3]
 8003042:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003046:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800304a:	ee17 3a90 	vmov	r3, s15
 800304e:	2b00      	cmp	r3, #0
 8003050:	db0e      	blt.n	8003070 <RobotMoveDistObstacle+0x88>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	ed93 7a00 	vldr	s14, [r3]
 8003058:	4b88      	ldr	r3, [pc, #544]	; (800327c <RobotMoveDistObstacle+0x294>)
 800305a:	edd3 7a00 	vldr	s15, [r3]
 800305e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003062:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003066:	ee17 3a90 	vmov	r3, s15
 800306a:	2b00      	cmp	r3, #0
 800306c:	f340 80e6 	ble.w	800323c <RobotMoveDistObstacle+0x254>
      break;
    __SET_MOTOR_DIRECTION(obsDist_US >= *targetDist);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	ed93 7a00 	vldr	s14, [r3]
 8003076:	4b81      	ldr	r3, [pc, #516]	; (800327c <RobotMoveDistObstacle+0x294>)
 8003078:	edd3 7a00 	vldr	s15, [r3]
 800307c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003084:	bf94      	ite	ls
 8003086:	2301      	movls	r3, #1
 8003088:	2300      	movhi	r3, #0
 800308a:	b2db      	uxtb	r3, r3
 800308c:	f083 0301 	eor.w	r3, r3, #1
 8003090:	b2db      	uxtb	r3, r3
 8003092:	b2db      	uxtb	r3, r3
 8003094:	461a      	mov	r2, r3
 8003096:	2104      	movs	r1, #4
 8003098:	487c      	ldr	r0, [pc, #496]	; (800328c <RobotMoveDistObstacle+0x2a4>)
 800309a:	f003 f8db 	bl	8006254 <HAL_GPIO_WritePin>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	ed93 7a00 	vldr	s14, [r3]
 80030a4:	4b75      	ldr	r3, [pc, #468]	; (800327c <RobotMoveDistObstacle+0x294>)
 80030a6:	edd3 7a00 	vldr	s15, [r3]
 80030aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030b2:	bf94      	ite	ls
 80030b4:	2301      	movls	r3, #1
 80030b6:	2300      	movhi	r3, #0
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	461a      	mov	r2, r3
 80030bc:	2108      	movs	r1, #8
 80030be:	4873      	ldr	r0, [pc, #460]	; (800328c <RobotMoveDistObstacle+0x2a4>)
 80030c0:	f003 f8c8 	bl	8006254 <HAL_GPIO_WritePin>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	ed93 7a00 	vldr	s14, [r3]
 80030ca:	4b6c      	ldr	r3, [pc, #432]	; (800327c <RobotMoveDistObstacle+0x294>)
 80030cc:	edd3 7a00 	vldr	s15, [r3]
 80030d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030d8:	bf94      	ite	ls
 80030da:	2301      	movls	r3, #1
 80030dc:	2300      	movhi	r3, #0
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	f083 0301 	eor.w	r3, r3, #1
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	461a      	mov	r2, r3
 80030ea:	2120      	movs	r1, #32
 80030ec:	4867      	ldr	r0, [pc, #412]	; (800328c <RobotMoveDistObstacle+0x2a4>)
 80030ee:	f003 f8b1 	bl	8006254 <HAL_GPIO_WritePin>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	ed93 7a00 	vldr	s14, [r3]
 80030f8:	4b60      	ldr	r3, [pc, #384]	; (800327c <RobotMoveDistObstacle+0x294>)
 80030fa:	edd3 7a00 	vldr	s15, [r3]
 80030fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003106:	bf94      	ite	ls
 8003108:	2301      	movls	r3, #1
 800310a:	2300      	movhi	r3, #0
 800310c:	b2db      	uxtb	r3, r3
 800310e:	461a      	mov	r2, r3
 8003110:	2110      	movs	r1, #16
 8003112:	485e      	ldr	r0, [pc, #376]	; (800328c <RobotMoveDistObstacle+0x2a4>)
 8003114:	f003 f89e 	bl	8006254 <HAL_GPIO_WritePin>
    if (HAL_GetTick() - last_curTask_tick >= 20)
 8003118:	f002 fafa 	bl	8005710 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	4b5a      	ldr	r3, [pc, #360]	; (8003288 <RobotMoveDistObstacle+0x2a0>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	2b13      	cmp	r3, #19
 8003126:	d981      	bls.n	800302c <RobotMoveDistObstacle+0x44>
    {
      //		  speedScale = 1;
      if (speedMode == SPEED_MODE_1)
 8003128:	78fb      	ldrb	r3, [r7, #3]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d13f      	bne.n	80031ae <RobotMoveDistObstacle+0x1c6>
      {
        speedScale = abs(obsDist_US - *targetDist) / 15; // slow down at 15cm
 800312e:	4b53      	ldr	r3, [pc, #332]	; (800327c <RobotMoveDistObstacle+0x294>)
 8003130:	ed93 7a00 	vldr	s14, [r3]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	edd3 7a00 	vldr	s15, [r3]
 800313a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800313e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003142:	ee17 3a90 	vmov	r3, s15
 8003146:	2b00      	cmp	r3, #0
 8003148:	bfb8      	it	lt
 800314a:	425b      	neglt	r3, r3
 800314c:	4a50      	ldr	r2, [pc, #320]	; (8003290 <RobotMoveDistObstacle+0x2a8>)
 800314e:	fb82 1203 	smull	r1, r2, r2, r3
 8003152:	441a      	add	r2, r3
 8003154:	10d2      	asrs	r2, r2, #3
 8003156:	17db      	asrs	r3, r3, #31
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	ee07 3a90 	vmov	s15, r3
 800315e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003162:	4b4c      	ldr	r3, [pc, #304]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 8003164:	edc3 7a00 	vstr	s15, [r3]
        speedScale = speedScale > 1 ? 1 : (speedScale < 0.75 ? 0.75 : speedScale);
 8003168:	4b4a      	ldr	r3, [pc, #296]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 800316a:	edd3 7a00 	vldr	s15, [r3]
 800316e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003172:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800317a:	dd02      	ble.n	8003182 <RobotMoveDistObstacle+0x19a>
 800317c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003180:	e00e      	b.n	80031a0 <RobotMoveDistObstacle+0x1b8>
 8003182:	4b44      	ldr	r3, [pc, #272]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 8003184:	edd3 7a00 	vldr	s15, [r3]
 8003188:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 800318c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003194:	d502      	bpl.n	800319c <RobotMoveDistObstacle+0x1b4>
 8003196:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 800319a:	e001      	b.n	80031a0 <RobotMoveDistObstacle+0x1b8>
 800319c:	4b3d      	ldr	r3, [pc, #244]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a3c      	ldr	r2, [pc, #240]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 80031a2:	6013      	str	r3, [r2, #0]
        StraightLineMoveSpeedScale(SPEED_MODE_1, &speedScale);
 80031a4:	493b      	ldr	r1, [pc, #236]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 80031a6:	2001      	movs	r0, #1
 80031a8:	f7ff fd14 	bl	8002bd4 <StraightLineMoveSpeedScale>
 80031ac:	e040      	b.n	8003230 <RobotMoveDistObstacle+0x248>
      }
      else
      {
        speedScale = abs(obsDist_US - *targetDist) / 15; // slow down at 15cm
 80031ae:	4b33      	ldr	r3, [pc, #204]	; (800327c <RobotMoveDistObstacle+0x294>)
 80031b0:	ed93 7a00 	vldr	s14, [r3]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	edd3 7a00 	vldr	s15, [r3]
 80031ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031c2:	ee17 3a90 	vmov	r3, s15
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	bfb8      	it	lt
 80031ca:	425b      	neglt	r3, r3
 80031cc:	4a30      	ldr	r2, [pc, #192]	; (8003290 <RobotMoveDistObstacle+0x2a8>)
 80031ce:	fb82 1203 	smull	r1, r2, r2, r3
 80031d2:	441a      	add	r2, r3
 80031d4:	10d2      	asrs	r2, r2, #3
 80031d6:	17db      	asrs	r3, r3, #31
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	ee07 3a90 	vmov	s15, r3
 80031de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031e2:	4b2c      	ldr	r3, [pc, #176]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 80031e4:	edc3 7a00 	vstr	s15, [r3]
        speedScale = speedScale > 1 ? 1 : (speedScale < 0.4 ? 0.4 : speedScale);
 80031e8:	4b2a      	ldr	r3, [pc, #168]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 80031ea:	edd3 7a00 	vldr	s15, [r3]
 80031ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80031f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031fa:	dd02      	ble.n	8003202 <RobotMoveDistObstacle+0x21a>
 80031fc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003200:	e010      	b.n	8003224 <RobotMoveDistObstacle+0x23c>
 8003202:	4b24      	ldr	r3, [pc, #144]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4618      	mov	r0, r3
 8003208:	f7fd f996 	bl	8000538 <__aeabi_f2d>
 800320c:	a314      	add	r3, pc, #80	; (adr r3, 8003260 <RobotMoveDistObstacle+0x278>)
 800320e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003212:	f7fd fc5b 	bl	8000acc <__aeabi_dcmplt>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <RobotMoveDistObstacle+0x238>
 800321c:	4b1e      	ldr	r3, [pc, #120]	; (8003298 <RobotMoveDistObstacle+0x2b0>)
 800321e:	e001      	b.n	8003224 <RobotMoveDistObstacle+0x23c>
 8003220:	4b1c      	ldr	r3, [pc, #112]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a1b      	ldr	r2, [pc, #108]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 8003226:	6013      	str	r3, [r2, #0]
        StraightLineMoveSpeedScale(SPEED_MODE_2, &speedScale);
 8003228:	491a      	ldr	r1, [pc, #104]	; (8003294 <RobotMoveDistObstacle+0x2ac>)
 800322a:	2002      	movs	r0, #2
 800322c:	f7ff fcd2 	bl	8002bd4 <StraightLineMoveSpeedScale>
      }

      last_curTask_tick = HAL_GetTick();
 8003230:	f002 fa6e 	bl	8005710 <HAL_GetTick>
 8003234:	4603      	mov	r3, r0
 8003236:	4a14      	ldr	r2, [pc, #80]	; (8003288 <RobotMoveDistObstacle+0x2a0>)
 8003238:	6013      	str	r3, [r2, #0]
    HCSR04_Read();
 800323a:	e6f7      	b.n	800302c <RobotMoveDistObstacle+0x44>
      break;
 800323c:	bf00      	nop
    }

  } while (1);

  __SET_MOTOR_DUTY(&htim8, 0, 0);
 800323e:	4b17      	ldr	r3, [pc, #92]	; (800329c <RobotMoveDistObstacle+0x2b4>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	2200      	movs	r2, #0
 8003244:	635a      	str	r2, [r3, #52]	; 0x34
 8003246:	4b15      	ldr	r3, [pc, #84]	; (800329c <RobotMoveDistObstacle+0x2b4>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2200      	movs	r2, #0
 800324c:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_TIM_IC_Stop_IT(&htim3, TIM_CHANNEL_2);
 800324e:	2104      	movs	r1, #4
 8003250:	480c      	ldr	r0, [pc, #48]	; (8003284 <RobotMoveDistObstacle+0x29c>)
 8003252:	f005 f857 	bl	8008304 <HAL_TIM_IC_Stop_IT>
}
 8003256:	bf00      	nop
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	9999999a 	.word	0x9999999a
 8003264:	3fd99999 	.word	0x3fd99999
 8003268:	200004d8 	.word	0x200004d8
 800326c:	200004de 	.word	0x200004de
 8003270:	20000508 	.word	0x20000508
 8003274:	200004f4 	.word	0x200004f4
 8003278:	2000051c 	.word	0x2000051c
 800327c:	20000530 	.word	0x20000530
 8003280:	447a0000 	.word	0x447a0000
 8003284:	20000330 	.word	0x20000330
 8003288:	200004e4 	.word	0x200004e4
 800328c:	40020000 	.word	0x40020000
 8003290:	88888889 	.word	0x88888889
 8003294:	20000138 	.word	0x20000138
 8003298:	3ecccccd 	.word	0x3ecccccd
 800329c:	200003c0 	.word	0x200003c0

080032a0 <runEncoder>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_runEncoder */
void runEncoder(void *argument)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  // dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2);

  // /* Infinite loop */
  for (;;)
  {
    osDelay(100);
 80032a8:	2064      	movs	r0, #100	; 0x64
 80032aa:	f007 fc51 	bl	800ab50 <osDelay>
 80032ae:	e7fb      	b.n	80032a8 <runEncoder+0x8>

080032b0 <runOledTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runOledTask */
void runOledTask(void *argument)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
    // us debugging
    // HCSR04_Read();
    // OLED_ShowNumber(0, 0, obsDist_US, 5, 12);

    // display current command
    OLED_ShowString(0, 40, (char *)aRxBuffer);
 80032b8:	4a05      	ldr	r2, [pc, #20]	; (80032d0 <runOledTask+0x20>)
 80032ba:	2128      	movs	r1, #40	; 0x28
 80032bc:	2000      	movs	r0, #0
 80032be:	f00a fb31 	bl	800d924 <OLED_ShowString>

    OLED_Refresh_Gram();
 80032c2:	f00a f9bb 	bl	800d63c <OLED_Refresh_Gram>
    osDelay(100);
 80032c6:	2064      	movs	r0, #100	; 0x64
 80032c8:	f007 fc42 	bl	800ab50 <osDelay>
    OLED_ShowString(0, 40, (char *)aRxBuffer);
 80032cc:	e7f4      	b.n	80032b8 <runOledTask+0x8>
 80032ce:	bf00      	nop
 80032d0:	2000047c 	.word	0x2000047c

080032d4 <runFWTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runFWTask */
void runFWTask(void *argument)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runFWTask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_MOVE_FORWARD)
 80032dc:	4b71      	ldr	r3, [pc, #452]	; (80034a4 <runFWTask+0x1d0>)
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d004      	beq.n	80032ee <runFWTask+0x1a>
      osDelay(1000);
 80032e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032e8:	f007 fc32 	bl	800ab50 <osDelay>
 80032ec:	e7f6      	b.n	80032dc <runFWTask+0x8>
    else
    {
      targetDist = 0;
 80032ee:	4b6e      	ldr	r3, [pc, #440]	; (80034a8 <runFWTask+0x1d4>)
 80032f0:	f04f 0200 	mov.w	r2, #0
 80032f4:	601a      	str	r2, [r3, #0]
      targetDistTick = 0;
 80032f6:	4b6d      	ldr	r3, [pc, #436]	; (80034ac <runFWTask+0x1d8>)
 80032f8:	2200      	movs	r2, #0
 80032fa:	801a      	strh	r2, [r3, #0]
      if (manualMode)
 80032fc:	4b6c      	ldr	r3, [pc, #432]	; (80034b0 <runFWTask+0x1dc>)
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d061      	beq.n	80033c8 <runFWTask+0xf4>
      {

        angleNow = 0;
 8003304:	4b6b      	ldr	r3, [pc, #428]	; (80034b4 <runFWTask+0x1e0>)
 8003306:	f04f 0200 	mov.w	r2, #0
 800330a:	601a      	str	r2, [r3, #0]
        gyroZ = 0; // reset angle for PID
 800330c:	4b6a      	ldr	r3, [pc, #424]	; (80034b8 <runFWTask+0x1e4>)
 800330e:	2200      	movs	r2, #0
 8003310:	801a      	strh	r2, [r3, #0]
        PIDConfigReset(&pidTSlow);
 8003312:	486a      	ldr	r0, [pc, #424]	; (80034bc <runFWTask+0x1e8>)
 8003314:	f7ff f8bd 	bl	8002492 <PIDConfigReset>
        PIDConfigReset(&pidSlow);
 8003318:	4869      	ldr	r0, [pc, #420]	; (80034c0 <runFWTask+0x1ec>)
 800331a:	f7ff f8ba 	bl	8002492 <PIDConfigReset>
        PIDConfigReset(&pidFast);
 800331e:	4869      	ldr	r0, [pc, #420]	; (80034c4 <runFWTask+0x1f0>)
 8003320:	f7ff f8b7 	bl	8002492 <PIDConfigReset>

        __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8003324:	2200      	movs	r2, #0
 8003326:	2104      	movs	r1, #4
 8003328:	4867      	ldr	r0, [pc, #412]	; (80034c8 <runFWTask+0x1f4>)
 800332a:	f002 ff93 	bl	8006254 <HAL_GPIO_WritePin>
 800332e:	2201      	movs	r2, #1
 8003330:	2108      	movs	r1, #8
 8003332:	4865      	ldr	r0, [pc, #404]	; (80034c8 <runFWTask+0x1f4>)
 8003334:	f002 ff8e 	bl	8006254 <HAL_GPIO_WritePin>
 8003338:	2200      	movs	r2, #0
 800333a:	2120      	movs	r1, #32
 800333c:	4862      	ldr	r0, [pc, #392]	; (80034c8 <runFWTask+0x1f4>)
 800333e:	f002 ff89 	bl	8006254 <HAL_GPIO_WritePin>
 8003342:	2201      	movs	r2, #1
 8003344:	2110      	movs	r1, #16
 8003346:	4860      	ldr	r0, [pc, #384]	; (80034c8 <runFWTask+0x1f4>)
 8003348:	f002 ff84 	bl	8006254 <HAL_GPIO_WritePin>

        __ON_TASK_END(&htim8, prevTask, curTask);
 800334c:	4b5f      	ldr	r3, [pc, #380]	; (80034cc <runFWTask+0x1f8>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2200      	movs	r2, #0
 8003352:	635a      	str	r2, [r3, #52]	; 0x34
 8003354:	4b5d      	ldr	r3, [pc, #372]	; (80034cc <runFWTask+0x1f8>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2200      	movs	r2, #0
 800335a:	639a      	str	r2, [r3, #56]	; 0x38
 800335c:	4b51      	ldr	r3, [pc, #324]	; (80034a4 <runFWTask+0x1d0>)
 800335e:	781a      	ldrb	r2, [r3, #0]
 8003360:	4b5b      	ldr	r3, [pc, #364]	; (80034d0 <runFWTask+0x1fc>)
 8003362:	701a      	strb	r2, [r3, #0]
 8003364:	4b4f      	ldr	r3, [pc, #316]	; (80034a4 <runFWTask+0x1d0>)
 8003366:	220b      	movs	r2, #11
 8003368:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 800336a:	4b5a      	ldr	r3, [pc, #360]	; (80034d4 <runFWTask+0x200>)
 800336c:	2200      	movs	r2, #0
 800336e:	601a      	str	r2, [r3, #0]

        __CLEAR_CURCMD(curCmd);
 8003370:	4b59      	ldr	r3, [pc, #356]	; (80034d8 <runFWTask+0x204>)
 8003372:	2264      	movs	r2, #100	; 0x64
 8003374:	701a      	strb	r2, [r3, #0]
 8003376:	4b58      	ldr	r3, [pc, #352]	; (80034d8 <runFWTask+0x204>)
 8003378:	2200      	movs	r2, #0
 800337a:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 800337c:	4a57      	ldr	r2, [pc, #348]	; (80034dc <runFWTask+0x208>)
 800337e:	210f      	movs	r1, #15
 8003380:	4857      	ldr	r0, [pc, #348]	; (80034e0 <runFWTask+0x20c>)
 8003382:	f00a fb8d 	bl	800daa0 <sniprintf>
 8003386:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800338a:	2206      	movs	r2, #6
 800338c:	4955      	ldr	r1, [pc, #340]	; (80034e4 <runFWTask+0x210>)
 800338e:	4856      	ldr	r0, [pc, #344]	; (80034e8 <runFWTask+0x214>)
 8003390:	f006 fa93 	bl	80098ba <HAL_UART_Transmit>

        last_curTask_tick = HAL_GetTick();
 8003394:	f002 f9bc 	bl	8005710 <HAL_GetTick>
 8003398:	4603      	mov	r3, r0
 800339a:	4a54      	ldr	r2, [pc, #336]	; (80034ec <runFWTask+0x218>)
 800339c:	6013      	str	r3, [r2, #0]
        do
        {
          if (!manualMode)
 800339e:	4b44      	ldr	r3, [pc, #272]	; (80034b0 <runFWTask+0x1dc>)
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d07b      	beq.n	800349e <runFWTask+0x1ca>
            break;
          if (HAL_GetTick() - last_curTask_tick >= 10)
 80033a6:	f002 f9b3 	bl	8005710 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	4b4f      	ldr	r3, [pc, #316]	; (80034ec <runFWTask+0x218>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b09      	cmp	r3, #9
 80033b4:	d9f3      	bls.n	800339e <runFWTask+0xca>
          {

            StraightLineMove(SPEED_MODE_T);
 80033b6:	2000      	movs	r0, #0
 80033b8:	f7ff f8be 	bl	8002538 <StraightLineMove>
            last_curTask_tick = HAL_GetTick();
 80033bc:	f002 f9a8 	bl	8005710 <HAL_GetTick>
 80033c0:	4603      	mov	r3, r0
 80033c2:	4a4a      	ldr	r2, [pc, #296]	; (80034ec <runFWTask+0x218>)
 80033c4:	6013      	str	r3, [r2, #0]
          if (!manualMode)
 80033c6:	e7ea      	b.n	800339e <runFWTask+0xca>
        } while (1);
      }
      else
      {
        //			  osDelay(5000); // for video demo only
        targetDist = (float)curCmd.val;
 80033c8:	4b43      	ldr	r3, [pc, #268]	; (80034d8 <runFWTask+0x204>)
 80033ca:	885b      	ldrh	r3, [r3, #2]
 80033cc:	ee07 3a90 	vmov	s15, r3
 80033d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033d4:	4b34      	ldr	r3, [pc, #208]	; (80034a8 <runFWTask+0x1d4>)
 80033d6:	edc3 7a00 	vstr	s15, [r3]
        // for target distance lesser than 10, move mode must be forced to SLOW
        if (targetDist <= 15)
 80033da:	4b33      	ldr	r3, [pc, #204]	; (80034a8 <runFWTask+0x1d4>)
 80033dc:	edd3 7a00 	vldr	s15, [r3]
 80033e0:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 80033e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ec:	d802      	bhi.n	80033f4 <runFWTask+0x120>
          moveMode = SLOW;
 80033ee:	4b40      	ldr	r3, [pc, #256]	; (80034f0 <runFWTask+0x21c>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	701a      	strb	r2, [r3, #0]

        if (moveMode == SLOW)
 80033f4:	4b3e      	ldr	r3, [pc, #248]	; (80034f0 <runFWTask+0x21c>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d105      	bne.n	8003408 <runFWTask+0x134>
        {
          // HAL_UART_Transmit(&huart3, (uint8_t *)("FW10\r\n"), 6, 0xFFFF);
          RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 80033fc:	2200      	movs	r2, #0
 80033fe:	2101      	movs	r1, #1
 8003400:	4829      	ldr	r0, [pc, #164]	; (80034a8 <runFWTask+0x1d4>)
 8003402:	f7ff fa51 	bl	80028a8 <RobotMoveDist>
 8003406:	e004      	b.n	8003412 <runFWTask+0x13e>
        }
        else
        {
          RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_2);
 8003408:	2202      	movs	r2, #2
 800340a:	2101      	movs	r1, #1
 800340c:	4826      	ldr	r0, [pc, #152]	; (80034a8 <runFWTask+0x1d4>)
 800340e:	f7ff fa4b 	bl	80028a8 <RobotMoveDist>
        }

        __ON_TASK_END(&htim8, prevTask, curTask);
 8003412:	4b2e      	ldr	r3, [pc, #184]	; (80034cc <runFWTask+0x1f8>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2200      	movs	r2, #0
 8003418:	635a      	str	r2, [r3, #52]	; 0x34
 800341a:	4b2c      	ldr	r3, [pc, #176]	; (80034cc <runFWTask+0x1f8>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2200      	movs	r2, #0
 8003420:	639a      	str	r2, [r3, #56]	; 0x38
 8003422:	4b20      	ldr	r3, [pc, #128]	; (80034a4 <runFWTask+0x1d0>)
 8003424:	781a      	ldrb	r2, [r3, #0]
 8003426:	4b2a      	ldr	r3, [pc, #168]	; (80034d0 <runFWTask+0x1fc>)
 8003428:	701a      	strb	r2, [r3, #0]
 800342a:	4b1e      	ldr	r3, [pc, #120]	; (80034a4 <runFWTask+0x1d0>)
 800342c:	220b      	movs	r2, #11
 800342e:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 8003430:	4b28      	ldr	r3, [pc, #160]	; (80034d4 <runFWTask+0x200>)
 8003432:	2200      	movs	r2, #0
 8003434:	601a      	str	r2, [r3, #0]

        if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8003436:	4b2f      	ldr	r3, [pc, #188]	; (80034f4 <runFWTask+0x220>)
 8003438:	781a      	ldrb	r2, [r3, #0]
 800343a:	4b2e      	ldr	r3, [pc, #184]	; (80034f4 <runFWTask+0x220>)
 800343c:	785b      	ldrb	r3, [r3, #1]
 800343e:	429a      	cmp	r2, r3
 8003440:	d112      	bne.n	8003468 <runFWTask+0x194>
        {
          __CLEAR_CURCMD(curCmd);
 8003442:	4b25      	ldr	r3, [pc, #148]	; (80034d8 <runFWTask+0x204>)
 8003444:	2264      	movs	r2, #100	; 0x64
 8003446:	701a      	strb	r2, [r3, #0]
 8003448:	4b23      	ldr	r3, [pc, #140]	; (80034d8 <runFWTask+0x204>)
 800344a:	2200      	movs	r2, #0
 800344c:	805a      	strh	r2, [r3, #2]
          __ACK_TASK_DONE(&huart3, rxMsg);
 800344e:	4a23      	ldr	r2, [pc, #140]	; (80034dc <runFWTask+0x208>)
 8003450:	210f      	movs	r1, #15
 8003452:	4823      	ldr	r0, [pc, #140]	; (80034e0 <runFWTask+0x20c>)
 8003454:	f00a fb24 	bl	800daa0 <sniprintf>
 8003458:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800345c:	2206      	movs	r2, #6
 800345e:	4921      	ldr	r1, [pc, #132]	; (80034e4 <runFWTask+0x210>)
 8003460:	4821      	ldr	r0, [pc, #132]	; (80034e8 <runFWTask+0x214>)
 8003462:	f006 fa2a 	bl	80098ba <HAL_UART_Transmit>
 8003466:	e739      	b.n	80032dc <runFWTask+0x8>
        }
        else
          __READ_COMMAND(cQueue, curCmd, rxMsg);
 8003468:	4b22      	ldr	r3, [pc, #136]	; (80034f4 <runFWTask+0x220>)
 800346a:	785b      	ldrb	r3, [r3, #1]
 800346c:	4a1a      	ldr	r2, [pc, #104]	; (80034d8 <runFWTask+0x204>)
 800346e:	4921      	ldr	r1, [pc, #132]	; (80034f4 <runFWTask+0x220>)
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	440b      	add	r3, r1
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	6013      	str	r3, [r2, #0]
 8003478:	4b1e      	ldr	r3, [pc, #120]	; (80034f4 <runFWTask+0x220>)
 800347a:	785b      	ldrb	r3, [r3, #1]
 800347c:	3301      	adds	r3, #1
 800347e:	4a1d      	ldr	r2, [pc, #116]	; (80034f4 <runFWTask+0x220>)
 8003480:	7892      	ldrb	r2, [r2, #2]
 8003482:	fb93 f1f2 	sdiv	r1, r3, r2
 8003486:	fb01 f202 	mul.w	r2, r1, r2
 800348a:	1a9b      	subs	r3, r3, r2
 800348c:	b2da      	uxtb	r2, r3
 800348e:	4b19      	ldr	r3, [pc, #100]	; (80034f4 <runFWTask+0x220>)
 8003490:	705a      	strb	r2, [r3, #1]
 8003492:	4a19      	ldr	r2, [pc, #100]	; (80034f8 <runFWTask+0x224>)
 8003494:	210f      	movs	r1, #15
 8003496:	4812      	ldr	r0, [pc, #72]	; (80034e0 <runFWTask+0x20c>)
 8003498:	f00a fb02 	bl	800daa0 <sniprintf>
 800349c:	e71e      	b.n	80032dc <runFWTask+0x8>
            break;
 800349e:	bf00      	nop
    if (curTask != TASK_MOVE_FORWARD)
 80034a0:	e71c      	b.n	80032dc <runFWTask+0x8>
 80034a2:	bf00      	nop
 80034a4:	20000134 	.word	0x20000134
 80034a8:	200004e8 	.word	0x200004e8
 80034ac:	200004ee 	.word	0x200004ee
 80034b0:	200004d0 	.word	0x200004d0
 80034b4:	200004d8 	.word	0x200004d8
 80034b8:	200004de 	.word	0x200004de
 80034bc:	20000508 	.word	0x20000508
 80034c0:	200004f4 	.word	0x200004f4
 80034c4:	2000051c 	.word	0x2000051c
 80034c8:	40020000 	.word	0x40020000
 80034cc:	200003c0 	.word	0x200003c0
 80034d0:	20000135 	.word	0x20000135
 80034d4:	20000540 	.word	0x20000540
 80034d8:	200004bc 	.word	0x200004bc
 80034dc:	0800e4a0 	.word	0x0800e4a0
 80034e0:	200004c0 	.word	0x200004c0
 80034e4:	0800e4a8 	.word	0x0800e4a8
 80034e8:	20000408 	.word	0x20000408
 80034ec:	200004e4 	.word	0x200004e4
 80034f0:	20000136 	.word	0x20000136
 80034f4:	20000488 	.word	0x20000488
 80034f8:	0800e4b0 	.word	0x0800e4b0

080034fc <runBWTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runBWTask */
void runBWTask(void *argument)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBWTask */

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_MOVE_BACKWARD)
 8003504:	4b71      	ldr	r3, [pc, #452]	; (80036cc <runBWTask+0x1d0>)
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	2b01      	cmp	r3, #1
 800350a:	d004      	beq.n	8003516 <runBWTask+0x1a>
      osDelay(1000);
 800350c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003510:	f007 fb1e 	bl	800ab50 <osDelay>
 8003514:	e7f6      	b.n	8003504 <runBWTask+0x8>
    else
    {
      targetDist = 0;
 8003516:	4b6e      	ldr	r3, [pc, #440]	; (80036d0 <runBWTask+0x1d4>)
 8003518:	f04f 0200 	mov.w	r2, #0
 800351c:	601a      	str	r2, [r3, #0]
      targetDistTick = 0;
 800351e:	4b6d      	ldr	r3, [pc, #436]	; (80036d4 <runBWTask+0x1d8>)
 8003520:	2200      	movs	r2, #0
 8003522:	801a      	strh	r2, [r3, #0]
      if (manualMode)
 8003524:	4b6c      	ldr	r3, [pc, #432]	; (80036d8 <runBWTask+0x1dc>)
 8003526:	781b      	ldrb	r3, [r3, #0]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d061      	beq.n	80035f0 <runBWTask+0xf4>
      {

        angleNow = 0;
 800352c:	4b6b      	ldr	r3, [pc, #428]	; (80036dc <runBWTask+0x1e0>)
 800352e:	f04f 0200 	mov.w	r2, #0
 8003532:	601a      	str	r2, [r3, #0]
        gyroZ = 0; // reset angle for PID
 8003534:	4b6a      	ldr	r3, [pc, #424]	; (80036e0 <runBWTask+0x1e4>)
 8003536:	2200      	movs	r2, #0
 8003538:	801a      	strh	r2, [r3, #0]
        PIDConfigReset(&pidTSlow);
 800353a:	486a      	ldr	r0, [pc, #424]	; (80036e4 <runBWTask+0x1e8>)
 800353c:	f7fe ffa9 	bl	8002492 <PIDConfigReset>
        PIDConfigReset(&pidSlow);
 8003540:	4869      	ldr	r0, [pc, #420]	; (80036e8 <runBWTask+0x1ec>)
 8003542:	f7fe ffa6 	bl	8002492 <PIDConfigReset>
        PIDConfigReset(&pidFast);
 8003546:	4869      	ldr	r0, [pc, #420]	; (80036ec <runBWTask+0x1f0>)
 8003548:	f7fe ffa3 	bl	8002492 <PIDConfigReset>

        __SET_MOTOR_DIRECTION(DIR_BACKWARD);
 800354c:	2201      	movs	r2, #1
 800354e:	2104      	movs	r1, #4
 8003550:	4867      	ldr	r0, [pc, #412]	; (80036f0 <runBWTask+0x1f4>)
 8003552:	f002 fe7f 	bl	8006254 <HAL_GPIO_WritePin>
 8003556:	2200      	movs	r2, #0
 8003558:	2108      	movs	r1, #8
 800355a:	4865      	ldr	r0, [pc, #404]	; (80036f0 <runBWTask+0x1f4>)
 800355c:	f002 fe7a 	bl	8006254 <HAL_GPIO_WritePin>
 8003560:	2201      	movs	r2, #1
 8003562:	2120      	movs	r1, #32
 8003564:	4862      	ldr	r0, [pc, #392]	; (80036f0 <runBWTask+0x1f4>)
 8003566:	f002 fe75 	bl	8006254 <HAL_GPIO_WritePin>
 800356a:	2200      	movs	r2, #0
 800356c:	2110      	movs	r1, #16
 800356e:	4860      	ldr	r0, [pc, #384]	; (80036f0 <runBWTask+0x1f4>)
 8003570:	f002 fe70 	bl	8006254 <HAL_GPIO_WritePin>

        __ON_TASK_END(&htim8, prevTask, curTask);
 8003574:	4b5f      	ldr	r3, [pc, #380]	; (80036f4 <runBWTask+0x1f8>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2200      	movs	r2, #0
 800357a:	635a      	str	r2, [r3, #52]	; 0x34
 800357c:	4b5d      	ldr	r3, [pc, #372]	; (80036f4 <runBWTask+0x1f8>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	2200      	movs	r2, #0
 8003582:	639a      	str	r2, [r3, #56]	; 0x38
 8003584:	4b51      	ldr	r3, [pc, #324]	; (80036cc <runBWTask+0x1d0>)
 8003586:	781a      	ldrb	r2, [r3, #0]
 8003588:	4b5b      	ldr	r3, [pc, #364]	; (80036f8 <runBWTask+0x1fc>)
 800358a:	701a      	strb	r2, [r3, #0]
 800358c:	4b4f      	ldr	r3, [pc, #316]	; (80036cc <runBWTask+0x1d0>)
 800358e:	220b      	movs	r2, #11
 8003590:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 8003592:	4b5a      	ldr	r3, [pc, #360]	; (80036fc <runBWTask+0x200>)
 8003594:	2200      	movs	r2, #0
 8003596:	601a      	str	r2, [r3, #0]

        __CLEAR_CURCMD(curCmd);
 8003598:	4b59      	ldr	r3, [pc, #356]	; (8003700 <runBWTask+0x204>)
 800359a:	2264      	movs	r2, #100	; 0x64
 800359c:	701a      	strb	r2, [r3, #0]
 800359e:	4b58      	ldr	r3, [pc, #352]	; (8003700 <runBWTask+0x204>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 80035a4:	4a57      	ldr	r2, [pc, #348]	; (8003704 <runBWTask+0x208>)
 80035a6:	210f      	movs	r1, #15
 80035a8:	4857      	ldr	r0, [pc, #348]	; (8003708 <runBWTask+0x20c>)
 80035aa:	f00a fa79 	bl	800daa0 <sniprintf>
 80035ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80035b2:	2206      	movs	r2, #6
 80035b4:	4955      	ldr	r1, [pc, #340]	; (800370c <runBWTask+0x210>)
 80035b6:	4856      	ldr	r0, [pc, #344]	; (8003710 <runBWTask+0x214>)
 80035b8:	f006 f97f 	bl	80098ba <HAL_UART_Transmit>

        last_curTask_tick = HAL_GetTick();
 80035bc:	f002 f8a8 	bl	8005710 <HAL_GetTick>
 80035c0:	4603      	mov	r3, r0
 80035c2:	4a54      	ldr	r2, [pc, #336]	; (8003714 <runBWTask+0x218>)
 80035c4:	6013      	str	r3, [r2, #0]
        do
        {
          if (!manualMode)
 80035c6:	4b44      	ldr	r3, [pc, #272]	; (80036d8 <runBWTask+0x1dc>)
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d07b      	beq.n	80036c6 <runBWTask+0x1ca>
            break;
          if (HAL_GetTick() - last_curTask_tick >= 10)
 80035ce:	f002 f89f 	bl	8005710 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	4b4f      	ldr	r3, [pc, #316]	; (8003714 <runBWTask+0x218>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	1ad3      	subs	r3, r2, r3
 80035da:	2b09      	cmp	r3, #9
 80035dc:	d9f3      	bls.n	80035c6 <runBWTask+0xca>
          {
            StraightLineMove(SPEED_MODE_T);
 80035de:	2000      	movs	r0, #0
 80035e0:	f7fe ffaa 	bl	8002538 <StraightLineMove>
            last_curTask_tick = HAL_GetTick();
 80035e4:	f002 f894 	bl	8005710 <HAL_GetTick>
 80035e8:	4603      	mov	r3, r0
 80035ea:	4a4a      	ldr	r2, [pc, #296]	; (8003714 <runBWTask+0x218>)
 80035ec:	6013      	str	r3, [r2, #0]
          if (!manualMode)
 80035ee:	e7ea      	b.n	80035c6 <runBWTask+0xca>
        } while (1);
      }
      else
      {
        //			  osDelay(5000); // for video demo only
        targetDist = (float)curCmd.val;
 80035f0:	4b43      	ldr	r3, [pc, #268]	; (8003700 <runBWTask+0x204>)
 80035f2:	885b      	ldrh	r3, [r3, #2]
 80035f4:	ee07 3a90 	vmov	s15, r3
 80035f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035fc:	4b34      	ldr	r3, [pc, #208]	; (80036d0 <runBWTask+0x1d4>)
 80035fe:	edc3 7a00 	vstr	s15, [r3]
        // for target distance lesser than 15, move mode must be forced to SLOW
        if (targetDist <= 15)
 8003602:	4b33      	ldr	r3, [pc, #204]	; (80036d0 <runBWTask+0x1d4>)
 8003604:	edd3 7a00 	vldr	s15, [r3]
 8003608:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 800360c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003614:	d802      	bhi.n	800361c <runBWTask+0x120>
          moveMode = SLOW;
 8003616:	4b40      	ldr	r3, [pc, #256]	; (8003718 <runBWTask+0x21c>)
 8003618:	2200      	movs	r2, #0
 800361a:	701a      	strb	r2, [r3, #0]

        if (moveMode == SLOW)
 800361c:	4b3e      	ldr	r3, [pc, #248]	; (8003718 <runBWTask+0x21c>)
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d105      	bne.n	8003630 <runBWTask+0x134>
        {
          RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_1);
 8003624:	2201      	movs	r2, #1
 8003626:	2100      	movs	r1, #0
 8003628:	4829      	ldr	r0, [pc, #164]	; (80036d0 <runBWTask+0x1d4>)
 800362a:	f7ff f93d 	bl	80028a8 <RobotMoveDist>
 800362e:	e004      	b.n	800363a <runBWTask+0x13e>
        }
        else
        {
          RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_2);
 8003630:	2202      	movs	r2, #2
 8003632:	2100      	movs	r1, #0
 8003634:	4826      	ldr	r0, [pc, #152]	; (80036d0 <runBWTask+0x1d4>)
 8003636:	f7ff f937 	bl	80028a8 <RobotMoveDist>
          // OLED_ShowString(40, 40, (uint8_t *)"BW");
        }

        __ON_TASK_END(&htim8, prevTask, curTask);
 800363a:	4b2e      	ldr	r3, [pc, #184]	; (80036f4 <runBWTask+0x1f8>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2200      	movs	r2, #0
 8003640:	635a      	str	r2, [r3, #52]	; 0x34
 8003642:	4b2c      	ldr	r3, [pc, #176]	; (80036f4 <runBWTask+0x1f8>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2200      	movs	r2, #0
 8003648:	639a      	str	r2, [r3, #56]	; 0x38
 800364a:	4b20      	ldr	r3, [pc, #128]	; (80036cc <runBWTask+0x1d0>)
 800364c:	781a      	ldrb	r2, [r3, #0]
 800364e:	4b2a      	ldr	r3, [pc, #168]	; (80036f8 <runBWTask+0x1fc>)
 8003650:	701a      	strb	r2, [r3, #0]
 8003652:	4b1e      	ldr	r3, [pc, #120]	; (80036cc <runBWTask+0x1d0>)
 8003654:	220b      	movs	r2, #11
 8003656:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 8003658:	4b28      	ldr	r3, [pc, #160]	; (80036fc <runBWTask+0x200>)
 800365a:	2200      	movs	r2, #0
 800365c:	601a      	str	r2, [r3, #0]

        if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 800365e:	4b2f      	ldr	r3, [pc, #188]	; (800371c <runBWTask+0x220>)
 8003660:	781a      	ldrb	r2, [r3, #0]
 8003662:	4b2e      	ldr	r3, [pc, #184]	; (800371c <runBWTask+0x220>)
 8003664:	785b      	ldrb	r3, [r3, #1]
 8003666:	429a      	cmp	r2, r3
 8003668:	d112      	bne.n	8003690 <runBWTask+0x194>
        {
          __CLEAR_CURCMD(curCmd);
 800366a:	4b25      	ldr	r3, [pc, #148]	; (8003700 <runBWTask+0x204>)
 800366c:	2264      	movs	r2, #100	; 0x64
 800366e:	701a      	strb	r2, [r3, #0]
 8003670:	4b23      	ldr	r3, [pc, #140]	; (8003700 <runBWTask+0x204>)
 8003672:	2200      	movs	r2, #0
 8003674:	805a      	strh	r2, [r3, #2]
          __ACK_TASK_DONE(&huart3, rxMsg);
 8003676:	4a23      	ldr	r2, [pc, #140]	; (8003704 <runBWTask+0x208>)
 8003678:	210f      	movs	r1, #15
 800367a:	4823      	ldr	r0, [pc, #140]	; (8003708 <runBWTask+0x20c>)
 800367c:	f00a fa10 	bl	800daa0 <sniprintf>
 8003680:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003684:	2206      	movs	r2, #6
 8003686:	4921      	ldr	r1, [pc, #132]	; (800370c <runBWTask+0x210>)
 8003688:	4821      	ldr	r0, [pc, #132]	; (8003710 <runBWTask+0x214>)
 800368a:	f006 f916 	bl	80098ba <HAL_UART_Transmit>
 800368e:	e739      	b.n	8003504 <runBWTask+0x8>
          // HAL_UART_Transmit(&huart3, (uint8_t *)(curTask), 6, 0xFFFF);
        }
        else
          __READ_COMMAND(cQueue, curCmd, rxMsg);
 8003690:	4b22      	ldr	r3, [pc, #136]	; (800371c <runBWTask+0x220>)
 8003692:	785b      	ldrb	r3, [r3, #1]
 8003694:	4a1a      	ldr	r2, [pc, #104]	; (8003700 <runBWTask+0x204>)
 8003696:	4921      	ldr	r1, [pc, #132]	; (800371c <runBWTask+0x220>)
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	440b      	add	r3, r1
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	6013      	str	r3, [r2, #0]
 80036a0:	4b1e      	ldr	r3, [pc, #120]	; (800371c <runBWTask+0x220>)
 80036a2:	785b      	ldrb	r3, [r3, #1]
 80036a4:	3301      	adds	r3, #1
 80036a6:	4a1d      	ldr	r2, [pc, #116]	; (800371c <runBWTask+0x220>)
 80036a8:	7892      	ldrb	r2, [r2, #2]
 80036aa:	fb93 f1f2 	sdiv	r1, r3, r2
 80036ae:	fb01 f202 	mul.w	r2, r1, r2
 80036b2:	1a9b      	subs	r3, r3, r2
 80036b4:	b2da      	uxtb	r2, r3
 80036b6:	4b19      	ldr	r3, [pc, #100]	; (800371c <runBWTask+0x220>)
 80036b8:	705a      	strb	r2, [r3, #1]
 80036ba:	4a19      	ldr	r2, [pc, #100]	; (8003720 <runBWTask+0x224>)
 80036bc:	210f      	movs	r1, #15
 80036be:	4812      	ldr	r0, [pc, #72]	; (8003708 <runBWTask+0x20c>)
 80036c0:	f00a f9ee 	bl	800daa0 <sniprintf>
 80036c4:	e71e      	b.n	8003504 <runBWTask+0x8>
            break;
 80036c6:	bf00      	nop
    if (curTask != TASK_MOVE_BACKWARD)
 80036c8:	e71c      	b.n	8003504 <runBWTask+0x8>
 80036ca:	bf00      	nop
 80036cc:	20000134 	.word	0x20000134
 80036d0:	200004e8 	.word	0x200004e8
 80036d4:	200004ee 	.word	0x200004ee
 80036d8:	200004d0 	.word	0x200004d0
 80036dc:	200004d8 	.word	0x200004d8
 80036e0:	200004de 	.word	0x200004de
 80036e4:	20000508 	.word	0x20000508
 80036e8:	200004f4 	.word	0x200004f4
 80036ec:	2000051c 	.word	0x2000051c
 80036f0:	40020000 	.word	0x40020000
 80036f4:	200003c0 	.word	0x200003c0
 80036f8:	20000135 	.word	0x20000135
 80036fc:	20000540 	.word	0x20000540
 8003700:	200004bc 	.word	0x200004bc
 8003704:	0800e4a0 	.word	0x0800e4a0
 8003708:	200004c0 	.word	0x200004c0
 800370c:	0800e4a8 	.word	0x0800e4a8
 8003710:	20000408 	.word	0x20000408
 8003714:	200004e4 	.word	0x200004e4
 8003718:	20000136 	.word	0x20000136
 800371c:	20000488 	.word	0x20000488
 8003720:	0800e4b0 	.word	0x0800e4b0

08003724 <runFLTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runFLTask */
void runFLTask(void *argument)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  // osDelay(100);

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_FL)
 800372c:	4b94      	ldr	r3, [pc, #592]	; (8003980 <runFLTask+0x25c>)
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	2b02      	cmp	r3, #2
 8003732:	d004      	beq.n	800373e <runFLTask+0x1a>
      osDelay(1000);
 8003734:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003738:	f007 fa0a 	bl	800ab50 <osDelay>
 800373c:	e7f6      	b.n	800372c <runFLTask+0x8>
    else
    {

      switch (curCmd.val)
 800373e:	4b91      	ldr	r3, [pc, #580]	; (8003984 <runFLTask+0x260>)
 8003740:	885b      	ldrh	r3, [r3, #2]
 8003742:	2b14      	cmp	r3, #20
 8003744:	f000 8083 	beq.w	800384e <runFLTask+0x12a>
 8003748:	2b1e      	cmp	r3, #30
 800374a:	f040 80f8 	bne.w	800393e <runFLTask+0x21a>
      {
      case 30: // FL30 (3x2)
        targetDist = 5;
 800374e:	4b8e      	ldr	r3, [pc, #568]	; (8003988 <runFLTask+0x264>)
 8003750:	4a8e      	ldr	r2, [pc, #568]	; (800398c <runFLTask+0x268>)
 8003752:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003754:	2200      	movs	r2, #0
 8003756:	2101      	movs	r1, #1
 8003758:	488b      	ldr	r0, [pc, #556]	; (8003988 <runFLTask+0x264>)
 800375a:	f7ff f8a5 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_FL30], &htim8, &htim1, targetAngle);
 800375e:	4b8c      	ldr	r3, [pc, #560]	; (8003990 <runFLTask+0x26c>)
 8003760:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 8003764:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8003994 <runFLTask+0x270>
 8003768:	eef4 7ac7 	vcmpe.f32	s15, s14
 800376c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003770:	dd02      	ble.n	8003778 <runFLTask+0x54>
 8003772:	f240 1309 	movw	r3, #265	; 0x109
 8003776:	e012      	b.n	800379e <runFLTask+0x7a>
 8003778:	4b85      	ldr	r3, [pc, #532]	; (8003990 <runFLTask+0x26c>)
 800377a:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 800377e:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8003998 <runFLTask+0x274>
 8003782:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800378a:	d501      	bpl.n	8003790 <runFLTask+0x6c>
 800378c:	2346      	movs	r3, #70	; 0x46
 800378e:	e006      	b.n	800379e <runFLTask+0x7a>
 8003790:	4b7f      	ldr	r3, [pc, #508]	; (8003990 <runFLTask+0x26c>)
 8003792:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 8003796:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800379a:	ee17 3a90 	vmov	r3, s15
 800379e:	4a7f      	ldr	r2, [pc, #508]	; (800399c <runFLTask+0x278>)
 80037a0:	6812      	ldr	r2, [r2, #0]
 80037a2:	6413      	str	r3, [r2, #64]	; 0x40
 80037a4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80037a8:	f001 ffbe 	bl	8005728 <HAL_Delay>
 80037ac:	4b78      	ldr	r3, [pc, #480]	; (8003990 <runFLTask+0x26c>)
 80037ae:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 80037b2:	4a7b      	ldr	r2, [pc, #492]	; (80039a0 <runFLTask+0x27c>)
 80037b4:	6013      	str	r3, [r2, #0]
 80037b6:	4b76      	ldr	r3, [pc, #472]	; (8003990 <runFLTask+0x26c>)
 80037b8:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80037bc:	2b00      	cmp	r3, #0
 80037be:	bf0c      	ite	eq
 80037c0:	2301      	moveq	r3, #1
 80037c2:	2300      	movne	r3, #0
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	461a      	mov	r2, r3
 80037c8:	2104      	movs	r1, #4
 80037ca:	4876      	ldr	r0, [pc, #472]	; (80039a4 <runFLTask+0x280>)
 80037cc:	f002 fd42 	bl	8006254 <HAL_GPIO_WritePin>
 80037d0:	4b6f      	ldr	r3, [pc, #444]	; (8003990 <runFLTask+0x26c>)
 80037d2:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	bf14      	ite	ne
 80037da:	2301      	movne	r3, #1
 80037dc:	2300      	moveq	r3, #0
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	461a      	mov	r2, r3
 80037e2:	2108      	movs	r1, #8
 80037e4:	486f      	ldr	r0, [pc, #444]	; (80039a4 <runFLTask+0x280>)
 80037e6:	f002 fd35 	bl	8006254 <HAL_GPIO_WritePin>
 80037ea:	4b69      	ldr	r3, [pc, #420]	; (8003990 <runFLTask+0x26c>)
 80037ec:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	bf0c      	ite	eq
 80037f4:	2301      	moveq	r3, #1
 80037f6:	2300      	movne	r3, #0
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	461a      	mov	r2, r3
 80037fc:	2120      	movs	r1, #32
 80037fe:	4869      	ldr	r0, [pc, #420]	; (80039a4 <runFLTask+0x280>)
 8003800:	f002 fd28 	bl	8006254 <HAL_GPIO_WritePin>
 8003804:	4b62      	ldr	r3, [pc, #392]	; (8003990 <runFLTask+0x26c>)
 8003806:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800380a:	2b00      	cmp	r3, #0
 800380c:	bf14      	ite	ne
 800380e:	2301      	movne	r3, #1
 8003810:	2300      	moveq	r3, #0
 8003812:	b2db      	uxtb	r3, r3
 8003814:	461a      	mov	r2, r3
 8003816:	2110      	movs	r1, #16
 8003818:	4862      	ldr	r0, [pc, #392]	; (80039a4 <runFLTask+0x280>)
 800381a:	f002 fd1b 	bl	8006254 <HAL_GPIO_WritePin>
 800381e:	4b5c      	ldr	r3, [pc, #368]	; (8003990 <runFLTask+0x26c>)
 8003820:	f8b3 20f0 	ldrh.w	r2, [r3, #240]	; 0xf0
 8003824:	4b60      	ldr	r3, [pc, #384]	; (80039a8 <runFLTask+0x284>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	635a      	str	r2, [r3, #52]	; 0x34
 800382a:	4b59      	ldr	r3, [pc, #356]	; (8003990 <runFLTask+0x26c>)
 800382c:	f8b3 20f2 	ldrh.w	r2, [r3, #242]	; 0xf2
 8003830:	4b5d      	ldr	r3, [pc, #372]	; (80039a8 <runFLTask+0x284>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003836:	485a      	ldr	r0, [pc, #360]	; (80039a0 <runFLTask+0x27c>)
 8003838:	f7ff fb2a 	bl	8002e90 <RobotTurn>
        // osDelay(10);
        targetDist = 3;
 800383c:	4b52      	ldr	r3, [pc, #328]	; (8003988 <runFLTask+0x264>)
 800383e:	4a5b      	ldr	r2, [pc, #364]	; (80039ac <runFLTask+0x288>)
 8003840:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8003842:	2200      	movs	r2, #0
 8003844:	2100      	movs	r1, #0
 8003846:	4850      	ldr	r0, [pc, #320]	; (8003988 <runFLTask+0x264>)
 8003848:	f7ff f82e 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        break;
 800384c:	e111      	b.n	8003a72 <runFLTask+0x34e>
      case 20: // FL20 (outdoor 3x1)
        targetDist = 5;
 800384e:	4b4e      	ldr	r3, [pc, #312]	; (8003988 <runFLTask+0x264>)
 8003850:	4a4e      	ldr	r2, [pc, #312]	; (800398c <runFLTask+0x268>)
 8003852:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003854:	2200      	movs	r2, #0
 8003856:	2101      	movs	r1, #1
 8003858:	484b      	ldr	r0, [pc, #300]	; (8003988 <runFLTask+0x264>)
 800385a:	f7ff f825 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_FL20], &htim8, &htim1, targetAngle);
 800385e:	4b4c      	ldr	r3, [pc, #304]	; (8003990 <runFLTask+0x26c>)
 8003860:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 8003864:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8003994 <runFLTask+0x270>
 8003868:	eef4 7ac7 	vcmpe.f32	s15, s14
 800386c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003870:	dd02      	ble.n	8003878 <runFLTask+0x154>
 8003872:	f240 1309 	movw	r3, #265	; 0x109
 8003876:	e012      	b.n	800389e <runFLTask+0x17a>
 8003878:	4b45      	ldr	r3, [pc, #276]	; (8003990 <runFLTask+0x26c>)
 800387a:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 800387e:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8003998 <runFLTask+0x274>
 8003882:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800388a:	d501      	bpl.n	8003890 <runFLTask+0x16c>
 800388c:	2346      	movs	r3, #70	; 0x46
 800388e:	e006      	b.n	800389e <runFLTask+0x17a>
 8003890:	4b3f      	ldr	r3, [pc, #252]	; (8003990 <runFLTask+0x26c>)
 8003892:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 8003896:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800389a:	ee17 3a90 	vmov	r3, s15
 800389e:	4a3f      	ldr	r2, [pc, #252]	; (800399c <runFLTask+0x278>)
 80038a0:	6812      	ldr	r2, [r2, #0]
 80038a2:	6413      	str	r3, [r2, #64]	; 0x40
 80038a4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80038a8:	f001 ff3e 	bl	8005728 <HAL_Delay>
 80038ac:	4b38      	ldr	r3, [pc, #224]	; (8003990 <runFLTask+0x26c>)
 80038ae:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80038b2:	4a3b      	ldr	r2, [pc, #236]	; (80039a0 <runFLTask+0x27c>)
 80038b4:	6013      	str	r3, [r2, #0]
 80038b6:	4b36      	ldr	r3, [pc, #216]	; (8003990 <runFLTask+0x26c>)
 80038b8:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 80038bc:	2b00      	cmp	r3, #0
 80038be:	bf0c      	ite	eq
 80038c0:	2301      	moveq	r3, #1
 80038c2:	2300      	movne	r3, #0
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	461a      	mov	r2, r3
 80038c8:	2104      	movs	r1, #4
 80038ca:	4836      	ldr	r0, [pc, #216]	; (80039a4 <runFLTask+0x280>)
 80038cc:	f002 fcc2 	bl	8006254 <HAL_GPIO_WritePin>
 80038d0:	4b2f      	ldr	r3, [pc, #188]	; (8003990 <runFLTask+0x26c>)
 80038d2:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	bf14      	ite	ne
 80038da:	2301      	movne	r3, #1
 80038dc:	2300      	moveq	r3, #0
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	461a      	mov	r2, r3
 80038e2:	2108      	movs	r1, #8
 80038e4:	482f      	ldr	r0, [pc, #188]	; (80039a4 <runFLTask+0x280>)
 80038e6:	f002 fcb5 	bl	8006254 <HAL_GPIO_WritePin>
 80038ea:	4b29      	ldr	r3, [pc, #164]	; (8003990 <runFLTask+0x26c>)
 80038ec:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	bf0c      	ite	eq
 80038f4:	2301      	moveq	r3, #1
 80038f6:	2300      	movne	r3, #0
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	461a      	mov	r2, r3
 80038fc:	2120      	movs	r1, #32
 80038fe:	4829      	ldr	r0, [pc, #164]	; (80039a4 <runFLTask+0x280>)
 8003900:	f002 fca8 	bl	8006254 <HAL_GPIO_WritePin>
 8003904:	4b22      	ldr	r3, [pc, #136]	; (8003990 <runFLTask+0x26c>)
 8003906:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 800390a:	2b00      	cmp	r3, #0
 800390c:	bf14      	ite	ne
 800390e:	2301      	movne	r3, #1
 8003910:	2300      	moveq	r3, #0
 8003912:	b2db      	uxtb	r3, r3
 8003914:	461a      	mov	r2, r3
 8003916:	2110      	movs	r1, #16
 8003918:	4822      	ldr	r0, [pc, #136]	; (80039a4 <runFLTask+0x280>)
 800391a:	f002 fc9b 	bl	8006254 <HAL_GPIO_WritePin>
 800391e:	4b1c      	ldr	r3, [pc, #112]	; (8003990 <runFLTask+0x26c>)
 8003920:	f8b3 20b0 	ldrh.w	r2, [r3, #176]	; 0xb0
 8003924:	4b20      	ldr	r3, [pc, #128]	; (80039a8 <runFLTask+0x284>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	635a      	str	r2, [r3, #52]	; 0x34
 800392a:	4b19      	ldr	r3, [pc, #100]	; (8003990 <runFLTask+0x26c>)
 800392c:	f8b3 20b2 	ldrh.w	r2, [r3, #178]	; 0xb2
 8003930:	4b1d      	ldr	r3, [pc, #116]	; (80039a8 <runFLTask+0x284>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003936:	481a      	ldr	r0, [pc, #104]	; (80039a0 <runFLTask+0x27c>)
 8003938:	f7ff faaa 	bl	8002e90 <RobotTurn>
        // osDelay(10);
        // targetDist = 7;
        // RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
        // osDelay(10);
        break;
 800393c:	e099      	b.n	8003a72 <runFLTask+0x34e>
      default: // FL00 (indoor 3x1)
        targetDist = 11;
 800393e:	4b12      	ldr	r3, [pc, #72]	; (8003988 <runFLTask+0x264>)
 8003940:	4a1b      	ldr	r2, [pc, #108]	; (80039b0 <runFLTask+0x28c>)
 8003942:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003944:	2200      	movs	r2, #0
 8003946:	2101      	movs	r1, #1
 8003948:	480f      	ldr	r0, [pc, #60]	; (8003988 <runFLTask+0x264>)
 800394a:	f7fe ffad 	bl	80028a8 <RobotMoveDist>

        __SET_CMD_CONFIG(cfgs[CONFIG_FL00], &htim8, &htim1, targetAngle);
 800394e:	4b10      	ldr	r3, [pc, #64]	; (8003990 <runFLTask+0x26c>)
 8003950:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8003954:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8003994 <runFLTask+0x270>
 8003958:	eef4 7ac7 	vcmpe.f32	s15, s14
 800395c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003960:	dd02      	ble.n	8003968 <runFLTask+0x244>
 8003962:	f240 1309 	movw	r3, #265	; 0x109
 8003966:	e02c      	b.n	80039c2 <runFLTask+0x29e>
 8003968:	4b09      	ldr	r3, [pc, #36]	; (8003990 <runFLTask+0x26c>)
 800396a:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 800396e:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8003998 <runFLTask+0x274>
 8003972:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800397a:	d51b      	bpl.n	80039b4 <runFLTask+0x290>
 800397c:	2346      	movs	r3, #70	; 0x46
 800397e:	e020      	b.n	80039c2 <runFLTask+0x29e>
 8003980:	20000134 	.word	0x20000134
 8003984:	200004bc 	.word	0x200004bc
 8003988:	200004e8 	.word	0x200004e8
 800398c:	40a00000 	.word	0x40a00000
 8003990:	20000004 	.word	0x20000004
 8003994:	43848000 	.word	0x43848000
 8003998:	428c0000 	.word	0x428c0000
 800399c:	200002a0 	.word	0x200002a0
 80039a0:	200004d4 	.word	0x200004d4
 80039a4:	40020000 	.word	0x40020000
 80039a8:	200003c0 	.word	0x200003c0
 80039ac:	40400000 	.word	0x40400000
 80039b0:	41300000 	.word	0x41300000
 80039b4:	4b4e      	ldr	r3, [pc, #312]	; (8003af0 <runFLTask+0x3cc>)
 80039b6:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80039ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039be:	ee17 3a90 	vmov	r3, s15
 80039c2:	4a4c      	ldr	r2, [pc, #304]	; (8003af4 <runFLTask+0x3d0>)
 80039c4:	6812      	ldr	r2, [r2, #0]
 80039c6:	6413      	str	r3, [r2, #64]	; 0x40
 80039c8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80039cc:	f001 feac 	bl	8005728 <HAL_Delay>
 80039d0:	4b47      	ldr	r3, [pc, #284]	; (8003af0 <runFLTask+0x3cc>)
 80039d2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039d4:	4a48      	ldr	r2, [pc, #288]	; (8003af8 <runFLTask+0x3d4>)
 80039d6:	6013      	str	r3, [r2, #0]
 80039d8:	4b45      	ldr	r3, [pc, #276]	; (8003af0 <runFLTask+0x3cc>)
 80039da:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80039de:	2b00      	cmp	r3, #0
 80039e0:	bf0c      	ite	eq
 80039e2:	2301      	moveq	r3, #1
 80039e4:	2300      	movne	r3, #0
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	461a      	mov	r2, r3
 80039ea:	2104      	movs	r1, #4
 80039ec:	4843      	ldr	r0, [pc, #268]	; (8003afc <runFLTask+0x3d8>)
 80039ee:	f002 fc31 	bl	8006254 <HAL_GPIO_WritePin>
 80039f2:	4b3f      	ldr	r3, [pc, #252]	; (8003af0 <runFLTask+0x3cc>)
 80039f4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	bf14      	ite	ne
 80039fc:	2301      	movne	r3, #1
 80039fe:	2300      	moveq	r3, #0
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	461a      	mov	r2, r3
 8003a04:	2108      	movs	r1, #8
 8003a06:	483d      	ldr	r0, [pc, #244]	; (8003afc <runFLTask+0x3d8>)
 8003a08:	f002 fc24 	bl	8006254 <HAL_GPIO_WritePin>
 8003a0c:	4b38      	ldr	r3, [pc, #224]	; (8003af0 <runFLTask+0x3cc>)
 8003a0e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	bf0c      	ite	eq
 8003a16:	2301      	moveq	r3, #1
 8003a18:	2300      	movne	r3, #0
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	2120      	movs	r1, #32
 8003a20:	4836      	ldr	r0, [pc, #216]	; (8003afc <runFLTask+0x3d8>)
 8003a22:	f002 fc17 	bl	8006254 <HAL_GPIO_WritePin>
 8003a26:	4b32      	ldr	r3, [pc, #200]	; (8003af0 <runFLTask+0x3cc>)
 8003a28:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	bf14      	ite	ne
 8003a30:	2301      	movne	r3, #1
 8003a32:	2300      	moveq	r3, #0
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	461a      	mov	r2, r3
 8003a38:	2110      	movs	r1, #16
 8003a3a:	4830      	ldr	r0, [pc, #192]	; (8003afc <runFLTask+0x3d8>)
 8003a3c:	f002 fc0a 	bl	8006254 <HAL_GPIO_WritePin>
 8003a40:	4b2b      	ldr	r3, [pc, #172]	; (8003af0 <runFLTask+0x3cc>)
 8003a42:	f8b3 2070 	ldrh.w	r2, [r3, #112]	; 0x70
 8003a46:	4b2e      	ldr	r3, [pc, #184]	; (8003b00 <runFLTask+0x3dc>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	635a      	str	r2, [r3, #52]	; 0x34
 8003a4c:	4b28      	ldr	r3, [pc, #160]	; (8003af0 <runFLTask+0x3cc>)
 8003a4e:	f8b3 2072 	ldrh.w	r2, [r3, #114]	; 0x72
 8003a52:	4b2b      	ldr	r3, [pc, #172]	; (8003b00 <runFLTask+0x3dc>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003a58:	4827      	ldr	r0, [pc, #156]	; (8003af8 <runFLTask+0x3d4>)
 8003a5a:	f7ff fa19 	bl	8002e90 <RobotTurn>

        targetDist = 2;
 8003a5e:	4b29      	ldr	r3, [pc, #164]	; (8003b04 <runFLTask+0x3e0>)
 8003a60:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003a64:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003a66:	2200      	movs	r2, #0
 8003a68:	2101      	movs	r1, #1
 8003a6a:	4826      	ldr	r0, [pc, #152]	; (8003b04 <runFLTask+0x3e0>)
 8003a6c:	f7fe ff1c 	bl	80028a8 <RobotMoveDist>

        break;
 8003a70:	bf00      	nop
      }
      clickOnce = 0;
 8003a72:	4b25      	ldr	r3, [pc, #148]	; (8003b08 <runFLTask+0x3e4>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 8003a78:	4b24      	ldr	r3, [pc, #144]	; (8003b0c <runFLTask+0x3e8>)
 8003a7a:	781a      	ldrb	r2, [r3, #0]
 8003a7c:	4b24      	ldr	r3, [pc, #144]	; (8003b10 <runFLTask+0x3ec>)
 8003a7e:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 8003a80:	4b22      	ldr	r3, [pc, #136]	; (8003b0c <runFLTask+0x3e8>)
 8003a82:	220b      	movs	r2, #11
 8003a84:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8003a86:	4b23      	ldr	r3, [pc, #140]	; (8003b14 <runFLTask+0x3f0>)
 8003a88:	781a      	ldrb	r2, [r3, #0]
 8003a8a:	4b22      	ldr	r3, [pc, #136]	; (8003b14 <runFLTask+0x3f0>)
 8003a8c:	785b      	ldrb	r3, [r3, #1]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d112      	bne.n	8003ab8 <runFLTask+0x394>
      {
        __CLEAR_CURCMD(curCmd);
 8003a92:	4b21      	ldr	r3, [pc, #132]	; (8003b18 <runFLTask+0x3f4>)
 8003a94:	2264      	movs	r2, #100	; 0x64
 8003a96:	701a      	strb	r2, [r3, #0]
 8003a98:	4b1f      	ldr	r3, [pc, #124]	; (8003b18 <runFLTask+0x3f4>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8003a9e:	4a1f      	ldr	r2, [pc, #124]	; (8003b1c <runFLTask+0x3f8>)
 8003aa0:	210f      	movs	r1, #15
 8003aa2:	481f      	ldr	r0, [pc, #124]	; (8003b20 <runFLTask+0x3fc>)
 8003aa4:	f009 fffc 	bl	800daa0 <sniprintf>
 8003aa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003aac:	2206      	movs	r2, #6
 8003aae:	491d      	ldr	r1, [pc, #116]	; (8003b24 <runFLTask+0x400>)
 8003ab0:	481d      	ldr	r0, [pc, #116]	; (8003b28 <runFLTask+0x404>)
 8003ab2:	f005 ff02 	bl	80098ba <HAL_UART_Transmit>
 8003ab6:	e639      	b.n	800372c <runFLTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8003ab8:	4b16      	ldr	r3, [pc, #88]	; (8003b14 <runFLTask+0x3f0>)
 8003aba:	785b      	ldrb	r3, [r3, #1]
 8003abc:	4a16      	ldr	r2, [pc, #88]	; (8003b18 <runFLTask+0x3f4>)
 8003abe:	4915      	ldr	r1, [pc, #84]	; (8003b14 <runFLTask+0x3f0>)
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	440b      	add	r3, r1
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	6013      	str	r3, [r2, #0]
 8003ac8:	4b12      	ldr	r3, [pc, #72]	; (8003b14 <runFLTask+0x3f0>)
 8003aca:	785b      	ldrb	r3, [r3, #1]
 8003acc:	3301      	adds	r3, #1
 8003ace:	4a11      	ldr	r2, [pc, #68]	; (8003b14 <runFLTask+0x3f0>)
 8003ad0:	7892      	ldrb	r2, [r2, #2]
 8003ad2:	fb93 f1f2 	sdiv	r1, r3, r2
 8003ad6:	fb01 f202 	mul.w	r2, r1, r2
 8003ada:	1a9b      	subs	r3, r3, r2
 8003adc:	b2da      	uxtb	r2, r3
 8003ade:	4b0d      	ldr	r3, [pc, #52]	; (8003b14 <runFLTask+0x3f0>)
 8003ae0:	705a      	strb	r2, [r3, #1]
 8003ae2:	4a12      	ldr	r2, [pc, #72]	; (8003b2c <runFLTask+0x408>)
 8003ae4:	210f      	movs	r1, #15
 8003ae6:	480e      	ldr	r0, [pc, #56]	; (8003b20 <runFLTask+0x3fc>)
 8003ae8:	f009 ffda 	bl	800daa0 <sniprintf>
    if (curTask != TASK_FL)
 8003aec:	e61e      	b.n	800372c <runFLTask+0x8>
 8003aee:	bf00      	nop
 8003af0:	20000004 	.word	0x20000004
 8003af4:	200002a0 	.word	0x200002a0
 8003af8:	200004d4 	.word	0x200004d4
 8003afc:	40020000 	.word	0x40020000
 8003b00:	200003c0 	.word	0x200003c0
 8003b04:	200004e8 	.word	0x200004e8
 8003b08:	20000540 	.word	0x20000540
 8003b0c:	20000134 	.word	0x20000134
 8003b10:	20000135 	.word	0x20000135
 8003b14:	20000488 	.word	0x20000488
 8003b18:	200004bc 	.word	0x200004bc
 8003b1c:	0800e4a0 	.word	0x0800e4a0
 8003b20:	200004c0 	.word	0x200004c0
 8003b24:	0800e4a8 	.word	0x0800e4a8
 8003b28:	20000408 	.word	0x20000408
 8003b2c:	0800e4b0 	.word	0x0800e4b0

08003b30 <runFRTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runFRTask */
void runFRTask(void *argument)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runFRTask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_FR)
 8003b38:	4b99      	ldr	r3, [pc, #612]	; (8003da0 <runFRTask+0x270>)
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	2b03      	cmp	r3, #3
 8003b3e:	d004      	beq.n	8003b4a <runFRTask+0x1a>
      osDelay(1000);
 8003b40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b44:	f007 f804 	bl	800ab50 <osDelay>
 8003b48:	e7f6      	b.n	8003b38 <runFRTask+0x8>
    else
    {

      switch (curCmd.val)
 8003b4a:	4b96      	ldr	r3, [pc, #600]	; (8003da4 <runFRTask+0x274>)
 8003b4c:	885b      	ldrh	r3, [r3, #2]
 8003b4e:	2b14      	cmp	r3, #20
 8003b50:	f000 8085 	beq.w	8003c5e <runFRTask+0x12e>
 8003b54:	2b1e      	cmp	r3, #30
 8003b56:	f040 8101 	bne.w	8003d5c <runFRTask+0x22c>
      {
      case 30: // FR30 (outdoor)
        targetDist = 4;
 8003b5a:	4b93      	ldr	r3, [pc, #588]	; (8003da8 <runFRTask+0x278>)
 8003b5c:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8003b60:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003b62:	2200      	movs	r2, #0
 8003b64:	2101      	movs	r1, #1
 8003b66:	4890      	ldr	r0, [pc, #576]	; (8003da8 <runFRTask+0x278>)
 8003b68:	f7fe fe9e 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_FR30], &htim8, &htim1, targetAngle);
 8003b6c:	4b8f      	ldr	r3, [pc, #572]	; (8003dac <runFRTask+0x27c>)
 8003b6e:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 8003b72:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8003db0 <runFRTask+0x280>
 8003b76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b7e:	dd02      	ble.n	8003b86 <runFRTask+0x56>
 8003b80:	f240 1309 	movw	r3, #265	; 0x109
 8003b84:	e012      	b.n	8003bac <runFRTask+0x7c>
 8003b86:	4b89      	ldr	r3, [pc, #548]	; (8003dac <runFRTask+0x27c>)
 8003b88:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 8003b8c:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8003db4 <runFRTask+0x284>
 8003b90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b98:	d501      	bpl.n	8003b9e <runFRTask+0x6e>
 8003b9a:	2346      	movs	r3, #70	; 0x46
 8003b9c:	e006      	b.n	8003bac <runFRTask+0x7c>
 8003b9e:	4b83      	ldr	r3, [pc, #524]	; (8003dac <runFRTask+0x27c>)
 8003ba0:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 8003ba4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ba8:	ee17 3a90 	vmov	r3, s15
 8003bac:	4a82      	ldr	r2, [pc, #520]	; (8003db8 <runFRTask+0x288>)
 8003bae:	6812      	ldr	r2, [r2, #0]
 8003bb0:	6413      	str	r3, [r2, #64]	; 0x40
 8003bb2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003bb6:	f001 fdb7 	bl	8005728 <HAL_Delay>
 8003bba:	4b7c      	ldr	r3, [pc, #496]	; (8003dac <runFRTask+0x27c>)
 8003bbc:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003bc0:	4a7e      	ldr	r2, [pc, #504]	; (8003dbc <runFRTask+0x28c>)
 8003bc2:	6013      	str	r3, [r2, #0]
 8003bc4:	4b79      	ldr	r3, [pc, #484]	; (8003dac <runFRTask+0x27c>)
 8003bc6:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	bf0c      	ite	eq
 8003bce:	2301      	moveq	r3, #1
 8003bd0:	2300      	movne	r3, #0
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	2104      	movs	r1, #4
 8003bd8:	4879      	ldr	r0, [pc, #484]	; (8003dc0 <runFRTask+0x290>)
 8003bda:	f002 fb3b 	bl	8006254 <HAL_GPIO_WritePin>
 8003bde:	4b73      	ldr	r3, [pc, #460]	; (8003dac <runFRTask+0x27c>)
 8003be0:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	bf14      	ite	ne
 8003be8:	2301      	movne	r3, #1
 8003bea:	2300      	moveq	r3, #0
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	461a      	mov	r2, r3
 8003bf0:	2108      	movs	r1, #8
 8003bf2:	4873      	ldr	r0, [pc, #460]	; (8003dc0 <runFRTask+0x290>)
 8003bf4:	f002 fb2e 	bl	8006254 <HAL_GPIO_WritePin>
 8003bf8:	4b6c      	ldr	r3, [pc, #432]	; (8003dac <runFRTask+0x27c>)
 8003bfa:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	bf0c      	ite	eq
 8003c02:	2301      	moveq	r3, #1
 8003c04:	2300      	movne	r3, #0
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	461a      	mov	r2, r3
 8003c0a:	2120      	movs	r1, #32
 8003c0c:	486c      	ldr	r0, [pc, #432]	; (8003dc0 <runFRTask+0x290>)
 8003c0e:	f002 fb21 	bl	8006254 <HAL_GPIO_WritePin>
 8003c12:	4b66      	ldr	r3, [pc, #408]	; (8003dac <runFRTask+0x27c>)
 8003c14:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	bf14      	ite	ne
 8003c1c:	2301      	movne	r3, #1
 8003c1e:	2300      	moveq	r3, #0
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	461a      	mov	r2, r3
 8003c24:	2110      	movs	r1, #16
 8003c26:	4866      	ldr	r0, [pc, #408]	; (8003dc0 <runFRTask+0x290>)
 8003c28:	f002 fb14 	bl	8006254 <HAL_GPIO_WritePin>
 8003c2c:	4b5f      	ldr	r3, [pc, #380]	; (8003dac <runFRTask+0x27c>)
 8003c2e:	f8b3 2100 	ldrh.w	r2, [r3, #256]	; 0x100
 8003c32:	4b64      	ldr	r3, [pc, #400]	; (8003dc4 <runFRTask+0x294>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	635a      	str	r2, [r3, #52]	; 0x34
 8003c38:	4b5c      	ldr	r3, [pc, #368]	; (8003dac <runFRTask+0x27c>)
 8003c3a:	f8b3 2102 	ldrh.w	r2, [r3, #258]	; 0x102
 8003c3e:	4b61      	ldr	r3, [pc, #388]	; (8003dc4 <runFRTask+0x294>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003c44:	485d      	ldr	r0, [pc, #372]	; (8003dbc <runFRTask+0x28c>)
 8003c46:	f7ff f923 	bl	8002e90 <RobotTurn>
        // osDelay(10);
        targetDist = 2;
 8003c4a:	4b57      	ldr	r3, [pc, #348]	; (8003da8 <runFRTask+0x278>)
 8003c4c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003c50:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8003c52:	2200      	movs	r2, #0
 8003c54:	2100      	movs	r1, #0
 8003c56:	4854      	ldr	r0, [pc, #336]	; (8003da8 <runFRTask+0x278>)
 8003c58:	f7fe fe26 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        break;
 8003c5c:	e115      	b.n	8003e8a <runFRTask+0x35a>
      case 20: // FR20 (outdoor 3x1)
        targetDist = 4;
 8003c5e:	4b52      	ldr	r3, [pc, #328]	; (8003da8 <runFRTask+0x278>)
 8003c60:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8003c64:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003c66:	2200      	movs	r2, #0
 8003c68:	2101      	movs	r1, #1
 8003c6a:	484f      	ldr	r0, [pc, #316]	; (8003da8 <runFRTask+0x278>)
 8003c6c:	f7fe fe1c 	bl	80028a8 <RobotMoveDist>
        osDelay(10);
 8003c70:	200a      	movs	r0, #10
 8003c72:	f006 ff6d 	bl	800ab50 <osDelay>
        __SET_CMD_CONFIG(cfgs[CONFIG_FR20], &htim8, &htim1, targetAngle);
 8003c76:	4b4d      	ldr	r3, [pc, #308]	; (8003dac <runFRTask+0x27c>)
 8003c78:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8003c7c:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8003db0 <runFRTask+0x280>
 8003c80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c88:	dd02      	ble.n	8003c90 <runFRTask+0x160>
 8003c8a:	f240 1309 	movw	r3, #265	; 0x109
 8003c8e:	e012      	b.n	8003cb6 <runFRTask+0x186>
 8003c90:	4b46      	ldr	r3, [pc, #280]	; (8003dac <runFRTask+0x27c>)
 8003c92:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8003c96:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8003db4 <runFRTask+0x284>
 8003c9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ca2:	d501      	bpl.n	8003ca8 <runFRTask+0x178>
 8003ca4:	2346      	movs	r3, #70	; 0x46
 8003ca6:	e006      	b.n	8003cb6 <runFRTask+0x186>
 8003ca8:	4b40      	ldr	r3, [pc, #256]	; (8003dac <runFRTask+0x27c>)
 8003caa:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8003cae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cb2:	ee17 3a90 	vmov	r3, s15
 8003cb6:	4a40      	ldr	r2, [pc, #256]	; (8003db8 <runFRTask+0x288>)
 8003cb8:	6812      	ldr	r2, [r2, #0]
 8003cba:	6413      	str	r3, [r2, #64]	; 0x40
 8003cbc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003cc0:	f001 fd32 	bl	8005728 <HAL_Delay>
 8003cc4:	4b39      	ldr	r3, [pc, #228]	; (8003dac <runFRTask+0x27c>)
 8003cc6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8003cca:	4a3c      	ldr	r2, [pc, #240]	; (8003dbc <runFRTask+0x28c>)
 8003ccc:	6013      	str	r3, [r2, #0]
 8003cce:	4b37      	ldr	r3, [pc, #220]	; (8003dac <runFRTask+0x27c>)
 8003cd0:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	bf0c      	ite	eq
 8003cd8:	2301      	moveq	r3, #1
 8003cda:	2300      	movne	r3, #0
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	461a      	mov	r2, r3
 8003ce0:	2104      	movs	r1, #4
 8003ce2:	4837      	ldr	r0, [pc, #220]	; (8003dc0 <runFRTask+0x290>)
 8003ce4:	f002 fab6 	bl	8006254 <HAL_GPIO_WritePin>
 8003ce8:	4b30      	ldr	r3, [pc, #192]	; (8003dac <runFRTask+0x27c>)
 8003cea:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	bf14      	ite	ne
 8003cf2:	2301      	movne	r3, #1
 8003cf4:	2300      	moveq	r3, #0
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	2108      	movs	r1, #8
 8003cfc:	4830      	ldr	r0, [pc, #192]	; (8003dc0 <runFRTask+0x290>)
 8003cfe:	f002 faa9 	bl	8006254 <HAL_GPIO_WritePin>
 8003d02:	4b2a      	ldr	r3, [pc, #168]	; (8003dac <runFRTask+0x27c>)
 8003d04:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	bf0c      	ite	eq
 8003d0c:	2301      	moveq	r3, #1
 8003d0e:	2300      	movne	r3, #0
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	461a      	mov	r2, r3
 8003d14:	2120      	movs	r1, #32
 8003d16:	482a      	ldr	r0, [pc, #168]	; (8003dc0 <runFRTask+0x290>)
 8003d18:	f002 fa9c 	bl	8006254 <HAL_GPIO_WritePin>
 8003d1c:	4b23      	ldr	r3, [pc, #140]	; (8003dac <runFRTask+0x27c>)
 8003d1e:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	bf14      	ite	ne
 8003d26:	2301      	movne	r3, #1
 8003d28:	2300      	moveq	r3, #0
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	2110      	movs	r1, #16
 8003d30:	4823      	ldr	r0, [pc, #140]	; (8003dc0 <runFRTask+0x290>)
 8003d32:	f002 fa8f 	bl	8006254 <HAL_GPIO_WritePin>
 8003d36:	4b1d      	ldr	r3, [pc, #116]	; (8003dac <runFRTask+0x27c>)
 8003d38:	f8b3 20c0 	ldrh.w	r2, [r3, #192]	; 0xc0
 8003d3c:	4b21      	ldr	r3, [pc, #132]	; (8003dc4 <runFRTask+0x294>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	635a      	str	r2, [r3, #52]	; 0x34
 8003d42:	4b1a      	ldr	r3, [pc, #104]	; (8003dac <runFRTask+0x27c>)
 8003d44:	f8b3 20c2 	ldrh.w	r2, [r3, #194]	; 0xc2
 8003d48:	4b1e      	ldr	r3, [pc, #120]	; (8003dc4 <runFRTask+0x294>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003d4e:	481b      	ldr	r0, [pc, #108]	; (8003dbc <runFRTask+0x28c>)
 8003d50:	f7ff f89e 	bl	8002e90 <RobotTurn>
        osDelay(10);
 8003d54:	200a      	movs	r0, #10
 8003d56:	f006 fefb 	bl	800ab50 <osDelay>
        // targetDist = 7;
        // RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
        // osDelay(10);
        break;
 8003d5a:	e096      	b.n	8003e8a <runFRTask+0x35a>
      default: // FR00 (indoor 3x2)
        targetDist = 5;
 8003d5c:	4b12      	ldr	r3, [pc, #72]	; (8003da8 <runFRTask+0x278>)
 8003d5e:	4a1a      	ldr	r2, [pc, #104]	; (8003dc8 <runFRTask+0x298>)
 8003d60:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003d62:	2200      	movs	r2, #0
 8003d64:	2101      	movs	r1, #1
 8003d66:	4810      	ldr	r0, [pc, #64]	; (8003da8 <runFRTask+0x278>)
 8003d68:	f7fe fd9e 	bl	80028a8 <RobotMoveDist>

        __SET_CMD_CONFIG(cfgs[CONFIG_FR00], &htim8, &htim1, targetAngle);
 8003d6c:	4b0f      	ldr	r3, [pc, #60]	; (8003dac <runFRTask+0x27c>)
 8003d6e:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003d72:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8003db0 <runFRTask+0x280>
 8003d76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d7e:	dd02      	ble.n	8003d86 <runFRTask+0x256>
 8003d80:	f240 1309 	movw	r3, #265	; 0x109
 8003d84:	e029      	b.n	8003dda <runFRTask+0x2aa>
 8003d86:	4b09      	ldr	r3, [pc, #36]	; (8003dac <runFRTask+0x27c>)
 8003d88:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003d8c:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8003db4 <runFRTask+0x284>
 8003d90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d98:	d518      	bpl.n	8003dcc <runFRTask+0x29c>
 8003d9a:	2346      	movs	r3, #70	; 0x46
 8003d9c:	e01d      	b.n	8003dda <runFRTask+0x2aa>
 8003d9e:	bf00      	nop
 8003da0:	20000134 	.word	0x20000134
 8003da4:	200004bc 	.word	0x200004bc
 8003da8:	200004e8 	.word	0x200004e8
 8003dac:	20000004 	.word	0x20000004
 8003db0:	43848000 	.word	0x43848000
 8003db4:	428c0000 	.word	0x428c0000
 8003db8:	200002a0 	.word	0x200002a0
 8003dbc:	200004d4 	.word	0x200004d4
 8003dc0:	40020000 	.word	0x40020000
 8003dc4:	200003c0 	.word	0x200003c0
 8003dc8:	40a00000 	.word	0x40a00000
 8003dcc:	4b4e      	ldr	r3, [pc, #312]	; (8003f08 <runFRTask+0x3d8>)
 8003dce:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003dd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003dd6:	ee17 3a90 	vmov	r3, s15
 8003dda:	4a4c      	ldr	r2, [pc, #304]	; (8003f0c <runFRTask+0x3dc>)
 8003ddc:	6812      	ldr	r2, [r2, #0]
 8003dde:	6413      	str	r3, [r2, #64]	; 0x40
 8003de0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003de4:	f001 fca0 	bl	8005728 <HAL_Delay>
 8003de8:	4b47      	ldr	r3, [pc, #284]	; (8003f08 <runFRTask+0x3d8>)
 8003dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dee:	4a48      	ldr	r2, [pc, #288]	; (8003f10 <runFRTask+0x3e0>)
 8003df0:	6013      	str	r3, [r2, #0]
 8003df2:	4b45      	ldr	r3, [pc, #276]	; (8003f08 <runFRTask+0x3d8>)
 8003df4:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	bf0c      	ite	eq
 8003dfc:	2301      	moveq	r3, #1
 8003dfe:	2300      	movne	r3, #0
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	461a      	mov	r2, r3
 8003e04:	2104      	movs	r1, #4
 8003e06:	4843      	ldr	r0, [pc, #268]	; (8003f14 <runFRTask+0x3e4>)
 8003e08:	f002 fa24 	bl	8006254 <HAL_GPIO_WritePin>
 8003e0c:	4b3e      	ldr	r3, [pc, #248]	; (8003f08 <runFRTask+0x3d8>)
 8003e0e:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	bf14      	ite	ne
 8003e16:	2301      	movne	r3, #1
 8003e18:	2300      	moveq	r3, #0
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	2108      	movs	r1, #8
 8003e20:	483c      	ldr	r0, [pc, #240]	; (8003f14 <runFRTask+0x3e4>)
 8003e22:	f002 fa17 	bl	8006254 <HAL_GPIO_WritePin>
 8003e26:	4b38      	ldr	r3, [pc, #224]	; (8003f08 <runFRTask+0x3d8>)
 8003e28:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	bf0c      	ite	eq
 8003e30:	2301      	moveq	r3, #1
 8003e32:	2300      	movne	r3, #0
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	461a      	mov	r2, r3
 8003e38:	2120      	movs	r1, #32
 8003e3a:	4836      	ldr	r0, [pc, #216]	; (8003f14 <runFRTask+0x3e4>)
 8003e3c:	f002 fa0a 	bl	8006254 <HAL_GPIO_WritePin>
 8003e40:	4b31      	ldr	r3, [pc, #196]	; (8003f08 <runFRTask+0x3d8>)
 8003e42:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	bf14      	ite	ne
 8003e4a:	2301      	movne	r3, #1
 8003e4c:	2300      	moveq	r3, #0
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	461a      	mov	r2, r3
 8003e52:	2110      	movs	r1, #16
 8003e54:	482f      	ldr	r0, [pc, #188]	; (8003f14 <runFRTask+0x3e4>)
 8003e56:	f002 f9fd 	bl	8006254 <HAL_GPIO_WritePin>
 8003e5a:	4b2b      	ldr	r3, [pc, #172]	; (8003f08 <runFRTask+0x3d8>)
 8003e5c:	f8b3 2080 	ldrh.w	r2, [r3, #128]	; 0x80
 8003e60:	4b2d      	ldr	r3, [pc, #180]	; (8003f18 <runFRTask+0x3e8>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	635a      	str	r2, [r3, #52]	; 0x34
 8003e66:	4b28      	ldr	r3, [pc, #160]	; (8003f08 <runFRTask+0x3d8>)
 8003e68:	f8b3 2082 	ldrh.w	r2, [r3, #130]	; 0x82
 8003e6c:	4b2a      	ldr	r3, [pc, #168]	; (8003f18 <runFRTask+0x3e8>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003e72:	4827      	ldr	r0, [pc, #156]	; (8003f10 <runFRTask+0x3e0>)
 8003e74:	f7ff f80c 	bl	8002e90 <RobotTurn>

        targetDist = 3;
 8003e78:	4b28      	ldr	r3, [pc, #160]	; (8003f1c <runFRTask+0x3ec>)
 8003e7a:	4a29      	ldr	r2, [pc, #164]	; (8003f20 <runFRTask+0x3f0>)
 8003e7c:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8003e7e:	2200      	movs	r2, #0
 8003e80:	2100      	movs	r1, #0
 8003e82:	4826      	ldr	r0, [pc, #152]	; (8003f1c <runFRTask+0x3ec>)
 8003e84:	f7fe fd10 	bl	80028a8 <RobotMoveDist>

        break;
 8003e88:	bf00      	nop
      }
      clickOnce = 0;
 8003e8a:	4b26      	ldr	r3, [pc, #152]	; (8003f24 <runFRTask+0x3f4>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 8003e90:	4b25      	ldr	r3, [pc, #148]	; (8003f28 <runFRTask+0x3f8>)
 8003e92:	781a      	ldrb	r2, [r3, #0]
 8003e94:	4b25      	ldr	r3, [pc, #148]	; (8003f2c <runFRTask+0x3fc>)
 8003e96:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 8003e98:	4b23      	ldr	r3, [pc, #140]	; (8003f28 <runFRTask+0x3f8>)
 8003e9a:	220b      	movs	r2, #11
 8003e9c:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8003e9e:	4b24      	ldr	r3, [pc, #144]	; (8003f30 <runFRTask+0x400>)
 8003ea0:	781a      	ldrb	r2, [r3, #0]
 8003ea2:	4b23      	ldr	r3, [pc, #140]	; (8003f30 <runFRTask+0x400>)
 8003ea4:	785b      	ldrb	r3, [r3, #1]
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d112      	bne.n	8003ed0 <runFRTask+0x3a0>
      {
        __CLEAR_CURCMD(curCmd);
 8003eaa:	4b22      	ldr	r3, [pc, #136]	; (8003f34 <runFRTask+0x404>)
 8003eac:	2264      	movs	r2, #100	; 0x64
 8003eae:	701a      	strb	r2, [r3, #0]
 8003eb0:	4b20      	ldr	r3, [pc, #128]	; (8003f34 <runFRTask+0x404>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8003eb6:	4a20      	ldr	r2, [pc, #128]	; (8003f38 <runFRTask+0x408>)
 8003eb8:	210f      	movs	r1, #15
 8003eba:	4820      	ldr	r0, [pc, #128]	; (8003f3c <runFRTask+0x40c>)
 8003ebc:	f009 fdf0 	bl	800daa0 <sniprintf>
 8003ec0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ec4:	2206      	movs	r2, #6
 8003ec6:	491e      	ldr	r1, [pc, #120]	; (8003f40 <runFRTask+0x410>)
 8003ec8:	481e      	ldr	r0, [pc, #120]	; (8003f44 <runFRTask+0x414>)
 8003eca:	f005 fcf6 	bl	80098ba <HAL_UART_Transmit>
 8003ece:	e633      	b.n	8003b38 <runFRTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8003ed0:	4b17      	ldr	r3, [pc, #92]	; (8003f30 <runFRTask+0x400>)
 8003ed2:	785b      	ldrb	r3, [r3, #1]
 8003ed4:	4a17      	ldr	r2, [pc, #92]	; (8003f34 <runFRTask+0x404>)
 8003ed6:	4916      	ldr	r1, [pc, #88]	; (8003f30 <runFRTask+0x400>)
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	440b      	add	r3, r1
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	6013      	str	r3, [r2, #0]
 8003ee0:	4b13      	ldr	r3, [pc, #76]	; (8003f30 <runFRTask+0x400>)
 8003ee2:	785b      	ldrb	r3, [r3, #1]
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	4a12      	ldr	r2, [pc, #72]	; (8003f30 <runFRTask+0x400>)
 8003ee8:	7892      	ldrb	r2, [r2, #2]
 8003eea:	fb93 f1f2 	sdiv	r1, r3, r2
 8003eee:	fb01 f202 	mul.w	r2, r1, r2
 8003ef2:	1a9b      	subs	r3, r3, r2
 8003ef4:	b2da      	uxtb	r2, r3
 8003ef6:	4b0e      	ldr	r3, [pc, #56]	; (8003f30 <runFRTask+0x400>)
 8003ef8:	705a      	strb	r2, [r3, #1]
 8003efa:	4a13      	ldr	r2, [pc, #76]	; (8003f48 <runFRTask+0x418>)
 8003efc:	210f      	movs	r1, #15
 8003efe:	480f      	ldr	r0, [pc, #60]	; (8003f3c <runFRTask+0x40c>)
 8003f00:	f009 fdce 	bl	800daa0 <sniprintf>
    if (curTask != TASK_FR)
 8003f04:	e618      	b.n	8003b38 <runFRTask+0x8>
 8003f06:	bf00      	nop
 8003f08:	20000004 	.word	0x20000004
 8003f0c:	200002a0 	.word	0x200002a0
 8003f10:	200004d4 	.word	0x200004d4
 8003f14:	40020000 	.word	0x40020000
 8003f18:	200003c0 	.word	0x200003c0
 8003f1c:	200004e8 	.word	0x200004e8
 8003f20:	40400000 	.word	0x40400000
 8003f24:	20000540 	.word	0x20000540
 8003f28:	20000134 	.word	0x20000134
 8003f2c:	20000135 	.word	0x20000135
 8003f30:	20000488 	.word	0x20000488
 8003f34:	200004bc 	.word	0x200004bc
 8003f38:	0800e4a0 	.word	0x0800e4a0
 8003f3c:	200004c0 	.word	0x200004c0
 8003f40:	0800e4a8 	.word	0x0800e4a8
 8003f44:	20000408 	.word	0x20000408
 8003f48:	0800e4b0 	.word	0x0800e4b0

08003f4c <runBLTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runBLTask */
void runBLTask(void *argument)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b082      	sub	sp, #8
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBLTask */

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_BL)
 8003f54:	4b96      	ldr	r3, [pc, #600]	; (80041b0 <runBLTask+0x264>)
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	2b04      	cmp	r3, #4
 8003f5a:	d004      	beq.n	8003f66 <runBLTask+0x1a>
      osDelay(1000);
 8003f5c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f60:	f006 fdf6 	bl	800ab50 <osDelay>
 8003f64:	e7f6      	b.n	8003f54 <runBLTask+0x8>
    else
    {

      switch (curCmd.val)
 8003f66:	4b93      	ldr	r3, [pc, #588]	; (80041b4 <runBLTask+0x268>)
 8003f68:	885b      	ldrh	r3, [r3, #2]
 8003f6a:	2b14      	cmp	r3, #20
 8003f6c:	f000 8084 	beq.w	8004078 <runBLTask+0x12c>
 8003f70:	2b1e      	cmp	r3, #30
 8003f72:	f040 80fa 	bne.w	800416a <runBLTask+0x21e>
      {
      case 30: // BL30 (outdoor 3x2)
        targetDist = 1;
 8003f76:	4b90      	ldr	r3, [pc, #576]	; (80041b8 <runBLTask+0x26c>)
 8003f78:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003f7c:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003f7e:	2200      	movs	r2, #0
 8003f80:	2101      	movs	r1, #1
 8003f82:	488d      	ldr	r0, [pc, #564]	; (80041b8 <runBLTask+0x26c>)
 8003f84:	f7fe fc90 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BL30], &htim8, &htim1, targetAngle);
 8003f88:	4b8c      	ldr	r3, [pc, #560]	; (80041bc <runBLTask+0x270>)
 8003f8a:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 8003f8e:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 80041c0 <runBLTask+0x274>
 8003f92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f9a:	dd02      	ble.n	8003fa2 <runBLTask+0x56>
 8003f9c:	f240 1309 	movw	r3, #265	; 0x109
 8003fa0:	e012      	b.n	8003fc8 <runBLTask+0x7c>
 8003fa2:	4b86      	ldr	r3, [pc, #536]	; (80041bc <runBLTask+0x270>)
 8003fa4:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 8003fa8:	ed9f 7a86 	vldr	s14, [pc, #536]	; 80041c4 <runBLTask+0x278>
 8003fac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fb4:	d501      	bpl.n	8003fba <runBLTask+0x6e>
 8003fb6:	2346      	movs	r3, #70	; 0x46
 8003fb8:	e006      	b.n	8003fc8 <runBLTask+0x7c>
 8003fba:	4b80      	ldr	r3, [pc, #512]	; (80041bc <runBLTask+0x270>)
 8003fbc:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 8003fc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fc4:	ee17 3a90 	vmov	r3, s15
 8003fc8:	4a7f      	ldr	r2, [pc, #508]	; (80041c8 <runBLTask+0x27c>)
 8003fca:	6812      	ldr	r2, [r2, #0]
 8003fcc:	6413      	str	r3, [r2, #64]	; 0x40
 8003fce:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003fd2:	f001 fba9 	bl	8005728 <HAL_Delay>
 8003fd6:	4b79      	ldr	r3, [pc, #484]	; (80041bc <runBLTask+0x270>)
 8003fd8:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8003fdc:	4a7b      	ldr	r2, [pc, #492]	; (80041cc <runBLTask+0x280>)
 8003fde:	6013      	str	r3, [r2, #0]
 8003fe0:	4b76      	ldr	r3, [pc, #472]	; (80041bc <runBLTask+0x270>)
 8003fe2:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	bf0c      	ite	eq
 8003fea:	2301      	moveq	r3, #1
 8003fec:	2300      	movne	r3, #0
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	2104      	movs	r1, #4
 8003ff4:	4876      	ldr	r0, [pc, #472]	; (80041d0 <runBLTask+0x284>)
 8003ff6:	f002 f92d 	bl	8006254 <HAL_GPIO_WritePin>
 8003ffa:	4b70      	ldr	r3, [pc, #448]	; (80041bc <runBLTask+0x270>)
 8003ffc:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8004000:	2b00      	cmp	r3, #0
 8004002:	bf14      	ite	ne
 8004004:	2301      	movne	r3, #1
 8004006:	2300      	moveq	r3, #0
 8004008:	b2db      	uxtb	r3, r3
 800400a:	461a      	mov	r2, r3
 800400c:	2108      	movs	r1, #8
 800400e:	4870      	ldr	r0, [pc, #448]	; (80041d0 <runBLTask+0x284>)
 8004010:	f002 f920 	bl	8006254 <HAL_GPIO_WritePin>
 8004014:	4b69      	ldr	r3, [pc, #420]	; (80041bc <runBLTask+0x270>)
 8004016:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 800401a:	2b00      	cmp	r3, #0
 800401c:	bf0c      	ite	eq
 800401e:	2301      	moveq	r3, #1
 8004020:	2300      	movne	r3, #0
 8004022:	b2db      	uxtb	r3, r3
 8004024:	461a      	mov	r2, r3
 8004026:	2120      	movs	r1, #32
 8004028:	4869      	ldr	r0, [pc, #420]	; (80041d0 <runBLTask+0x284>)
 800402a:	f002 f913 	bl	8006254 <HAL_GPIO_WritePin>
 800402e:	4b63      	ldr	r3, [pc, #396]	; (80041bc <runBLTask+0x270>)
 8004030:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8004034:	2b00      	cmp	r3, #0
 8004036:	bf14      	ite	ne
 8004038:	2301      	movne	r3, #1
 800403a:	2300      	moveq	r3, #0
 800403c:	b2db      	uxtb	r3, r3
 800403e:	461a      	mov	r2, r3
 8004040:	2110      	movs	r1, #16
 8004042:	4863      	ldr	r0, [pc, #396]	; (80041d0 <runBLTask+0x284>)
 8004044:	f002 f906 	bl	8006254 <HAL_GPIO_WritePin>
 8004048:	4b5c      	ldr	r3, [pc, #368]	; (80041bc <runBLTask+0x270>)
 800404a:	f8b3 2110 	ldrh.w	r2, [r3, #272]	; 0x110
 800404e:	4b61      	ldr	r3, [pc, #388]	; (80041d4 <runBLTask+0x288>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	635a      	str	r2, [r3, #52]	; 0x34
 8004054:	4b59      	ldr	r3, [pc, #356]	; (80041bc <runBLTask+0x270>)
 8004056:	f8b3 2112 	ldrh.w	r2, [r3, #274]	; 0x112
 800405a:	4b5e      	ldr	r3, [pc, #376]	; (80041d4 <runBLTask+0x288>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8004060:	485a      	ldr	r0, [pc, #360]	; (80041cc <runBLTask+0x280>)
 8004062:	f7fe ff15 	bl	8002e90 <RobotTurn>
        // osDelay(10);
        targetDist = 6;
 8004066:	4b54      	ldr	r3, [pc, #336]	; (80041b8 <runBLTask+0x26c>)
 8004068:	4a5b      	ldr	r2, [pc, #364]	; (80041d8 <runBLTask+0x28c>)
 800406a:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 800406c:	2200      	movs	r2, #0
 800406e:	2100      	movs	r1, #0
 8004070:	4851      	ldr	r0, [pc, #324]	; (80041b8 <runBLTask+0x26c>)
 8004072:	f7fe fc19 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        break;
 8004076:	e111      	b.n	800429c <runBLTask+0x350>
      case 20: // BL20 (outdoor 3x1)
        // targetDist = 4;
        // RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BL20], &htim8, &htim1, targetAngle);
 8004078:	4b50      	ldr	r3, [pc, #320]	; (80041bc <runBLTask+0x270>)
 800407a:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 800407e:	ed9f 7a50 	vldr	s14, [pc, #320]	; 80041c0 <runBLTask+0x274>
 8004082:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800408a:	dd02      	ble.n	8004092 <runBLTask+0x146>
 800408c:	f240 1309 	movw	r3, #265	; 0x109
 8004090:	e012      	b.n	80040b8 <runBLTask+0x16c>
 8004092:	4b4a      	ldr	r3, [pc, #296]	; (80041bc <runBLTask+0x270>)
 8004094:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8004098:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80041c4 <runBLTask+0x278>
 800409c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80040a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040a4:	d501      	bpl.n	80040aa <runBLTask+0x15e>
 80040a6:	2346      	movs	r3, #70	; 0x46
 80040a8:	e006      	b.n	80040b8 <runBLTask+0x16c>
 80040aa:	4b44      	ldr	r3, [pc, #272]	; (80041bc <runBLTask+0x270>)
 80040ac:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 80040b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040b4:	ee17 3a90 	vmov	r3, s15
 80040b8:	4a43      	ldr	r2, [pc, #268]	; (80041c8 <runBLTask+0x27c>)
 80040ba:	6812      	ldr	r2, [r2, #0]
 80040bc:	6413      	str	r3, [r2, #64]	; 0x40
 80040be:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80040c2:	f001 fb31 	bl	8005728 <HAL_Delay>
 80040c6:	4b3d      	ldr	r3, [pc, #244]	; (80041bc <runBLTask+0x270>)
 80040c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80040cc:	4a3f      	ldr	r2, [pc, #252]	; (80041cc <runBLTask+0x280>)
 80040ce:	6013      	str	r3, [r2, #0]
 80040d0:	4b3a      	ldr	r3, [pc, #232]	; (80041bc <runBLTask+0x270>)
 80040d2:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	bf0c      	ite	eq
 80040da:	2301      	moveq	r3, #1
 80040dc:	2300      	movne	r3, #0
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	461a      	mov	r2, r3
 80040e2:	2104      	movs	r1, #4
 80040e4:	483a      	ldr	r0, [pc, #232]	; (80041d0 <runBLTask+0x284>)
 80040e6:	f002 f8b5 	bl	8006254 <HAL_GPIO_WritePin>
 80040ea:	4b34      	ldr	r3, [pc, #208]	; (80041bc <runBLTask+0x270>)
 80040ec:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	bf14      	ite	ne
 80040f4:	2301      	movne	r3, #1
 80040f6:	2300      	moveq	r3, #0
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	461a      	mov	r2, r3
 80040fc:	2108      	movs	r1, #8
 80040fe:	4834      	ldr	r0, [pc, #208]	; (80041d0 <runBLTask+0x284>)
 8004100:	f002 f8a8 	bl	8006254 <HAL_GPIO_WritePin>
 8004104:	4b2d      	ldr	r3, [pc, #180]	; (80041bc <runBLTask+0x270>)
 8004106:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800410a:	2b00      	cmp	r3, #0
 800410c:	bf0c      	ite	eq
 800410e:	2301      	moveq	r3, #1
 8004110:	2300      	movne	r3, #0
 8004112:	b2db      	uxtb	r3, r3
 8004114:	461a      	mov	r2, r3
 8004116:	2120      	movs	r1, #32
 8004118:	482d      	ldr	r0, [pc, #180]	; (80041d0 <runBLTask+0x284>)
 800411a:	f002 f89b 	bl	8006254 <HAL_GPIO_WritePin>
 800411e:	4b27      	ldr	r3, [pc, #156]	; (80041bc <runBLTask+0x270>)
 8004120:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004124:	2b00      	cmp	r3, #0
 8004126:	bf14      	ite	ne
 8004128:	2301      	movne	r3, #1
 800412a:	2300      	moveq	r3, #0
 800412c:	b2db      	uxtb	r3, r3
 800412e:	461a      	mov	r2, r3
 8004130:	2110      	movs	r1, #16
 8004132:	4827      	ldr	r0, [pc, #156]	; (80041d0 <runBLTask+0x284>)
 8004134:	f002 f88e 	bl	8006254 <HAL_GPIO_WritePin>
 8004138:	4b20      	ldr	r3, [pc, #128]	; (80041bc <runBLTask+0x270>)
 800413a:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	; 0xd0
 800413e:	4b25      	ldr	r3, [pc, #148]	; (80041d4 <runBLTask+0x288>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	635a      	str	r2, [r3, #52]	; 0x34
 8004144:	4b1d      	ldr	r3, [pc, #116]	; (80041bc <runBLTask+0x270>)
 8004146:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	; 0xd2
 800414a:	4b22      	ldr	r3, [pc, #136]	; (80041d4 <runBLTask+0x288>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8004150:	481e      	ldr	r0, [pc, #120]	; (80041cc <runBLTask+0x280>)
 8004152:	f7fe fe9d 	bl	8002e90 <RobotTurn>
        // osDelay(10);
        targetDist = 4;
 8004156:	4b18      	ldr	r3, [pc, #96]	; (80041b8 <runBLTask+0x26c>)
 8004158:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800415c:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 800415e:	2200      	movs	r2, #0
 8004160:	2100      	movs	r1, #0
 8004162:	4815      	ldr	r0, [pc, #84]	; (80041b8 <runBLTask+0x26c>)
 8004164:	f7fe fba0 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        break;
 8004168:	e098      	b.n	800429c <runBLTask+0x350>
      default: // BL00 (indoor 3x2)
        targetDist = 1;
 800416a:	4b13      	ldr	r3, [pc, #76]	; (80041b8 <runBLTask+0x26c>)
 800416c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004170:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004172:	2200      	movs	r2, #0
 8004174:	2100      	movs	r1, #0
 8004176:	4810      	ldr	r0, [pc, #64]	; (80041b8 <runBLTask+0x26c>)
 8004178:	f7fe fb96 	bl	80028a8 <RobotMoveDist>

        __SET_CMD_CONFIG(cfgs[CONFIG_BL00], &htim8, &htim1, targetAngle);
 800417c:	4b0f      	ldr	r3, [pc, #60]	; (80041bc <runBLTask+0x270>)
 800417e:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8004182:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80041c0 <runBLTask+0x274>
 8004186:	eef4 7ac7 	vcmpe.f32	s15, s14
 800418a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800418e:	dd02      	ble.n	8004196 <runBLTask+0x24a>
 8004190:	f240 1309 	movw	r3, #265	; 0x109
 8004194:	e029      	b.n	80041ea <runBLTask+0x29e>
 8004196:	4b09      	ldr	r3, [pc, #36]	; (80041bc <runBLTask+0x270>)
 8004198:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 800419c:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80041c4 <runBLTask+0x278>
 80041a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041a8:	d518      	bpl.n	80041dc <runBLTask+0x290>
 80041aa:	2346      	movs	r3, #70	; 0x46
 80041ac:	e01d      	b.n	80041ea <runBLTask+0x29e>
 80041ae:	bf00      	nop
 80041b0:	20000134 	.word	0x20000134
 80041b4:	200004bc 	.word	0x200004bc
 80041b8:	200004e8 	.word	0x200004e8
 80041bc:	20000004 	.word	0x20000004
 80041c0:	43848000 	.word	0x43848000
 80041c4:	428c0000 	.word	0x428c0000
 80041c8:	200002a0 	.word	0x200002a0
 80041cc:	200004d4 	.word	0x200004d4
 80041d0:	40020000 	.word	0x40020000
 80041d4:	200003c0 	.word	0x200003c0
 80041d8:	40c00000 	.word	0x40c00000
 80041dc:	4b4e      	ldr	r3, [pc, #312]	; (8004318 <runBLTask+0x3cc>)
 80041de:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80041e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041e6:	ee17 3a90 	vmov	r3, s15
 80041ea:	4a4c      	ldr	r2, [pc, #304]	; (800431c <runBLTask+0x3d0>)
 80041ec:	6812      	ldr	r2, [r2, #0]
 80041ee:	6413      	str	r3, [r2, #64]	; 0x40
 80041f0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80041f4:	f001 fa98 	bl	8005728 <HAL_Delay>
 80041f8:	4b47      	ldr	r3, [pc, #284]	; (8004318 <runBLTask+0x3cc>)
 80041fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80041fe:	4a48      	ldr	r2, [pc, #288]	; (8004320 <runBLTask+0x3d4>)
 8004200:	6013      	str	r3, [r2, #0]
 8004202:	4b45      	ldr	r3, [pc, #276]	; (8004318 <runBLTask+0x3cc>)
 8004204:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8004208:	2b00      	cmp	r3, #0
 800420a:	bf0c      	ite	eq
 800420c:	2301      	moveq	r3, #1
 800420e:	2300      	movne	r3, #0
 8004210:	b2db      	uxtb	r3, r3
 8004212:	461a      	mov	r2, r3
 8004214:	2104      	movs	r1, #4
 8004216:	4843      	ldr	r0, [pc, #268]	; (8004324 <runBLTask+0x3d8>)
 8004218:	f002 f81c 	bl	8006254 <HAL_GPIO_WritePin>
 800421c:	4b3e      	ldr	r3, [pc, #248]	; (8004318 <runBLTask+0x3cc>)
 800421e:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8004222:	2b00      	cmp	r3, #0
 8004224:	bf14      	ite	ne
 8004226:	2301      	movne	r3, #1
 8004228:	2300      	moveq	r3, #0
 800422a:	b2db      	uxtb	r3, r3
 800422c:	461a      	mov	r2, r3
 800422e:	2108      	movs	r1, #8
 8004230:	483c      	ldr	r0, [pc, #240]	; (8004324 <runBLTask+0x3d8>)
 8004232:	f002 f80f 	bl	8006254 <HAL_GPIO_WritePin>
 8004236:	4b38      	ldr	r3, [pc, #224]	; (8004318 <runBLTask+0x3cc>)
 8004238:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 800423c:	2b00      	cmp	r3, #0
 800423e:	bf0c      	ite	eq
 8004240:	2301      	moveq	r3, #1
 8004242:	2300      	movne	r3, #0
 8004244:	b2db      	uxtb	r3, r3
 8004246:	461a      	mov	r2, r3
 8004248:	2120      	movs	r1, #32
 800424a:	4836      	ldr	r0, [pc, #216]	; (8004324 <runBLTask+0x3d8>)
 800424c:	f002 f802 	bl	8006254 <HAL_GPIO_WritePin>
 8004250:	4b31      	ldr	r3, [pc, #196]	; (8004318 <runBLTask+0x3cc>)
 8004252:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8004256:	2b00      	cmp	r3, #0
 8004258:	bf14      	ite	ne
 800425a:	2301      	movne	r3, #1
 800425c:	2300      	moveq	r3, #0
 800425e:	b2db      	uxtb	r3, r3
 8004260:	461a      	mov	r2, r3
 8004262:	2110      	movs	r1, #16
 8004264:	482f      	ldr	r0, [pc, #188]	; (8004324 <runBLTask+0x3d8>)
 8004266:	f001 fff5 	bl	8006254 <HAL_GPIO_WritePin>
 800426a:	4b2b      	ldr	r3, [pc, #172]	; (8004318 <runBLTask+0x3cc>)
 800426c:	f8b3 2090 	ldrh.w	r2, [r3, #144]	; 0x90
 8004270:	4b2d      	ldr	r3, [pc, #180]	; (8004328 <runBLTask+0x3dc>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	635a      	str	r2, [r3, #52]	; 0x34
 8004276:	4b28      	ldr	r3, [pc, #160]	; (8004318 <runBLTask+0x3cc>)
 8004278:	f8b3 2092 	ldrh.w	r2, [r3, #146]	; 0x92
 800427c:	4b2a      	ldr	r3, [pc, #168]	; (8004328 <runBLTask+0x3dc>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8004282:	4827      	ldr	r0, [pc, #156]	; (8004320 <runBLTask+0x3d4>)
 8004284:	f7fe fe04 	bl	8002e90 <RobotTurn>

        targetDist = 8;
 8004288:	4b28      	ldr	r3, [pc, #160]	; (800432c <runBLTask+0x3e0>)
 800428a:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 800428e:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004290:	2200      	movs	r2, #0
 8004292:	2100      	movs	r1, #0
 8004294:	4825      	ldr	r0, [pc, #148]	; (800432c <runBLTask+0x3e0>)
 8004296:	f7fe fb07 	bl	80028a8 <RobotMoveDist>

        break;
 800429a:	bf00      	nop
      }
      clickOnce = 0;
 800429c:	4b24      	ldr	r3, [pc, #144]	; (8004330 <runBLTask+0x3e4>)
 800429e:	2200      	movs	r2, #0
 80042a0:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 80042a2:	4b24      	ldr	r3, [pc, #144]	; (8004334 <runBLTask+0x3e8>)
 80042a4:	781a      	ldrb	r2, [r3, #0]
 80042a6:	4b24      	ldr	r3, [pc, #144]	; (8004338 <runBLTask+0x3ec>)
 80042a8:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 80042aa:	4b22      	ldr	r3, [pc, #136]	; (8004334 <runBLTask+0x3e8>)
 80042ac:	220b      	movs	r2, #11
 80042ae:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 80042b0:	4b22      	ldr	r3, [pc, #136]	; (800433c <runBLTask+0x3f0>)
 80042b2:	781a      	ldrb	r2, [r3, #0]
 80042b4:	4b21      	ldr	r3, [pc, #132]	; (800433c <runBLTask+0x3f0>)
 80042b6:	785b      	ldrb	r3, [r3, #1]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d112      	bne.n	80042e2 <runBLTask+0x396>
      {
        __CLEAR_CURCMD(curCmd);
 80042bc:	4b20      	ldr	r3, [pc, #128]	; (8004340 <runBLTask+0x3f4>)
 80042be:	2264      	movs	r2, #100	; 0x64
 80042c0:	701a      	strb	r2, [r3, #0]
 80042c2:	4b1f      	ldr	r3, [pc, #124]	; (8004340 <runBLTask+0x3f4>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 80042c8:	4a1e      	ldr	r2, [pc, #120]	; (8004344 <runBLTask+0x3f8>)
 80042ca:	210f      	movs	r1, #15
 80042cc:	481e      	ldr	r0, [pc, #120]	; (8004348 <runBLTask+0x3fc>)
 80042ce:	f009 fbe7 	bl	800daa0 <sniprintf>
 80042d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80042d6:	2206      	movs	r2, #6
 80042d8:	491c      	ldr	r1, [pc, #112]	; (800434c <runBLTask+0x400>)
 80042da:	481d      	ldr	r0, [pc, #116]	; (8004350 <runBLTask+0x404>)
 80042dc:	f005 faed 	bl	80098ba <HAL_UART_Transmit>
 80042e0:	e638      	b.n	8003f54 <runBLTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 80042e2:	4b16      	ldr	r3, [pc, #88]	; (800433c <runBLTask+0x3f0>)
 80042e4:	785b      	ldrb	r3, [r3, #1]
 80042e6:	4a16      	ldr	r2, [pc, #88]	; (8004340 <runBLTask+0x3f4>)
 80042e8:	4914      	ldr	r1, [pc, #80]	; (800433c <runBLTask+0x3f0>)
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	440b      	add	r3, r1
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	6013      	str	r3, [r2, #0]
 80042f2:	4b12      	ldr	r3, [pc, #72]	; (800433c <runBLTask+0x3f0>)
 80042f4:	785b      	ldrb	r3, [r3, #1]
 80042f6:	3301      	adds	r3, #1
 80042f8:	4a10      	ldr	r2, [pc, #64]	; (800433c <runBLTask+0x3f0>)
 80042fa:	7892      	ldrb	r2, [r2, #2]
 80042fc:	fb93 f1f2 	sdiv	r1, r3, r2
 8004300:	fb01 f202 	mul.w	r2, r1, r2
 8004304:	1a9b      	subs	r3, r3, r2
 8004306:	b2da      	uxtb	r2, r3
 8004308:	4b0c      	ldr	r3, [pc, #48]	; (800433c <runBLTask+0x3f0>)
 800430a:	705a      	strb	r2, [r3, #1]
 800430c:	4a11      	ldr	r2, [pc, #68]	; (8004354 <runBLTask+0x408>)
 800430e:	210f      	movs	r1, #15
 8004310:	480d      	ldr	r0, [pc, #52]	; (8004348 <runBLTask+0x3fc>)
 8004312:	f009 fbc5 	bl	800daa0 <sniprintf>
    if (curTask != TASK_BL)
 8004316:	e61d      	b.n	8003f54 <runBLTask+0x8>
 8004318:	20000004 	.word	0x20000004
 800431c:	200002a0 	.word	0x200002a0
 8004320:	200004d4 	.word	0x200004d4
 8004324:	40020000 	.word	0x40020000
 8004328:	200003c0 	.word	0x200003c0
 800432c:	200004e8 	.word	0x200004e8
 8004330:	20000540 	.word	0x20000540
 8004334:	20000134 	.word	0x20000134
 8004338:	20000135 	.word	0x20000135
 800433c:	20000488 	.word	0x20000488
 8004340:	200004bc 	.word	0x200004bc
 8004344:	0800e4a0 	.word	0x0800e4a0
 8004348:	200004c0 	.word	0x200004c0
 800434c:	0800e4a8 	.word	0x0800e4a8
 8004350:	20000408 	.word	0x20000408
 8004354:	0800e4b0 	.word	0x0800e4b0

08004358 <runBRTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runBRTask */
void runBRTask(void *argument)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b082      	sub	sp, #8
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBRTask */

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_BR)
 8004360:	4b95      	ldr	r3, [pc, #596]	; (80045b8 <runBRTask+0x260>)
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	2b05      	cmp	r3, #5
 8004366:	d004      	beq.n	8004372 <runBRTask+0x1a>
      osDelay(1000);
 8004368:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800436c:	f006 fbf0 	bl	800ab50 <osDelay>
 8004370:	e7f6      	b.n	8004360 <runBRTask+0x8>
    else
    {

      switch (curCmd.val)
 8004372:	4b92      	ldr	r3, [pc, #584]	; (80045bc <runBRTask+0x264>)
 8004374:	885b      	ldrh	r3, [r3, #2]
 8004376:	2b14      	cmp	r3, #20
 8004378:	f000 8084 	beq.w	8004484 <runBRTask+0x12c>
 800437c:	2b1e      	cmp	r3, #30
 800437e:	f040 80fa 	bne.w	8004576 <runBRTask+0x21e>
      {
      case 30: // BR30 (4x2)
        targetDist = 2;
 8004382:	4b8f      	ldr	r3, [pc, #572]	; (80045c0 <runBRTask+0x268>)
 8004384:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004388:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 800438a:	2200      	movs	r2, #0
 800438c:	2100      	movs	r1, #0
 800438e:	488c      	ldr	r0, [pc, #560]	; (80045c0 <runBRTask+0x268>)
 8004390:	f7fe fa8a 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BR30], &htim8, &htim1, targetAngle);
 8004394:	4b8b      	ldr	r3, [pc, #556]	; (80045c4 <runBRTask+0x26c>)
 8004396:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 800439a:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 80045c8 <runBRTask+0x270>
 800439e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043a6:	dd02      	ble.n	80043ae <runBRTask+0x56>
 80043a8:	f240 1309 	movw	r3, #265	; 0x109
 80043ac:	e012      	b.n	80043d4 <runBRTask+0x7c>
 80043ae:	4b85      	ldr	r3, [pc, #532]	; (80045c4 <runBRTask+0x26c>)
 80043b0:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 80043b4:	ed9f 7a85 	vldr	s14, [pc, #532]	; 80045cc <runBRTask+0x274>
 80043b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043c0:	d501      	bpl.n	80043c6 <runBRTask+0x6e>
 80043c2:	2346      	movs	r3, #70	; 0x46
 80043c4:	e006      	b.n	80043d4 <runBRTask+0x7c>
 80043c6:	4b7f      	ldr	r3, [pc, #508]	; (80045c4 <runBRTask+0x26c>)
 80043c8:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 80043cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043d0:	ee17 3a90 	vmov	r3, s15
 80043d4:	4a7e      	ldr	r2, [pc, #504]	; (80045d0 <runBRTask+0x278>)
 80043d6:	6812      	ldr	r2, [r2, #0]
 80043d8:	6413      	str	r3, [r2, #64]	; 0x40
 80043da:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80043de:	f001 f9a3 	bl	8005728 <HAL_Delay>
 80043e2:	4b78      	ldr	r3, [pc, #480]	; (80045c4 <runBRTask+0x26c>)
 80043e4:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80043e8:	4a7a      	ldr	r2, [pc, #488]	; (80045d4 <runBRTask+0x27c>)
 80043ea:	6013      	str	r3, [r2, #0]
 80043ec:	4b75      	ldr	r3, [pc, #468]	; (80045c4 <runBRTask+0x26c>)
 80043ee:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	bf0c      	ite	eq
 80043f6:	2301      	moveq	r3, #1
 80043f8:	2300      	movne	r3, #0
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	461a      	mov	r2, r3
 80043fe:	2104      	movs	r1, #4
 8004400:	4875      	ldr	r0, [pc, #468]	; (80045d8 <runBRTask+0x280>)
 8004402:	f001 ff27 	bl	8006254 <HAL_GPIO_WritePin>
 8004406:	4b6f      	ldr	r3, [pc, #444]	; (80045c4 <runBRTask+0x26c>)
 8004408:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 800440c:	2b00      	cmp	r3, #0
 800440e:	bf14      	ite	ne
 8004410:	2301      	movne	r3, #1
 8004412:	2300      	moveq	r3, #0
 8004414:	b2db      	uxtb	r3, r3
 8004416:	461a      	mov	r2, r3
 8004418:	2108      	movs	r1, #8
 800441a:	486f      	ldr	r0, [pc, #444]	; (80045d8 <runBRTask+0x280>)
 800441c:	f001 ff1a 	bl	8006254 <HAL_GPIO_WritePin>
 8004420:	4b68      	ldr	r3, [pc, #416]	; (80045c4 <runBRTask+0x26c>)
 8004422:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 8004426:	2b00      	cmp	r3, #0
 8004428:	bf0c      	ite	eq
 800442a:	2301      	moveq	r3, #1
 800442c:	2300      	movne	r3, #0
 800442e:	b2db      	uxtb	r3, r3
 8004430:	461a      	mov	r2, r3
 8004432:	2120      	movs	r1, #32
 8004434:	4868      	ldr	r0, [pc, #416]	; (80045d8 <runBRTask+0x280>)
 8004436:	f001 ff0d 	bl	8006254 <HAL_GPIO_WritePin>
 800443a:	4b62      	ldr	r3, [pc, #392]	; (80045c4 <runBRTask+0x26c>)
 800443c:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 8004440:	2b00      	cmp	r3, #0
 8004442:	bf14      	ite	ne
 8004444:	2301      	movne	r3, #1
 8004446:	2300      	moveq	r3, #0
 8004448:	b2db      	uxtb	r3, r3
 800444a:	461a      	mov	r2, r3
 800444c:	2110      	movs	r1, #16
 800444e:	4862      	ldr	r0, [pc, #392]	; (80045d8 <runBRTask+0x280>)
 8004450:	f001 ff00 	bl	8006254 <HAL_GPIO_WritePin>
 8004454:	4b5b      	ldr	r3, [pc, #364]	; (80045c4 <runBRTask+0x26c>)
 8004456:	f8b3 2120 	ldrh.w	r2, [r3, #288]	; 0x120
 800445a:	4b60      	ldr	r3, [pc, #384]	; (80045dc <runBRTask+0x284>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	635a      	str	r2, [r3, #52]	; 0x34
 8004460:	4b58      	ldr	r3, [pc, #352]	; (80045c4 <runBRTask+0x26c>)
 8004462:	f8b3 2122 	ldrh.w	r2, [r3, #290]	; 0x122
 8004466:	4b5d      	ldr	r3, [pc, #372]	; (80045dc <runBRTask+0x284>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 800446c:	4859      	ldr	r0, [pc, #356]	; (80045d4 <runBRTask+0x27c>)
 800446e:	f7fe fd0f 	bl	8002e90 <RobotTurn>
        // osDelay(10);
        targetDist = 7;
 8004472:	4b53      	ldr	r3, [pc, #332]	; (80045c0 <runBRTask+0x268>)
 8004474:	4a5a      	ldr	r2, [pc, #360]	; (80045e0 <runBRTask+0x288>)
 8004476:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004478:	2200      	movs	r2, #0
 800447a:	2100      	movs	r1, #0
 800447c:	4850      	ldr	r0, [pc, #320]	; (80045c0 <runBRTask+0x268>)
 800447e:	f7fe fa13 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        break;
 8004482:	e110      	b.n	80046a6 <runBRTask+0x34e>
      case 20: // BR20 (outdoor 3x1)
        // targetDist = 4;
        // RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BR20], &htim8, &htim1, targetAngle);
 8004484:	4b4f      	ldr	r3, [pc, #316]	; (80045c4 <runBRTask+0x26c>)
 8004486:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 800448a:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 80045c8 <runBRTask+0x270>
 800448e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004496:	dd02      	ble.n	800449e <runBRTask+0x146>
 8004498:	f240 1309 	movw	r3, #265	; 0x109
 800449c:	e012      	b.n	80044c4 <runBRTask+0x16c>
 800449e:	4b49      	ldr	r3, [pc, #292]	; (80045c4 <runBRTask+0x26c>)
 80044a0:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 80044a4:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80045cc <runBRTask+0x274>
 80044a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044b0:	d501      	bpl.n	80044b6 <runBRTask+0x15e>
 80044b2:	2346      	movs	r3, #70	; 0x46
 80044b4:	e006      	b.n	80044c4 <runBRTask+0x16c>
 80044b6:	4b43      	ldr	r3, [pc, #268]	; (80045c4 <runBRTask+0x26c>)
 80044b8:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 80044bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044c0:	ee17 3a90 	vmov	r3, s15
 80044c4:	4a42      	ldr	r2, [pc, #264]	; (80045d0 <runBRTask+0x278>)
 80044c6:	6812      	ldr	r2, [r2, #0]
 80044c8:	6413      	str	r3, [r2, #64]	; 0x40
 80044ca:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80044ce:	f001 f92b 	bl	8005728 <HAL_Delay>
 80044d2:	4b3c      	ldr	r3, [pc, #240]	; (80045c4 <runBRTask+0x26c>)
 80044d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80044d8:	4a3e      	ldr	r2, [pc, #248]	; (80045d4 <runBRTask+0x27c>)
 80044da:	6013      	str	r3, [r2, #0]
 80044dc:	4b39      	ldr	r3, [pc, #228]	; (80045c4 <runBRTask+0x26c>)
 80044de:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	bf0c      	ite	eq
 80044e6:	2301      	moveq	r3, #1
 80044e8:	2300      	movne	r3, #0
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	461a      	mov	r2, r3
 80044ee:	2104      	movs	r1, #4
 80044f0:	4839      	ldr	r0, [pc, #228]	; (80045d8 <runBRTask+0x280>)
 80044f2:	f001 feaf 	bl	8006254 <HAL_GPIO_WritePin>
 80044f6:	4b33      	ldr	r3, [pc, #204]	; (80045c4 <runBRTask+0x26c>)
 80044f8:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	bf14      	ite	ne
 8004500:	2301      	movne	r3, #1
 8004502:	2300      	moveq	r3, #0
 8004504:	b2db      	uxtb	r3, r3
 8004506:	461a      	mov	r2, r3
 8004508:	2108      	movs	r1, #8
 800450a:	4833      	ldr	r0, [pc, #204]	; (80045d8 <runBRTask+0x280>)
 800450c:	f001 fea2 	bl	8006254 <HAL_GPIO_WritePin>
 8004510:	4b2c      	ldr	r3, [pc, #176]	; (80045c4 <runBRTask+0x26c>)
 8004512:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 8004516:	2b00      	cmp	r3, #0
 8004518:	bf0c      	ite	eq
 800451a:	2301      	moveq	r3, #1
 800451c:	2300      	movne	r3, #0
 800451e:	b2db      	uxtb	r3, r3
 8004520:	461a      	mov	r2, r3
 8004522:	2120      	movs	r1, #32
 8004524:	482c      	ldr	r0, [pc, #176]	; (80045d8 <runBRTask+0x280>)
 8004526:	f001 fe95 	bl	8006254 <HAL_GPIO_WritePin>
 800452a:	4b26      	ldr	r3, [pc, #152]	; (80045c4 <runBRTask+0x26c>)
 800452c:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 8004530:	2b00      	cmp	r3, #0
 8004532:	bf14      	ite	ne
 8004534:	2301      	movne	r3, #1
 8004536:	2300      	moveq	r3, #0
 8004538:	b2db      	uxtb	r3, r3
 800453a:	461a      	mov	r2, r3
 800453c:	2110      	movs	r1, #16
 800453e:	4826      	ldr	r0, [pc, #152]	; (80045d8 <runBRTask+0x280>)
 8004540:	f001 fe88 	bl	8006254 <HAL_GPIO_WritePin>
 8004544:	4b1f      	ldr	r3, [pc, #124]	; (80045c4 <runBRTask+0x26c>)
 8004546:	f8b3 20e0 	ldrh.w	r2, [r3, #224]	; 0xe0
 800454a:	4b24      	ldr	r3, [pc, #144]	; (80045dc <runBRTask+0x284>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	635a      	str	r2, [r3, #52]	; 0x34
 8004550:	4b1c      	ldr	r3, [pc, #112]	; (80045c4 <runBRTask+0x26c>)
 8004552:	f8b3 20e2 	ldrh.w	r2, [r3, #226]	; 0xe2
 8004556:	4b21      	ldr	r3, [pc, #132]	; (80045dc <runBRTask+0x284>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 800455c:	481d      	ldr	r0, [pc, #116]	; (80045d4 <runBRTask+0x27c>)
 800455e:	f7fe fc97 	bl	8002e90 <RobotTurn>
        // osDelay(10);
        targetDist = 4;
 8004562:	4b17      	ldr	r3, [pc, #92]	; (80045c0 <runBRTask+0x268>)
 8004564:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8004568:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 800456a:	2200      	movs	r2, #0
 800456c:	2100      	movs	r1, #0
 800456e:	4814      	ldr	r0, [pc, #80]	; (80045c0 <runBRTask+0x268>)
 8004570:	f7fe f99a 	bl	80028a8 <RobotMoveDist>
        // osDelay(10);
        break;
 8004574:	e097      	b.n	80046a6 <runBRTask+0x34e>
      default: // BR00 (indoor 3x1)
        targetDist = 3;
 8004576:	4b12      	ldr	r3, [pc, #72]	; (80045c0 <runBRTask+0x268>)
 8004578:	4a1a      	ldr	r2, [pc, #104]	; (80045e4 <runBRTask+0x28c>)
 800457a:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 800457c:	2200      	movs	r2, #0
 800457e:	2101      	movs	r1, #1
 8004580:	480f      	ldr	r0, [pc, #60]	; (80045c0 <runBRTask+0x268>)
 8004582:	f7fe f991 	bl	80028a8 <RobotMoveDist>

        __SET_CMD_CONFIG(cfgs[CONFIG_BR00], &htim8, &htim1, targetAngle);
 8004586:	4b0f      	ldr	r3, [pc, #60]	; (80045c4 <runBRTask+0x26c>)
 8004588:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 800458c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80045c8 <runBRTask+0x270>
 8004590:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004598:	dd02      	ble.n	80045a0 <runBRTask+0x248>
 800459a:	f240 1309 	movw	r3, #265	; 0x109
 800459e:	e02a      	b.n	80045f6 <runBRTask+0x29e>
 80045a0:	4b08      	ldr	r3, [pc, #32]	; (80045c4 <runBRTask+0x26c>)
 80045a2:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 80045a6:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80045cc <runBRTask+0x274>
 80045aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045b2:	d519      	bpl.n	80045e8 <runBRTask+0x290>
 80045b4:	2346      	movs	r3, #70	; 0x46
 80045b6:	e01e      	b.n	80045f6 <runBRTask+0x29e>
 80045b8:	20000134 	.word	0x20000134
 80045bc:	200004bc 	.word	0x200004bc
 80045c0:	200004e8 	.word	0x200004e8
 80045c4:	20000004 	.word	0x20000004
 80045c8:	43848000 	.word	0x43848000
 80045cc:	428c0000 	.word	0x428c0000
 80045d0:	200002a0 	.word	0x200002a0
 80045d4:	200004d4 	.word	0x200004d4
 80045d8:	40020000 	.word	0x40020000
 80045dc:	200003c0 	.word	0x200003c0
 80045e0:	40e00000 	.word	0x40e00000
 80045e4:	40400000 	.word	0x40400000
 80045e8:	4b4e      	ldr	r3, [pc, #312]	; (8004724 <runBRTask+0x3cc>)
 80045ea:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 80045ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045f2:	ee17 3a90 	vmov	r3, s15
 80045f6:	4a4c      	ldr	r2, [pc, #304]	; (8004728 <runBRTask+0x3d0>)
 80045f8:	6812      	ldr	r2, [r2, #0]
 80045fa:	6413      	str	r3, [r2, #64]	; 0x40
 80045fc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004600:	f001 f892 	bl	8005728 <HAL_Delay>
 8004604:	4b47      	ldr	r3, [pc, #284]	; (8004724 <runBRTask+0x3cc>)
 8004606:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800460a:	4a48      	ldr	r2, [pc, #288]	; (800472c <runBRTask+0x3d4>)
 800460c:	6013      	str	r3, [r2, #0]
 800460e:	4b45      	ldr	r3, [pc, #276]	; (8004724 <runBRTask+0x3cc>)
 8004610:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8004614:	2b00      	cmp	r3, #0
 8004616:	bf0c      	ite	eq
 8004618:	2301      	moveq	r3, #1
 800461a:	2300      	movne	r3, #0
 800461c:	b2db      	uxtb	r3, r3
 800461e:	461a      	mov	r2, r3
 8004620:	2104      	movs	r1, #4
 8004622:	4843      	ldr	r0, [pc, #268]	; (8004730 <runBRTask+0x3d8>)
 8004624:	f001 fe16 	bl	8006254 <HAL_GPIO_WritePin>
 8004628:	4b3e      	ldr	r3, [pc, #248]	; (8004724 <runBRTask+0x3cc>)
 800462a:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 800462e:	2b00      	cmp	r3, #0
 8004630:	bf14      	ite	ne
 8004632:	2301      	movne	r3, #1
 8004634:	2300      	moveq	r3, #0
 8004636:	b2db      	uxtb	r3, r3
 8004638:	461a      	mov	r2, r3
 800463a:	2108      	movs	r1, #8
 800463c:	483c      	ldr	r0, [pc, #240]	; (8004730 <runBRTask+0x3d8>)
 800463e:	f001 fe09 	bl	8006254 <HAL_GPIO_WritePin>
 8004642:	4b38      	ldr	r3, [pc, #224]	; (8004724 <runBRTask+0x3cc>)
 8004644:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8004648:	2b00      	cmp	r3, #0
 800464a:	bf0c      	ite	eq
 800464c:	2301      	moveq	r3, #1
 800464e:	2300      	movne	r3, #0
 8004650:	b2db      	uxtb	r3, r3
 8004652:	461a      	mov	r2, r3
 8004654:	2120      	movs	r1, #32
 8004656:	4836      	ldr	r0, [pc, #216]	; (8004730 <runBRTask+0x3d8>)
 8004658:	f001 fdfc 	bl	8006254 <HAL_GPIO_WritePin>
 800465c:	4b31      	ldr	r3, [pc, #196]	; (8004724 <runBRTask+0x3cc>)
 800465e:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8004662:	2b00      	cmp	r3, #0
 8004664:	bf14      	ite	ne
 8004666:	2301      	movne	r3, #1
 8004668:	2300      	moveq	r3, #0
 800466a:	b2db      	uxtb	r3, r3
 800466c:	461a      	mov	r2, r3
 800466e:	2110      	movs	r1, #16
 8004670:	482f      	ldr	r0, [pc, #188]	; (8004730 <runBRTask+0x3d8>)
 8004672:	f001 fdef 	bl	8006254 <HAL_GPIO_WritePin>
 8004676:	4b2b      	ldr	r3, [pc, #172]	; (8004724 <runBRTask+0x3cc>)
 8004678:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	; 0xa0
 800467c:	4b2d      	ldr	r3, [pc, #180]	; (8004734 <runBRTask+0x3dc>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	635a      	str	r2, [r3, #52]	; 0x34
 8004682:	4b28      	ldr	r3, [pc, #160]	; (8004724 <runBRTask+0x3cc>)
 8004684:	f8b3 20a2 	ldrh.w	r2, [r3, #162]	; 0xa2
 8004688:	4b2a      	ldr	r3, [pc, #168]	; (8004734 <runBRTask+0x3dc>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 800468e:	4827      	ldr	r0, [pc, #156]	; (800472c <runBRTask+0x3d4>)
 8004690:	f7fe fbfe 	bl	8002e90 <RobotTurn>

        targetDist = 6;
 8004694:	4b28      	ldr	r3, [pc, #160]	; (8004738 <runBRTask+0x3e0>)
 8004696:	4a29      	ldr	r2, [pc, #164]	; (800473c <runBRTask+0x3e4>)
 8004698:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 800469a:	2200      	movs	r2, #0
 800469c:	2100      	movs	r1, #0
 800469e:	4826      	ldr	r0, [pc, #152]	; (8004738 <runBRTask+0x3e0>)
 80046a0:	f7fe f902 	bl	80028a8 <RobotMoveDist>

        break;
 80046a4:	bf00      	nop
      }
      clickOnce = 0;
 80046a6:	4b26      	ldr	r3, [pc, #152]	; (8004740 <runBRTask+0x3e8>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 80046ac:	4b25      	ldr	r3, [pc, #148]	; (8004744 <runBRTask+0x3ec>)
 80046ae:	781a      	ldrb	r2, [r3, #0]
 80046b0:	4b25      	ldr	r3, [pc, #148]	; (8004748 <runBRTask+0x3f0>)
 80046b2:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 80046b4:	4b23      	ldr	r3, [pc, #140]	; (8004744 <runBRTask+0x3ec>)
 80046b6:	220b      	movs	r2, #11
 80046b8:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 80046ba:	4b24      	ldr	r3, [pc, #144]	; (800474c <runBRTask+0x3f4>)
 80046bc:	781a      	ldrb	r2, [r3, #0]
 80046be:	4b23      	ldr	r3, [pc, #140]	; (800474c <runBRTask+0x3f4>)
 80046c0:	785b      	ldrb	r3, [r3, #1]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d112      	bne.n	80046ec <runBRTask+0x394>
      {
        __CLEAR_CURCMD(curCmd);
 80046c6:	4b22      	ldr	r3, [pc, #136]	; (8004750 <runBRTask+0x3f8>)
 80046c8:	2264      	movs	r2, #100	; 0x64
 80046ca:	701a      	strb	r2, [r3, #0]
 80046cc:	4b20      	ldr	r3, [pc, #128]	; (8004750 <runBRTask+0x3f8>)
 80046ce:	2200      	movs	r2, #0
 80046d0:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 80046d2:	4a20      	ldr	r2, [pc, #128]	; (8004754 <runBRTask+0x3fc>)
 80046d4:	210f      	movs	r1, #15
 80046d6:	4820      	ldr	r0, [pc, #128]	; (8004758 <runBRTask+0x400>)
 80046d8:	f009 f9e2 	bl	800daa0 <sniprintf>
 80046dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80046e0:	2206      	movs	r2, #6
 80046e2:	491e      	ldr	r1, [pc, #120]	; (800475c <runBRTask+0x404>)
 80046e4:	481e      	ldr	r0, [pc, #120]	; (8004760 <runBRTask+0x408>)
 80046e6:	f005 f8e8 	bl	80098ba <HAL_UART_Transmit>
 80046ea:	e639      	b.n	8004360 <runBRTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 80046ec:	4b17      	ldr	r3, [pc, #92]	; (800474c <runBRTask+0x3f4>)
 80046ee:	785b      	ldrb	r3, [r3, #1]
 80046f0:	4a17      	ldr	r2, [pc, #92]	; (8004750 <runBRTask+0x3f8>)
 80046f2:	4916      	ldr	r1, [pc, #88]	; (800474c <runBRTask+0x3f4>)
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	440b      	add	r3, r1
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	6013      	str	r3, [r2, #0]
 80046fc:	4b13      	ldr	r3, [pc, #76]	; (800474c <runBRTask+0x3f4>)
 80046fe:	785b      	ldrb	r3, [r3, #1]
 8004700:	3301      	adds	r3, #1
 8004702:	4a12      	ldr	r2, [pc, #72]	; (800474c <runBRTask+0x3f4>)
 8004704:	7892      	ldrb	r2, [r2, #2]
 8004706:	fb93 f1f2 	sdiv	r1, r3, r2
 800470a:	fb01 f202 	mul.w	r2, r1, r2
 800470e:	1a9b      	subs	r3, r3, r2
 8004710:	b2da      	uxtb	r2, r3
 8004712:	4b0e      	ldr	r3, [pc, #56]	; (800474c <runBRTask+0x3f4>)
 8004714:	705a      	strb	r2, [r3, #1]
 8004716:	4a13      	ldr	r2, [pc, #76]	; (8004764 <runBRTask+0x40c>)
 8004718:	210f      	movs	r1, #15
 800471a:	480f      	ldr	r0, [pc, #60]	; (8004758 <runBRTask+0x400>)
 800471c:	f009 f9c0 	bl	800daa0 <sniprintf>
    if (curTask != TASK_BR)
 8004720:	e61e      	b.n	8004360 <runBRTask+0x8>
 8004722:	bf00      	nop
 8004724:	20000004 	.word	0x20000004
 8004728:	200002a0 	.word	0x200002a0
 800472c:	200004d4 	.word	0x200004d4
 8004730:	40020000 	.word	0x40020000
 8004734:	200003c0 	.word	0x200003c0
 8004738:	200004e8 	.word	0x200004e8
 800473c:	40c00000 	.word	0x40c00000
 8004740:	20000540 	.word	0x20000540
 8004744:	20000134 	.word	0x20000134
 8004748:	20000135 	.word	0x20000135
 800474c:	20000488 	.word	0x20000488
 8004750:	200004bc 	.word	0x200004bc
 8004754:	0800e4a0 	.word	0x0800e4a0
 8004758:	200004c0 	.word	0x200004c0
 800475c:	0800e4a8 	.word	0x0800e4a8
 8004760:	20000408 	.word	0x20000408
 8004764:	0800e4b0 	.word	0x0800e4b0

08004768 <runADCTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runADCTask */
void runADCTask(void *argument)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runADCTask */
  for (;;)
  {
    if (curTask != TASK_ADC)
 8004770:	4b24      	ldr	r3, [pc, #144]	; (8004804 <runADCTask+0x9c>)
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	2b08      	cmp	r3, #8
 8004776:	d004      	beq.n	8004782 <runADCTask+0x1a>
      osDelay(1000);
 8004778:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800477c:	f006 f9e8 	bl	800ab50 <osDelay>
 8004780:	e7f6      	b.n	8004770 <runADCTask+0x8>
    else
    {
      //			dataPoint = 0; IR_data_raw_acc = 0; obsDist_IR = 1000;
      //			last_curTask_tick = HAL_GetTick();
      __PEND_CURCMD(curCmd);
 8004782:	4b21      	ldr	r3, [pc, #132]	; (8004808 <runADCTask+0xa0>)
 8004784:	2263      	movs	r2, #99	; 0x63
 8004786:	701a      	strb	r2, [r3, #0]
      //			  osDelay(5);
      //			} while (1);
      //
      //		  __ON_TASK_END(&htim8, prevTask, curTask);
      //		  HAL_ADC_Stop(&hadc1);
      clickOnce = 0;
 8004788:	4b20      	ldr	r3, [pc, #128]	; (800480c <runADCTask+0xa4>)
 800478a:	2200      	movs	r2, #0
 800478c:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 800478e:	4b1d      	ldr	r3, [pc, #116]	; (8004804 <runADCTask+0x9c>)
 8004790:	781a      	ldrb	r2, [r3, #0]
 8004792:	4b1f      	ldr	r3, [pc, #124]	; (8004810 <runADCTask+0xa8>)
 8004794:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 8004796:	4b1b      	ldr	r3, [pc, #108]	; (8004804 <runADCTask+0x9c>)
 8004798:	220b      	movs	r2, #11
 800479a:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 800479c:	4b1d      	ldr	r3, [pc, #116]	; (8004814 <runADCTask+0xac>)
 800479e:	781a      	ldrb	r2, [r3, #0]
 80047a0:	4b1c      	ldr	r3, [pc, #112]	; (8004814 <runADCTask+0xac>)
 80047a2:	785b      	ldrb	r3, [r3, #1]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d112      	bne.n	80047ce <runADCTask+0x66>
      {
        __CLEAR_CURCMD(curCmd);
 80047a8:	4b17      	ldr	r3, [pc, #92]	; (8004808 <runADCTask+0xa0>)
 80047aa:	2264      	movs	r2, #100	; 0x64
 80047ac:	701a      	strb	r2, [r3, #0]
 80047ae:	4b16      	ldr	r3, [pc, #88]	; (8004808 <runADCTask+0xa0>)
 80047b0:	2200      	movs	r2, #0
 80047b2:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 80047b4:	4a18      	ldr	r2, [pc, #96]	; (8004818 <runADCTask+0xb0>)
 80047b6:	210f      	movs	r1, #15
 80047b8:	4818      	ldr	r0, [pc, #96]	; (800481c <runADCTask+0xb4>)
 80047ba:	f009 f971 	bl	800daa0 <sniprintf>
 80047be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80047c2:	2206      	movs	r2, #6
 80047c4:	4916      	ldr	r1, [pc, #88]	; (8004820 <runADCTask+0xb8>)
 80047c6:	4817      	ldr	r0, [pc, #92]	; (8004824 <runADCTask+0xbc>)
 80047c8:	f005 f877 	bl	80098ba <HAL_UART_Transmit>
 80047cc:	e7d0      	b.n	8004770 <runADCTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 80047ce:	4b11      	ldr	r3, [pc, #68]	; (8004814 <runADCTask+0xac>)
 80047d0:	785b      	ldrb	r3, [r3, #1]
 80047d2:	4a0d      	ldr	r2, [pc, #52]	; (8004808 <runADCTask+0xa0>)
 80047d4:	490f      	ldr	r1, [pc, #60]	; (8004814 <runADCTask+0xac>)
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	440b      	add	r3, r1
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	6013      	str	r3, [r2, #0]
 80047de:	4b0d      	ldr	r3, [pc, #52]	; (8004814 <runADCTask+0xac>)
 80047e0:	785b      	ldrb	r3, [r3, #1]
 80047e2:	3301      	adds	r3, #1
 80047e4:	4a0b      	ldr	r2, [pc, #44]	; (8004814 <runADCTask+0xac>)
 80047e6:	7892      	ldrb	r2, [r2, #2]
 80047e8:	fb93 f1f2 	sdiv	r1, r3, r2
 80047ec:	fb01 f202 	mul.w	r2, r1, r2
 80047f0:	1a9b      	subs	r3, r3, r2
 80047f2:	b2da      	uxtb	r2, r3
 80047f4:	4b07      	ldr	r3, [pc, #28]	; (8004814 <runADCTask+0xac>)
 80047f6:	705a      	strb	r2, [r3, #1]
 80047f8:	4a0b      	ldr	r2, [pc, #44]	; (8004828 <runADCTask+0xc0>)
 80047fa:	210f      	movs	r1, #15
 80047fc:	4807      	ldr	r0, [pc, #28]	; (800481c <runADCTask+0xb4>)
 80047fe:	f009 f94f 	bl	800daa0 <sniprintf>
    if (curTask != TASK_ADC)
 8004802:	e7b5      	b.n	8004770 <runADCTask+0x8>
 8004804:	20000134 	.word	0x20000134
 8004808:	200004bc 	.word	0x200004bc
 800480c:	20000540 	.word	0x20000540
 8004810:	20000135 	.word	0x20000135
 8004814:	20000488 	.word	0x20000488
 8004818:	0800e4a0 	.word	0x0800e4a0
 800481c:	200004c0 	.word	0x200004c0
 8004820:	0800e4a8 	.word	0x0800e4a8
 8004824:	20000408 	.word	0x20000408
 8004828:	0800e4b0 	.word	0x0800e4b0

0800482c <runCmdTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runCmdTask */
void runCmdTask(void *argument)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runCmdTask */
  /* Infinite loop */
  for (;;)
  {
    switch (curCmd.index)
 8004834:	4bc7      	ldr	r3, [pc, #796]	; (8004b54 <runCmdTask+0x328>)
 8004836:	781b      	ldrb	r3, [r3, #0]
 8004838:	3b01      	subs	r3, #1
 800483a:	2b63      	cmp	r3, #99	; 0x63
 800483c:	f200 82e2 	bhi.w	8004e04 <runCmdTask+0x5d8>
 8004840:	a201      	add	r2, pc, #4	; (adr r2, 8004848 <runCmdTask+0x1c>)
 8004842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004846:	bf00      	nop
 8004848:	080049d9 	.word	0x080049d9
 800484c:	080049e7 	.word	0x080049e7
 8004850:	080049f5 	.word	0x080049f5
 8004854:	080049f5 	.word	0x080049f5
 8004858:	080049f5 	.word	0x080049f5
 800485c:	080049f5 	.word	0x080049f5
 8004860:	08004bc9 	.word	0x08004bc9
 8004864:	08004bd7 	.word	0x08004bd7
 8004868:	08004be5 	.word	0x08004be5
 800486c:	08004bf3 	.word	0x08004bf3
 8004870:	08004c01 	.word	0x08004c01
 8004874:	08004c01 	.word	0x08004c01
 8004878:	08004e05 	.word	0x08004e05
 800487c:	08004c4b 	.word	0x08004c4b
 8004880:	08004e05 	.word	0x08004e05
 8004884:	08004e05 	.word	0x08004e05
 8004888:	08004e05 	.word	0x08004e05
 800488c:	08004e05 	.word	0x08004e05
 8004890:	08004e05 	.word	0x08004e05
 8004894:	08004e05 	.word	0x08004e05
 8004898:	08004e05 	.word	0x08004e05
 800489c:	08004e05 	.word	0x08004e05
 80048a0:	08004e05 	.word	0x08004e05
 80048a4:	08004e05 	.word	0x08004e05
 80048a8:	08004e05 	.word	0x08004e05
 80048ac:	08004e05 	.word	0x08004e05
 80048b0:	08004e05 	.word	0x08004e05
 80048b4:	08004e05 	.word	0x08004e05
 80048b8:	08004e05 	.word	0x08004e05
 80048bc:	08004e05 	.word	0x08004e05
 80048c0:	08004e05 	.word	0x08004e05
 80048c4:	08004e05 	.word	0x08004e05
 80048c8:	08004e05 	.word	0x08004e05
 80048cc:	08004e05 	.word	0x08004e05
 80048d0:	08004e05 	.word	0x08004e05
 80048d4:	08004e05 	.word	0x08004e05
 80048d8:	08004e05 	.word	0x08004e05
 80048dc:	08004e05 	.word	0x08004e05
 80048e0:	08004e05 	.word	0x08004e05
 80048e4:	08004e05 	.word	0x08004e05
 80048e8:	08004e05 	.word	0x08004e05
 80048ec:	08004e05 	.word	0x08004e05
 80048f0:	08004e05 	.word	0x08004e05
 80048f4:	08004e05 	.word	0x08004e05
 80048f8:	08004e05 	.word	0x08004e05
 80048fc:	08004e05 	.word	0x08004e05
 8004900:	08004e05 	.word	0x08004e05
 8004904:	08004e05 	.word	0x08004e05
 8004908:	08004e05 	.word	0x08004e05
 800490c:	08004e05 	.word	0x08004e05
 8004910:	08004e05 	.word	0x08004e05
 8004914:	08004e05 	.word	0x08004e05
 8004918:	08004e05 	.word	0x08004e05
 800491c:	08004e05 	.word	0x08004e05
 8004920:	08004e05 	.word	0x08004e05
 8004924:	08004e05 	.word	0x08004e05
 8004928:	08004e05 	.word	0x08004e05
 800492c:	08004e05 	.word	0x08004e05
 8004930:	08004e05 	.word	0x08004e05
 8004934:	08004e05 	.word	0x08004e05
 8004938:	08004e05 	.word	0x08004e05
 800493c:	08004e05 	.word	0x08004e05
 8004940:	08004e05 	.word	0x08004e05
 8004944:	08004e05 	.word	0x08004e05
 8004948:	08004e05 	.word	0x08004e05
 800494c:	08004e05 	.word	0x08004e05
 8004950:	08004e05 	.word	0x08004e05
 8004954:	08004e05 	.word	0x08004e05
 8004958:	08004e05 	.word	0x08004e05
 800495c:	08004e05 	.word	0x08004e05
 8004960:	08004e05 	.word	0x08004e05
 8004964:	08004e05 	.word	0x08004e05
 8004968:	08004e05 	.word	0x08004e05
 800496c:	08004e05 	.word	0x08004e05
 8004970:	08004e05 	.word	0x08004e05
 8004974:	08004e05 	.word	0x08004e05
 8004978:	08004e05 	.word	0x08004e05
 800497c:	08004e05 	.word	0x08004e05
 8004980:	08004e05 	.word	0x08004e05
 8004984:	08004e05 	.word	0x08004e05
 8004988:	08004e05 	.word	0x08004e05
 800498c:	08004e05 	.word	0x08004e05
 8004990:	08004e05 	.word	0x08004e05
 8004994:	08004e05 	.word	0x08004e05
 8004998:	08004e05 	.word	0x08004e05
 800499c:	08004e05 	.word	0x08004e05
 80049a0:	08004e05 	.word	0x08004e05
 80049a4:	08004c59 	.word	0x08004c59
 80049a8:	08004c59 	.word	0x08004c59
 80049ac:	08004d2f 	.word	0x08004d2f
 80049b0:	08004d2f 	.word	0x08004d2f
 80049b4:	08004e05 	.word	0x08004e05
 80049b8:	08004e05 	.word	0x08004e05
 80049bc:	08004e05 	.word	0x08004e05
 80049c0:	08004e05 	.word	0x08004e05
 80049c4:	08004e05 	.word	0x08004e05
 80049c8:	08004e05 	.word	0x08004e05
 80049cc:	08004e05 	.word	0x08004e05
 80049d0:	08004e05 	.word	0x08004e05
 80049d4:	08004e05 	.word	0x08004e05
    {
      //	  	 case 0: // STOP handled in UART IRQ directly
      //	  	  	  break;
    case 1: // FW
      curTask = TASK_MOVE_FORWARD;
 80049d8:	4b5f      	ldr	r3, [pc, #380]	; (8004b58 <runCmdTask+0x32c>)
 80049da:	2200      	movs	r2, #0
 80049dc:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 80049de:	4b5d      	ldr	r3, [pc, #372]	; (8004b54 <runCmdTask+0x328>)
 80049e0:	2263      	movs	r2, #99	; 0x63
 80049e2:	701a      	strb	r2, [r3, #0]
      break;
 80049e4:	e20f      	b.n	8004e06 <runCmdTask+0x5da>
    case 2: // BW
      curTask = TASK_MOVE_BACKWARD;
 80049e6:	4b5c      	ldr	r3, [pc, #368]	; (8004b58 <runCmdTask+0x32c>)
 80049e8:	2201      	movs	r2, #1
 80049ea:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 80049ec:	4b59      	ldr	r3, [pc, #356]	; (8004b54 <runCmdTask+0x328>)
 80049ee:	2263      	movs	r2, #99	; 0x63
 80049f0:	701a      	strb	r2, [r3, #0]
      break;
 80049f2:	e208      	b.n	8004e06 <runCmdTask+0x5da>
    case 3: // FL manual
    case 4: // FR manual
    case 5: // BL manual
    case 6: // BR manual
      __SET_CMD_CONFIG(cfgs[curCmd.index], &htim8, &htim1, targetAngle);
 80049f4:	4b57      	ldr	r3, [pc, #348]	; (8004b54 <runCmdTask+0x328>)
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	4a58      	ldr	r2, [pc, #352]	; (8004b5c <runCmdTask+0x330>)
 80049fa:	011b      	lsls	r3, r3, #4
 80049fc:	4413      	add	r3, r2
 80049fe:	3304      	adds	r3, #4
 8004a00:	edd3 7a00 	vldr	s15, [r3]
 8004a04:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8004b60 <runCmdTask+0x334>
 8004a08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a10:	dd02      	ble.n	8004a18 <runCmdTask+0x1ec>
 8004a12:	f240 1309 	movw	r3, #265	; 0x109
 8004a16:	e01c      	b.n	8004a52 <runCmdTask+0x226>
 8004a18:	4b4e      	ldr	r3, [pc, #312]	; (8004b54 <runCmdTask+0x328>)
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	4a4f      	ldr	r2, [pc, #316]	; (8004b5c <runCmdTask+0x330>)
 8004a1e:	011b      	lsls	r3, r3, #4
 8004a20:	4413      	add	r3, r2
 8004a22:	3304      	adds	r3, #4
 8004a24:	edd3 7a00 	vldr	s15, [r3]
 8004a28:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8004b64 <runCmdTask+0x338>
 8004a2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a34:	d501      	bpl.n	8004a3a <runCmdTask+0x20e>
 8004a36:	2346      	movs	r3, #70	; 0x46
 8004a38:	e00b      	b.n	8004a52 <runCmdTask+0x226>
 8004a3a:	4b46      	ldr	r3, [pc, #280]	; (8004b54 <runCmdTask+0x328>)
 8004a3c:	781b      	ldrb	r3, [r3, #0]
 8004a3e:	4a47      	ldr	r2, [pc, #284]	; (8004b5c <runCmdTask+0x330>)
 8004a40:	011b      	lsls	r3, r3, #4
 8004a42:	4413      	add	r3, r2
 8004a44:	3304      	adds	r3, #4
 8004a46:	edd3 7a00 	vldr	s15, [r3]
 8004a4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a4e:	ee17 3a90 	vmov	r3, s15
 8004a52:	4a45      	ldr	r2, [pc, #276]	; (8004b68 <runCmdTask+0x33c>)
 8004a54:	6812      	ldr	r2, [r2, #0]
 8004a56:	6413      	str	r3, [r2, #64]	; 0x40
 8004a58:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004a5c:	f000 fe64 	bl	8005728 <HAL_Delay>
 8004a60:	4b3c      	ldr	r3, [pc, #240]	; (8004b54 <runCmdTask+0x328>)
 8004a62:	781b      	ldrb	r3, [r3, #0]
 8004a64:	4a3d      	ldr	r2, [pc, #244]	; (8004b5c <runCmdTask+0x330>)
 8004a66:	011b      	lsls	r3, r3, #4
 8004a68:	4413      	add	r3, r2
 8004a6a:	3308      	adds	r3, #8
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a3f      	ldr	r2, [pc, #252]	; (8004b6c <runCmdTask+0x340>)
 8004a70:	6013      	str	r3, [r2, #0]
 8004a72:	4b38      	ldr	r3, [pc, #224]	; (8004b54 <runCmdTask+0x328>)
 8004a74:	781b      	ldrb	r3, [r3, #0]
 8004a76:	4a39      	ldr	r2, [pc, #228]	; (8004b5c <runCmdTask+0x330>)
 8004a78:	011b      	lsls	r3, r3, #4
 8004a7a:	4413      	add	r3, r2
 8004a7c:	330c      	adds	r3, #12
 8004a7e:	781b      	ldrb	r3, [r3, #0]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	bf0c      	ite	eq
 8004a84:	2301      	moveq	r3, #1
 8004a86:	2300      	movne	r3, #0
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	2104      	movs	r1, #4
 8004a8e:	4838      	ldr	r0, [pc, #224]	; (8004b70 <runCmdTask+0x344>)
 8004a90:	f001 fbe0 	bl	8006254 <HAL_GPIO_WritePin>
 8004a94:	4b2f      	ldr	r3, [pc, #188]	; (8004b54 <runCmdTask+0x328>)
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	4a30      	ldr	r2, [pc, #192]	; (8004b5c <runCmdTask+0x330>)
 8004a9a:	011b      	lsls	r3, r3, #4
 8004a9c:	4413      	add	r3, r2
 8004a9e:	330c      	adds	r3, #12
 8004aa0:	781b      	ldrb	r3, [r3, #0]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	bf14      	ite	ne
 8004aa6:	2301      	movne	r3, #1
 8004aa8:	2300      	moveq	r3, #0
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	461a      	mov	r2, r3
 8004aae:	2108      	movs	r1, #8
 8004ab0:	482f      	ldr	r0, [pc, #188]	; (8004b70 <runCmdTask+0x344>)
 8004ab2:	f001 fbcf 	bl	8006254 <HAL_GPIO_WritePin>
 8004ab6:	4b27      	ldr	r3, [pc, #156]	; (8004b54 <runCmdTask+0x328>)
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	4a28      	ldr	r2, [pc, #160]	; (8004b5c <runCmdTask+0x330>)
 8004abc:	011b      	lsls	r3, r3, #4
 8004abe:	4413      	add	r3, r2
 8004ac0:	330c      	adds	r3, #12
 8004ac2:	781b      	ldrb	r3, [r3, #0]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	bf0c      	ite	eq
 8004ac8:	2301      	moveq	r3, #1
 8004aca:	2300      	movne	r3, #0
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	461a      	mov	r2, r3
 8004ad0:	2120      	movs	r1, #32
 8004ad2:	4827      	ldr	r0, [pc, #156]	; (8004b70 <runCmdTask+0x344>)
 8004ad4:	f001 fbbe 	bl	8006254 <HAL_GPIO_WritePin>
 8004ad8:	4b1e      	ldr	r3, [pc, #120]	; (8004b54 <runCmdTask+0x328>)
 8004ada:	781b      	ldrb	r3, [r3, #0]
 8004adc:	4a1f      	ldr	r2, [pc, #124]	; (8004b5c <runCmdTask+0x330>)
 8004ade:	011b      	lsls	r3, r3, #4
 8004ae0:	4413      	add	r3, r2
 8004ae2:	330c      	adds	r3, #12
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	bf14      	ite	ne
 8004aea:	2301      	movne	r3, #1
 8004aec:	2300      	moveq	r3, #0
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	461a      	mov	r2, r3
 8004af2:	2110      	movs	r1, #16
 8004af4:	481e      	ldr	r0, [pc, #120]	; (8004b70 <runCmdTask+0x344>)
 8004af6:	f001 fbad 	bl	8006254 <HAL_GPIO_WritePin>
 8004afa:	4b16      	ldr	r3, [pc, #88]	; (8004b54 <runCmdTask+0x328>)
 8004afc:	781b      	ldrb	r3, [r3, #0]
 8004afe:	4a17      	ldr	r2, [pc, #92]	; (8004b5c <runCmdTask+0x330>)
 8004b00:	011b      	lsls	r3, r3, #4
 8004b02:	4413      	add	r3, r2
 8004b04:	881a      	ldrh	r2, [r3, #0]
 8004b06:	4b1b      	ldr	r3, [pc, #108]	; (8004b74 <runCmdTask+0x348>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	635a      	str	r2, [r3, #52]	; 0x34
 8004b0c:	4b11      	ldr	r3, [pc, #68]	; (8004b54 <runCmdTask+0x328>)
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	4a12      	ldr	r2, [pc, #72]	; (8004b5c <runCmdTask+0x330>)
 8004b12:	011b      	lsls	r3, r3, #4
 8004b14:	4413      	add	r3, r2
 8004b16:	3302      	adds	r3, #2
 8004b18:	881a      	ldrh	r2, [r3, #0]
 8004b1a:	4b16      	ldr	r3, [pc, #88]	; (8004b74 <runCmdTask+0x348>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	639a      	str	r2, [r3, #56]	; 0x38
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8004b20:	4b15      	ldr	r3, [pc, #84]	; (8004b78 <runCmdTask+0x34c>)
 8004b22:	781a      	ldrb	r2, [r3, #0]
 8004b24:	4b14      	ldr	r3, [pc, #80]	; (8004b78 <runCmdTask+0x34c>)
 8004b26:	785b      	ldrb	r3, [r3, #1]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d12f      	bne.n	8004b8c <runCmdTask+0x360>
      {
        __CLEAR_CURCMD(curCmd);
 8004b2c:	4b09      	ldr	r3, [pc, #36]	; (8004b54 <runCmdTask+0x328>)
 8004b2e:	2264      	movs	r2, #100	; 0x64
 8004b30:	701a      	strb	r2, [r3, #0]
 8004b32:	4b08      	ldr	r3, [pc, #32]	; (8004b54 <runCmdTask+0x328>)
 8004b34:	2200      	movs	r2, #0
 8004b36:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8004b38:	4a10      	ldr	r2, [pc, #64]	; (8004b7c <runCmdTask+0x350>)
 8004b3a:	210f      	movs	r1, #15
 8004b3c:	4810      	ldr	r0, [pc, #64]	; (8004b80 <runCmdTask+0x354>)
 8004b3e:	f008 ffaf 	bl	800daa0 <sniprintf>
 8004b42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004b46:	2206      	movs	r2, #6
 8004b48:	490e      	ldr	r1, [pc, #56]	; (8004b84 <runCmdTask+0x358>)
 8004b4a:	480f      	ldr	r0, [pc, #60]	; (8004b88 <runCmdTask+0x35c>)
 8004b4c:	f004 feb5 	bl	80098ba <HAL_UART_Transmit>
 8004b50:	e036      	b.n	8004bc0 <runCmdTask+0x394>
 8004b52:	bf00      	nop
 8004b54:	200004bc 	.word	0x200004bc
 8004b58:	20000134 	.word	0x20000134
 8004b5c:	20000004 	.word	0x20000004
 8004b60:	43848000 	.word	0x43848000
 8004b64:	428c0000 	.word	0x428c0000
 8004b68:	200002a0 	.word	0x200002a0
 8004b6c:	200004d4 	.word	0x200004d4
 8004b70:	40020000 	.word	0x40020000
 8004b74:	200003c0 	.word	0x200003c0
 8004b78:	20000488 	.word	0x20000488
 8004b7c:	0800e4a0 	.word	0x0800e4a0
 8004b80:	200004c0 	.word	0x200004c0
 8004b84:	0800e4a8 	.word	0x0800e4a8
 8004b88:	20000408 	.word	0x20000408
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8004b8c:	4ba0      	ldr	r3, [pc, #640]	; (8004e10 <runCmdTask+0x5e4>)
 8004b8e:	785b      	ldrb	r3, [r3, #1]
 8004b90:	4aa0      	ldr	r2, [pc, #640]	; (8004e14 <runCmdTask+0x5e8>)
 8004b92:	499f      	ldr	r1, [pc, #636]	; (8004e10 <runCmdTask+0x5e4>)
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	440b      	add	r3, r1
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	6013      	str	r3, [r2, #0]
 8004b9c:	4b9c      	ldr	r3, [pc, #624]	; (8004e10 <runCmdTask+0x5e4>)
 8004b9e:	785b      	ldrb	r3, [r3, #1]
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	4a9b      	ldr	r2, [pc, #620]	; (8004e10 <runCmdTask+0x5e4>)
 8004ba4:	7892      	ldrb	r2, [r2, #2]
 8004ba6:	fb93 f1f2 	sdiv	r1, r3, r2
 8004baa:	fb01 f202 	mul.w	r2, r1, r2
 8004bae:	1a9b      	subs	r3, r3, r2
 8004bb0:	b2da      	uxtb	r2, r3
 8004bb2:	4b97      	ldr	r3, [pc, #604]	; (8004e10 <runCmdTask+0x5e4>)
 8004bb4:	705a      	strb	r2, [r3, #1]
 8004bb6:	4a98      	ldr	r2, [pc, #608]	; (8004e18 <runCmdTask+0x5ec>)
 8004bb8:	210f      	movs	r1, #15
 8004bba:	4898      	ldr	r0, [pc, #608]	; (8004e1c <runCmdTask+0x5f0>)
 8004bbc:	f008 ff70 	bl	800daa0 <sniprintf>
      __PEND_CURCMD(curCmd);
 8004bc0:	4b94      	ldr	r3, [pc, #592]	; (8004e14 <runCmdTask+0x5e8>)
 8004bc2:	2263      	movs	r2, #99	; 0x63
 8004bc4:	701a      	strb	r2, [r3, #0]
      break;
 8004bc6:	e11e      	b.n	8004e06 <runCmdTask+0x5da>
    case 7: // FL
      curTask = TASK_FL;
 8004bc8:	4b95      	ldr	r3, [pc, #596]	; (8004e20 <runCmdTask+0x5f4>)
 8004bca:	2202      	movs	r2, #2
 8004bcc:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004bce:	4b91      	ldr	r3, [pc, #580]	; (8004e14 <runCmdTask+0x5e8>)
 8004bd0:	2263      	movs	r2, #99	; 0x63
 8004bd2:	701a      	strb	r2, [r3, #0]
      break;
 8004bd4:	e117      	b.n	8004e06 <runCmdTask+0x5da>
    case 8: // FR
      curTask = TASK_FR;
 8004bd6:	4b92      	ldr	r3, [pc, #584]	; (8004e20 <runCmdTask+0x5f4>)
 8004bd8:	2203      	movs	r2, #3
 8004bda:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004bdc:	4b8d      	ldr	r3, [pc, #564]	; (8004e14 <runCmdTask+0x5e8>)
 8004bde:	2263      	movs	r2, #99	; 0x63
 8004be0:	701a      	strb	r2, [r3, #0]
      break;
 8004be2:	e110      	b.n	8004e06 <runCmdTask+0x5da>
    case 9: // BL
      curTask = TASK_BL;
 8004be4:	4b8e      	ldr	r3, [pc, #568]	; (8004e20 <runCmdTask+0x5f4>)
 8004be6:	2204      	movs	r2, #4
 8004be8:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004bea:	4b8a      	ldr	r3, [pc, #552]	; (8004e14 <runCmdTask+0x5e8>)
 8004bec:	2263      	movs	r2, #99	; 0x63
 8004bee:	701a      	strb	r2, [r3, #0]
      break;
 8004bf0:	e109      	b.n	8004e06 <runCmdTask+0x5da>
    case 10: // BR
      curTask = TASK_BR;
 8004bf2:	4b8b      	ldr	r3, [pc, #556]	; (8004e20 <runCmdTask+0x5f4>)
 8004bf4:	2205      	movs	r2, #5
 8004bf6:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004bf8:	4b86      	ldr	r3, [pc, #536]	; (8004e14 <runCmdTask+0x5e8>)
 8004bfa:	2263      	movs	r2, #99	; 0x63
 8004bfc:	701a      	strb	r2, [r3, #0]
      break;
 8004bfe:	e102      	b.n	8004e06 <runCmdTask+0x5da>
    case 11: // TL
    case 12: // TR
      __SET_SERVO_TURN_MAX(&htim1, curCmd.index - 11 ? 1 : 0);
 8004c00:	4b84      	ldr	r3, [pc, #528]	; (8004e14 <runCmdTask+0x5e8>)
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	2b0b      	cmp	r3, #11
 8004c06:	d005      	beq.n	8004c14 <runCmdTask+0x3e8>
 8004c08:	4b86      	ldr	r3, [pc, #536]	; (8004e24 <runCmdTask+0x5f8>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f240 1209 	movw	r2, #265	; 0x109
 8004c10:	641a      	str	r2, [r3, #64]	; 0x40
 8004c12:	e003      	b.n	8004c1c <runCmdTask+0x3f0>
 8004c14:	4b83      	ldr	r3, [pc, #524]	; (8004e24 <runCmdTask+0x5f8>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2246      	movs	r2, #70	; 0x46
 8004c1a:	641a      	str	r2, [r3, #64]	; 0x40
 8004c1c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004c20:	f000 fd82 	bl	8005728 <HAL_Delay>
      __CLEAR_CURCMD(curCmd);
 8004c24:	4b7b      	ldr	r3, [pc, #492]	; (8004e14 <runCmdTask+0x5e8>)
 8004c26:	2264      	movs	r2, #100	; 0x64
 8004c28:	701a      	strb	r2, [r3, #0]
 8004c2a:	4b7a      	ldr	r3, [pc, #488]	; (8004e14 <runCmdTask+0x5e8>)
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8004c30:	4a7d      	ldr	r2, [pc, #500]	; (8004e28 <runCmdTask+0x5fc>)
 8004c32:	210f      	movs	r1, #15
 8004c34:	4879      	ldr	r0, [pc, #484]	; (8004e1c <runCmdTask+0x5f0>)
 8004c36:	f008 ff33 	bl	800daa0 <sniprintf>
 8004c3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004c3e:	2206      	movs	r2, #6
 8004c40:	497a      	ldr	r1, [pc, #488]	; (8004e2c <runCmdTask+0x600>)
 8004c42:	487b      	ldr	r0, [pc, #492]	; (8004e30 <runCmdTask+0x604>)
 8004c44:	f004 fe39 	bl	80098ba <HAL_UART_Transmit>
      break;
 8004c48:	e0dd      	b.n	8004e06 <runCmdTask+0x5da>
    case 13: // debug IR sensor
      // curTask = TASK_ADC;
      break;
    case 14: // DT move until specified distance from obstacle
      curTask = TASK_MOVE_OBS;
 8004c4a:	4b75      	ldr	r3, [pc, #468]	; (8004e20 <runCmdTask+0x5f4>)
 8004c4c:	2209      	movs	r2, #9
 8004c4e:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004c50:	4b70      	ldr	r3, [pc, #448]	; (8004e14 <runCmdTask+0x5e8>)
 8004c52:	2263      	movs	r2, #99	; 0x63
 8004c54:	701a      	strb	r2, [r3, #0]
      break;
 8004c56:	e0d6      	b.n	8004e06 <runCmdTask+0x5da>

      // FIXME:find the motor duty combination to balance between speed and accuracy

    case 88: // FAxxx, forward rotate left by xxx degree
    case 89: // FCxxx, forward rotate right by xxx degree
      __SET_SERVO_TURN_MAX(&htim1, curCmd.index - 88);
 8004c58:	4b6e      	ldr	r3, [pc, #440]	; (8004e14 <runCmdTask+0x5e8>)
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	2b58      	cmp	r3, #88	; 0x58
 8004c5e:	d005      	beq.n	8004c6c <runCmdTask+0x440>
 8004c60:	4b70      	ldr	r3, [pc, #448]	; (8004e24 <runCmdTask+0x5f8>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f240 1209 	movw	r2, #265	; 0x109
 8004c68:	641a      	str	r2, [r3, #64]	; 0x40
 8004c6a:	e003      	b.n	8004c74 <runCmdTask+0x448>
 8004c6c:	4b6d      	ldr	r3, [pc, #436]	; (8004e24 <runCmdTask+0x5f8>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	2246      	movs	r2, #70	; 0x46
 8004c72:	641a      	str	r2, [r3, #64]	; 0x40
 8004c74:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004c78:	f000 fd56 	bl	8005728 <HAL_Delay>
      __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	2104      	movs	r1, #4
 8004c80:	486c      	ldr	r0, [pc, #432]	; (8004e34 <runCmdTask+0x608>)
 8004c82:	f001 fae7 	bl	8006254 <HAL_GPIO_WritePin>
 8004c86:	2201      	movs	r2, #1
 8004c88:	2108      	movs	r1, #8
 8004c8a:	486a      	ldr	r0, [pc, #424]	; (8004e34 <runCmdTask+0x608>)
 8004c8c:	f001 fae2 	bl	8006254 <HAL_GPIO_WritePin>
 8004c90:	2200      	movs	r2, #0
 8004c92:	2120      	movs	r1, #32
 8004c94:	4867      	ldr	r0, [pc, #412]	; (8004e34 <runCmdTask+0x608>)
 8004c96:	f001 fadd 	bl	8006254 <HAL_GPIO_WritePin>
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	2110      	movs	r1, #16
 8004c9e:	4865      	ldr	r0, [pc, #404]	; (8004e34 <runCmdTask+0x608>)
 8004ca0:	f001 fad8 	bl	8006254 <HAL_GPIO_WritePin>
      if (curCmd.index == 88)
 8004ca4:	4b5b      	ldr	r3, [pc, #364]	; (8004e14 <runCmdTask+0x5e8>)
 8004ca6:	781b      	ldrb	r3, [r3, #0]
 8004ca8:	2b58      	cmp	r3, #88	; 0x58
 8004caa:	d113      	bne.n	8004cd4 <runCmdTask+0x4a8>
      {
        targetAngle = curCmd.val;
 8004cac:	4b59      	ldr	r3, [pc, #356]	; (8004e14 <runCmdTask+0x5e8>)
 8004cae:	885b      	ldrh	r3, [r3, #2]
 8004cb0:	ee07 3a90 	vmov	s15, r3
 8004cb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cb8:	4b5f      	ldr	r3, [pc, #380]	; (8004e38 <runCmdTask+0x60c>)
 8004cba:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 1333, 2000);
 8004cbe:	4b5f      	ldr	r3, [pc, #380]	; (8004e3c <runCmdTask+0x610>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f240 5235 	movw	r2, #1333	; 0x535
 8004cc6:	635a      	str	r2, [r3, #52]	; 0x34
 8004cc8:	4b5c      	ldr	r3, [pc, #368]	; (8004e3c <runCmdTask+0x610>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004cd0:	639a      	str	r2, [r3, #56]	; 0x38
 8004cd2:	e013      	b.n	8004cfc <runCmdTask+0x4d0>
      }
      else
      {
        targetAngle = -curCmd.val;
 8004cd4:	4b4f      	ldr	r3, [pc, #316]	; (8004e14 <runCmdTask+0x5e8>)
 8004cd6:	885b      	ldrh	r3, [r3, #2]
 8004cd8:	425b      	negs	r3, r3
 8004cda:	ee07 3a90 	vmov	s15, r3
 8004cde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ce2:	4b55      	ldr	r3, [pc, #340]	; (8004e38 <runCmdTask+0x60c>)
 8004ce4:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 2000, 1333);
 8004ce8:	4b54      	ldr	r3, [pc, #336]	; (8004e3c <runCmdTask+0x610>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004cf0:	635a      	str	r2, [r3, #52]	; 0x34
 8004cf2:	4b52      	ldr	r3, [pc, #328]	; (8004e3c <runCmdTask+0x610>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f240 5235 	movw	r2, #1333	; 0x535
 8004cfa:	639a      	str	r2, [r3, #56]	; 0x38
      }
      __PEND_CURCMD(curCmd);
 8004cfc:	4b45      	ldr	r3, [pc, #276]	; (8004e14 <runCmdTask+0x5e8>)
 8004cfe:	2263      	movs	r2, #99	; 0x63
 8004d00:	701a      	strb	r2, [r3, #0]
      RobotTurn(&targetAngle);
 8004d02:	484d      	ldr	r0, [pc, #308]	; (8004e38 <runCmdTask+0x60c>)
 8004d04:	f7fe f8c4 	bl	8002e90 <RobotTurn>
      __CLEAR_CURCMD(curCmd);
 8004d08:	4b42      	ldr	r3, [pc, #264]	; (8004e14 <runCmdTask+0x5e8>)
 8004d0a:	2264      	movs	r2, #100	; 0x64
 8004d0c:	701a      	strb	r2, [r3, #0]
 8004d0e:	4b41      	ldr	r3, [pc, #260]	; (8004e14 <runCmdTask+0x5e8>)
 8004d10:	2200      	movs	r2, #0
 8004d12:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8004d14:	4a44      	ldr	r2, [pc, #272]	; (8004e28 <runCmdTask+0x5fc>)
 8004d16:	210f      	movs	r1, #15
 8004d18:	4840      	ldr	r0, [pc, #256]	; (8004e1c <runCmdTask+0x5f0>)
 8004d1a:	f008 fec1 	bl	800daa0 <sniprintf>
 8004d1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004d22:	2206      	movs	r2, #6
 8004d24:	4941      	ldr	r1, [pc, #260]	; (8004e2c <runCmdTask+0x600>)
 8004d26:	4842      	ldr	r0, [pc, #264]	; (8004e30 <runCmdTask+0x604>)
 8004d28:	f004 fdc7 	bl	80098ba <HAL_UART_Transmit>
      break;
 8004d2c:	e06b      	b.n	8004e06 <runCmdTask+0x5da>
    case 90: // BAxxx, backward rotate right by xxx degree
    case 91: // BCxxx, backward rotate left by xxx degree

      // To offset the stm and robot center difference:

      __SET_SERVO_TURN_MAX(&htim1, (int)(!(curCmd.index - 90)));
 8004d2e:	4b39      	ldr	r3, [pc, #228]	; (8004e14 <runCmdTask+0x5e8>)
 8004d30:	781b      	ldrb	r3, [r3, #0]
 8004d32:	2b5a      	cmp	r3, #90	; 0x5a
 8004d34:	d105      	bne.n	8004d42 <runCmdTask+0x516>
 8004d36:	4b3b      	ldr	r3, [pc, #236]	; (8004e24 <runCmdTask+0x5f8>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f240 1209 	movw	r2, #265	; 0x109
 8004d3e:	641a      	str	r2, [r3, #64]	; 0x40
 8004d40:	e003      	b.n	8004d4a <runCmdTask+0x51e>
 8004d42:	4b38      	ldr	r3, [pc, #224]	; (8004e24 <runCmdTask+0x5f8>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2246      	movs	r2, #70	; 0x46
 8004d48:	641a      	str	r2, [r3, #64]	; 0x40
 8004d4a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004d4e:	f000 fceb 	bl	8005728 <HAL_Delay>
      __SET_MOTOR_DIRECTION(DIR_BACKWARD);
 8004d52:	2201      	movs	r2, #1
 8004d54:	2104      	movs	r1, #4
 8004d56:	4837      	ldr	r0, [pc, #220]	; (8004e34 <runCmdTask+0x608>)
 8004d58:	f001 fa7c 	bl	8006254 <HAL_GPIO_WritePin>
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	2108      	movs	r1, #8
 8004d60:	4834      	ldr	r0, [pc, #208]	; (8004e34 <runCmdTask+0x608>)
 8004d62:	f001 fa77 	bl	8006254 <HAL_GPIO_WritePin>
 8004d66:	2201      	movs	r2, #1
 8004d68:	2120      	movs	r1, #32
 8004d6a:	4832      	ldr	r0, [pc, #200]	; (8004e34 <runCmdTask+0x608>)
 8004d6c:	f001 fa72 	bl	8006254 <HAL_GPIO_WritePin>
 8004d70:	2200      	movs	r2, #0
 8004d72:	2110      	movs	r1, #16
 8004d74:	482f      	ldr	r0, [pc, #188]	; (8004e34 <runCmdTask+0x608>)
 8004d76:	f001 fa6d 	bl	8006254 <HAL_GPIO_WritePin>
      if (curCmd.index == 90)
 8004d7a:	4b26      	ldr	r3, [pc, #152]	; (8004e14 <runCmdTask+0x5e8>)
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	2b5a      	cmp	r3, #90	; 0x5a
 8004d80:	d113      	bne.n	8004daa <runCmdTask+0x57e>
      {

        targetAngle = curCmd.val;
 8004d82:	4b24      	ldr	r3, [pc, #144]	; (8004e14 <runCmdTask+0x5e8>)
 8004d84:	885b      	ldrh	r3, [r3, #2]
 8004d86:	ee07 3a90 	vmov	s15, r3
 8004d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d8e:	4b2a      	ldr	r3, [pc, #168]	; (8004e38 <runCmdTask+0x60c>)
 8004d90:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 2000, 1333);
 8004d94:	4b29      	ldr	r3, [pc, #164]	; (8004e3c <runCmdTask+0x610>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004d9c:	635a      	str	r2, [r3, #52]	; 0x34
 8004d9e:	4b27      	ldr	r3, [pc, #156]	; (8004e3c <runCmdTask+0x610>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f240 5235 	movw	r2, #1333	; 0x535
 8004da6:	639a      	str	r2, [r3, #56]	; 0x38
 8004da8:	e013      	b.n	8004dd2 <runCmdTask+0x5a6>
      }
      else
      {
        targetAngle = -curCmd.val;
 8004daa:	4b1a      	ldr	r3, [pc, #104]	; (8004e14 <runCmdTask+0x5e8>)
 8004dac:	885b      	ldrh	r3, [r3, #2]
 8004dae:	425b      	negs	r3, r3
 8004db0:	ee07 3a90 	vmov	s15, r3
 8004db4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004db8:	4b1f      	ldr	r3, [pc, #124]	; (8004e38 <runCmdTask+0x60c>)
 8004dba:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 1333, 2000);
 8004dbe:	4b1f      	ldr	r3, [pc, #124]	; (8004e3c <runCmdTask+0x610>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f240 5235 	movw	r2, #1333	; 0x535
 8004dc6:	635a      	str	r2, [r3, #52]	; 0x34
 8004dc8:	4b1c      	ldr	r3, [pc, #112]	; (8004e3c <runCmdTask+0x610>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004dd0:	639a      	str	r2, [r3, #56]	; 0x38
      }
      __PEND_CURCMD(curCmd);
 8004dd2:	4b10      	ldr	r3, [pc, #64]	; (8004e14 <runCmdTask+0x5e8>)
 8004dd4:	2263      	movs	r2, #99	; 0x63
 8004dd6:	701a      	strb	r2, [r3, #0]
      RobotTurn(&targetAngle);
 8004dd8:	4817      	ldr	r0, [pc, #92]	; (8004e38 <runCmdTask+0x60c>)
 8004dda:	f7fe f859 	bl	8002e90 <RobotTurn>
      __CLEAR_CURCMD(curCmd);
 8004dde:	4b0d      	ldr	r3, [pc, #52]	; (8004e14 <runCmdTask+0x5e8>)
 8004de0:	2264      	movs	r2, #100	; 0x64
 8004de2:	701a      	strb	r2, [r3, #0]
 8004de4:	4b0b      	ldr	r3, [pc, #44]	; (8004e14 <runCmdTask+0x5e8>)
 8004de6:	2200      	movs	r2, #0
 8004de8:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8004dea:	4a0f      	ldr	r2, [pc, #60]	; (8004e28 <runCmdTask+0x5fc>)
 8004dec:	210f      	movs	r1, #15
 8004dee:	480b      	ldr	r0, [pc, #44]	; (8004e1c <runCmdTask+0x5f0>)
 8004df0:	f008 fe56 	bl	800daa0 <sniprintf>
 8004df4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004df8:	2206      	movs	r2, #6
 8004dfa:	490c      	ldr	r1, [pc, #48]	; (8004e2c <runCmdTask+0x600>)
 8004dfc:	480c      	ldr	r0, [pc, #48]	; (8004e30 <runCmdTask+0x604>)
 8004dfe:	f004 fd5c 	bl	80098ba <HAL_UART_Transmit>
      break;
 8004e02:	e000      	b.n	8004e06 <runCmdTask+0x5da>
      break;
    case 100:
      break;
    default:
      //		 curCmd.index = 99;
      break;
 8004e04:	bf00      	nop
    }
    osDelay(1);
 8004e06:	2001      	movs	r0, #1
 8004e08:	f005 fea2 	bl	800ab50 <osDelay>
    switch (curCmd.index)
 8004e0c:	e512      	b.n	8004834 <runCmdTask+0x8>
 8004e0e:	bf00      	nop
 8004e10:	20000488 	.word	0x20000488
 8004e14:	200004bc 	.word	0x200004bc
 8004e18:	0800e4b0 	.word	0x0800e4b0
 8004e1c:	200004c0 	.word	0x200004c0
 8004e20:	20000134 	.word	0x20000134
 8004e24:	200002a0 	.word	0x200002a0
 8004e28:	0800e4a0 	.word	0x0800e4a0
 8004e2c:	0800e4a8 	.word	0x0800e4a8
 8004e30:	20000408 	.word	0x20000408
 8004e34:	40020000 	.word	0x40020000
 8004e38:	200004d4 	.word	0x200004d4
 8004e3c:	200003c0 	.word	0x200003c0

08004e40 <runMoveDistObsTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runMoveDistObsTask */
void runMoveDistObsTask(void *argument)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runMoveDistObsTask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_MOVE_OBS)
 8004e48:	4b2d      	ldr	r3, [pc, #180]	; (8004f00 <runMoveDistObsTask+0xc0>)
 8004e4a:	781b      	ldrb	r3, [r3, #0]
 8004e4c:	2b09      	cmp	r3, #9
 8004e4e:	d004      	beq.n	8004e5a <runMoveDistObsTask+0x1a>
      osDelay(1000);
 8004e50:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004e54:	f005 fe7c 	bl	800ab50 <osDelay>
 8004e58:	e7f6      	b.n	8004e48 <runMoveDistObsTask+0x8>
    else
    {
      targetDist = (float)curCmd.val;
 8004e5a:	4b2a      	ldr	r3, [pc, #168]	; (8004f04 <runMoveDistObsTask+0xc4>)
 8004e5c:	885b      	ldrh	r3, [r3, #2]
 8004e5e:	ee07 3a90 	vmov	s15, r3
 8004e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e66:	4b28      	ldr	r3, [pc, #160]	; (8004f08 <runMoveDistObsTask+0xc8>)
 8004e68:	edc3 7a00 	vstr	s15, [r3]
      RobotMoveDistObstacle(&targetDist, SPEED_MODE_2);
 8004e6c:	2102      	movs	r1, #2
 8004e6e:	4826      	ldr	r0, [pc, #152]	; (8004f08 <runMoveDistObsTask+0xc8>)
 8004e70:	f7fe f8ba 	bl	8002fe8 <RobotMoveDistObstacle>

      __ON_TASK_END(&htim8, prevTask, curTask);
 8004e74:	4b25      	ldr	r3, [pc, #148]	; (8004f0c <runMoveDistObsTask+0xcc>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	635a      	str	r2, [r3, #52]	; 0x34
 8004e7c:	4b23      	ldr	r3, [pc, #140]	; (8004f0c <runMoveDistObsTask+0xcc>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2200      	movs	r2, #0
 8004e82:	639a      	str	r2, [r3, #56]	; 0x38
 8004e84:	4b1e      	ldr	r3, [pc, #120]	; (8004f00 <runMoveDistObsTask+0xc0>)
 8004e86:	781a      	ldrb	r2, [r3, #0]
 8004e88:	4b21      	ldr	r3, [pc, #132]	; (8004f10 <runMoveDistObsTask+0xd0>)
 8004e8a:	701a      	strb	r2, [r3, #0]
 8004e8c:	4b1c      	ldr	r3, [pc, #112]	; (8004f00 <runMoveDistObsTask+0xc0>)
 8004e8e:	220b      	movs	r2, #11
 8004e90:	701a      	strb	r2, [r3, #0]
      clickOnce = 0;
 8004e92:	4b20      	ldr	r3, [pc, #128]	; (8004f14 <runMoveDistObsTask+0xd4>)
 8004e94:	2200      	movs	r2, #0
 8004e96:	601a      	str	r2, [r3, #0]

      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8004e98:	4b1f      	ldr	r3, [pc, #124]	; (8004f18 <runMoveDistObsTask+0xd8>)
 8004e9a:	781a      	ldrb	r2, [r3, #0]
 8004e9c:	4b1e      	ldr	r3, [pc, #120]	; (8004f18 <runMoveDistObsTask+0xd8>)
 8004e9e:	785b      	ldrb	r3, [r3, #1]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d112      	bne.n	8004eca <runMoveDistObsTask+0x8a>
      {
        __CLEAR_CURCMD(curCmd);
 8004ea4:	4b17      	ldr	r3, [pc, #92]	; (8004f04 <runMoveDistObsTask+0xc4>)
 8004ea6:	2264      	movs	r2, #100	; 0x64
 8004ea8:	701a      	strb	r2, [r3, #0]
 8004eaa:	4b16      	ldr	r3, [pc, #88]	; (8004f04 <runMoveDistObsTask+0xc4>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8004eb0:	4a1a      	ldr	r2, [pc, #104]	; (8004f1c <runMoveDistObsTask+0xdc>)
 8004eb2:	210f      	movs	r1, #15
 8004eb4:	481a      	ldr	r0, [pc, #104]	; (8004f20 <runMoveDistObsTask+0xe0>)
 8004eb6:	f008 fdf3 	bl	800daa0 <sniprintf>
 8004eba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004ebe:	2206      	movs	r2, #6
 8004ec0:	4918      	ldr	r1, [pc, #96]	; (8004f24 <runMoveDistObsTask+0xe4>)
 8004ec2:	4819      	ldr	r0, [pc, #100]	; (8004f28 <runMoveDistObsTask+0xe8>)
 8004ec4:	f004 fcf9 	bl	80098ba <HAL_UART_Transmit>
 8004ec8:	e7be      	b.n	8004e48 <runMoveDistObsTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8004eca:	4b13      	ldr	r3, [pc, #76]	; (8004f18 <runMoveDistObsTask+0xd8>)
 8004ecc:	785b      	ldrb	r3, [r3, #1]
 8004ece:	4a0d      	ldr	r2, [pc, #52]	; (8004f04 <runMoveDistObsTask+0xc4>)
 8004ed0:	4911      	ldr	r1, [pc, #68]	; (8004f18 <runMoveDistObsTask+0xd8>)
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	440b      	add	r3, r1
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	6013      	str	r3, [r2, #0]
 8004eda:	4b0f      	ldr	r3, [pc, #60]	; (8004f18 <runMoveDistObsTask+0xd8>)
 8004edc:	785b      	ldrb	r3, [r3, #1]
 8004ede:	3301      	adds	r3, #1
 8004ee0:	4a0d      	ldr	r2, [pc, #52]	; (8004f18 <runMoveDistObsTask+0xd8>)
 8004ee2:	7892      	ldrb	r2, [r2, #2]
 8004ee4:	fb93 f1f2 	sdiv	r1, r3, r2
 8004ee8:	fb01 f202 	mul.w	r2, r1, r2
 8004eec:	1a9b      	subs	r3, r3, r2
 8004eee:	b2da      	uxtb	r2, r3
 8004ef0:	4b09      	ldr	r3, [pc, #36]	; (8004f18 <runMoveDistObsTask+0xd8>)
 8004ef2:	705a      	strb	r2, [r3, #1]
 8004ef4:	4a0d      	ldr	r2, [pc, #52]	; (8004f2c <runMoveDistObsTask+0xec>)
 8004ef6:	210f      	movs	r1, #15
 8004ef8:	4809      	ldr	r0, [pc, #36]	; (8004f20 <runMoveDistObsTask+0xe0>)
 8004efa:	f008 fdd1 	bl	800daa0 <sniprintf>
    if (curTask != TASK_MOVE_OBS)
 8004efe:	e7a3      	b.n	8004e48 <runMoveDistObsTask+0x8>
 8004f00:	20000134 	.word	0x20000134
 8004f04:	200004bc 	.word	0x200004bc
 8004f08:	200004e8 	.word	0x200004e8
 8004f0c:	200003c0 	.word	0x200003c0
 8004f10:	20000135 	.word	0x20000135
 8004f14:	20000540 	.word	0x20000540
 8004f18:	20000488 	.word	0x20000488
 8004f1c:	0800e4a0 	.word	0x0800e4a0
 8004f20:	200004c0 	.word	0x200004c0
 8004f24:	0800e4a8 	.word	0x0800e4a8
 8004f28:	20000408 	.word	0x20000408
 8004f2c:	0800e4b0 	.word	0x0800e4b0

08004f30 <runNavArdObsTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runNavArdObsTask */
void runNavArdObsTask(void *argument)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runNavArdObsTask */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8004f38:	2001      	movs	r0, #1
 8004f3a:	f005 fe09 	bl	800ab50 <osDelay>
 8004f3e:	e7fb      	b.n	8004f38 <runNavArdObsTask+0x8>

08004f40 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a04      	ldr	r2, [pc, #16]	; (8004f60 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d101      	bne.n	8004f56 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8004f52:	f000 fbc9 	bl	80056e8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004f56:	bf00      	nop
 8004f58:	3708      	adds	r7, #8
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	40000800 	.word	0x40000800

08004f64 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8004f64:	b480      	push	{r7}
 8004f66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004f68:	b672      	cpsid	i
}
 8004f6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004f6c:	e7fe      	b.n	8004f6c <Error_Handler+0x8>
	...

08004f70 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f76:	2300      	movs	r3, #0
 8004f78:	607b      	str	r3, [r7, #4]
 8004f7a:	4b12      	ldr	r3, [pc, #72]	; (8004fc4 <HAL_MspInit+0x54>)
 8004f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f7e:	4a11      	ldr	r2, [pc, #68]	; (8004fc4 <HAL_MspInit+0x54>)
 8004f80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f84:	6453      	str	r3, [r2, #68]	; 0x44
 8004f86:	4b0f      	ldr	r3, [pc, #60]	; (8004fc4 <HAL_MspInit+0x54>)
 8004f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f8e:	607b      	str	r3, [r7, #4]
 8004f90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f92:	2300      	movs	r3, #0
 8004f94:	603b      	str	r3, [r7, #0]
 8004f96:	4b0b      	ldr	r3, [pc, #44]	; (8004fc4 <HAL_MspInit+0x54>)
 8004f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9a:	4a0a      	ldr	r2, [pc, #40]	; (8004fc4 <HAL_MspInit+0x54>)
 8004f9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fa0:	6413      	str	r3, [r2, #64]	; 0x40
 8004fa2:	4b08      	ldr	r3, [pc, #32]	; (8004fc4 <HAL_MspInit+0x54>)
 8004fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004faa:	603b      	str	r3, [r7, #0]
 8004fac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004fae:	2200      	movs	r2, #0
 8004fb0:	210f      	movs	r1, #15
 8004fb2:	f06f 0001 	mvn.w	r0, #1
 8004fb6:	f000 fef5 	bl	8005da4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004fba:	bf00      	nop
 8004fbc:	3708      	adds	r7, #8
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	40023800 	.word	0x40023800

08004fc8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b08c      	sub	sp, #48	; 0x30
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fd0:	f107 031c 	add.w	r3, r7, #28
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	601a      	str	r2, [r3, #0]
 8004fd8:	605a      	str	r2, [r3, #4]
 8004fda:	609a      	str	r2, [r3, #8]
 8004fdc:	60da      	str	r2, [r3, #12]
 8004fde:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a2e      	ldr	r2, [pc, #184]	; (80050a0 <HAL_ADC_MspInit+0xd8>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d128      	bne.n	800503c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004fea:	2300      	movs	r3, #0
 8004fec:	61bb      	str	r3, [r7, #24]
 8004fee:	4b2d      	ldr	r3, [pc, #180]	; (80050a4 <HAL_ADC_MspInit+0xdc>)
 8004ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ff2:	4a2c      	ldr	r2, [pc, #176]	; (80050a4 <HAL_ADC_MspInit+0xdc>)
 8004ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ff8:	6453      	str	r3, [r2, #68]	; 0x44
 8004ffa:	4b2a      	ldr	r3, [pc, #168]	; (80050a4 <HAL_ADC_MspInit+0xdc>)
 8004ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ffe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005002:	61bb      	str	r3, [r7, #24]
 8005004:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005006:	2300      	movs	r3, #0
 8005008:	617b      	str	r3, [r7, #20]
 800500a:	4b26      	ldr	r3, [pc, #152]	; (80050a4 <HAL_ADC_MspInit+0xdc>)
 800500c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500e:	4a25      	ldr	r2, [pc, #148]	; (80050a4 <HAL_ADC_MspInit+0xdc>)
 8005010:	f043 0304 	orr.w	r3, r3, #4
 8005014:	6313      	str	r3, [r2, #48]	; 0x30
 8005016:	4b23      	ldr	r3, [pc, #140]	; (80050a4 <HAL_ADC_MspInit+0xdc>)
 8005018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800501a:	f003 0304 	and.w	r3, r3, #4
 800501e:	617b      	str	r3, [r7, #20]
 8005020:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005022:	2302      	movs	r3, #2
 8005024:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005026:	2303      	movs	r3, #3
 8005028:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800502a:	2300      	movs	r3, #0
 800502c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800502e:	f107 031c 	add.w	r3, r7, #28
 8005032:	4619      	mov	r1, r3
 8005034:	481c      	ldr	r0, [pc, #112]	; (80050a8 <HAL_ADC_MspInit+0xe0>)
 8005036:	f000 ff71 	bl	8005f1c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800503a:	e02c      	b.n	8005096 <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a1a      	ldr	r2, [pc, #104]	; (80050ac <HAL_ADC_MspInit+0xe4>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d127      	bne.n	8005096 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8005046:	2300      	movs	r3, #0
 8005048:	613b      	str	r3, [r7, #16]
 800504a:	4b16      	ldr	r3, [pc, #88]	; (80050a4 <HAL_ADC_MspInit+0xdc>)
 800504c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800504e:	4a15      	ldr	r2, [pc, #84]	; (80050a4 <HAL_ADC_MspInit+0xdc>)
 8005050:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005054:	6453      	str	r3, [r2, #68]	; 0x44
 8005056:	4b13      	ldr	r3, [pc, #76]	; (80050a4 <HAL_ADC_MspInit+0xdc>)
 8005058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800505a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800505e:	613b      	str	r3, [r7, #16]
 8005060:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005062:	2300      	movs	r3, #0
 8005064:	60fb      	str	r3, [r7, #12]
 8005066:	4b0f      	ldr	r3, [pc, #60]	; (80050a4 <HAL_ADC_MspInit+0xdc>)
 8005068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800506a:	4a0e      	ldr	r2, [pc, #56]	; (80050a4 <HAL_ADC_MspInit+0xdc>)
 800506c:	f043 0304 	orr.w	r3, r3, #4
 8005070:	6313      	str	r3, [r2, #48]	; 0x30
 8005072:	4b0c      	ldr	r3, [pc, #48]	; (80050a4 <HAL_ADC_MspInit+0xdc>)
 8005074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005076:	f003 0304 	and.w	r3, r3, #4
 800507a:	60fb      	str	r3, [r7, #12]
 800507c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800507e:	2304      	movs	r3, #4
 8005080:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005082:	2303      	movs	r3, #3
 8005084:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005086:	2300      	movs	r3, #0
 8005088:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800508a:	f107 031c 	add.w	r3, r7, #28
 800508e:	4619      	mov	r1, r3
 8005090:	4805      	ldr	r0, [pc, #20]	; (80050a8 <HAL_ADC_MspInit+0xe0>)
 8005092:	f000 ff43 	bl	8005f1c <HAL_GPIO_Init>
}
 8005096:	bf00      	nop
 8005098:	3730      	adds	r7, #48	; 0x30
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
 800509e:	bf00      	nop
 80050a0:	40012000 	.word	0x40012000
 80050a4:	40023800 	.word	0x40023800
 80050a8:	40020800 	.word	0x40020800
 80050ac:	40012100 	.word	0x40012100

080050b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b08a      	sub	sp, #40	; 0x28
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050b8:	f107 0314 	add.w	r3, r7, #20
 80050bc:	2200      	movs	r2, #0
 80050be:	601a      	str	r2, [r3, #0]
 80050c0:	605a      	str	r2, [r3, #4]
 80050c2:	609a      	str	r2, [r3, #8]
 80050c4:	60da      	str	r2, [r3, #12]
 80050c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a19      	ldr	r2, [pc, #100]	; (8005134 <HAL_I2C_MspInit+0x84>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d12c      	bne.n	800512c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80050d2:	2300      	movs	r3, #0
 80050d4:	613b      	str	r3, [r7, #16]
 80050d6:	4b18      	ldr	r3, [pc, #96]	; (8005138 <HAL_I2C_MspInit+0x88>)
 80050d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050da:	4a17      	ldr	r2, [pc, #92]	; (8005138 <HAL_I2C_MspInit+0x88>)
 80050dc:	f043 0302 	orr.w	r3, r3, #2
 80050e0:	6313      	str	r3, [r2, #48]	; 0x30
 80050e2:	4b15      	ldr	r3, [pc, #84]	; (8005138 <HAL_I2C_MspInit+0x88>)
 80050e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e6:	f003 0302 	and.w	r3, r3, #2
 80050ea:	613b      	str	r3, [r7, #16]
 80050ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80050ee:	f44f 7340 	mov.w	r3, #768	; 0x300
 80050f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80050f4:	2312      	movs	r3, #18
 80050f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050f8:	2300      	movs	r3, #0
 80050fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050fc:	2303      	movs	r3, #3
 80050fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005100:	2304      	movs	r3, #4
 8005102:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005104:	f107 0314 	add.w	r3, r7, #20
 8005108:	4619      	mov	r1, r3
 800510a:	480c      	ldr	r0, [pc, #48]	; (800513c <HAL_I2C_MspInit+0x8c>)
 800510c:	f000 ff06 	bl	8005f1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005110:	2300      	movs	r3, #0
 8005112:	60fb      	str	r3, [r7, #12]
 8005114:	4b08      	ldr	r3, [pc, #32]	; (8005138 <HAL_I2C_MspInit+0x88>)
 8005116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005118:	4a07      	ldr	r2, [pc, #28]	; (8005138 <HAL_I2C_MspInit+0x88>)
 800511a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800511e:	6413      	str	r3, [r2, #64]	; 0x40
 8005120:	4b05      	ldr	r3, [pc, #20]	; (8005138 <HAL_I2C_MspInit+0x88>)
 8005122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005124:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005128:	60fb      	str	r3, [r7, #12]
 800512a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800512c:	bf00      	nop
 800512e:	3728      	adds	r7, #40	; 0x28
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}
 8005134:	40005400 	.word	0x40005400
 8005138:	40023800 	.word	0x40023800
 800513c:	40020400 	.word	0x40020400

08005140 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b08e      	sub	sp, #56	; 0x38
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005148:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800514c:	2200      	movs	r2, #0
 800514e:	601a      	str	r2, [r3, #0]
 8005150:	605a      	str	r2, [r3, #4]
 8005152:	609a      	str	r2, [r3, #8]
 8005154:	60da      	str	r2, [r3, #12]
 8005156:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a4e      	ldr	r2, [pc, #312]	; (8005298 <HAL_TIM_Base_MspInit+0x158>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d116      	bne.n	8005190 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005162:	2300      	movs	r3, #0
 8005164:	623b      	str	r3, [r7, #32]
 8005166:	4b4d      	ldr	r3, [pc, #308]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 8005168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800516a:	4a4c      	ldr	r2, [pc, #304]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 800516c:	f043 0301 	orr.w	r3, r3, #1
 8005170:	6453      	str	r3, [r2, #68]	; 0x44
 8005172:	4b4a      	ldr	r3, [pc, #296]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 8005174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	623b      	str	r3, [r7, #32]
 800517c:	6a3b      	ldr	r3, [r7, #32]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 800517e:	2200      	movs	r2, #0
 8005180:	2105      	movs	r1, #5
 8005182:	201b      	movs	r0, #27
 8005184:	f000 fe0e 	bl	8005da4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8005188:	201b      	movs	r0, #27
 800518a:	f000 fe27 	bl	8005ddc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800518e:	e07e      	b.n	800528e <HAL_TIM_Base_MspInit+0x14e>
  else if(htim_base->Instance==TIM3)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a42      	ldr	r2, [pc, #264]	; (80052a0 <HAL_TIM_Base_MspInit+0x160>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d134      	bne.n	8005204 <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800519a:	2300      	movs	r3, #0
 800519c:	61fb      	str	r3, [r7, #28]
 800519e:	4b3f      	ldr	r3, [pc, #252]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 80051a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a2:	4a3e      	ldr	r2, [pc, #248]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 80051a4:	f043 0302 	orr.w	r3, r3, #2
 80051a8:	6413      	str	r3, [r2, #64]	; 0x40
 80051aa:	4b3c      	ldr	r3, [pc, #240]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 80051ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ae:	f003 0302 	and.w	r3, r3, #2
 80051b2:	61fb      	str	r3, [r7, #28]
 80051b4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051b6:	2300      	movs	r3, #0
 80051b8:	61bb      	str	r3, [r7, #24]
 80051ba:	4b38      	ldr	r3, [pc, #224]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 80051bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051be:	4a37      	ldr	r2, [pc, #220]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 80051c0:	f043 0302 	orr.w	r3, r3, #2
 80051c4:	6313      	str	r3, [r2, #48]	; 0x30
 80051c6:	4b35      	ldr	r3, [pc, #212]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 80051c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	61bb      	str	r3, [r7, #24]
 80051d0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = US_Echo_Pin;
 80051d2:	2320      	movs	r3, #32
 80051d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051d6:	2302      	movs	r3, #2
 80051d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051da:	2300      	movs	r3, #0
 80051dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051de:	2300      	movs	r3, #0
 80051e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80051e2:	2302      	movs	r3, #2
 80051e4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(US_Echo_GPIO_Port, &GPIO_InitStruct);
 80051e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051ea:	4619      	mov	r1, r3
 80051ec:	482d      	ldr	r0, [pc, #180]	; (80052a4 <HAL_TIM_Base_MspInit+0x164>)
 80051ee:	f000 fe95 	bl	8005f1c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80051f2:	2200      	movs	r2, #0
 80051f4:	2105      	movs	r1, #5
 80051f6:	201d      	movs	r0, #29
 80051f8:	f000 fdd4 	bl	8005da4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80051fc:	201d      	movs	r0, #29
 80051fe:	f000 fded 	bl	8005ddc <HAL_NVIC_EnableIRQ>
}
 8005202:	e044      	b.n	800528e <HAL_TIM_Base_MspInit+0x14e>
  else if(htim_base->Instance==TIM6)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a27      	ldr	r2, [pc, #156]	; (80052a8 <HAL_TIM_Base_MspInit+0x168>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d10e      	bne.n	800522c <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800520e:	2300      	movs	r3, #0
 8005210:	617b      	str	r3, [r7, #20]
 8005212:	4b22      	ldr	r3, [pc, #136]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 8005214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005216:	4a21      	ldr	r2, [pc, #132]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 8005218:	f043 0310 	orr.w	r3, r3, #16
 800521c:	6413      	str	r3, [r2, #64]	; 0x40
 800521e:	4b1f      	ldr	r3, [pc, #124]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 8005220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005222:	f003 0310 	and.w	r3, r3, #16
 8005226:	617b      	str	r3, [r7, #20]
 8005228:	697b      	ldr	r3, [r7, #20]
}
 800522a:	e030      	b.n	800528e <HAL_TIM_Base_MspInit+0x14e>
  else if(htim_base->Instance==TIM8)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a1e      	ldr	r2, [pc, #120]	; (80052ac <HAL_TIM_Base_MspInit+0x16c>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d12b      	bne.n	800528e <HAL_TIM_Base_MspInit+0x14e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005236:	2300      	movs	r3, #0
 8005238:	613b      	str	r3, [r7, #16]
 800523a:	4b18      	ldr	r3, [pc, #96]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 800523c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800523e:	4a17      	ldr	r2, [pc, #92]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 8005240:	f043 0302 	orr.w	r3, r3, #2
 8005244:	6453      	str	r3, [r2, #68]	; 0x44
 8005246:	4b15      	ldr	r3, [pc, #84]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 8005248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	613b      	str	r3, [r7, #16]
 8005250:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005252:	2300      	movs	r3, #0
 8005254:	60fb      	str	r3, [r7, #12]
 8005256:	4b11      	ldr	r3, [pc, #68]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 8005258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800525a:	4a10      	ldr	r2, [pc, #64]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 800525c:	f043 0304 	orr.w	r3, r3, #4
 8005260:	6313      	str	r3, [r2, #48]	; 0x30
 8005262:	4b0e      	ldr	r3, [pc, #56]	; (800529c <HAL_TIM_Base_MspInit+0x15c>)
 8005264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005266:	f003 0304 	and.w	r3, r3, #4
 800526a:	60fb      	str	r3, [r7, #12]
 800526c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 800526e:	23c0      	movs	r3, #192	; 0xc0
 8005270:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005272:	2302      	movs	r3, #2
 8005274:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005276:	2300      	movs	r3, #0
 8005278:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800527a:	2300      	movs	r3, #0
 800527c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800527e:	2303      	movs	r3, #3
 8005280:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005282:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005286:	4619      	mov	r1, r3
 8005288:	4809      	ldr	r0, [pc, #36]	; (80052b0 <HAL_TIM_Base_MspInit+0x170>)
 800528a:	f000 fe47 	bl	8005f1c <HAL_GPIO_Init>
}
 800528e:	bf00      	nop
 8005290:	3738      	adds	r7, #56	; 0x38
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	40010000 	.word	0x40010000
 800529c:	40023800 	.word	0x40023800
 80052a0:	40000400 	.word	0x40000400
 80052a4:	40020400 	.word	0x40020400
 80052a8:	40001000 	.word	0x40001000
 80052ac:	40010400 	.word	0x40010400
 80052b0:	40020800 	.word	0x40020800

080052b4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b08a      	sub	sp, #40	; 0x28
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052bc:	f107 0314 	add.w	r3, r7, #20
 80052c0:	2200      	movs	r2, #0
 80052c2:	601a      	str	r2, [r3, #0]
 80052c4:	605a      	str	r2, [r3, #4]
 80052c6:	609a      	str	r2, [r3, #8]
 80052c8:	60da      	str	r2, [r3, #12]
 80052ca:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052d4:	d14a      	bne.n	800536c <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80052d6:	2300      	movs	r3, #0
 80052d8:	613b      	str	r3, [r7, #16]
 80052da:	4b26      	ldr	r3, [pc, #152]	; (8005374 <HAL_TIM_Encoder_MspInit+0xc0>)
 80052dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052de:	4a25      	ldr	r2, [pc, #148]	; (8005374 <HAL_TIM_Encoder_MspInit+0xc0>)
 80052e0:	f043 0301 	orr.w	r3, r3, #1
 80052e4:	6413      	str	r3, [r2, #64]	; 0x40
 80052e6:	4b23      	ldr	r3, [pc, #140]	; (8005374 <HAL_TIM_Encoder_MspInit+0xc0>)
 80052e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ea:	f003 0301 	and.w	r3, r3, #1
 80052ee:	613b      	str	r3, [r7, #16]
 80052f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052f2:	2300      	movs	r3, #0
 80052f4:	60fb      	str	r3, [r7, #12]
 80052f6:	4b1f      	ldr	r3, [pc, #124]	; (8005374 <HAL_TIM_Encoder_MspInit+0xc0>)
 80052f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052fa:	4a1e      	ldr	r2, [pc, #120]	; (8005374 <HAL_TIM_Encoder_MspInit+0xc0>)
 80052fc:	f043 0301 	orr.w	r3, r3, #1
 8005300:	6313      	str	r3, [r2, #48]	; 0x30
 8005302:	4b1c      	ldr	r3, [pc, #112]	; (8005374 <HAL_TIM_Encoder_MspInit+0xc0>)
 8005304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	60fb      	str	r3, [r7, #12]
 800530c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800530e:	2300      	movs	r3, #0
 8005310:	60bb      	str	r3, [r7, #8]
 8005312:	4b18      	ldr	r3, [pc, #96]	; (8005374 <HAL_TIM_Encoder_MspInit+0xc0>)
 8005314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005316:	4a17      	ldr	r2, [pc, #92]	; (8005374 <HAL_TIM_Encoder_MspInit+0xc0>)
 8005318:	f043 0302 	orr.w	r3, r3, #2
 800531c:	6313      	str	r3, [r2, #48]	; 0x30
 800531e:	4b15      	ldr	r3, [pc, #84]	; (8005374 <HAL_TIM_Encoder_MspInit+0xc0>)
 8005320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	60bb      	str	r3, [r7, #8]
 8005328:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800532a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800532e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005330:	2302      	movs	r3, #2
 8005332:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005334:	2300      	movs	r3, #0
 8005336:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005338:	2300      	movs	r3, #0
 800533a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800533c:	2301      	movs	r3, #1
 800533e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005340:	f107 0314 	add.w	r3, r7, #20
 8005344:	4619      	mov	r1, r3
 8005346:	480c      	ldr	r0, [pc, #48]	; (8005378 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005348:	f000 fde8 	bl	8005f1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800534c:	2308      	movs	r3, #8
 800534e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005350:	2302      	movs	r3, #2
 8005352:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005354:	2300      	movs	r3, #0
 8005356:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005358:	2300      	movs	r3, #0
 800535a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800535c:	2301      	movs	r3, #1
 800535e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005360:	f107 0314 	add.w	r3, r7, #20
 8005364:	4619      	mov	r1, r3
 8005366:	4805      	ldr	r0, [pc, #20]	; (800537c <HAL_TIM_Encoder_MspInit+0xc8>)
 8005368:	f000 fdd8 	bl	8005f1c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800536c:	bf00      	nop
 800536e:	3728      	adds	r7, #40	; 0x28
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}
 8005374:	40023800 	.word	0x40023800
 8005378:	40020000 	.word	0x40020000
 800537c:	40020400 	.word	0x40020400

08005380 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b088      	sub	sp, #32
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005388:	f107 030c 	add.w	r3, r7, #12
 800538c:	2200      	movs	r2, #0
 800538e:	601a      	str	r2, [r3, #0]
 8005390:	605a      	str	r2, [r3, #4]
 8005392:	609a      	str	r2, [r3, #8]
 8005394:	60da      	str	r2, [r3, #12]
 8005396:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a12      	ldr	r2, [pc, #72]	; (80053e8 <HAL_TIM_MspPostInit+0x68>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d11e      	bne.n	80053e0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80053a2:	2300      	movs	r3, #0
 80053a4:	60bb      	str	r3, [r7, #8]
 80053a6:	4b11      	ldr	r3, [pc, #68]	; (80053ec <HAL_TIM_MspPostInit+0x6c>)
 80053a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053aa:	4a10      	ldr	r2, [pc, #64]	; (80053ec <HAL_TIM_MspPostInit+0x6c>)
 80053ac:	f043 0310 	orr.w	r3, r3, #16
 80053b0:	6313      	str	r3, [r2, #48]	; 0x30
 80053b2:	4b0e      	ldr	r3, [pc, #56]	; (80053ec <HAL_TIM_MspPostInit+0x6c>)
 80053b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b6:	f003 0310 	and.w	r3, r3, #16
 80053ba:	60bb      	str	r3, [r7, #8]
 80053bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80053be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80053c2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053c4:	2302      	movs	r3, #2
 80053c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053c8:	2300      	movs	r3, #0
 80053ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053cc:	2300      	movs	r3, #0
 80053ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80053d0:	2301      	movs	r3, #1
 80053d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80053d4:	f107 030c 	add.w	r3, r7, #12
 80053d8:	4619      	mov	r1, r3
 80053da:	4805      	ldr	r0, [pc, #20]	; (80053f0 <HAL_TIM_MspPostInit+0x70>)
 80053dc:	f000 fd9e 	bl	8005f1c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80053e0:	bf00      	nop
 80053e2:	3720      	adds	r7, #32
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	40010000 	.word	0x40010000
 80053ec:	40023800 	.word	0x40023800
 80053f0:	40021000 	.word	0x40021000

080053f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b08a      	sub	sp, #40	; 0x28
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053fc:	f107 0314 	add.w	r3, r7, #20
 8005400:	2200      	movs	r2, #0
 8005402:	601a      	str	r2, [r3, #0]
 8005404:	605a      	str	r2, [r3, #4]
 8005406:	609a      	str	r2, [r3, #8]
 8005408:	60da      	str	r2, [r3, #12]
 800540a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a1d      	ldr	r2, [pc, #116]	; (8005488 <HAL_UART_MspInit+0x94>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d134      	bne.n	8005480 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8005416:	2300      	movs	r3, #0
 8005418:	613b      	str	r3, [r7, #16]
 800541a:	4b1c      	ldr	r3, [pc, #112]	; (800548c <HAL_UART_MspInit+0x98>)
 800541c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800541e:	4a1b      	ldr	r2, [pc, #108]	; (800548c <HAL_UART_MspInit+0x98>)
 8005420:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005424:	6413      	str	r3, [r2, #64]	; 0x40
 8005426:	4b19      	ldr	r3, [pc, #100]	; (800548c <HAL_UART_MspInit+0x98>)
 8005428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800542e:	613b      	str	r3, [r7, #16]
 8005430:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005432:	2300      	movs	r3, #0
 8005434:	60fb      	str	r3, [r7, #12]
 8005436:	4b15      	ldr	r3, [pc, #84]	; (800548c <HAL_UART_MspInit+0x98>)
 8005438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800543a:	4a14      	ldr	r2, [pc, #80]	; (800548c <HAL_UART_MspInit+0x98>)
 800543c:	f043 0304 	orr.w	r3, r3, #4
 8005440:	6313      	str	r3, [r2, #48]	; 0x30
 8005442:	4b12      	ldr	r3, [pc, #72]	; (800548c <HAL_UART_MspInit+0x98>)
 8005444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005446:	f003 0304 	and.w	r3, r3, #4
 800544a:	60fb      	str	r3, [r7, #12]
 800544c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800544e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005452:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005454:	2302      	movs	r3, #2
 8005456:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005458:	2300      	movs	r3, #0
 800545a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800545c:	2303      	movs	r3, #3
 800545e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005460:	2307      	movs	r3, #7
 8005462:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005464:	f107 0314 	add.w	r3, r7, #20
 8005468:	4619      	mov	r1, r3
 800546a:	4809      	ldr	r0, [pc, #36]	; (8005490 <HAL_UART_MspInit+0x9c>)
 800546c:	f000 fd56 	bl	8005f1c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8005470:	2200      	movs	r2, #0
 8005472:	2105      	movs	r1, #5
 8005474:	2027      	movs	r0, #39	; 0x27
 8005476:	f000 fc95 	bl	8005da4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800547a:	2027      	movs	r0, #39	; 0x27
 800547c:	f000 fcae 	bl	8005ddc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005480:	bf00      	nop
 8005482:	3728      	adds	r7, #40	; 0x28
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}
 8005488:	40004800 	.word	0x40004800
 800548c:	40023800 	.word	0x40023800
 8005490:	40020800 	.word	0x40020800

08005494 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b08c      	sub	sp, #48	; 0x30
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800549c:	2300      	movs	r3, #0
 800549e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80054a0:	2300      	movs	r3, #0
 80054a2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 80054a4:	2200      	movs	r2, #0
 80054a6:	6879      	ldr	r1, [r7, #4]
 80054a8:	201e      	movs	r0, #30
 80054aa:	f000 fc7b 	bl	8005da4 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80054ae:	201e      	movs	r0, #30
 80054b0:	f000 fc94 	bl	8005ddc <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80054b4:	2300      	movs	r3, #0
 80054b6:	60fb      	str	r3, [r7, #12]
 80054b8:	4b1e      	ldr	r3, [pc, #120]	; (8005534 <HAL_InitTick+0xa0>)
 80054ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054bc:	4a1d      	ldr	r2, [pc, #116]	; (8005534 <HAL_InitTick+0xa0>)
 80054be:	f043 0304 	orr.w	r3, r3, #4
 80054c2:	6413      	str	r3, [r2, #64]	; 0x40
 80054c4:	4b1b      	ldr	r3, [pc, #108]	; (8005534 <HAL_InitTick+0xa0>)
 80054c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c8:	f003 0304 	and.w	r3, r3, #4
 80054cc:	60fb      	str	r3, [r7, #12]
 80054ce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80054d0:	f107 0210 	add.w	r2, r7, #16
 80054d4:	f107 0314 	add.w	r3, r7, #20
 80054d8:	4611      	mov	r1, r2
 80054da:	4618      	mov	r0, r3
 80054dc:	f002 fb14 	bl	8007b08 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80054e0:	f002 faea 	bl	8007ab8 <HAL_RCC_GetPCLK1Freq>
 80054e4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80054e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054e8:	4a13      	ldr	r2, [pc, #76]	; (8005538 <HAL_InitTick+0xa4>)
 80054ea:	fba2 2303 	umull	r2, r3, r2, r3
 80054ee:	0c9b      	lsrs	r3, r3, #18
 80054f0:	3b01      	subs	r3, #1
 80054f2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80054f4:	4b11      	ldr	r3, [pc, #68]	; (800553c <HAL_InitTick+0xa8>)
 80054f6:	4a12      	ldr	r2, [pc, #72]	; (8005540 <HAL_InitTick+0xac>)
 80054f8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80054fa:	4b10      	ldr	r3, [pc, #64]	; (800553c <HAL_InitTick+0xa8>)
 80054fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005500:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8005502:	4a0e      	ldr	r2, [pc, #56]	; (800553c <HAL_InitTick+0xa8>)
 8005504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005506:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8005508:	4b0c      	ldr	r3, [pc, #48]	; (800553c <HAL_InitTick+0xa8>)
 800550a:	2200      	movs	r2, #0
 800550c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800550e:	4b0b      	ldr	r3, [pc, #44]	; (800553c <HAL_InitTick+0xa8>)
 8005510:	2200      	movs	r2, #0
 8005512:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8005514:	4809      	ldr	r0, [pc, #36]	; (800553c <HAL_InitTick+0xa8>)
 8005516:	f002 fb29 	bl	8007b6c <HAL_TIM_Base_Init>
 800551a:	4603      	mov	r3, r0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d104      	bne.n	800552a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8005520:	4806      	ldr	r0, [pc, #24]	; (800553c <HAL_InitTick+0xa8>)
 8005522:	f002 fbdb 	bl	8007cdc <HAL_TIM_Base_Start_IT>
 8005526:	4603      	mov	r3, r0
 8005528:	e000      	b.n	800552c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
}
 800552c:	4618      	mov	r0, r3
 800552e:	3730      	adds	r7, #48	; 0x30
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}
 8005534:	40023800 	.word	0x40023800
 8005538:	431bde83 	.word	0x431bde83
 800553c:	20000548 	.word	0x20000548
 8005540:	40000800 	.word	0x40000800

08005544 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005544:	b480      	push	{r7}
 8005546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005548:	e7fe      	b.n	8005548 <NMI_Handler+0x4>

0800554a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800554a:	b480      	push	{r7}
 800554c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800554e:	e7fe      	b.n	800554e <HardFault_Handler+0x4>

08005550 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005550:	b480      	push	{r7}
 8005552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005554:	e7fe      	b.n	8005554 <MemManage_Handler+0x4>

08005556 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005556:	b480      	push	{r7}
 8005558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800555a:	e7fe      	b.n	800555a <BusFault_Handler+0x4>

0800555c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800555c:	b480      	push	{r7}
 800555e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005560:	e7fe      	b.n	8005560 <UsageFault_Handler+0x4>

08005562 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005562:	b480      	push	{r7}
 8005564:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005566:	bf00      	nop
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005574:	4802      	ldr	r0, [pc, #8]	; (8005580 <TIM1_CC_IRQHandler+0x10>)
 8005576:	f003 f8a7 	bl	80086c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800557a:	bf00      	nop
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	200002a0 	.word	0x200002a0

08005584 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005588:	4802      	ldr	r0, [pc, #8]	; (8005594 <TIM3_IRQHandler+0x10>)
 800558a:	f003 f89d 	bl	80086c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800558e:	bf00      	nop
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	20000330 	.word	0x20000330

08005598 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800559c:	4802      	ldr	r0, [pc, #8]	; (80055a8 <TIM4_IRQHandler+0x10>)
 800559e:	f003 f893 	bl	80086c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80055a2:	bf00      	nop
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	20000548 	.word	0x20000548

080055ac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80055b0:	4802      	ldr	r0, [pc, #8]	; (80055bc <USART3_IRQHandler+0x10>)
 80055b2:	f004 fa45 	bl	8009a40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80055b6:	bf00      	nop
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	20000408 	.word	0x20000408

080055c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b086      	sub	sp, #24
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80055c8:	4a14      	ldr	r2, [pc, #80]	; (800561c <_sbrk+0x5c>)
 80055ca:	4b15      	ldr	r3, [pc, #84]	; (8005620 <_sbrk+0x60>)
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80055d4:	4b13      	ldr	r3, [pc, #76]	; (8005624 <_sbrk+0x64>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d102      	bne.n	80055e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80055dc:	4b11      	ldr	r3, [pc, #68]	; (8005624 <_sbrk+0x64>)
 80055de:	4a12      	ldr	r2, [pc, #72]	; (8005628 <_sbrk+0x68>)
 80055e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80055e2:	4b10      	ldr	r3, [pc, #64]	; (8005624 <_sbrk+0x64>)
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4413      	add	r3, r2
 80055ea:	693a      	ldr	r2, [r7, #16]
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d207      	bcs.n	8005600 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80055f0:	f008 fa92 	bl	800db18 <__errno>
 80055f4:	4603      	mov	r3, r0
 80055f6:	220c      	movs	r2, #12
 80055f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80055fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80055fe:	e009      	b.n	8005614 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005600:	4b08      	ldr	r3, [pc, #32]	; (8005624 <_sbrk+0x64>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005606:	4b07      	ldr	r3, [pc, #28]	; (8005624 <_sbrk+0x64>)
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4413      	add	r3, r2
 800560e:	4a05      	ldr	r2, [pc, #20]	; (8005624 <_sbrk+0x64>)
 8005610:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005612:	68fb      	ldr	r3, [r7, #12]
}
 8005614:	4618      	mov	r0, r3
 8005616:	3718      	adds	r7, #24
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}
 800561c:	20020000 	.word	0x20020000
 8005620:	00000400 	.word	0x00000400
 8005624:	20000590 	.word	0x20000590
 8005628:	20005430 	.word	0x20005430

0800562c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800562c:	b480      	push	{r7}
 800562e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005630:	4b06      	ldr	r3, [pc, #24]	; (800564c <SystemInit+0x20>)
 8005632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005636:	4a05      	ldr	r2, [pc, #20]	; (800564c <SystemInit+0x20>)
 8005638:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800563c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005640:	bf00      	nop
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop
 800564c:	e000ed00 	.word	0xe000ed00

08005650 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005650:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005688 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005654:	480d      	ldr	r0, [pc, #52]	; (800568c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005656:	490e      	ldr	r1, [pc, #56]	; (8005690 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005658:	4a0e      	ldr	r2, [pc, #56]	; (8005694 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800565a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800565c:	e002      	b.n	8005664 <LoopCopyDataInit>

0800565e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800565e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005660:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005662:	3304      	adds	r3, #4

08005664 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005664:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005666:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005668:	d3f9      	bcc.n	800565e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800566a:	4a0b      	ldr	r2, [pc, #44]	; (8005698 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800566c:	4c0b      	ldr	r4, [pc, #44]	; (800569c <LoopFillZerobss+0x26>)
  movs r3, #0
 800566e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005670:	e001      	b.n	8005676 <LoopFillZerobss>

08005672 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005672:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005674:	3204      	adds	r2, #4

08005676 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005676:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005678:	d3fb      	bcc.n	8005672 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800567a:	f7ff ffd7 	bl	800562c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800567e:	f008 fa51 	bl	800db24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005682:	f7fb fc39 	bl	8000ef8 <main>
  bx  lr    
 8005686:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005688:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800568c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005690:	200001a0 	.word	0x200001a0
  ldr r2, =_sidata
 8005694:	0800f140 	.word	0x0800f140
  ldr r2, =_sbss
 8005698:	200001a0 	.word	0x200001a0
  ldr r4, =_ebss
 800569c:	20005430 	.word	0x20005430

080056a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80056a0:	e7fe      	b.n	80056a0 <ADC_IRQHandler>
	...

080056a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80056a8:	4b0e      	ldr	r3, [pc, #56]	; (80056e4 <HAL_Init+0x40>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a0d      	ldr	r2, [pc, #52]	; (80056e4 <HAL_Init+0x40>)
 80056ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80056b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80056b4:	4b0b      	ldr	r3, [pc, #44]	; (80056e4 <HAL_Init+0x40>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a0a      	ldr	r2, [pc, #40]	; (80056e4 <HAL_Init+0x40>)
 80056ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80056be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80056c0:	4b08      	ldr	r3, [pc, #32]	; (80056e4 <HAL_Init+0x40>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a07      	ldr	r2, [pc, #28]	; (80056e4 <HAL_Init+0x40>)
 80056c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80056cc:	2003      	movs	r0, #3
 80056ce:	f000 fb5e 	bl	8005d8e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80056d2:	200f      	movs	r0, #15
 80056d4:	f7ff fede 	bl	8005494 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80056d8:	f7ff fc4a 	bl	8004f70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	40023c00 	.word	0x40023c00

080056e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80056e8:	b480      	push	{r7}
 80056ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80056ec:	4b06      	ldr	r3, [pc, #24]	; (8005708 <HAL_IncTick+0x20>)
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	461a      	mov	r2, r3
 80056f2:	4b06      	ldr	r3, [pc, #24]	; (800570c <HAL_IncTick+0x24>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4413      	add	r3, r2
 80056f8:	4a04      	ldr	r2, [pc, #16]	; (800570c <HAL_IncTick+0x24>)
 80056fa:	6013      	str	r3, [r2, #0]
}
 80056fc:	bf00      	nop
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop
 8005708:	20000148 	.word	0x20000148
 800570c:	20000594 	.word	0x20000594

08005710 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005710:	b480      	push	{r7}
 8005712:	af00      	add	r7, sp, #0
  return uwTick;
 8005714:	4b03      	ldr	r3, [pc, #12]	; (8005724 <HAL_GetTick+0x14>)
 8005716:	681b      	ldr	r3, [r3, #0]
}
 8005718:	4618      	mov	r0, r3
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	20000594 	.word	0x20000594

08005728 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005730:	f7ff ffee 	bl	8005710 <HAL_GetTick>
 8005734:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005740:	d005      	beq.n	800574e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005742:	4b0a      	ldr	r3, [pc, #40]	; (800576c <HAL_Delay+0x44>)
 8005744:	781b      	ldrb	r3, [r3, #0]
 8005746:	461a      	mov	r2, r3
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	4413      	add	r3, r2
 800574c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800574e:	bf00      	nop
 8005750:	f7ff ffde 	bl	8005710 <HAL_GetTick>
 8005754:	4602      	mov	r2, r0
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	1ad3      	subs	r3, r2, r3
 800575a:	68fa      	ldr	r2, [r7, #12]
 800575c:	429a      	cmp	r2, r3
 800575e:	d8f7      	bhi.n	8005750 <HAL_Delay+0x28>
  {
  }
}
 8005760:	bf00      	nop
 8005762:	bf00      	nop
 8005764:	3710      	adds	r7, #16
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	20000148 	.word	0x20000148

08005770 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b084      	sub	sp, #16
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005778:	2300      	movs	r3, #0
 800577a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d101      	bne.n	8005786 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e033      	b.n	80057ee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578a:	2b00      	cmp	r3, #0
 800578c:	d109      	bne.n	80057a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f7ff fc1a 	bl	8004fc8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2200      	movs	r2, #0
 8005798:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a6:	f003 0310 	and.w	r3, r3, #16
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d118      	bne.n	80057e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80057b6:	f023 0302 	bic.w	r3, r3, #2
 80057ba:	f043 0202 	orr.w	r2, r3, #2
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 f93a 	bl	8005a3c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057d2:	f023 0303 	bic.w	r3, r3, #3
 80057d6:	f043 0201 	orr.w	r2, r3, #1
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	641a      	str	r2, [r3, #64]	; 0x40
 80057de:	e001      	b.n	80057e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80057ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3710      	adds	r7, #16
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
	...

080057f8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b085      	sub	sp, #20
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
 8005800:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005802:	2300      	movs	r3, #0
 8005804:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800580c:	2b01      	cmp	r3, #1
 800580e:	d101      	bne.n	8005814 <HAL_ADC_ConfigChannel+0x1c>
 8005810:	2302      	movs	r3, #2
 8005812:	e105      	b.n	8005a20 <HAL_ADC_ConfigChannel+0x228>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2b09      	cmp	r3, #9
 8005822:	d925      	bls.n	8005870 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68d9      	ldr	r1, [r3, #12]
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	b29b      	uxth	r3, r3
 8005830:	461a      	mov	r2, r3
 8005832:	4613      	mov	r3, r2
 8005834:	005b      	lsls	r3, r3, #1
 8005836:	4413      	add	r3, r2
 8005838:	3b1e      	subs	r3, #30
 800583a:	2207      	movs	r2, #7
 800583c:	fa02 f303 	lsl.w	r3, r2, r3
 8005840:	43da      	mvns	r2, r3
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	400a      	ands	r2, r1
 8005848:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	68d9      	ldr	r1, [r3, #12]
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	689a      	ldr	r2, [r3, #8]
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	b29b      	uxth	r3, r3
 800585a:	4618      	mov	r0, r3
 800585c:	4603      	mov	r3, r0
 800585e:	005b      	lsls	r3, r3, #1
 8005860:	4403      	add	r3, r0
 8005862:	3b1e      	subs	r3, #30
 8005864:	409a      	lsls	r2, r3
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	430a      	orrs	r2, r1
 800586c:	60da      	str	r2, [r3, #12]
 800586e:	e022      	b.n	80058b6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6919      	ldr	r1, [r3, #16]
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	b29b      	uxth	r3, r3
 800587c:	461a      	mov	r2, r3
 800587e:	4613      	mov	r3, r2
 8005880:	005b      	lsls	r3, r3, #1
 8005882:	4413      	add	r3, r2
 8005884:	2207      	movs	r2, #7
 8005886:	fa02 f303 	lsl.w	r3, r2, r3
 800588a:	43da      	mvns	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	400a      	ands	r2, r1
 8005892:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	6919      	ldr	r1, [r3, #16]
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	689a      	ldr	r2, [r3, #8]
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	4618      	mov	r0, r3
 80058a6:	4603      	mov	r3, r0
 80058a8:	005b      	lsls	r3, r3, #1
 80058aa:	4403      	add	r3, r0
 80058ac:	409a      	lsls	r2, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	430a      	orrs	r2, r1
 80058b4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	2b06      	cmp	r3, #6
 80058bc:	d824      	bhi.n	8005908 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	685a      	ldr	r2, [r3, #4]
 80058c8:	4613      	mov	r3, r2
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	4413      	add	r3, r2
 80058ce:	3b05      	subs	r3, #5
 80058d0:	221f      	movs	r2, #31
 80058d2:	fa02 f303 	lsl.w	r3, r2, r3
 80058d6:	43da      	mvns	r2, r3
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	400a      	ands	r2, r1
 80058de:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	4618      	mov	r0, r3
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	685a      	ldr	r2, [r3, #4]
 80058f2:	4613      	mov	r3, r2
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	4413      	add	r3, r2
 80058f8:	3b05      	subs	r3, #5
 80058fa:	fa00 f203 	lsl.w	r2, r0, r3
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	430a      	orrs	r2, r1
 8005904:	635a      	str	r2, [r3, #52]	; 0x34
 8005906:	e04c      	b.n	80059a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	2b0c      	cmp	r3, #12
 800590e:	d824      	bhi.n	800595a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	685a      	ldr	r2, [r3, #4]
 800591a:	4613      	mov	r3, r2
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	4413      	add	r3, r2
 8005920:	3b23      	subs	r3, #35	; 0x23
 8005922:	221f      	movs	r2, #31
 8005924:	fa02 f303 	lsl.w	r3, r2, r3
 8005928:	43da      	mvns	r2, r3
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	400a      	ands	r2, r1
 8005930:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	b29b      	uxth	r3, r3
 800593e:	4618      	mov	r0, r3
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	685a      	ldr	r2, [r3, #4]
 8005944:	4613      	mov	r3, r2
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	4413      	add	r3, r2
 800594a:	3b23      	subs	r3, #35	; 0x23
 800594c:	fa00 f203 	lsl.w	r2, r0, r3
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	430a      	orrs	r2, r1
 8005956:	631a      	str	r2, [r3, #48]	; 0x30
 8005958:	e023      	b.n	80059a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	685a      	ldr	r2, [r3, #4]
 8005964:	4613      	mov	r3, r2
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	4413      	add	r3, r2
 800596a:	3b41      	subs	r3, #65	; 0x41
 800596c:	221f      	movs	r2, #31
 800596e:	fa02 f303 	lsl.w	r3, r2, r3
 8005972:	43da      	mvns	r2, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	400a      	ands	r2, r1
 800597a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	b29b      	uxth	r3, r3
 8005988:	4618      	mov	r0, r3
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	685a      	ldr	r2, [r3, #4]
 800598e:	4613      	mov	r3, r2
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	4413      	add	r3, r2
 8005994:	3b41      	subs	r3, #65	; 0x41
 8005996:	fa00 f203 	lsl.w	r2, r0, r3
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	430a      	orrs	r2, r1
 80059a0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80059a2:	4b22      	ldr	r3, [pc, #136]	; (8005a2c <HAL_ADC_ConfigChannel+0x234>)
 80059a4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a21      	ldr	r2, [pc, #132]	; (8005a30 <HAL_ADC_ConfigChannel+0x238>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d109      	bne.n	80059c4 <HAL_ADC_ConfigChannel+0x1cc>
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	2b12      	cmp	r3, #18
 80059b6:	d105      	bne.n	80059c4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a19      	ldr	r2, [pc, #100]	; (8005a30 <HAL_ADC_ConfigChannel+0x238>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d123      	bne.n	8005a16 <HAL_ADC_ConfigChannel+0x21e>
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	2b10      	cmp	r3, #16
 80059d4:	d003      	beq.n	80059de <HAL_ADC_ConfigChannel+0x1e6>
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2b11      	cmp	r3, #17
 80059dc:	d11b      	bne.n	8005a16 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	2b10      	cmp	r3, #16
 80059f0:	d111      	bne.n	8005a16 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80059f2:	4b10      	ldr	r3, [pc, #64]	; (8005a34 <HAL_ADC_ConfigChannel+0x23c>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a10      	ldr	r2, [pc, #64]	; (8005a38 <HAL_ADC_ConfigChannel+0x240>)
 80059f8:	fba2 2303 	umull	r2, r3, r2, r3
 80059fc:	0c9a      	lsrs	r2, r3, #18
 80059fe:	4613      	mov	r3, r2
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	4413      	add	r3, r2
 8005a04:	005b      	lsls	r3, r3, #1
 8005a06:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005a08:	e002      	b.n	8005a10 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	3b01      	subs	r3, #1
 8005a0e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1f9      	bne.n	8005a0a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005a1e:	2300      	movs	r3, #0
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3714      	adds	r7, #20
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr
 8005a2c:	40012300 	.word	0x40012300
 8005a30:	40012000 	.word	0x40012000
 8005a34:	20000140 	.word	0x20000140
 8005a38:	431bde83 	.word	0x431bde83

08005a3c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b085      	sub	sp, #20
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a44:	4b79      	ldr	r3, [pc, #484]	; (8005c2c <ADC_Init+0x1f0>)
 8005a46:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	685a      	ldr	r2, [r3, #4]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	431a      	orrs	r2, r3
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	685a      	ldr	r2, [r3, #4]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	6859      	ldr	r1, [r3, #4]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	691b      	ldr	r3, [r3, #16]
 8005a7c:	021a      	lsls	r2, r3, #8
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	430a      	orrs	r2, r1
 8005a84:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	685a      	ldr	r2, [r3, #4]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005a94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	6859      	ldr	r1, [r3, #4]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	689a      	ldr	r2, [r3, #8]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	430a      	orrs	r2, r1
 8005aa6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	689a      	ldr	r2, [r3, #8]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ab6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	6899      	ldr	r1, [r3, #8]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	68da      	ldr	r2, [r3, #12]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	430a      	orrs	r2, r1
 8005ac8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ace:	4a58      	ldr	r2, [pc, #352]	; (8005c30 <ADC_Init+0x1f4>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d022      	beq.n	8005b1a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	689a      	ldr	r2, [r3, #8]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005ae2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	6899      	ldr	r1, [r3, #8]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	430a      	orrs	r2, r1
 8005af4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	689a      	ldr	r2, [r3, #8]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005b04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	6899      	ldr	r1, [r3, #8]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	430a      	orrs	r2, r1
 8005b16:	609a      	str	r2, [r3, #8]
 8005b18:	e00f      	b.n	8005b3a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	689a      	ldr	r2, [r3, #8]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005b28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	689a      	ldr	r2, [r3, #8]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005b38:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	689a      	ldr	r2, [r3, #8]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f022 0202 	bic.w	r2, r2, #2
 8005b48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	6899      	ldr	r1, [r3, #8]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	7e1b      	ldrb	r3, [r3, #24]
 8005b54:	005a      	lsls	r2, r3, #1
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	430a      	orrs	r2, r1
 8005b5c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d01b      	beq.n	8005ba0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	685a      	ldr	r2, [r3, #4]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b76:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	685a      	ldr	r2, [r3, #4]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005b86:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	6859      	ldr	r1, [r3, #4]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b92:	3b01      	subs	r3, #1
 8005b94:	035a      	lsls	r2, r3, #13
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	605a      	str	r2, [r3, #4]
 8005b9e:	e007      	b.n	8005bb0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	685a      	ldr	r2, [r3, #4]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005bae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005bbe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	69db      	ldr	r3, [r3, #28]
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	051a      	lsls	r2, r3, #20
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	430a      	orrs	r2, r1
 8005bd4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	689a      	ldr	r2, [r3, #8]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005be4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	6899      	ldr	r1, [r3, #8]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005bf2:	025a      	lsls	r2, r3, #9
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	430a      	orrs	r2, r1
 8005bfa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	689a      	ldr	r2, [r3, #8]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	6899      	ldr	r1, [r3, #8]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	695b      	ldr	r3, [r3, #20]
 8005c16:	029a      	lsls	r2, r3, #10
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	430a      	orrs	r2, r1
 8005c1e:	609a      	str	r2, [r3, #8]
}
 8005c20:	bf00      	nop
 8005c22:	3714      	adds	r7, #20
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr
 8005c2c:	40012300 	.word	0x40012300
 8005c30:	0f000001 	.word	0x0f000001

08005c34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b085      	sub	sp, #20
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f003 0307 	and.w	r3, r3, #7
 8005c42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c44:	4b0c      	ldr	r3, [pc, #48]	; (8005c78 <__NVIC_SetPriorityGrouping+0x44>)
 8005c46:	68db      	ldr	r3, [r3, #12]
 8005c48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c4a:	68ba      	ldr	r2, [r7, #8]
 8005c4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005c50:	4013      	ands	r3, r2
 8005c52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005c5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005c60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c66:	4a04      	ldr	r2, [pc, #16]	; (8005c78 <__NVIC_SetPriorityGrouping+0x44>)
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	60d3      	str	r3, [r2, #12]
}
 8005c6c:	bf00      	nop
 8005c6e:	3714      	adds	r7, #20
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr
 8005c78:	e000ed00 	.word	0xe000ed00

08005c7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005c80:	4b04      	ldr	r3, [pc, #16]	; (8005c94 <__NVIC_GetPriorityGrouping+0x18>)
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	0a1b      	lsrs	r3, r3, #8
 8005c86:	f003 0307 	and.w	r3, r3, #7
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr
 8005c94:	e000ed00 	.word	0xe000ed00

08005c98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	db0b      	blt.n	8005cc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005caa:	79fb      	ldrb	r3, [r7, #7]
 8005cac:	f003 021f 	and.w	r2, r3, #31
 8005cb0:	4907      	ldr	r1, [pc, #28]	; (8005cd0 <__NVIC_EnableIRQ+0x38>)
 8005cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cb6:	095b      	lsrs	r3, r3, #5
 8005cb8:	2001      	movs	r0, #1
 8005cba:	fa00 f202 	lsl.w	r2, r0, r2
 8005cbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005cc2:	bf00      	nop
 8005cc4:	370c      	adds	r7, #12
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr
 8005cce:	bf00      	nop
 8005cd0:	e000e100 	.word	0xe000e100

08005cd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	4603      	mov	r3, r0
 8005cdc:	6039      	str	r1, [r7, #0]
 8005cde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	db0a      	blt.n	8005cfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	b2da      	uxtb	r2, r3
 8005cec:	490c      	ldr	r1, [pc, #48]	; (8005d20 <__NVIC_SetPriority+0x4c>)
 8005cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cf2:	0112      	lsls	r2, r2, #4
 8005cf4:	b2d2      	uxtb	r2, r2
 8005cf6:	440b      	add	r3, r1
 8005cf8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005cfc:	e00a      	b.n	8005d14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	b2da      	uxtb	r2, r3
 8005d02:	4908      	ldr	r1, [pc, #32]	; (8005d24 <__NVIC_SetPriority+0x50>)
 8005d04:	79fb      	ldrb	r3, [r7, #7]
 8005d06:	f003 030f 	and.w	r3, r3, #15
 8005d0a:	3b04      	subs	r3, #4
 8005d0c:	0112      	lsls	r2, r2, #4
 8005d0e:	b2d2      	uxtb	r2, r2
 8005d10:	440b      	add	r3, r1
 8005d12:	761a      	strb	r2, [r3, #24]
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr
 8005d20:	e000e100 	.word	0xe000e100
 8005d24:	e000ed00 	.word	0xe000ed00

08005d28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b089      	sub	sp, #36	; 0x24
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	60f8      	str	r0, [r7, #12]
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f003 0307 	and.w	r3, r3, #7
 8005d3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d3c:	69fb      	ldr	r3, [r7, #28]
 8005d3e:	f1c3 0307 	rsb	r3, r3, #7
 8005d42:	2b04      	cmp	r3, #4
 8005d44:	bf28      	it	cs
 8005d46:	2304      	movcs	r3, #4
 8005d48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	3304      	adds	r3, #4
 8005d4e:	2b06      	cmp	r3, #6
 8005d50:	d902      	bls.n	8005d58 <NVIC_EncodePriority+0x30>
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	3b03      	subs	r3, #3
 8005d56:	e000      	b.n	8005d5a <NVIC_EncodePriority+0x32>
 8005d58:	2300      	movs	r3, #0
 8005d5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	fa02 f303 	lsl.w	r3, r2, r3
 8005d66:	43da      	mvns	r2, r3
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	401a      	ands	r2, r3
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d70:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	fa01 f303 	lsl.w	r3, r1, r3
 8005d7a:	43d9      	mvns	r1, r3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d80:	4313      	orrs	r3, r2
         );
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3724      	adds	r7, #36	; 0x24
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr

08005d8e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	b082      	sub	sp, #8
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f7ff ff4c 	bl	8005c34 <__NVIC_SetPriorityGrouping>
}
 8005d9c:	bf00      	nop
 8005d9e:	3708      	adds	r7, #8
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b086      	sub	sp, #24
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	4603      	mov	r3, r0
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	607a      	str	r2, [r7, #4]
 8005db0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005db2:	2300      	movs	r3, #0
 8005db4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005db6:	f7ff ff61 	bl	8005c7c <__NVIC_GetPriorityGrouping>
 8005dba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	68b9      	ldr	r1, [r7, #8]
 8005dc0:	6978      	ldr	r0, [r7, #20]
 8005dc2:	f7ff ffb1 	bl	8005d28 <NVIC_EncodePriority>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005dcc:	4611      	mov	r1, r2
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7ff ff80 	bl	8005cd4 <__NVIC_SetPriority>
}
 8005dd4:	bf00      	nop
 8005dd6:	3718      	adds	r7, #24
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	4603      	mov	r3, r0
 8005de4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7ff ff54 	bl	8005c98 <__NVIC_EnableIRQ>
}
 8005df0:	bf00      	nop
 8005df2:	3708      	adds	r7, #8
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}

08005df8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e04:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005e06:	f7ff fc83 	bl	8005710 <HAL_GetTick>
 8005e0a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	d008      	beq.n	8005e2a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2280      	movs	r2, #128	; 0x80
 8005e1c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	e052      	b.n	8005ed0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f022 0216 	bic.w	r2, r2, #22
 8005e38:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	695a      	ldr	r2, [r3, #20]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e48:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d103      	bne.n	8005e5a <HAL_DMA_Abort+0x62>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d007      	beq.n	8005e6a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f022 0208 	bic.w	r2, r2, #8
 8005e68:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f022 0201 	bic.w	r2, r2, #1
 8005e78:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005e7a:	e013      	b.n	8005ea4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005e7c:	f7ff fc48 	bl	8005710 <HAL_GetTick>
 8005e80:	4602      	mov	r2, r0
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	2b05      	cmp	r3, #5
 8005e88:	d90c      	bls.n	8005ea4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2220      	movs	r2, #32
 8005e8e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2203      	movs	r2, #3
 8005e94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	e015      	b.n	8005ed0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f003 0301 	and.w	r3, r3, #1
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d1e4      	bne.n	8005e7c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005eb6:	223f      	movs	r2, #63	; 0x3f
 8005eb8:	409a      	lsls	r2, r3
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005ece:	2300      	movs	r3, #0
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3710      	adds	r7, #16
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}

08005ed8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b083      	sub	sp, #12
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	2b02      	cmp	r3, #2
 8005eea:	d004      	beq.n	8005ef6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2280      	movs	r2, #128	; 0x80
 8005ef0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e00c      	b.n	8005f10 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2205      	movs	r2, #5
 8005efa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681a      	ldr	r2, [r3, #0]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f022 0201 	bic.w	r2, r2, #1
 8005f0c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005f0e:	2300      	movs	r3, #0
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	370c      	adds	r7, #12
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr

08005f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b089      	sub	sp, #36	; 0x24
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005f26:	2300      	movs	r3, #0
 8005f28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f32:	2300      	movs	r3, #0
 8005f34:	61fb      	str	r3, [r7, #28]
 8005f36:	e16b      	b.n	8006210 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005f38:	2201      	movs	r2, #1
 8005f3a:	69fb      	ldr	r3, [r7, #28]
 8005f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	697a      	ldr	r2, [r7, #20]
 8005f48:	4013      	ands	r3, r2
 8005f4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	429a      	cmp	r2, r3
 8005f52:	f040 815a 	bne.w	800620a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	f003 0303 	and.w	r3, r3, #3
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d005      	beq.n	8005f6e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005f6a:	2b02      	cmp	r3, #2
 8005f6c:	d130      	bne.n	8005fd0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	005b      	lsls	r3, r3, #1
 8005f78:	2203      	movs	r2, #3
 8005f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7e:	43db      	mvns	r3, r3
 8005f80:	69ba      	ldr	r2, [r7, #24]
 8005f82:	4013      	ands	r3, r2
 8005f84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	68da      	ldr	r2, [r3, #12]
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	005b      	lsls	r3, r3, #1
 8005f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f92:	69ba      	ldr	r2, [r7, #24]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	69ba      	ldr	r2, [r7, #24]
 8005f9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fac:	43db      	mvns	r3, r3
 8005fae:	69ba      	ldr	r2, [r7, #24]
 8005fb0:	4013      	ands	r3, r2
 8005fb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	091b      	lsrs	r3, r3, #4
 8005fba:	f003 0201 	and.w	r2, r3, #1
 8005fbe:	69fb      	ldr	r3, [r7, #28]
 8005fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc4:	69ba      	ldr	r2, [r7, #24]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	69ba      	ldr	r2, [r7, #24]
 8005fce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	f003 0303 	and.w	r3, r3, #3
 8005fd8:	2b03      	cmp	r3, #3
 8005fda:	d017      	beq.n	800600c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005fe2:	69fb      	ldr	r3, [r7, #28]
 8005fe4:	005b      	lsls	r3, r3, #1
 8005fe6:	2203      	movs	r2, #3
 8005fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fec:	43db      	mvns	r3, r3
 8005fee:	69ba      	ldr	r2, [r7, #24]
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	689a      	ldr	r2, [r3, #8]
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	005b      	lsls	r3, r3, #1
 8005ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8006000:	69ba      	ldr	r2, [r7, #24]
 8006002:	4313      	orrs	r3, r2
 8006004:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	69ba      	ldr	r2, [r7, #24]
 800600a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	f003 0303 	and.w	r3, r3, #3
 8006014:	2b02      	cmp	r3, #2
 8006016:	d123      	bne.n	8006060 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006018:	69fb      	ldr	r3, [r7, #28]
 800601a:	08da      	lsrs	r2, r3, #3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	3208      	adds	r2, #8
 8006020:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006024:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006026:	69fb      	ldr	r3, [r7, #28]
 8006028:	f003 0307 	and.w	r3, r3, #7
 800602c:	009b      	lsls	r3, r3, #2
 800602e:	220f      	movs	r2, #15
 8006030:	fa02 f303 	lsl.w	r3, r2, r3
 8006034:	43db      	mvns	r3, r3
 8006036:	69ba      	ldr	r2, [r7, #24]
 8006038:	4013      	ands	r3, r2
 800603a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	691a      	ldr	r2, [r3, #16]
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	f003 0307 	and.w	r3, r3, #7
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	fa02 f303 	lsl.w	r3, r2, r3
 800604c:	69ba      	ldr	r2, [r7, #24]
 800604e:	4313      	orrs	r3, r2
 8006050:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006052:	69fb      	ldr	r3, [r7, #28]
 8006054:	08da      	lsrs	r2, r3, #3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	3208      	adds	r2, #8
 800605a:	69b9      	ldr	r1, [r7, #24]
 800605c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006066:	69fb      	ldr	r3, [r7, #28]
 8006068:	005b      	lsls	r3, r3, #1
 800606a:	2203      	movs	r2, #3
 800606c:	fa02 f303 	lsl.w	r3, r2, r3
 8006070:	43db      	mvns	r3, r3
 8006072:	69ba      	ldr	r2, [r7, #24]
 8006074:	4013      	ands	r3, r2
 8006076:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	f003 0203 	and.w	r2, r3, #3
 8006080:	69fb      	ldr	r3, [r7, #28]
 8006082:	005b      	lsls	r3, r3, #1
 8006084:	fa02 f303 	lsl.w	r3, r2, r3
 8006088:	69ba      	ldr	r2, [r7, #24]
 800608a:	4313      	orrs	r3, r2
 800608c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	69ba      	ldr	r2, [r7, #24]
 8006092:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800609c:	2b00      	cmp	r3, #0
 800609e:	f000 80b4 	beq.w	800620a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80060a2:	2300      	movs	r3, #0
 80060a4:	60fb      	str	r3, [r7, #12]
 80060a6:	4b60      	ldr	r3, [pc, #384]	; (8006228 <HAL_GPIO_Init+0x30c>)
 80060a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060aa:	4a5f      	ldr	r2, [pc, #380]	; (8006228 <HAL_GPIO_Init+0x30c>)
 80060ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80060b0:	6453      	str	r3, [r2, #68]	; 0x44
 80060b2:	4b5d      	ldr	r3, [pc, #372]	; (8006228 <HAL_GPIO_Init+0x30c>)
 80060b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060ba:	60fb      	str	r3, [r7, #12]
 80060bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80060be:	4a5b      	ldr	r2, [pc, #364]	; (800622c <HAL_GPIO_Init+0x310>)
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	089b      	lsrs	r3, r3, #2
 80060c4:	3302      	adds	r3, #2
 80060c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	f003 0303 	and.w	r3, r3, #3
 80060d2:	009b      	lsls	r3, r3, #2
 80060d4:	220f      	movs	r2, #15
 80060d6:	fa02 f303 	lsl.w	r3, r2, r3
 80060da:	43db      	mvns	r3, r3
 80060dc:	69ba      	ldr	r2, [r7, #24]
 80060de:	4013      	ands	r3, r2
 80060e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a52      	ldr	r2, [pc, #328]	; (8006230 <HAL_GPIO_Init+0x314>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d02b      	beq.n	8006142 <HAL_GPIO_Init+0x226>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4a51      	ldr	r2, [pc, #324]	; (8006234 <HAL_GPIO_Init+0x318>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d025      	beq.n	800613e <HAL_GPIO_Init+0x222>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a50      	ldr	r2, [pc, #320]	; (8006238 <HAL_GPIO_Init+0x31c>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d01f      	beq.n	800613a <HAL_GPIO_Init+0x21e>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a4f      	ldr	r2, [pc, #316]	; (800623c <HAL_GPIO_Init+0x320>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d019      	beq.n	8006136 <HAL_GPIO_Init+0x21a>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a4e      	ldr	r2, [pc, #312]	; (8006240 <HAL_GPIO_Init+0x324>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d013      	beq.n	8006132 <HAL_GPIO_Init+0x216>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a4d      	ldr	r2, [pc, #308]	; (8006244 <HAL_GPIO_Init+0x328>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d00d      	beq.n	800612e <HAL_GPIO_Init+0x212>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a4c      	ldr	r2, [pc, #304]	; (8006248 <HAL_GPIO_Init+0x32c>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d007      	beq.n	800612a <HAL_GPIO_Init+0x20e>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a4b      	ldr	r2, [pc, #300]	; (800624c <HAL_GPIO_Init+0x330>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d101      	bne.n	8006126 <HAL_GPIO_Init+0x20a>
 8006122:	2307      	movs	r3, #7
 8006124:	e00e      	b.n	8006144 <HAL_GPIO_Init+0x228>
 8006126:	2308      	movs	r3, #8
 8006128:	e00c      	b.n	8006144 <HAL_GPIO_Init+0x228>
 800612a:	2306      	movs	r3, #6
 800612c:	e00a      	b.n	8006144 <HAL_GPIO_Init+0x228>
 800612e:	2305      	movs	r3, #5
 8006130:	e008      	b.n	8006144 <HAL_GPIO_Init+0x228>
 8006132:	2304      	movs	r3, #4
 8006134:	e006      	b.n	8006144 <HAL_GPIO_Init+0x228>
 8006136:	2303      	movs	r3, #3
 8006138:	e004      	b.n	8006144 <HAL_GPIO_Init+0x228>
 800613a:	2302      	movs	r3, #2
 800613c:	e002      	b.n	8006144 <HAL_GPIO_Init+0x228>
 800613e:	2301      	movs	r3, #1
 8006140:	e000      	b.n	8006144 <HAL_GPIO_Init+0x228>
 8006142:	2300      	movs	r3, #0
 8006144:	69fa      	ldr	r2, [r7, #28]
 8006146:	f002 0203 	and.w	r2, r2, #3
 800614a:	0092      	lsls	r2, r2, #2
 800614c:	4093      	lsls	r3, r2
 800614e:	69ba      	ldr	r2, [r7, #24]
 8006150:	4313      	orrs	r3, r2
 8006152:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006154:	4935      	ldr	r1, [pc, #212]	; (800622c <HAL_GPIO_Init+0x310>)
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	089b      	lsrs	r3, r3, #2
 800615a:	3302      	adds	r3, #2
 800615c:	69ba      	ldr	r2, [r7, #24]
 800615e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006162:	4b3b      	ldr	r3, [pc, #236]	; (8006250 <HAL_GPIO_Init+0x334>)
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	43db      	mvns	r3, r3
 800616c:	69ba      	ldr	r2, [r7, #24]
 800616e:	4013      	ands	r3, r2
 8006170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d003      	beq.n	8006186 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800617e:	69ba      	ldr	r2, [r7, #24]
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	4313      	orrs	r3, r2
 8006184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006186:	4a32      	ldr	r2, [pc, #200]	; (8006250 <HAL_GPIO_Init+0x334>)
 8006188:	69bb      	ldr	r3, [r7, #24]
 800618a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800618c:	4b30      	ldr	r3, [pc, #192]	; (8006250 <HAL_GPIO_Init+0x334>)
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	43db      	mvns	r3, r3
 8006196:	69ba      	ldr	r2, [r7, #24]
 8006198:	4013      	ands	r3, r2
 800619a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d003      	beq.n	80061b0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80061a8:	69ba      	ldr	r2, [r7, #24]
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80061b0:	4a27      	ldr	r2, [pc, #156]	; (8006250 <HAL_GPIO_Init+0x334>)
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80061b6:	4b26      	ldr	r3, [pc, #152]	; (8006250 <HAL_GPIO_Init+0x334>)
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	43db      	mvns	r3, r3
 80061c0:	69ba      	ldr	r2, [r7, #24]
 80061c2:	4013      	ands	r3, r2
 80061c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d003      	beq.n	80061da <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80061d2:	69ba      	ldr	r2, [r7, #24]
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80061da:	4a1d      	ldr	r2, [pc, #116]	; (8006250 <HAL_GPIO_Init+0x334>)
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80061e0:	4b1b      	ldr	r3, [pc, #108]	; (8006250 <HAL_GPIO_Init+0x334>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	43db      	mvns	r3, r3
 80061ea:	69ba      	ldr	r2, [r7, #24]
 80061ec:	4013      	ands	r3, r2
 80061ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d003      	beq.n	8006204 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80061fc:	69ba      	ldr	r2, [r7, #24]
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	4313      	orrs	r3, r2
 8006202:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006204:	4a12      	ldr	r2, [pc, #72]	; (8006250 <HAL_GPIO_Init+0x334>)
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	3301      	adds	r3, #1
 800620e:	61fb      	str	r3, [r7, #28]
 8006210:	69fb      	ldr	r3, [r7, #28]
 8006212:	2b0f      	cmp	r3, #15
 8006214:	f67f ae90 	bls.w	8005f38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006218:	bf00      	nop
 800621a:	bf00      	nop
 800621c:	3724      	adds	r7, #36	; 0x24
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	40023800 	.word	0x40023800
 800622c:	40013800 	.word	0x40013800
 8006230:	40020000 	.word	0x40020000
 8006234:	40020400 	.word	0x40020400
 8006238:	40020800 	.word	0x40020800
 800623c:	40020c00 	.word	0x40020c00
 8006240:	40021000 	.word	0x40021000
 8006244:	40021400 	.word	0x40021400
 8006248:	40021800 	.word	0x40021800
 800624c:	40021c00 	.word	0x40021c00
 8006250:	40013c00 	.word	0x40013c00

08006254 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006254:	b480      	push	{r7}
 8006256:	b083      	sub	sp, #12
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	460b      	mov	r3, r1
 800625e:	807b      	strh	r3, [r7, #2]
 8006260:	4613      	mov	r3, r2
 8006262:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006264:	787b      	ldrb	r3, [r7, #1]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d003      	beq.n	8006272 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800626a:	887a      	ldrh	r2, [r7, #2]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006270:	e003      	b.n	800627a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006272:	887b      	ldrh	r3, [r7, #2]
 8006274:	041a      	lsls	r2, r3, #16
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	619a      	str	r2, [r3, #24]
}
 800627a:	bf00      	nop
 800627c:	370c      	adds	r7, #12
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr
	...

08006288 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d101      	bne.n	800629a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e12b      	b.n	80064f2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d106      	bne.n	80062b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f7fe fefe 	bl	80050b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2224      	movs	r2, #36	; 0x24
 80062b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f022 0201 	bic.w	r2, r2, #1
 80062ca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80062da:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80062ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80062ec:	f001 fbe4 	bl	8007ab8 <HAL_RCC_GetPCLK1Freq>
 80062f0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	4a81      	ldr	r2, [pc, #516]	; (80064fc <HAL_I2C_Init+0x274>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d807      	bhi.n	800630c <HAL_I2C_Init+0x84>
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	4a80      	ldr	r2, [pc, #512]	; (8006500 <HAL_I2C_Init+0x278>)
 8006300:	4293      	cmp	r3, r2
 8006302:	bf94      	ite	ls
 8006304:	2301      	movls	r3, #1
 8006306:	2300      	movhi	r3, #0
 8006308:	b2db      	uxtb	r3, r3
 800630a:	e006      	b.n	800631a <HAL_I2C_Init+0x92>
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	4a7d      	ldr	r2, [pc, #500]	; (8006504 <HAL_I2C_Init+0x27c>)
 8006310:	4293      	cmp	r3, r2
 8006312:	bf94      	ite	ls
 8006314:	2301      	movls	r3, #1
 8006316:	2300      	movhi	r3, #0
 8006318:	b2db      	uxtb	r3, r3
 800631a:	2b00      	cmp	r3, #0
 800631c:	d001      	beq.n	8006322 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	e0e7      	b.n	80064f2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	4a78      	ldr	r2, [pc, #480]	; (8006508 <HAL_I2C_Init+0x280>)
 8006326:	fba2 2303 	umull	r2, r3, r2, r3
 800632a:	0c9b      	lsrs	r3, r3, #18
 800632c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	68ba      	ldr	r2, [r7, #8]
 800633e:	430a      	orrs	r2, r1
 8006340:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	6a1b      	ldr	r3, [r3, #32]
 8006348:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	4a6a      	ldr	r2, [pc, #424]	; (80064fc <HAL_I2C_Init+0x274>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d802      	bhi.n	800635c <HAL_I2C_Init+0xd4>
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	3301      	adds	r3, #1
 800635a:	e009      	b.n	8006370 <HAL_I2C_Init+0xe8>
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006362:	fb02 f303 	mul.w	r3, r2, r3
 8006366:	4a69      	ldr	r2, [pc, #420]	; (800650c <HAL_I2C_Init+0x284>)
 8006368:	fba2 2303 	umull	r2, r3, r2, r3
 800636c:	099b      	lsrs	r3, r3, #6
 800636e:	3301      	adds	r3, #1
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	6812      	ldr	r2, [r2, #0]
 8006374:	430b      	orrs	r3, r1
 8006376:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	69db      	ldr	r3, [r3, #28]
 800637e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006382:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	495c      	ldr	r1, [pc, #368]	; (80064fc <HAL_I2C_Init+0x274>)
 800638c:	428b      	cmp	r3, r1
 800638e:	d819      	bhi.n	80063c4 <HAL_I2C_Init+0x13c>
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	1e59      	subs	r1, r3, #1
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	005b      	lsls	r3, r3, #1
 800639a:	fbb1 f3f3 	udiv	r3, r1, r3
 800639e:	1c59      	adds	r1, r3, #1
 80063a0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80063a4:	400b      	ands	r3, r1
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00a      	beq.n	80063c0 <HAL_I2C_Init+0x138>
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	1e59      	subs	r1, r3, #1
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	005b      	lsls	r3, r3, #1
 80063b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80063b8:	3301      	adds	r3, #1
 80063ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063be:	e051      	b.n	8006464 <HAL_I2C_Init+0x1dc>
 80063c0:	2304      	movs	r3, #4
 80063c2:	e04f      	b.n	8006464 <HAL_I2C_Init+0x1dc>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d111      	bne.n	80063f0 <HAL_I2C_Init+0x168>
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	1e58      	subs	r0, r3, #1
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6859      	ldr	r1, [r3, #4]
 80063d4:	460b      	mov	r3, r1
 80063d6:	005b      	lsls	r3, r3, #1
 80063d8:	440b      	add	r3, r1
 80063da:	fbb0 f3f3 	udiv	r3, r0, r3
 80063de:	3301      	adds	r3, #1
 80063e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	bf0c      	ite	eq
 80063e8:	2301      	moveq	r3, #1
 80063ea:	2300      	movne	r3, #0
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	e012      	b.n	8006416 <HAL_I2C_Init+0x18e>
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	1e58      	subs	r0, r3, #1
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6859      	ldr	r1, [r3, #4]
 80063f8:	460b      	mov	r3, r1
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	440b      	add	r3, r1
 80063fe:	0099      	lsls	r1, r3, #2
 8006400:	440b      	add	r3, r1
 8006402:	fbb0 f3f3 	udiv	r3, r0, r3
 8006406:	3301      	adds	r3, #1
 8006408:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800640c:	2b00      	cmp	r3, #0
 800640e:	bf0c      	ite	eq
 8006410:	2301      	moveq	r3, #1
 8006412:	2300      	movne	r3, #0
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b00      	cmp	r3, #0
 8006418:	d001      	beq.n	800641e <HAL_I2C_Init+0x196>
 800641a:	2301      	movs	r3, #1
 800641c:	e022      	b.n	8006464 <HAL_I2C_Init+0x1dc>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d10e      	bne.n	8006444 <HAL_I2C_Init+0x1bc>
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	1e58      	subs	r0, r3, #1
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6859      	ldr	r1, [r3, #4]
 800642e:	460b      	mov	r3, r1
 8006430:	005b      	lsls	r3, r3, #1
 8006432:	440b      	add	r3, r1
 8006434:	fbb0 f3f3 	udiv	r3, r0, r3
 8006438:	3301      	adds	r3, #1
 800643a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800643e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006442:	e00f      	b.n	8006464 <HAL_I2C_Init+0x1dc>
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	1e58      	subs	r0, r3, #1
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6859      	ldr	r1, [r3, #4]
 800644c:	460b      	mov	r3, r1
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	440b      	add	r3, r1
 8006452:	0099      	lsls	r1, r3, #2
 8006454:	440b      	add	r3, r1
 8006456:	fbb0 f3f3 	udiv	r3, r0, r3
 800645a:	3301      	adds	r3, #1
 800645c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006460:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006464:	6879      	ldr	r1, [r7, #4]
 8006466:	6809      	ldr	r1, [r1, #0]
 8006468:	4313      	orrs	r3, r2
 800646a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	69da      	ldr	r2, [r3, #28]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a1b      	ldr	r3, [r3, #32]
 800647e:	431a      	orrs	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	430a      	orrs	r2, r1
 8006486:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006492:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006496:	687a      	ldr	r2, [r7, #4]
 8006498:	6911      	ldr	r1, [r2, #16]
 800649a:	687a      	ldr	r2, [r7, #4]
 800649c:	68d2      	ldr	r2, [r2, #12]
 800649e:	4311      	orrs	r1, r2
 80064a0:	687a      	ldr	r2, [r7, #4]
 80064a2:	6812      	ldr	r2, [r2, #0]
 80064a4:	430b      	orrs	r3, r1
 80064a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	695a      	ldr	r2, [r3, #20]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	699b      	ldr	r3, [r3, #24]
 80064ba:	431a      	orrs	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	430a      	orrs	r2, r1
 80064c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f042 0201 	orr.w	r2, r2, #1
 80064d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2200      	movs	r2, #0
 80064d8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2220      	movs	r2, #32
 80064de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2200      	movs	r2, #0
 80064e6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2200      	movs	r2, #0
 80064ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3710      	adds	r7, #16
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
 80064fa:	bf00      	nop
 80064fc:	000186a0 	.word	0x000186a0
 8006500:	001e847f 	.word	0x001e847f
 8006504:	003d08ff 	.word	0x003d08ff
 8006508:	431bde83 	.word	0x431bde83
 800650c:	10624dd3 	.word	0x10624dd3

08006510 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b088      	sub	sp, #32
 8006514:	af02      	add	r7, sp, #8
 8006516:	60f8      	str	r0, [r7, #12]
 8006518:	4608      	mov	r0, r1
 800651a:	4611      	mov	r1, r2
 800651c:	461a      	mov	r2, r3
 800651e:	4603      	mov	r3, r0
 8006520:	817b      	strh	r3, [r7, #10]
 8006522:	460b      	mov	r3, r1
 8006524:	813b      	strh	r3, [r7, #8]
 8006526:	4613      	mov	r3, r2
 8006528:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800652a:	f7ff f8f1 	bl	8005710 <HAL_GetTick>
 800652e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006536:	b2db      	uxtb	r3, r3
 8006538:	2b20      	cmp	r3, #32
 800653a:	f040 80d9 	bne.w	80066f0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	9300      	str	r3, [sp, #0]
 8006542:	2319      	movs	r3, #25
 8006544:	2201      	movs	r2, #1
 8006546:	496d      	ldr	r1, [pc, #436]	; (80066fc <HAL_I2C_Mem_Write+0x1ec>)
 8006548:	68f8      	ldr	r0, [r7, #12]
 800654a:	f000 fc7f 	bl	8006e4c <I2C_WaitOnFlagUntilTimeout>
 800654e:	4603      	mov	r3, r0
 8006550:	2b00      	cmp	r3, #0
 8006552:	d001      	beq.n	8006558 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006554:	2302      	movs	r3, #2
 8006556:	e0cc      	b.n	80066f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800655e:	2b01      	cmp	r3, #1
 8006560:	d101      	bne.n	8006566 <HAL_I2C_Mem_Write+0x56>
 8006562:	2302      	movs	r3, #2
 8006564:	e0c5      	b.n	80066f2 <HAL_I2C_Mem_Write+0x1e2>
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2201      	movs	r2, #1
 800656a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0301 	and.w	r3, r3, #1
 8006578:	2b01      	cmp	r3, #1
 800657a:	d007      	beq.n	800658c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f042 0201 	orr.w	r2, r2, #1
 800658a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800659a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	2221      	movs	r2, #33	; 0x21
 80065a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2240      	movs	r2, #64	; 0x40
 80065a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2200      	movs	r2, #0
 80065b0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6a3a      	ldr	r2, [r7, #32]
 80065b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80065bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065c2:	b29a      	uxth	r2, r3
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	4a4d      	ldr	r2, [pc, #308]	; (8006700 <HAL_I2C_Mem_Write+0x1f0>)
 80065cc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80065ce:	88f8      	ldrh	r0, [r7, #6]
 80065d0:	893a      	ldrh	r2, [r7, #8]
 80065d2:	8979      	ldrh	r1, [r7, #10]
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	9301      	str	r3, [sp, #4]
 80065d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065da:	9300      	str	r3, [sp, #0]
 80065dc:	4603      	mov	r3, r0
 80065de:	68f8      	ldr	r0, [r7, #12]
 80065e0:	f000 fab6 	bl	8006b50 <I2C_RequestMemoryWrite>
 80065e4:	4603      	mov	r3, r0
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d052      	beq.n	8006690 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e081      	b.n	80066f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065ee:	697a      	ldr	r2, [r7, #20]
 80065f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80065f2:	68f8      	ldr	r0, [r7, #12]
 80065f4:	f000 fd00 	bl	8006ff8 <I2C_WaitOnTXEFlagUntilTimeout>
 80065f8:	4603      	mov	r3, r0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d00d      	beq.n	800661a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006602:	2b04      	cmp	r3, #4
 8006604:	d107      	bne.n	8006616 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006614:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e06b      	b.n	80066f2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800661e:	781a      	ldrb	r2, [r3, #0]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800662a:	1c5a      	adds	r2, r3, #1
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006634:	3b01      	subs	r3, #1
 8006636:	b29a      	uxth	r2, r3
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006640:	b29b      	uxth	r3, r3
 8006642:	3b01      	subs	r3, #1
 8006644:	b29a      	uxth	r2, r3
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	695b      	ldr	r3, [r3, #20]
 8006650:	f003 0304 	and.w	r3, r3, #4
 8006654:	2b04      	cmp	r3, #4
 8006656:	d11b      	bne.n	8006690 <HAL_I2C_Mem_Write+0x180>
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800665c:	2b00      	cmp	r3, #0
 800665e:	d017      	beq.n	8006690 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006664:	781a      	ldrb	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006670:	1c5a      	adds	r2, r3, #1
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800667a:	3b01      	subs	r3, #1
 800667c:	b29a      	uxth	r2, r3
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006686:	b29b      	uxth	r3, r3
 8006688:	3b01      	subs	r3, #1
 800668a:	b29a      	uxth	r2, r3
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006694:	2b00      	cmp	r3, #0
 8006696:	d1aa      	bne.n	80065ee <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006698:	697a      	ldr	r2, [r7, #20]
 800669a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800669c:	68f8      	ldr	r0, [r7, #12]
 800669e:	f000 fcec 	bl	800707a <I2C_WaitOnBTFFlagUntilTimeout>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d00d      	beq.n	80066c4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ac:	2b04      	cmp	r3, #4
 80066ae:	d107      	bne.n	80066c0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	681a      	ldr	r2, [r3, #0]
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066be:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80066c0:	2301      	movs	r3, #1
 80066c2:	e016      	b.n	80066f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2220      	movs	r2, #32
 80066d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2200      	movs	r2, #0
 80066e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80066ec:	2300      	movs	r3, #0
 80066ee:	e000      	b.n	80066f2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80066f0:	2302      	movs	r3, #2
  }
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3718      	adds	r7, #24
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	bf00      	nop
 80066fc:	00100002 	.word	0x00100002
 8006700:	ffff0000 	.word	0xffff0000

08006704 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b08c      	sub	sp, #48	; 0x30
 8006708:	af02      	add	r7, sp, #8
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	4608      	mov	r0, r1
 800670e:	4611      	mov	r1, r2
 8006710:	461a      	mov	r2, r3
 8006712:	4603      	mov	r3, r0
 8006714:	817b      	strh	r3, [r7, #10]
 8006716:	460b      	mov	r3, r1
 8006718:	813b      	strh	r3, [r7, #8]
 800671a:	4613      	mov	r3, r2
 800671c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800671e:	f7fe fff7 	bl	8005710 <HAL_GetTick>
 8006722:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800672a:	b2db      	uxtb	r3, r3
 800672c:	2b20      	cmp	r3, #32
 800672e:	f040 8208 	bne.w	8006b42 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006734:	9300      	str	r3, [sp, #0]
 8006736:	2319      	movs	r3, #25
 8006738:	2201      	movs	r2, #1
 800673a:	497b      	ldr	r1, [pc, #492]	; (8006928 <HAL_I2C_Mem_Read+0x224>)
 800673c:	68f8      	ldr	r0, [r7, #12]
 800673e:	f000 fb85 	bl	8006e4c <I2C_WaitOnFlagUntilTimeout>
 8006742:	4603      	mov	r3, r0
 8006744:	2b00      	cmp	r3, #0
 8006746:	d001      	beq.n	800674c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006748:	2302      	movs	r3, #2
 800674a:	e1fb      	b.n	8006b44 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006752:	2b01      	cmp	r3, #1
 8006754:	d101      	bne.n	800675a <HAL_I2C_Mem_Read+0x56>
 8006756:	2302      	movs	r3, #2
 8006758:	e1f4      	b.n	8006b44 <HAL_I2C_Mem_Read+0x440>
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2201      	movs	r2, #1
 800675e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f003 0301 	and.w	r3, r3, #1
 800676c:	2b01      	cmp	r3, #1
 800676e:	d007      	beq.n	8006780 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f042 0201 	orr.w	r2, r2, #1
 800677e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800678e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2222      	movs	r2, #34	; 0x22
 8006794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2240      	movs	r2, #64	; 0x40
 800679c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2200      	movs	r2, #0
 80067a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80067b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067b6:	b29a      	uxth	r2, r3
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	4a5b      	ldr	r2, [pc, #364]	; (800692c <HAL_I2C_Mem_Read+0x228>)
 80067c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80067c2:	88f8      	ldrh	r0, [r7, #6]
 80067c4:	893a      	ldrh	r2, [r7, #8]
 80067c6:	8979      	ldrh	r1, [r7, #10]
 80067c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ca:	9301      	str	r3, [sp, #4]
 80067cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067ce:	9300      	str	r3, [sp, #0]
 80067d0:	4603      	mov	r3, r0
 80067d2:	68f8      	ldr	r0, [r7, #12]
 80067d4:	f000 fa52 	bl	8006c7c <I2C_RequestMemoryRead>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e1b0      	b.n	8006b44 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d113      	bne.n	8006812 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067ea:	2300      	movs	r3, #0
 80067ec:	623b      	str	r3, [r7, #32]
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	695b      	ldr	r3, [r3, #20]
 80067f4:	623b      	str	r3, [r7, #32]
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	699b      	ldr	r3, [r3, #24]
 80067fc:	623b      	str	r3, [r7, #32]
 80067fe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681a      	ldr	r2, [r3, #0]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800680e:	601a      	str	r2, [r3, #0]
 8006810:	e184      	b.n	8006b1c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006816:	2b01      	cmp	r3, #1
 8006818:	d11b      	bne.n	8006852 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006828:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800682a:	2300      	movs	r3, #0
 800682c:	61fb      	str	r3, [r7, #28]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	695b      	ldr	r3, [r3, #20]
 8006834:	61fb      	str	r3, [r7, #28]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	699b      	ldr	r3, [r3, #24]
 800683c:	61fb      	str	r3, [r7, #28]
 800683e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800684e:	601a      	str	r2, [r3, #0]
 8006850:	e164      	b.n	8006b1c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006856:	2b02      	cmp	r3, #2
 8006858:	d11b      	bne.n	8006892 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006868:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	681a      	ldr	r2, [r3, #0]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006878:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800687a:	2300      	movs	r3, #0
 800687c:	61bb      	str	r3, [r7, #24]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	695b      	ldr	r3, [r3, #20]
 8006884:	61bb      	str	r3, [r7, #24]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	699b      	ldr	r3, [r3, #24]
 800688c:	61bb      	str	r3, [r7, #24]
 800688e:	69bb      	ldr	r3, [r7, #24]
 8006890:	e144      	b.n	8006b1c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006892:	2300      	movs	r3, #0
 8006894:	617b      	str	r3, [r7, #20]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	695b      	ldr	r3, [r3, #20]
 800689c:	617b      	str	r3, [r7, #20]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	699b      	ldr	r3, [r3, #24]
 80068a4:	617b      	str	r3, [r7, #20]
 80068a6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80068a8:	e138      	b.n	8006b1c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068ae:	2b03      	cmp	r3, #3
 80068b0:	f200 80f1 	bhi.w	8006a96 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d123      	bne.n	8006904 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068c0:	68f8      	ldr	r0, [r7, #12]
 80068c2:	f000 fc1b 	bl	80070fc <I2C_WaitOnRXNEFlagUntilTimeout>
 80068c6:	4603      	mov	r3, r0
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d001      	beq.n	80068d0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e139      	b.n	8006b44 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	691a      	ldr	r2, [r3, #16]
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068da:	b2d2      	uxtb	r2, r2
 80068dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e2:	1c5a      	adds	r2, r3, #1
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068ec:	3b01      	subs	r3, #1
 80068ee:	b29a      	uxth	r2, r3
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068f8:	b29b      	uxth	r3, r3
 80068fa:	3b01      	subs	r3, #1
 80068fc:	b29a      	uxth	r2, r3
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006902:	e10b      	b.n	8006b1c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006908:	2b02      	cmp	r3, #2
 800690a:	d14e      	bne.n	80069aa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800690c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690e:	9300      	str	r3, [sp, #0]
 8006910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006912:	2200      	movs	r2, #0
 8006914:	4906      	ldr	r1, [pc, #24]	; (8006930 <HAL_I2C_Mem_Read+0x22c>)
 8006916:	68f8      	ldr	r0, [r7, #12]
 8006918:	f000 fa98 	bl	8006e4c <I2C_WaitOnFlagUntilTimeout>
 800691c:	4603      	mov	r3, r0
 800691e:	2b00      	cmp	r3, #0
 8006920:	d008      	beq.n	8006934 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	e10e      	b.n	8006b44 <HAL_I2C_Mem_Read+0x440>
 8006926:	bf00      	nop
 8006928:	00100002 	.word	0x00100002
 800692c:	ffff0000 	.word	0xffff0000
 8006930:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006942:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	691a      	ldr	r2, [r3, #16]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800694e:	b2d2      	uxtb	r2, r2
 8006950:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006956:	1c5a      	adds	r2, r3, #1
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006960:	3b01      	subs	r3, #1
 8006962:	b29a      	uxth	r2, r3
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800696c:	b29b      	uxth	r3, r3
 800696e:	3b01      	subs	r3, #1
 8006970:	b29a      	uxth	r2, r3
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	691a      	ldr	r2, [r3, #16]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006980:	b2d2      	uxtb	r2, r2
 8006982:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006988:	1c5a      	adds	r2, r3, #1
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006992:	3b01      	subs	r3, #1
 8006994:	b29a      	uxth	r2, r3
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800699e:	b29b      	uxth	r3, r3
 80069a0:	3b01      	subs	r3, #1
 80069a2:	b29a      	uxth	r2, r3
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80069a8:	e0b8      	b.n	8006b1c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80069aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ac:	9300      	str	r3, [sp, #0]
 80069ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069b0:	2200      	movs	r2, #0
 80069b2:	4966      	ldr	r1, [pc, #408]	; (8006b4c <HAL_I2C_Mem_Read+0x448>)
 80069b4:	68f8      	ldr	r0, [r7, #12]
 80069b6:	f000 fa49 	bl	8006e4c <I2C_WaitOnFlagUntilTimeout>
 80069ba:	4603      	mov	r3, r0
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d001      	beq.n	80069c4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	e0bf      	b.n	8006b44 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	681a      	ldr	r2, [r3, #0]
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	691a      	ldr	r2, [r3, #16]
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069de:	b2d2      	uxtb	r2, r2
 80069e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e6:	1c5a      	adds	r2, r3, #1
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069f0:	3b01      	subs	r3, #1
 80069f2:	b29a      	uxth	r2, r3
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	3b01      	subs	r3, #1
 8006a00:	b29a      	uxth	r2, r3
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a08:	9300      	str	r3, [sp, #0]
 8006a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	494f      	ldr	r1, [pc, #316]	; (8006b4c <HAL_I2C_Mem_Read+0x448>)
 8006a10:	68f8      	ldr	r0, [r7, #12]
 8006a12:	f000 fa1b 	bl	8006e4c <I2C_WaitOnFlagUntilTimeout>
 8006a16:	4603      	mov	r3, r0
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d001      	beq.n	8006a20 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e091      	b.n	8006b44 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	691a      	ldr	r2, [r3, #16]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a3a:	b2d2      	uxtb	r2, r2
 8006a3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a42:	1c5a      	adds	r2, r3, #1
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a4c:	3b01      	subs	r3, #1
 8006a4e:	b29a      	uxth	r2, r3
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	3b01      	subs	r3, #1
 8006a5c:	b29a      	uxth	r2, r3
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	691a      	ldr	r2, [r3, #16]
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a6c:	b2d2      	uxtb	r2, r2
 8006a6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a74:	1c5a      	adds	r2, r3, #1
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a7e:	3b01      	subs	r3, #1
 8006a80:	b29a      	uxth	r2, r3
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	3b01      	subs	r3, #1
 8006a8e:	b29a      	uxth	r2, r3
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006a94:	e042      	b.n	8006b1c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a98:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006a9a:	68f8      	ldr	r0, [r7, #12]
 8006a9c:	f000 fb2e 	bl	80070fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d001      	beq.n	8006aaa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	e04c      	b.n	8006b44 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	691a      	ldr	r2, [r3, #16]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ab4:	b2d2      	uxtb	r2, r2
 8006ab6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006abc:	1c5a      	adds	r2, r3, #1
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ac6:	3b01      	subs	r3, #1
 8006ac8:	b29a      	uxth	r2, r3
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	3b01      	subs	r3, #1
 8006ad6:	b29a      	uxth	r2, r3
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	695b      	ldr	r3, [r3, #20]
 8006ae2:	f003 0304 	and.w	r3, r3, #4
 8006ae6:	2b04      	cmp	r3, #4
 8006ae8:	d118      	bne.n	8006b1c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	691a      	ldr	r2, [r3, #16]
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006af4:	b2d2      	uxtb	r2, r2
 8006af6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006afc:	1c5a      	adds	r2, r3, #1
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b06:	3b01      	subs	r3, #1
 8006b08:	b29a      	uxth	r2, r3
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	3b01      	subs	r3, #1
 8006b16:	b29a      	uxth	r2, r3
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	f47f aec2 	bne.w	80068aa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2220      	movs	r2, #32
 8006b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2200      	movs	r2, #0
 8006b32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	e000      	b.n	8006b44 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006b42:	2302      	movs	r3, #2
  }
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3728      	adds	r7, #40	; 0x28
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}
 8006b4c:	00010004 	.word	0x00010004

08006b50 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b088      	sub	sp, #32
 8006b54:	af02      	add	r7, sp, #8
 8006b56:	60f8      	str	r0, [r7, #12]
 8006b58:	4608      	mov	r0, r1
 8006b5a:	4611      	mov	r1, r2
 8006b5c:	461a      	mov	r2, r3
 8006b5e:	4603      	mov	r3, r0
 8006b60:	817b      	strh	r3, [r7, #10]
 8006b62:	460b      	mov	r3, r1
 8006b64:	813b      	strh	r3, [r7, #8]
 8006b66:	4613      	mov	r3, r2
 8006b68:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b78:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b7c:	9300      	str	r3, [sp, #0]
 8006b7e:	6a3b      	ldr	r3, [r7, #32]
 8006b80:	2200      	movs	r2, #0
 8006b82:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006b86:	68f8      	ldr	r0, [r7, #12]
 8006b88:	f000 f960 	bl	8006e4c <I2C_WaitOnFlagUntilTimeout>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d00d      	beq.n	8006bae <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ba0:	d103      	bne.n	8006baa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ba8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006baa:	2303      	movs	r3, #3
 8006bac:	e05f      	b.n	8006c6e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006bae:	897b      	ldrh	r3, [r7, #10]
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006bbc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc0:	6a3a      	ldr	r2, [r7, #32]
 8006bc2:	492d      	ldr	r1, [pc, #180]	; (8006c78 <I2C_RequestMemoryWrite+0x128>)
 8006bc4:	68f8      	ldr	r0, [r7, #12]
 8006bc6:	f000 f998 	bl	8006efa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d001      	beq.n	8006bd4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e04c      	b.n	8006c6e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	617b      	str	r3, [r7, #20]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	695b      	ldr	r3, [r3, #20]
 8006bde:	617b      	str	r3, [r7, #20]
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	617b      	str	r3, [r7, #20]
 8006be8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bec:	6a39      	ldr	r1, [r7, #32]
 8006bee:	68f8      	ldr	r0, [r7, #12]
 8006bf0:	f000 fa02 	bl	8006ff8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d00d      	beq.n	8006c16 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bfe:	2b04      	cmp	r3, #4
 8006c00:	d107      	bne.n	8006c12 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681a      	ldr	r2, [r3, #0]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c10:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e02b      	b.n	8006c6e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c16:	88fb      	ldrh	r3, [r7, #6]
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	d105      	bne.n	8006c28 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c1c:	893b      	ldrh	r3, [r7, #8]
 8006c1e:	b2da      	uxtb	r2, r3
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	611a      	str	r2, [r3, #16]
 8006c26:	e021      	b.n	8006c6c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006c28:	893b      	ldrh	r3, [r7, #8]
 8006c2a:	0a1b      	lsrs	r3, r3, #8
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	b2da      	uxtb	r2, r3
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c38:	6a39      	ldr	r1, [r7, #32]
 8006c3a:	68f8      	ldr	r0, [r7, #12]
 8006c3c:	f000 f9dc 	bl	8006ff8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c40:	4603      	mov	r3, r0
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d00d      	beq.n	8006c62 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c4a:	2b04      	cmp	r3, #4
 8006c4c:	d107      	bne.n	8006c5e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c5c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e005      	b.n	8006c6e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c62:	893b      	ldrh	r3, [r7, #8]
 8006c64:	b2da      	uxtb	r2, r3
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006c6c:	2300      	movs	r3, #0
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3718      	adds	r7, #24
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
 8006c76:	bf00      	nop
 8006c78:	00010002 	.word	0x00010002

08006c7c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b088      	sub	sp, #32
 8006c80:	af02      	add	r7, sp, #8
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	4608      	mov	r0, r1
 8006c86:	4611      	mov	r1, r2
 8006c88:	461a      	mov	r2, r3
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	817b      	strh	r3, [r7, #10]
 8006c8e:	460b      	mov	r3, r1
 8006c90:	813b      	strh	r3, [r7, #8]
 8006c92:	4613      	mov	r3, r2
 8006c94:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	681a      	ldr	r2, [r3, #0]
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006ca4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	681a      	ldr	r2, [r3, #0]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cb4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb8:	9300      	str	r3, [sp, #0]
 8006cba:	6a3b      	ldr	r3, [r7, #32]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006cc2:	68f8      	ldr	r0, [r7, #12]
 8006cc4:	f000 f8c2 	bl	8006e4c <I2C_WaitOnFlagUntilTimeout>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d00d      	beq.n	8006cea <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006cdc:	d103      	bne.n	8006ce6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ce4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006ce6:	2303      	movs	r3, #3
 8006ce8:	e0aa      	b.n	8006e40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006cea:	897b      	ldrh	r3, [r7, #10]
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	461a      	mov	r2, r3
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006cf8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cfc:	6a3a      	ldr	r2, [r7, #32]
 8006cfe:	4952      	ldr	r1, [pc, #328]	; (8006e48 <I2C_RequestMemoryRead+0x1cc>)
 8006d00:	68f8      	ldr	r0, [r7, #12]
 8006d02:	f000 f8fa 	bl	8006efa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d06:	4603      	mov	r3, r0
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d001      	beq.n	8006d10 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e097      	b.n	8006e40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d10:	2300      	movs	r3, #0
 8006d12:	617b      	str	r3, [r7, #20]
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	695b      	ldr	r3, [r3, #20]
 8006d1a:	617b      	str	r3, [r7, #20]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	699b      	ldr	r3, [r3, #24]
 8006d22:	617b      	str	r3, [r7, #20]
 8006d24:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d28:	6a39      	ldr	r1, [r7, #32]
 8006d2a:	68f8      	ldr	r0, [r7, #12]
 8006d2c:	f000 f964 	bl	8006ff8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d00d      	beq.n	8006d52 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d3a:	2b04      	cmp	r3, #4
 8006d3c:	d107      	bne.n	8006d4e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d4c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e076      	b.n	8006e40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d52:	88fb      	ldrh	r3, [r7, #6]
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	d105      	bne.n	8006d64 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d58:	893b      	ldrh	r3, [r7, #8]
 8006d5a:	b2da      	uxtb	r2, r3
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	611a      	str	r2, [r3, #16]
 8006d62:	e021      	b.n	8006da8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006d64:	893b      	ldrh	r3, [r7, #8]
 8006d66:	0a1b      	lsrs	r3, r3, #8
 8006d68:	b29b      	uxth	r3, r3
 8006d6a:	b2da      	uxtb	r2, r3
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d74:	6a39      	ldr	r1, [r7, #32]
 8006d76:	68f8      	ldr	r0, [r7, #12]
 8006d78:	f000 f93e 	bl	8006ff8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d00d      	beq.n	8006d9e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d86:	2b04      	cmp	r3, #4
 8006d88:	d107      	bne.n	8006d9a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d98:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	e050      	b.n	8006e40 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d9e:	893b      	ldrh	r3, [r7, #8]
 8006da0:	b2da      	uxtb	r2, r3
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006da8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006daa:	6a39      	ldr	r1, [r7, #32]
 8006dac:	68f8      	ldr	r0, [r7, #12]
 8006dae:	f000 f923 	bl	8006ff8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006db2:	4603      	mov	r3, r0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d00d      	beq.n	8006dd4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dbc:	2b04      	cmp	r3, #4
 8006dbe:	d107      	bne.n	8006dd0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	681a      	ldr	r2, [r3, #0]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dce:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	e035      	b.n	8006e40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	681a      	ldr	r2, [r3, #0]
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006de2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de6:	9300      	str	r3, [sp, #0]
 8006de8:	6a3b      	ldr	r3, [r7, #32]
 8006dea:	2200      	movs	r2, #0
 8006dec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006df0:	68f8      	ldr	r0, [r7, #12]
 8006df2:	f000 f82b 	bl	8006e4c <I2C_WaitOnFlagUntilTimeout>
 8006df6:	4603      	mov	r3, r0
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d00d      	beq.n	8006e18 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e0a:	d103      	bne.n	8006e14 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e12:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e14:	2303      	movs	r3, #3
 8006e16:	e013      	b.n	8006e40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006e18:	897b      	ldrh	r3, [r7, #10]
 8006e1a:	b2db      	uxtb	r3, r3
 8006e1c:	f043 0301 	orr.w	r3, r3, #1
 8006e20:	b2da      	uxtb	r2, r3
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e2a:	6a3a      	ldr	r2, [r7, #32]
 8006e2c:	4906      	ldr	r1, [pc, #24]	; (8006e48 <I2C_RequestMemoryRead+0x1cc>)
 8006e2e:	68f8      	ldr	r0, [r7, #12]
 8006e30:	f000 f863 	bl	8006efa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d001      	beq.n	8006e3e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e000      	b.n	8006e40 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006e3e:	2300      	movs	r3, #0
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3718      	adds	r7, #24
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}
 8006e48:	00010002 	.word	0x00010002

08006e4c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	603b      	str	r3, [r7, #0]
 8006e58:	4613      	mov	r3, r2
 8006e5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e5c:	e025      	b.n	8006eaa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e64:	d021      	beq.n	8006eaa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e66:	f7fe fc53 	bl	8005710 <HAL_GetTick>
 8006e6a:	4602      	mov	r2, r0
 8006e6c:	69bb      	ldr	r3, [r7, #24]
 8006e6e:	1ad3      	subs	r3, r2, r3
 8006e70:	683a      	ldr	r2, [r7, #0]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d302      	bcc.n	8006e7c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d116      	bne.n	8006eaa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2220      	movs	r2, #32
 8006e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e96:	f043 0220 	orr.w	r2, r3, #32
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e023      	b.n	8006ef2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	0c1b      	lsrs	r3, r3, #16
 8006eae:	b2db      	uxtb	r3, r3
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d10d      	bne.n	8006ed0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	695b      	ldr	r3, [r3, #20]
 8006eba:	43da      	mvns	r2, r3
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	4013      	ands	r3, r2
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	bf0c      	ite	eq
 8006ec6:	2301      	moveq	r3, #1
 8006ec8:	2300      	movne	r3, #0
 8006eca:	b2db      	uxtb	r3, r3
 8006ecc:	461a      	mov	r2, r3
 8006ece:	e00c      	b.n	8006eea <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	699b      	ldr	r3, [r3, #24]
 8006ed6:	43da      	mvns	r2, r3
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	4013      	ands	r3, r2
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	bf0c      	ite	eq
 8006ee2:	2301      	moveq	r3, #1
 8006ee4:	2300      	movne	r3, #0
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	461a      	mov	r2, r3
 8006eea:	79fb      	ldrb	r3, [r7, #7]
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d0b6      	beq.n	8006e5e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006ef0:	2300      	movs	r3, #0
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3710      	adds	r7, #16
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}

08006efa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006efa:	b580      	push	{r7, lr}
 8006efc:	b084      	sub	sp, #16
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	60f8      	str	r0, [r7, #12]
 8006f02:	60b9      	str	r1, [r7, #8]
 8006f04:	607a      	str	r2, [r7, #4]
 8006f06:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006f08:	e051      	b.n	8006fae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	695b      	ldr	r3, [r3, #20]
 8006f10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f18:	d123      	bne.n	8006f62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f28:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006f32:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2200      	movs	r2, #0
 8006f38:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2220      	movs	r2, #32
 8006f3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2200      	movs	r2, #0
 8006f46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f4e:	f043 0204 	orr.w	r2, r3, #4
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	e046      	b.n	8006ff0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f68:	d021      	beq.n	8006fae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f6a:	f7fe fbd1 	bl	8005710 <HAL_GetTick>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	1ad3      	subs	r3, r2, r3
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d302      	bcc.n	8006f80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d116      	bne.n	8006fae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2200      	movs	r2, #0
 8006f84:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2220      	movs	r2, #32
 8006f8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	2200      	movs	r2, #0
 8006f92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f9a:	f043 0220 	orr.w	r2, r3, #32
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	e020      	b.n	8006ff0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	0c1b      	lsrs	r3, r3, #16
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d10c      	bne.n	8006fd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	695b      	ldr	r3, [r3, #20]
 8006fbe:	43da      	mvns	r2, r3
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	4013      	ands	r3, r2
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	bf14      	ite	ne
 8006fca:	2301      	movne	r3, #1
 8006fcc:	2300      	moveq	r3, #0
 8006fce:	b2db      	uxtb	r3, r3
 8006fd0:	e00b      	b.n	8006fea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	699b      	ldr	r3, [r3, #24]
 8006fd8:	43da      	mvns	r2, r3
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	4013      	ands	r3, r2
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	bf14      	ite	ne
 8006fe4:	2301      	movne	r3, #1
 8006fe6:	2300      	moveq	r3, #0
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d18d      	bne.n	8006f0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006fee:	2300      	movs	r3, #0
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3710      	adds	r7, #16
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007004:	e02d      	b.n	8007062 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007006:	68f8      	ldr	r0, [r7, #12]
 8007008:	f000 f8ce 	bl	80071a8 <I2C_IsAcknowledgeFailed>
 800700c:	4603      	mov	r3, r0
 800700e:	2b00      	cmp	r3, #0
 8007010:	d001      	beq.n	8007016 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007012:	2301      	movs	r3, #1
 8007014:	e02d      	b.n	8007072 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800701c:	d021      	beq.n	8007062 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800701e:	f7fe fb77 	bl	8005710 <HAL_GetTick>
 8007022:	4602      	mov	r2, r0
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	1ad3      	subs	r3, r2, r3
 8007028:	68ba      	ldr	r2, [r7, #8]
 800702a:	429a      	cmp	r2, r3
 800702c:	d302      	bcc.n	8007034 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d116      	bne.n	8007062 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2200      	movs	r2, #0
 8007038:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2220      	movs	r2, #32
 800703e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2200      	movs	r2, #0
 8007046:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800704e:	f043 0220 	orr.w	r2, r3, #32
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2200      	movs	r2, #0
 800705a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	e007      	b.n	8007072 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	695b      	ldr	r3, [r3, #20]
 8007068:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800706c:	2b80      	cmp	r3, #128	; 0x80
 800706e:	d1ca      	bne.n	8007006 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3710      	adds	r7, #16
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}

0800707a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800707a:	b580      	push	{r7, lr}
 800707c:	b084      	sub	sp, #16
 800707e:	af00      	add	r7, sp, #0
 8007080:	60f8      	str	r0, [r7, #12]
 8007082:	60b9      	str	r1, [r7, #8]
 8007084:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007086:	e02d      	b.n	80070e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007088:	68f8      	ldr	r0, [r7, #12]
 800708a:	f000 f88d 	bl	80071a8 <I2C_IsAcknowledgeFailed>
 800708e:	4603      	mov	r3, r0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d001      	beq.n	8007098 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007094:	2301      	movs	r3, #1
 8007096:	e02d      	b.n	80070f4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800709e:	d021      	beq.n	80070e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070a0:	f7fe fb36 	bl	8005710 <HAL_GetTick>
 80070a4:	4602      	mov	r2, r0
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	1ad3      	subs	r3, r2, r3
 80070aa:	68ba      	ldr	r2, [r7, #8]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d302      	bcc.n	80070b6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d116      	bne.n	80070e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2200      	movs	r2, #0
 80070ba:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2220      	movs	r2, #32
 80070c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2200      	movs	r2, #0
 80070c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070d0:	f043 0220 	orr.w	r2, r3, #32
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2200      	movs	r2, #0
 80070dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e007      	b.n	80070f4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	695b      	ldr	r3, [r3, #20]
 80070ea:	f003 0304 	and.w	r3, r3, #4
 80070ee:	2b04      	cmp	r3, #4
 80070f0:	d1ca      	bne.n	8007088 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80070f2:	2300      	movs	r3, #0
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3710      	adds	r7, #16
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}

080070fc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b084      	sub	sp, #16
 8007100:	af00      	add	r7, sp, #0
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	60b9      	str	r1, [r7, #8]
 8007106:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007108:	e042      	b.n	8007190 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	695b      	ldr	r3, [r3, #20]
 8007110:	f003 0310 	and.w	r3, r3, #16
 8007114:	2b10      	cmp	r3, #16
 8007116:	d119      	bne.n	800714c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f06f 0210 	mvn.w	r2, #16
 8007120:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	2200      	movs	r2, #0
 8007126:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2220      	movs	r2, #32
 800712c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2200      	movs	r2, #0
 8007134:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2200      	movs	r2, #0
 8007144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007148:	2301      	movs	r3, #1
 800714a:	e029      	b.n	80071a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800714c:	f7fe fae0 	bl	8005710 <HAL_GetTick>
 8007150:	4602      	mov	r2, r0
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	1ad3      	subs	r3, r2, r3
 8007156:	68ba      	ldr	r2, [r7, #8]
 8007158:	429a      	cmp	r2, r3
 800715a:	d302      	bcc.n	8007162 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d116      	bne.n	8007190 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2200      	movs	r2, #0
 8007166:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2220      	movs	r2, #32
 800716c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2200      	movs	r2, #0
 8007174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800717c:	f043 0220 	orr.w	r2, r3, #32
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2200      	movs	r2, #0
 8007188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800718c:	2301      	movs	r3, #1
 800718e:	e007      	b.n	80071a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	695b      	ldr	r3, [r3, #20]
 8007196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800719a:	2b40      	cmp	r3, #64	; 0x40
 800719c:	d1b5      	bne.n	800710a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800719e:	2300      	movs	r3, #0
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3710      	adds	r7, #16
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}

080071a8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	695b      	ldr	r3, [r3, #20]
 80071b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071be:	d11b      	bne.n	80071f8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80071c8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2200      	movs	r2, #0
 80071ce:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2220      	movs	r2, #32
 80071d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2200      	movs	r2, #0
 80071dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071e4:	f043 0204 	orr.w	r2, r3, #4
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2200      	movs	r2, #0
 80071f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	e000      	b.n	80071fa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80071f8:	2300      	movs	r3, #0
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	370c      	adds	r7, #12
 80071fe:	46bd      	mov	sp, r7
 8007200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007204:	4770      	bx	lr
	...

08007208 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007208:	b480      	push	{r7}
 800720a:	b083      	sub	sp, #12
 800720c:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800720e:	4b06      	ldr	r3, [pc, #24]	; (8007228 <HAL_PWR_EnableBkUpAccess+0x20>)
 8007210:	2201      	movs	r2, #1
 8007212:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8007214:	4b05      	ldr	r3, [pc, #20]	; (800722c <HAL_PWR_EnableBkUpAccess+0x24>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800721a:	687b      	ldr	r3, [r7, #4]
}
 800721c:	bf00      	nop
 800721e:	370c      	adds	r7, #12
 8007220:	46bd      	mov	sp, r7
 8007222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007226:	4770      	bx	lr
 8007228:	420e0020 	.word	0x420e0020
 800722c:	40007000 	.word	0x40007000

08007230 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8007230:	b480      	push	{r7}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8007236:	4b06      	ldr	r3, [pc, #24]	; (8007250 <HAL_PWR_DisableBkUpAccess+0x20>)
 8007238:	2200      	movs	r2, #0
 800723a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 800723c:	4b05      	ldr	r3, [pc, #20]	; (8007254 <HAL_PWR_DisableBkUpAccess+0x24>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8007242:	687b      	ldr	r3, [r7, #4]
}
 8007244:	bf00      	nop
 8007246:	370c      	adds	r7, #12
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr
 8007250:	420e0020 	.word	0x420e0020
 8007254:	40007000 	.word	0x40007000

08007258 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b086      	sub	sp, #24
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d101      	bne.n	800726a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	e267      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f003 0301 	and.w	r3, r3, #1
 8007272:	2b00      	cmp	r3, #0
 8007274:	d075      	beq.n	8007362 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007276:	4b88      	ldr	r3, [pc, #544]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 8007278:	689b      	ldr	r3, [r3, #8]
 800727a:	f003 030c 	and.w	r3, r3, #12
 800727e:	2b04      	cmp	r3, #4
 8007280:	d00c      	beq.n	800729c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007282:	4b85      	ldr	r3, [pc, #532]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800728a:	2b08      	cmp	r3, #8
 800728c:	d112      	bne.n	80072b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800728e:	4b82      	ldr	r3, [pc, #520]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007296:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800729a:	d10b      	bne.n	80072b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800729c:	4b7e      	ldr	r3, [pc, #504]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d05b      	beq.n	8007360 <HAL_RCC_OscConfig+0x108>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d157      	bne.n	8007360 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	e242      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072bc:	d106      	bne.n	80072cc <HAL_RCC_OscConfig+0x74>
 80072be:	4b76      	ldr	r3, [pc, #472]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a75      	ldr	r2, [pc, #468]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 80072c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072c8:	6013      	str	r3, [r2, #0]
 80072ca:	e01d      	b.n	8007308 <HAL_RCC_OscConfig+0xb0>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80072d4:	d10c      	bne.n	80072f0 <HAL_RCC_OscConfig+0x98>
 80072d6:	4b70      	ldr	r3, [pc, #448]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a6f      	ldr	r2, [pc, #444]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 80072dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80072e0:	6013      	str	r3, [r2, #0]
 80072e2:	4b6d      	ldr	r3, [pc, #436]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a6c      	ldr	r2, [pc, #432]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 80072e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072ec:	6013      	str	r3, [r2, #0]
 80072ee:	e00b      	b.n	8007308 <HAL_RCC_OscConfig+0xb0>
 80072f0:	4b69      	ldr	r3, [pc, #420]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a68      	ldr	r2, [pc, #416]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 80072f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072fa:	6013      	str	r3, [r2, #0]
 80072fc:	4b66      	ldr	r3, [pc, #408]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a65      	ldr	r2, [pc, #404]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 8007302:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007306:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d013      	beq.n	8007338 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007310:	f7fe f9fe 	bl	8005710 <HAL_GetTick>
 8007314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007316:	e008      	b.n	800732a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007318:	f7fe f9fa 	bl	8005710 <HAL_GetTick>
 800731c:	4602      	mov	r2, r0
 800731e:	693b      	ldr	r3, [r7, #16]
 8007320:	1ad3      	subs	r3, r2, r3
 8007322:	2b64      	cmp	r3, #100	; 0x64
 8007324:	d901      	bls.n	800732a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007326:	2303      	movs	r3, #3
 8007328:	e207      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800732a:	4b5b      	ldr	r3, [pc, #364]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007332:	2b00      	cmp	r3, #0
 8007334:	d0f0      	beq.n	8007318 <HAL_RCC_OscConfig+0xc0>
 8007336:	e014      	b.n	8007362 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007338:	f7fe f9ea 	bl	8005710 <HAL_GetTick>
 800733c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800733e:	e008      	b.n	8007352 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007340:	f7fe f9e6 	bl	8005710 <HAL_GetTick>
 8007344:	4602      	mov	r2, r0
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	1ad3      	subs	r3, r2, r3
 800734a:	2b64      	cmp	r3, #100	; 0x64
 800734c:	d901      	bls.n	8007352 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800734e:	2303      	movs	r3, #3
 8007350:	e1f3      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007352:	4b51      	ldr	r3, [pc, #324]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800735a:	2b00      	cmp	r3, #0
 800735c:	d1f0      	bne.n	8007340 <HAL_RCC_OscConfig+0xe8>
 800735e:	e000      	b.n	8007362 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007360:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f003 0302 	and.w	r3, r3, #2
 800736a:	2b00      	cmp	r3, #0
 800736c:	d063      	beq.n	8007436 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800736e:	4b4a      	ldr	r3, [pc, #296]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	f003 030c 	and.w	r3, r3, #12
 8007376:	2b00      	cmp	r3, #0
 8007378:	d00b      	beq.n	8007392 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800737a:	4b47      	ldr	r3, [pc, #284]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007382:	2b08      	cmp	r3, #8
 8007384:	d11c      	bne.n	80073c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007386:	4b44      	ldr	r3, [pc, #272]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800738e:	2b00      	cmp	r3, #0
 8007390:	d116      	bne.n	80073c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007392:	4b41      	ldr	r3, [pc, #260]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f003 0302 	and.w	r3, r3, #2
 800739a:	2b00      	cmp	r3, #0
 800739c:	d005      	beq.n	80073aa <HAL_RCC_OscConfig+0x152>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d001      	beq.n	80073aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e1c7      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073aa:	4b3b      	ldr	r3, [pc, #236]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	691b      	ldr	r3, [r3, #16]
 80073b6:	00db      	lsls	r3, r3, #3
 80073b8:	4937      	ldr	r1, [pc, #220]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 80073ba:	4313      	orrs	r3, r2
 80073bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073be:	e03a      	b.n	8007436 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	68db      	ldr	r3, [r3, #12]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d020      	beq.n	800740a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073c8:	4b34      	ldr	r3, [pc, #208]	; (800749c <HAL_RCC_OscConfig+0x244>)
 80073ca:	2201      	movs	r2, #1
 80073cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073ce:	f7fe f99f 	bl	8005710 <HAL_GetTick>
 80073d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073d4:	e008      	b.n	80073e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80073d6:	f7fe f99b 	bl	8005710 <HAL_GetTick>
 80073da:	4602      	mov	r2, r0
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	1ad3      	subs	r3, r2, r3
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d901      	bls.n	80073e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e1a8      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073e8:	4b2b      	ldr	r3, [pc, #172]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f003 0302 	and.w	r3, r3, #2
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d0f0      	beq.n	80073d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073f4:	4b28      	ldr	r3, [pc, #160]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	691b      	ldr	r3, [r3, #16]
 8007400:	00db      	lsls	r3, r3, #3
 8007402:	4925      	ldr	r1, [pc, #148]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 8007404:	4313      	orrs	r3, r2
 8007406:	600b      	str	r3, [r1, #0]
 8007408:	e015      	b.n	8007436 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800740a:	4b24      	ldr	r3, [pc, #144]	; (800749c <HAL_RCC_OscConfig+0x244>)
 800740c:	2200      	movs	r2, #0
 800740e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007410:	f7fe f97e 	bl	8005710 <HAL_GetTick>
 8007414:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007416:	e008      	b.n	800742a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007418:	f7fe f97a 	bl	8005710 <HAL_GetTick>
 800741c:	4602      	mov	r2, r0
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	1ad3      	subs	r3, r2, r3
 8007422:	2b02      	cmp	r3, #2
 8007424:	d901      	bls.n	800742a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007426:	2303      	movs	r3, #3
 8007428:	e187      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800742a:	4b1b      	ldr	r3, [pc, #108]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f003 0302 	and.w	r3, r3, #2
 8007432:	2b00      	cmp	r3, #0
 8007434:	d1f0      	bne.n	8007418 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 0308 	and.w	r3, r3, #8
 800743e:	2b00      	cmp	r3, #0
 8007440:	d036      	beq.n	80074b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	695b      	ldr	r3, [r3, #20]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d016      	beq.n	8007478 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800744a:	4b15      	ldr	r3, [pc, #84]	; (80074a0 <HAL_RCC_OscConfig+0x248>)
 800744c:	2201      	movs	r2, #1
 800744e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007450:	f7fe f95e 	bl	8005710 <HAL_GetTick>
 8007454:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007456:	e008      	b.n	800746a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007458:	f7fe f95a 	bl	8005710 <HAL_GetTick>
 800745c:	4602      	mov	r2, r0
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	1ad3      	subs	r3, r2, r3
 8007462:	2b02      	cmp	r3, #2
 8007464:	d901      	bls.n	800746a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007466:	2303      	movs	r3, #3
 8007468:	e167      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800746a:	4b0b      	ldr	r3, [pc, #44]	; (8007498 <HAL_RCC_OscConfig+0x240>)
 800746c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800746e:	f003 0302 	and.w	r3, r3, #2
 8007472:	2b00      	cmp	r3, #0
 8007474:	d0f0      	beq.n	8007458 <HAL_RCC_OscConfig+0x200>
 8007476:	e01b      	b.n	80074b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007478:	4b09      	ldr	r3, [pc, #36]	; (80074a0 <HAL_RCC_OscConfig+0x248>)
 800747a:	2200      	movs	r2, #0
 800747c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800747e:	f7fe f947 	bl	8005710 <HAL_GetTick>
 8007482:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007484:	e00e      	b.n	80074a4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007486:	f7fe f943 	bl	8005710 <HAL_GetTick>
 800748a:	4602      	mov	r2, r0
 800748c:	693b      	ldr	r3, [r7, #16]
 800748e:	1ad3      	subs	r3, r2, r3
 8007490:	2b02      	cmp	r3, #2
 8007492:	d907      	bls.n	80074a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007494:	2303      	movs	r3, #3
 8007496:	e150      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
 8007498:	40023800 	.word	0x40023800
 800749c:	42470000 	.word	0x42470000
 80074a0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074a4:	4b88      	ldr	r3, [pc, #544]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 80074a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074a8:	f003 0302 	and.w	r3, r3, #2
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d1ea      	bne.n	8007486 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f003 0304 	and.w	r3, r3, #4
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	f000 8097 	beq.w	80075ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074be:	2300      	movs	r3, #0
 80074c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80074c2:	4b81      	ldr	r3, [pc, #516]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 80074c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d10f      	bne.n	80074ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074ce:	2300      	movs	r3, #0
 80074d0:	60bb      	str	r3, [r7, #8]
 80074d2:	4b7d      	ldr	r3, [pc, #500]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 80074d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d6:	4a7c      	ldr	r2, [pc, #496]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 80074d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074dc:	6413      	str	r3, [r2, #64]	; 0x40
 80074de:	4b7a      	ldr	r3, [pc, #488]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 80074e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074e6:	60bb      	str	r3, [r7, #8]
 80074e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80074ea:	2301      	movs	r3, #1
 80074ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074ee:	4b77      	ldr	r3, [pc, #476]	; (80076cc <HAL_RCC_OscConfig+0x474>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d118      	bne.n	800752c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80074fa:	4b74      	ldr	r3, [pc, #464]	; (80076cc <HAL_RCC_OscConfig+0x474>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	4a73      	ldr	r2, [pc, #460]	; (80076cc <HAL_RCC_OscConfig+0x474>)
 8007500:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007504:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007506:	f7fe f903 	bl	8005710 <HAL_GetTick>
 800750a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800750c:	e008      	b.n	8007520 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800750e:	f7fe f8ff 	bl	8005710 <HAL_GetTick>
 8007512:	4602      	mov	r2, r0
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	1ad3      	subs	r3, r2, r3
 8007518:	2b02      	cmp	r3, #2
 800751a:	d901      	bls.n	8007520 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800751c:	2303      	movs	r3, #3
 800751e:	e10c      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007520:	4b6a      	ldr	r3, [pc, #424]	; (80076cc <HAL_RCC_OscConfig+0x474>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007528:	2b00      	cmp	r3, #0
 800752a:	d0f0      	beq.n	800750e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	2b01      	cmp	r3, #1
 8007532:	d106      	bne.n	8007542 <HAL_RCC_OscConfig+0x2ea>
 8007534:	4b64      	ldr	r3, [pc, #400]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 8007536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007538:	4a63      	ldr	r2, [pc, #396]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 800753a:	f043 0301 	orr.w	r3, r3, #1
 800753e:	6713      	str	r3, [r2, #112]	; 0x70
 8007540:	e01c      	b.n	800757c <HAL_RCC_OscConfig+0x324>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	689b      	ldr	r3, [r3, #8]
 8007546:	2b05      	cmp	r3, #5
 8007548:	d10c      	bne.n	8007564 <HAL_RCC_OscConfig+0x30c>
 800754a:	4b5f      	ldr	r3, [pc, #380]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 800754c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800754e:	4a5e      	ldr	r2, [pc, #376]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 8007550:	f043 0304 	orr.w	r3, r3, #4
 8007554:	6713      	str	r3, [r2, #112]	; 0x70
 8007556:	4b5c      	ldr	r3, [pc, #368]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 8007558:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800755a:	4a5b      	ldr	r2, [pc, #364]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 800755c:	f043 0301 	orr.w	r3, r3, #1
 8007560:	6713      	str	r3, [r2, #112]	; 0x70
 8007562:	e00b      	b.n	800757c <HAL_RCC_OscConfig+0x324>
 8007564:	4b58      	ldr	r3, [pc, #352]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 8007566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007568:	4a57      	ldr	r2, [pc, #348]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 800756a:	f023 0301 	bic.w	r3, r3, #1
 800756e:	6713      	str	r3, [r2, #112]	; 0x70
 8007570:	4b55      	ldr	r3, [pc, #340]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 8007572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007574:	4a54      	ldr	r2, [pc, #336]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 8007576:	f023 0304 	bic.w	r3, r3, #4
 800757a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d015      	beq.n	80075b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007584:	f7fe f8c4 	bl	8005710 <HAL_GetTick>
 8007588:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800758a:	e00a      	b.n	80075a2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800758c:	f7fe f8c0 	bl	8005710 <HAL_GetTick>
 8007590:	4602      	mov	r2, r0
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	1ad3      	subs	r3, r2, r3
 8007596:	f241 3288 	movw	r2, #5000	; 0x1388
 800759a:	4293      	cmp	r3, r2
 800759c:	d901      	bls.n	80075a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800759e:	2303      	movs	r3, #3
 80075a0:	e0cb      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075a2:	4b49      	ldr	r3, [pc, #292]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 80075a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075a6:	f003 0302 	and.w	r3, r3, #2
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d0ee      	beq.n	800758c <HAL_RCC_OscConfig+0x334>
 80075ae:	e014      	b.n	80075da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075b0:	f7fe f8ae 	bl	8005710 <HAL_GetTick>
 80075b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075b6:	e00a      	b.n	80075ce <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075b8:	f7fe f8aa 	bl	8005710 <HAL_GetTick>
 80075bc:	4602      	mov	r2, r0
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	1ad3      	subs	r3, r2, r3
 80075c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d901      	bls.n	80075ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80075ca:	2303      	movs	r3, #3
 80075cc:	e0b5      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075ce:	4b3e      	ldr	r3, [pc, #248]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 80075d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075d2:	f003 0302 	and.w	r3, r3, #2
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d1ee      	bne.n	80075b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80075da:	7dfb      	ldrb	r3, [r7, #23]
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d105      	bne.n	80075ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075e0:	4b39      	ldr	r3, [pc, #228]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 80075e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075e4:	4a38      	ldr	r2, [pc, #224]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 80075e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80075ea:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	699b      	ldr	r3, [r3, #24]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f000 80a1 	beq.w	8007738 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80075f6:	4b34      	ldr	r3, [pc, #208]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 80075f8:	689b      	ldr	r3, [r3, #8]
 80075fa:	f003 030c 	and.w	r3, r3, #12
 80075fe:	2b08      	cmp	r3, #8
 8007600:	d05c      	beq.n	80076bc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	699b      	ldr	r3, [r3, #24]
 8007606:	2b02      	cmp	r3, #2
 8007608:	d141      	bne.n	800768e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800760a:	4b31      	ldr	r3, [pc, #196]	; (80076d0 <HAL_RCC_OscConfig+0x478>)
 800760c:	2200      	movs	r2, #0
 800760e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007610:	f7fe f87e 	bl	8005710 <HAL_GetTick>
 8007614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007616:	e008      	b.n	800762a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007618:	f7fe f87a 	bl	8005710 <HAL_GetTick>
 800761c:	4602      	mov	r2, r0
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	2b02      	cmp	r3, #2
 8007624:	d901      	bls.n	800762a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007626:	2303      	movs	r3, #3
 8007628:	e087      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800762a:	4b27      	ldr	r3, [pc, #156]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007632:	2b00      	cmp	r3, #0
 8007634:	d1f0      	bne.n	8007618 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	69da      	ldr	r2, [r3, #28]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6a1b      	ldr	r3, [r3, #32]
 800763e:	431a      	orrs	r2, r3
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007644:	019b      	lsls	r3, r3, #6
 8007646:	431a      	orrs	r2, r3
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800764c:	085b      	lsrs	r3, r3, #1
 800764e:	3b01      	subs	r3, #1
 8007650:	041b      	lsls	r3, r3, #16
 8007652:	431a      	orrs	r2, r3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007658:	061b      	lsls	r3, r3, #24
 800765a:	491b      	ldr	r1, [pc, #108]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 800765c:	4313      	orrs	r3, r2
 800765e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007660:	4b1b      	ldr	r3, [pc, #108]	; (80076d0 <HAL_RCC_OscConfig+0x478>)
 8007662:	2201      	movs	r2, #1
 8007664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007666:	f7fe f853 	bl	8005710 <HAL_GetTick>
 800766a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800766c:	e008      	b.n	8007680 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800766e:	f7fe f84f 	bl	8005710 <HAL_GetTick>
 8007672:	4602      	mov	r2, r0
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	1ad3      	subs	r3, r2, r3
 8007678:	2b02      	cmp	r3, #2
 800767a:	d901      	bls.n	8007680 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800767c:	2303      	movs	r3, #3
 800767e:	e05c      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007680:	4b11      	ldr	r3, [pc, #68]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007688:	2b00      	cmp	r3, #0
 800768a:	d0f0      	beq.n	800766e <HAL_RCC_OscConfig+0x416>
 800768c:	e054      	b.n	8007738 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800768e:	4b10      	ldr	r3, [pc, #64]	; (80076d0 <HAL_RCC_OscConfig+0x478>)
 8007690:	2200      	movs	r2, #0
 8007692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007694:	f7fe f83c 	bl	8005710 <HAL_GetTick>
 8007698:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800769a:	e008      	b.n	80076ae <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800769c:	f7fe f838 	bl	8005710 <HAL_GetTick>
 80076a0:	4602      	mov	r2, r0
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	1ad3      	subs	r3, r2, r3
 80076a6:	2b02      	cmp	r3, #2
 80076a8:	d901      	bls.n	80076ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80076aa:	2303      	movs	r3, #3
 80076ac:	e045      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076ae:	4b06      	ldr	r3, [pc, #24]	; (80076c8 <HAL_RCC_OscConfig+0x470>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d1f0      	bne.n	800769c <HAL_RCC_OscConfig+0x444>
 80076ba:	e03d      	b.n	8007738 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	699b      	ldr	r3, [r3, #24]
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d107      	bne.n	80076d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80076c4:	2301      	movs	r3, #1
 80076c6:	e038      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
 80076c8:	40023800 	.word	0x40023800
 80076cc:	40007000 	.word	0x40007000
 80076d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80076d4:	4b1b      	ldr	r3, [pc, #108]	; (8007744 <HAL_RCC_OscConfig+0x4ec>)
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	699b      	ldr	r3, [r3, #24]
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d028      	beq.n	8007734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d121      	bne.n	8007734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d11a      	bne.n	8007734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80076fe:	68fa      	ldr	r2, [r7, #12]
 8007700:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007704:	4013      	ands	r3, r2
 8007706:	687a      	ldr	r2, [r7, #4]
 8007708:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800770a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800770c:	4293      	cmp	r3, r2
 800770e:	d111      	bne.n	8007734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800771a:	085b      	lsrs	r3, r3, #1
 800771c:	3b01      	subs	r3, #1
 800771e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007720:	429a      	cmp	r2, r3
 8007722:	d107      	bne.n	8007734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800772e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007730:	429a      	cmp	r2, r3
 8007732:	d001      	beq.n	8007738 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	e000      	b.n	800773a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007738:	2300      	movs	r3, #0
}
 800773a:	4618      	mov	r0, r3
 800773c:	3718      	adds	r7, #24
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}
 8007742:	bf00      	nop
 8007744:	40023800 	.word	0x40023800

08007748 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b084      	sub	sp, #16
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d101      	bne.n	800775c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007758:	2301      	movs	r3, #1
 800775a:	e0cc      	b.n	80078f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800775c:	4b68      	ldr	r3, [pc, #416]	; (8007900 <HAL_RCC_ClockConfig+0x1b8>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f003 0307 	and.w	r3, r3, #7
 8007764:	683a      	ldr	r2, [r7, #0]
 8007766:	429a      	cmp	r2, r3
 8007768:	d90c      	bls.n	8007784 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800776a:	4b65      	ldr	r3, [pc, #404]	; (8007900 <HAL_RCC_ClockConfig+0x1b8>)
 800776c:	683a      	ldr	r2, [r7, #0]
 800776e:	b2d2      	uxtb	r2, r2
 8007770:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007772:	4b63      	ldr	r3, [pc, #396]	; (8007900 <HAL_RCC_ClockConfig+0x1b8>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f003 0307 	and.w	r3, r3, #7
 800777a:	683a      	ldr	r2, [r7, #0]
 800777c:	429a      	cmp	r2, r3
 800777e:	d001      	beq.n	8007784 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	e0b8      	b.n	80078f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f003 0302 	and.w	r3, r3, #2
 800778c:	2b00      	cmp	r3, #0
 800778e:	d020      	beq.n	80077d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f003 0304 	and.w	r3, r3, #4
 8007798:	2b00      	cmp	r3, #0
 800779a:	d005      	beq.n	80077a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800779c:	4b59      	ldr	r3, [pc, #356]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	4a58      	ldr	r2, [pc, #352]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 80077a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80077a6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f003 0308 	and.w	r3, r3, #8
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d005      	beq.n	80077c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80077b4:	4b53      	ldr	r3, [pc, #332]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 80077b6:	689b      	ldr	r3, [r3, #8]
 80077b8:	4a52      	ldr	r2, [pc, #328]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 80077ba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80077be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077c0:	4b50      	ldr	r3, [pc, #320]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	494d      	ldr	r1, [pc, #308]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 80077ce:	4313      	orrs	r3, r2
 80077d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f003 0301 	and.w	r3, r3, #1
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d044      	beq.n	8007868 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d107      	bne.n	80077f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077e6:	4b47      	ldr	r3, [pc, #284]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d119      	bne.n	8007826 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	e07f      	b.n	80078f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	2b02      	cmp	r3, #2
 80077fc:	d003      	beq.n	8007806 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007802:	2b03      	cmp	r3, #3
 8007804:	d107      	bne.n	8007816 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007806:	4b3f      	ldr	r3, [pc, #252]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800780e:	2b00      	cmp	r3, #0
 8007810:	d109      	bne.n	8007826 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	e06f      	b.n	80078f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007816:	4b3b      	ldr	r3, [pc, #236]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f003 0302 	and.w	r3, r3, #2
 800781e:	2b00      	cmp	r3, #0
 8007820:	d101      	bne.n	8007826 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007822:	2301      	movs	r3, #1
 8007824:	e067      	b.n	80078f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007826:	4b37      	ldr	r3, [pc, #220]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	f023 0203 	bic.w	r2, r3, #3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	4934      	ldr	r1, [pc, #208]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 8007834:	4313      	orrs	r3, r2
 8007836:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007838:	f7fd ff6a 	bl	8005710 <HAL_GetTick>
 800783c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800783e:	e00a      	b.n	8007856 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007840:	f7fd ff66 	bl	8005710 <HAL_GetTick>
 8007844:	4602      	mov	r2, r0
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	1ad3      	subs	r3, r2, r3
 800784a:	f241 3288 	movw	r2, #5000	; 0x1388
 800784e:	4293      	cmp	r3, r2
 8007850:	d901      	bls.n	8007856 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007852:	2303      	movs	r3, #3
 8007854:	e04f      	b.n	80078f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007856:	4b2b      	ldr	r3, [pc, #172]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	f003 020c 	and.w	r2, r3, #12
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	685b      	ldr	r3, [r3, #4]
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	429a      	cmp	r2, r3
 8007866:	d1eb      	bne.n	8007840 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007868:	4b25      	ldr	r3, [pc, #148]	; (8007900 <HAL_RCC_ClockConfig+0x1b8>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f003 0307 	and.w	r3, r3, #7
 8007870:	683a      	ldr	r2, [r7, #0]
 8007872:	429a      	cmp	r2, r3
 8007874:	d20c      	bcs.n	8007890 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007876:	4b22      	ldr	r3, [pc, #136]	; (8007900 <HAL_RCC_ClockConfig+0x1b8>)
 8007878:	683a      	ldr	r2, [r7, #0]
 800787a:	b2d2      	uxtb	r2, r2
 800787c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800787e:	4b20      	ldr	r3, [pc, #128]	; (8007900 <HAL_RCC_ClockConfig+0x1b8>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f003 0307 	and.w	r3, r3, #7
 8007886:	683a      	ldr	r2, [r7, #0]
 8007888:	429a      	cmp	r2, r3
 800788a:	d001      	beq.n	8007890 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800788c:	2301      	movs	r3, #1
 800788e:	e032      	b.n	80078f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f003 0304 	and.w	r3, r3, #4
 8007898:	2b00      	cmp	r3, #0
 800789a:	d008      	beq.n	80078ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800789c:	4b19      	ldr	r3, [pc, #100]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 800789e:	689b      	ldr	r3, [r3, #8]
 80078a0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	4916      	ldr	r1, [pc, #88]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 80078aa:	4313      	orrs	r3, r2
 80078ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f003 0308 	and.w	r3, r3, #8
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d009      	beq.n	80078ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80078ba:	4b12      	ldr	r3, [pc, #72]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	691b      	ldr	r3, [r3, #16]
 80078c6:	00db      	lsls	r3, r3, #3
 80078c8:	490e      	ldr	r1, [pc, #56]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 80078ca:	4313      	orrs	r3, r2
 80078cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80078ce:	f000 f821 	bl	8007914 <HAL_RCC_GetSysClockFreq>
 80078d2:	4602      	mov	r2, r0
 80078d4:	4b0b      	ldr	r3, [pc, #44]	; (8007904 <HAL_RCC_ClockConfig+0x1bc>)
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	091b      	lsrs	r3, r3, #4
 80078da:	f003 030f 	and.w	r3, r3, #15
 80078de:	490a      	ldr	r1, [pc, #40]	; (8007908 <HAL_RCC_ClockConfig+0x1c0>)
 80078e0:	5ccb      	ldrb	r3, [r1, r3]
 80078e2:	fa22 f303 	lsr.w	r3, r2, r3
 80078e6:	4a09      	ldr	r2, [pc, #36]	; (800790c <HAL_RCC_ClockConfig+0x1c4>)
 80078e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80078ea:	4b09      	ldr	r3, [pc, #36]	; (8007910 <HAL_RCC_ClockConfig+0x1c8>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4618      	mov	r0, r3
 80078f0:	f7fd fdd0 	bl	8005494 <HAL_InitTick>

  return HAL_OK;
 80078f4:	2300      	movs	r3, #0
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3710      	adds	r7, #16
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}
 80078fe:	bf00      	nop
 8007900:	40023c00 	.word	0x40023c00
 8007904:	40023800 	.word	0x40023800
 8007908:	0800e680 	.word	0x0800e680
 800790c:	20000140 	.word	0x20000140
 8007910:	20000144 	.word	0x20000144

08007914 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007914:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007918:	b090      	sub	sp, #64	; 0x40
 800791a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800791c:	2300      	movs	r3, #0
 800791e:	637b      	str	r3, [r7, #52]	; 0x34
 8007920:	2300      	movs	r3, #0
 8007922:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007924:	2300      	movs	r3, #0
 8007926:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8007928:	2300      	movs	r3, #0
 800792a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800792c:	4b59      	ldr	r3, [pc, #356]	; (8007a94 <HAL_RCC_GetSysClockFreq+0x180>)
 800792e:	689b      	ldr	r3, [r3, #8]
 8007930:	f003 030c 	and.w	r3, r3, #12
 8007934:	2b08      	cmp	r3, #8
 8007936:	d00d      	beq.n	8007954 <HAL_RCC_GetSysClockFreq+0x40>
 8007938:	2b08      	cmp	r3, #8
 800793a:	f200 80a1 	bhi.w	8007a80 <HAL_RCC_GetSysClockFreq+0x16c>
 800793e:	2b00      	cmp	r3, #0
 8007940:	d002      	beq.n	8007948 <HAL_RCC_GetSysClockFreq+0x34>
 8007942:	2b04      	cmp	r3, #4
 8007944:	d003      	beq.n	800794e <HAL_RCC_GetSysClockFreq+0x3a>
 8007946:	e09b      	b.n	8007a80 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007948:	4b53      	ldr	r3, [pc, #332]	; (8007a98 <HAL_RCC_GetSysClockFreq+0x184>)
 800794a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800794c:	e09b      	b.n	8007a86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800794e:	4b53      	ldr	r3, [pc, #332]	; (8007a9c <HAL_RCC_GetSysClockFreq+0x188>)
 8007950:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007952:	e098      	b.n	8007a86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007954:	4b4f      	ldr	r3, [pc, #316]	; (8007a94 <HAL_RCC_GetSysClockFreq+0x180>)
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800795c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800795e:	4b4d      	ldr	r3, [pc, #308]	; (8007a94 <HAL_RCC_GetSysClockFreq+0x180>)
 8007960:	685b      	ldr	r3, [r3, #4]
 8007962:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007966:	2b00      	cmp	r3, #0
 8007968:	d028      	beq.n	80079bc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800796a:	4b4a      	ldr	r3, [pc, #296]	; (8007a94 <HAL_RCC_GetSysClockFreq+0x180>)
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	099b      	lsrs	r3, r3, #6
 8007970:	2200      	movs	r2, #0
 8007972:	623b      	str	r3, [r7, #32]
 8007974:	627a      	str	r2, [r7, #36]	; 0x24
 8007976:	6a3b      	ldr	r3, [r7, #32]
 8007978:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800797c:	2100      	movs	r1, #0
 800797e:	4b47      	ldr	r3, [pc, #284]	; (8007a9c <HAL_RCC_GetSysClockFreq+0x188>)
 8007980:	fb03 f201 	mul.w	r2, r3, r1
 8007984:	2300      	movs	r3, #0
 8007986:	fb00 f303 	mul.w	r3, r0, r3
 800798a:	4413      	add	r3, r2
 800798c:	4a43      	ldr	r2, [pc, #268]	; (8007a9c <HAL_RCC_GetSysClockFreq+0x188>)
 800798e:	fba0 1202 	umull	r1, r2, r0, r2
 8007992:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007994:	460a      	mov	r2, r1
 8007996:	62ba      	str	r2, [r7, #40]	; 0x28
 8007998:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800799a:	4413      	add	r3, r2
 800799c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800799e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079a0:	2200      	movs	r2, #0
 80079a2:	61bb      	str	r3, [r7, #24]
 80079a4:	61fa      	str	r2, [r7, #28]
 80079a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80079aa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80079ae:	f7f9 f925 	bl	8000bfc <__aeabi_uldivmod>
 80079b2:	4602      	mov	r2, r0
 80079b4:	460b      	mov	r3, r1
 80079b6:	4613      	mov	r3, r2
 80079b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80079ba:	e053      	b.n	8007a64 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079bc:	4b35      	ldr	r3, [pc, #212]	; (8007a94 <HAL_RCC_GetSysClockFreq+0x180>)
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	099b      	lsrs	r3, r3, #6
 80079c2:	2200      	movs	r2, #0
 80079c4:	613b      	str	r3, [r7, #16]
 80079c6:	617a      	str	r2, [r7, #20]
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80079ce:	f04f 0b00 	mov.w	fp, #0
 80079d2:	4652      	mov	r2, sl
 80079d4:	465b      	mov	r3, fp
 80079d6:	f04f 0000 	mov.w	r0, #0
 80079da:	f04f 0100 	mov.w	r1, #0
 80079de:	0159      	lsls	r1, r3, #5
 80079e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80079e4:	0150      	lsls	r0, r2, #5
 80079e6:	4602      	mov	r2, r0
 80079e8:	460b      	mov	r3, r1
 80079ea:	ebb2 080a 	subs.w	r8, r2, sl
 80079ee:	eb63 090b 	sbc.w	r9, r3, fp
 80079f2:	f04f 0200 	mov.w	r2, #0
 80079f6:	f04f 0300 	mov.w	r3, #0
 80079fa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80079fe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007a02:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007a06:	ebb2 0408 	subs.w	r4, r2, r8
 8007a0a:	eb63 0509 	sbc.w	r5, r3, r9
 8007a0e:	f04f 0200 	mov.w	r2, #0
 8007a12:	f04f 0300 	mov.w	r3, #0
 8007a16:	00eb      	lsls	r3, r5, #3
 8007a18:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a1c:	00e2      	lsls	r2, r4, #3
 8007a1e:	4614      	mov	r4, r2
 8007a20:	461d      	mov	r5, r3
 8007a22:	eb14 030a 	adds.w	r3, r4, sl
 8007a26:	603b      	str	r3, [r7, #0]
 8007a28:	eb45 030b 	adc.w	r3, r5, fp
 8007a2c:	607b      	str	r3, [r7, #4]
 8007a2e:	f04f 0200 	mov.w	r2, #0
 8007a32:	f04f 0300 	mov.w	r3, #0
 8007a36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007a3a:	4629      	mov	r1, r5
 8007a3c:	028b      	lsls	r3, r1, #10
 8007a3e:	4621      	mov	r1, r4
 8007a40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007a44:	4621      	mov	r1, r4
 8007a46:	028a      	lsls	r2, r1, #10
 8007a48:	4610      	mov	r0, r2
 8007a4a:	4619      	mov	r1, r3
 8007a4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a4e:	2200      	movs	r2, #0
 8007a50:	60bb      	str	r3, [r7, #8]
 8007a52:	60fa      	str	r2, [r7, #12]
 8007a54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007a58:	f7f9 f8d0 	bl	8000bfc <__aeabi_uldivmod>
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	460b      	mov	r3, r1
 8007a60:	4613      	mov	r3, r2
 8007a62:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007a64:	4b0b      	ldr	r3, [pc, #44]	; (8007a94 <HAL_RCC_GetSysClockFreq+0x180>)
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	0c1b      	lsrs	r3, r3, #16
 8007a6a:	f003 0303 	and.w	r3, r3, #3
 8007a6e:	3301      	adds	r3, #1
 8007a70:	005b      	lsls	r3, r3, #1
 8007a72:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8007a74:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a78:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a7c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007a7e:	e002      	b.n	8007a86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007a80:	4b05      	ldr	r3, [pc, #20]	; (8007a98 <HAL_RCC_GetSysClockFreq+0x184>)
 8007a82:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007a84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	3740      	adds	r7, #64	; 0x40
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a92:	bf00      	nop
 8007a94:	40023800 	.word	0x40023800
 8007a98:	00f42400 	.word	0x00f42400
 8007a9c:	017d7840 	.word	0x017d7840

08007aa0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007aa4:	4b03      	ldr	r3, [pc, #12]	; (8007ab4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	20000140 	.word	0x20000140

08007ab8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007abc:	f7ff fff0 	bl	8007aa0 <HAL_RCC_GetHCLKFreq>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	4b05      	ldr	r3, [pc, #20]	; (8007ad8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007ac4:	689b      	ldr	r3, [r3, #8]
 8007ac6:	0a9b      	lsrs	r3, r3, #10
 8007ac8:	f003 0307 	and.w	r3, r3, #7
 8007acc:	4903      	ldr	r1, [pc, #12]	; (8007adc <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ace:	5ccb      	ldrb	r3, [r1, r3]
 8007ad0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	bd80      	pop	{r7, pc}
 8007ad8:	40023800 	.word	0x40023800
 8007adc:	0800e690 	.word	0x0800e690

08007ae0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007ae4:	f7ff ffdc 	bl	8007aa0 <HAL_RCC_GetHCLKFreq>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	4b05      	ldr	r3, [pc, #20]	; (8007b00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	0b5b      	lsrs	r3, r3, #13
 8007af0:	f003 0307 	and.w	r3, r3, #7
 8007af4:	4903      	ldr	r1, [pc, #12]	; (8007b04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007af6:	5ccb      	ldrb	r3, [r1, r3]
 8007af8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	bd80      	pop	{r7, pc}
 8007b00:	40023800 	.word	0x40023800
 8007b04:	0800e690 	.word	0x0800e690

08007b08 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b083      	sub	sp, #12
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
 8007b10:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	220f      	movs	r2, #15
 8007b16:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007b18:	4b12      	ldr	r3, [pc, #72]	; (8007b64 <HAL_RCC_GetClockConfig+0x5c>)
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	f003 0203 	and.w	r2, r3, #3
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007b24:	4b0f      	ldr	r3, [pc, #60]	; (8007b64 <HAL_RCC_GetClockConfig+0x5c>)
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007b30:	4b0c      	ldr	r3, [pc, #48]	; (8007b64 <HAL_RCC_GetClockConfig+0x5c>)
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007b3c:	4b09      	ldr	r3, [pc, #36]	; (8007b64 <HAL_RCC_GetClockConfig+0x5c>)
 8007b3e:	689b      	ldr	r3, [r3, #8]
 8007b40:	08db      	lsrs	r3, r3, #3
 8007b42:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007b4a:	4b07      	ldr	r3, [pc, #28]	; (8007b68 <HAL_RCC_GetClockConfig+0x60>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f003 0207 	and.w	r2, r3, #7
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	601a      	str	r2, [r3, #0]
}
 8007b56:	bf00      	nop
 8007b58:	370c      	adds	r7, #12
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b60:	4770      	bx	lr
 8007b62:	bf00      	nop
 8007b64:	40023800 	.word	0x40023800
 8007b68:	40023c00 	.word	0x40023c00

08007b6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b082      	sub	sp, #8
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d101      	bne.n	8007b7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	e041      	b.n	8007c02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b84:	b2db      	uxtb	r3, r3
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d106      	bne.n	8007b98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f7fd fad4 	bl	8005140 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2202      	movs	r2, #2
 8007b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681a      	ldr	r2, [r3, #0]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	3304      	adds	r3, #4
 8007ba8:	4619      	mov	r1, r3
 8007baa:	4610      	mov	r0, r2
 8007bac:	f001 f91c 	bl	8008de8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2201      	movs	r2, #1
 8007bdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2201      	movs	r2, #1
 8007bec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3708      	adds	r7, #8
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}
	...

08007c0c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b085      	sub	sp, #20
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c1a:	b2db      	uxtb	r3, r3
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	d001      	beq.n	8007c24 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	e046      	b.n	8007cb2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2202      	movs	r2, #2
 8007c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a23      	ldr	r2, [pc, #140]	; (8007cc0 <HAL_TIM_Base_Start+0xb4>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d022      	beq.n	8007c7c <HAL_TIM_Base_Start+0x70>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c3e:	d01d      	beq.n	8007c7c <HAL_TIM_Base_Start+0x70>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a1f      	ldr	r2, [pc, #124]	; (8007cc4 <HAL_TIM_Base_Start+0xb8>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d018      	beq.n	8007c7c <HAL_TIM_Base_Start+0x70>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a1e      	ldr	r2, [pc, #120]	; (8007cc8 <HAL_TIM_Base_Start+0xbc>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d013      	beq.n	8007c7c <HAL_TIM_Base_Start+0x70>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4a1c      	ldr	r2, [pc, #112]	; (8007ccc <HAL_TIM_Base_Start+0xc0>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d00e      	beq.n	8007c7c <HAL_TIM_Base_Start+0x70>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a1b      	ldr	r2, [pc, #108]	; (8007cd0 <HAL_TIM_Base_Start+0xc4>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d009      	beq.n	8007c7c <HAL_TIM_Base_Start+0x70>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a19      	ldr	r2, [pc, #100]	; (8007cd4 <HAL_TIM_Base_Start+0xc8>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d004      	beq.n	8007c7c <HAL_TIM_Base_Start+0x70>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a18      	ldr	r2, [pc, #96]	; (8007cd8 <HAL_TIM_Base_Start+0xcc>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d111      	bne.n	8007ca0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	f003 0307 	and.w	r3, r3, #7
 8007c86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2b06      	cmp	r3, #6
 8007c8c:	d010      	beq.n	8007cb0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	681a      	ldr	r2, [r3, #0]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f042 0201 	orr.w	r2, r2, #1
 8007c9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c9e:	e007      	b.n	8007cb0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f042 0201 	orr.w	r2, r2, #1
 8007cae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3714      	adds	r7, #20
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbc:	4770      	bx	lr
 8007cbe:	bf00      	nop
 8007cc0:	40010000 	.word	0x40010000
 8007cc4:	40000400 	.word	0x40000400
 8007cc8:	40000800 	.word	0x40000800
 8007ccc:	40000c00 	.word	0x40000c00
 8007cd0:	40010400 	.word	0x40010400
 8007cd4:	40014000 	.word	0x40014000
 8007cd8:	40001800 	.word	0x40001800

08007cdc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b085      	sub	sp, #20
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d001      	beq.n	8007cf4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	e04e      	b.n	8007d92 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2202      	movs	r2, #2
 8007cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	68da      	ldr	r2, [r3, #12]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f042 0201 	orr.w	r2, r2, #1
 8007d0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a23      	ldr	r2, [pc, #140]	; (8007da0 <HAL_TIM_Base_Start_IT+0xc4>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d022      	beq.n	8007d5c <HAL_TIM_Base_Start_IT+0x80>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d1e:	d01d      	beq.n	8007d5c <HAL_TIM_Base_Start_IT+0x80>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a1f      	ldr	r2, [pc, #124]	; (8007da4 <HAL_TIM_Base_Start_IT+0xc8>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d018      	beq.n	8007d5c <HAL_TIM_Base_Start_IT+0x80>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a1e      	ldr	r2, [pc, #120]	; (8007da8 <HAL_TIM_Base_Start_IT+0xcc>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d013      	beq.n	8007d5c <HAL_TIM_Base_Start_IT+0x80>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a1c      	ldr	r2, [pc, #112]	; (8007dac <HAL_TIM_Base_Start_IT+0xd0>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d00e      	beq.n	8007d5c <HAL_TIM_Base_Start_IT+0x80>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a1b      	ldr	r2, [pc, #108]	; (8007db0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d009      	beq.n	8007d5c <HAL_TIM_Base_Start_IT+0x80>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4a19      	ldr	r2, [pc, #100]	; (8007db4 <HAL_TIM_Base_Start_IT+0xd8>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d004      	beq.n	8007d5c <HAL_TIM_Base_Start_IT+0x80>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4a18      	ldr	r2, [pc, #96]	; (8007db8 <HAL_TIM_Base_Start_IT+0xdc>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d111      	bne.n	8007d80 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	689b      	ldr	r3, [r3, #8]
 8007d62:	f003 0307 	and.w	r3, r3, #7
 8007d66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2b06      	cmp	r3, #6
 8007d6c:	d010      	beq.n	8007d90 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f042 0201 	orr.w	r2, r2, #1
 8007d7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d7e:	e007      	b.n	8007d90 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	681a      	ldr	r2, [r3, #0]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f042 0201 	orr.w	r2, r2, #1
 8007d8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d90:	2300      	movs	r3, #0
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	3714      	adds	r7, #20
 8007d96:	46bd      	mov	sp, r7
 8007d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9c:	4770      	bx	lr
 8007d9e:	bf00      	nop
 8007da0:	40010000 	.word	0x40010000
 8007da4:	40000400 	.word	0x40000400
 8007da8:	40000800 	.word	0x40000800
 8007dac:	40000c00 	.word	0x40000c00
 8007db0:	40010400 	.word	0x40010400
 8007db4:	40014000 	.word	0x40014000
 8007db8:	40001800 	.word	0x40001800

08007dbc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b082      	sub	sp, #8
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d101      	bne.n	8007dce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e041      	b.n	8007e52 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dd4:	b2db      	uxtb	r3, r3
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d106      	bne.n	8007de8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f000 f839 	bl	8007e5a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2202      	movs	r2, #2
 8007dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681a      	ldr	r2, [r3, #0]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	3304      	adds	r3, #4
 8007df8:	4619      	mov	r1, r3
 8007dfa:	4610      	mov	r0, r2
 8007dfc:	f000 fff4 	bl	8008de8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2201      	movs	r2, #1
 8007e04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2201      	movs	r2, #1
 8007e14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2201      	movs	r2, #1
 8007e24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2201      	movs	r2, #1
 8007e34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2201      	movs	r2, #1
 8007e44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007e50:	2300      	movs	r3, #0
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3708      	adds	r7, #8
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}

08007e5a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007e5a:	b480      	push	{r7}
 8007e5c:	b083      	sub	sp, #12
 8007e5e:	af00      	add	r7, sp, #0
 8007e60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007e62:	bf00      	nop
 8007e64:	370c      	adds	r7, #12
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr
	...

08007e70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b084      	sub	sp, #16
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d109      	bne.n	8007e94 <HAL_TIM_PWM_Start+0x24>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	bf14      	ite	ne
 8007e8c:	2301      	movne	r3, #1
 8007e8e:	2300      	moveq	r3, #0
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	e022      	b.n	8007eda <HAL_TIM_PWM_Start+0x6a>
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	2b04      	cmp	r3, #4
 8007e98:	d109      	bne.n	8007eae <HAL_TIM_PWM_Start+0x3e>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	bf14      	ite	ne
 8007ea6:	2301      	movne	r3, #1
 8007ea8:	2300      	moveq	r3, #0
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	e015      	b.n	8007eda <HAL_TIM_PWM_Start+0x6a>
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	2b08      	cmp	r3, #8
 8007eb2:	d109      	bne.n	8007ec8 <HAL_TIM_PWM_Start+0x58>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007eba:	b2db      	uxtb	r3, r3
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	bf14      	ite	ne
 8007ec0:	2301      	movne	r3, #1
 8007ec2:	2300      	moveq	r3, #0
 8007ec4:	b2db      	uxtb	r3, r3
 8007ec6:	e008      	b.n	8007eda <HAL_TIM_PWM_Start+0x6a>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ece:	b2db      	uxtb	r3, r3
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	bf14      	ite	ne
 8007ed4:	2301      	movne	r3, #1
 8007ed6:	2300      	moveq	r3, #0
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d001      	beq.n	8007ee2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	e07c      	b.n	8007fdc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d104      	bne.n	8007ef2 <HAL_TIM_PWM_Start+0x82>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2202      	movs	r2, #2
 8007eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ef0:	e013      	b.n	8007f1a <HAL_TIM_PWM_Start+0xaa>
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	2b04      	cmp	r3, #4
 8007ef6:	d104      	bne.n	8007f02 <HAL_TIM_PWM_Start+0x92>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2202      	movs	r2, #2
 8007efc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007f00:	e00b      	b.n	8007f1a <HAL_TIM_PWM_Start+0xaa>
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	2b08      	cmp	r3, #8
 8007f06:	d104      	bne.n	8007f12 <HAL_TIM_PWM_Start+0xa2>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2202      	movs	r2, #2
 8007f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007f10:	e003      	b.n	8007f1a <HAL_TIM_PWM_Start+0xaa>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2202      	movs	r2, #2
 8007f16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	2201      	movs	r2, #1
 8007f20:	6839      	ldr	r1, [r7, #0]
 8007f22:	4618      	mov	r0, r3
 8007f24:	f001 fb74 	bl	8009610 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a2d      	ldr	r2, [pc, #180]	; (8007fe4 <HAL_TIM_PWM_Start+0x174>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d004      	beq.n	8007f3c <HAL_TIM_PWM_Start+0xcc>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a2c      	ldr	r2, [pc, #176]	; (8007fe8 <HAL_TIM_PWM_Start+0x178>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d101      	bne.n	8007f40 <HAL_TIM_PWM_Start+0xd0>
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	e000      	b.n	8007f42 <HAL_TIM_PWM_Start+0xd2>
 8007f40:	2300      	movs	r3, #0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d007      	beq.n	8007f56 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007f54:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4a22      	ldr	r2, [pc, #136]	; (8007fe4 <HAL_TIM_PWM_Start+0x174>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d022      	beq.n	8007fa6 <HAL_TIM_PWM_Start+0x136>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f68:	d01d      	beq.n	8007fa6 <HAL_TIM_PWM_Start+0x136>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4a1f      	ldr	r2, [pc, #124]	; (8007fec <HAL_TIM_PWM_Start+0x17c>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d018      	beq.n	8007fa6 <HAL_TIM_PWM_Start+0x136>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a1d      	ldr	r2, [pc, #116]	; (8007ff0 <HAL_TIM_PWM_Start+0x180>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d013      	beq.n	8007fa6 <HAL_TIM_PWM_Start+0x136>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a1c      	ldr	r2, [pc, #112]	; (8007ff4 <HAL_TIM_PWM_Start+0x184>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d00e      	beq.n	8007fa6 <HAL_TIM_PWM_Start+0x136>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	4a16      	ldr	r2, [pc, #88]	; (8007fe8 <HAL_TIM_PWM_Start+0x178>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d009      	beq.n	8007fa6 <HAL_TIM_PWM_Start+0x136>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a18      	ldr	r2, [pc, #96]	; (8007ff8 <HAL_TIM_PWM_Start+0x188>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d004      	beq.n	8007fa6 <HAL_TIM_PWM_Start+0x136>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a16      	ldr	r2, [pc, #88]	; (8007ffc <HAL_TIM_PWM_Start+0x18c>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d111      	bne.n	8007fca <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	689b      	ldr	r3, [r3, #8]
 8007fac:	f003 0307 	and.w	r3, r3, #7
 8007fb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2b06      	cmp	r3, #6
 8007fb6:	d010      	beq.n	8007fda <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	681a      	ldr	r2, [r3, #0]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f042 0201 	orr.w	r2, r2, #1
 8007fc6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fc8:	e007      	b.n	8007fda <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	681a      	ldr	r2, [r3, #0]
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f042 0201 	orr.w	r2, r2, #1
 8007fd8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007fda:	2300      	movs	r3, #0
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3710      	adds	r7, #16
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}
 8007fe4:	40010000 	.word	0x40010000
 8007fe8:	40010400 	.word	0x40010400
 8007fec:	40000400 	.word	0x40000400
 8007ff0:	40000800 	.word	0x40000800
 8007ff4:	40000c00 	.word	0x40000c00
 8007ff8:	40014000 	.word	0x40014000
 8007ffc:	40001800 	.word	0x40001800

08008000 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b082      	sub	sp, #8
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d101      	bne.n	8008012 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800800e:	2301      	movs	r3, #1
 8008010:	e041      	b.n	8008096 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008018:	b2db      	uxtb	r3, r3
 800801a:	2b00      	cmp	r3, #0
 800801c:	d106      	bne.n	800802c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2200      	movs	r2, #0
 8008022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 f839 	bl	800809e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2202      	movs	r2, #2
 8008030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681a      	ldr	r2, [r3, #0]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	3304      	adds	r3, #4
 800803c:	4619      	mov	r1, r3
 800803e:	4610      	mov	r0, r2
 8008040:	f000 fed2 	bl	8008de8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2201      	movs	r2, #1
 8008048:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2201      	movs	r2, #1
 8008050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2201      	movs	r2, #1
 8008058:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2201      	movs	r2, #1
 8008060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2201      	movs	r2, #1
 8008068:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2201      	movs	r2, #1
 8008070:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2201      	movs	r2, #1
 8008088:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2201      	movs	r2, #1
 8008090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008094:	2300      	movs	r3, #0
}
 8008096:	4618      	mov	r0, r3
 8008098:	3708      	adds	r7, #8
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}

0800809e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800809e:	b480      	push	{r7}
 80080a0:	b083      	sub	sp, #12
 80080a2:	af00      	add	r7, sp, #0
 80080a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80080a6:	bf00      	nop
 80080a8:	370c      	adds	r7, #12
 80080aa:	46bd      	mov	sp, r7
 80080ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b0:	4770      	bx	lr
	...

080080b4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b084      	sub	sp, #16
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80080be:	2300      	movs	r3, #0
 80080c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d104      	bne.n	80080d2 <HAL_TIM_IC_Start_IT+0x1e>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80080ce:	b2db      	uxtb	r3, r3
 80080d0:	e013      	b.n	80080fa <HAL_TIM_IC_Start_IT+0x46>
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	2b04      	cmp	r3, #4
 80080d6:	d104      	bne.n	80080e2 <HAL_TIM_IC_Start_IT+0x2e>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80080de:	b2db      	uxtb	r3, r3
 80080e0:	e00b      	b.n	80080fa <HAL_TIM_IC_Start_IT+0x46>
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	2b08      	cmp	r3, #8
 80080e6:	d104      	bne.n	80080f2 <HAL_TIM_IC_Start_IT+0x3e>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80080ee:	b2db      	uxtb	r3, r3
 80080f0:	e003      	b.n	80080fa <HAL_TIM_IC_Start_IT+0x46>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080f8:	b2db      	uxtb	r3, r3
 80080fa:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d104      	bne.n	800810c <HAL_TIM_IC_Start_IT+0x58>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008108:	b2db      	uxtb	r3, r3
 800810a:	e013      	b.n	8008134 <HAL_TIM_IC_Start_IT+0x80>
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	2b04      	cmp	r3, #4
 8008110:	d104      	bne.n	800811c <HAL_TIM_IC_Start_IT+0x68>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008118:	b2db      	uxtb	r3, r3
 800811a:	e00b      	b.n	8008134 <HAL_TIM_IC_Start_IT+0x80>
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	2b08      	cmp	r3, #8
 8008120:	d104      	bne.n	800812c <HAL_TIM_IC_Start_IT+0x78>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008128:	b2db      	uxtb	r3, r3
 800812a:	e003      	b.n	8008134 <HAL_TIM_IC_Start_IT+0x80>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008132:	b2db      	uxtb	r3, r3
 8008134:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008136:	7bbb      	ldrb	r3, [r7, #14]
 8008138:	2b01      	cmp	r3, #1
 800813a:	d102      	bne.n	8008142 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800813c:	7b7b      	ldrb	r3, [r7, #13]
 800813e:	2b01      	cmp	r3, #1
 8008140:	d001      	beq.n	8008146 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8008142:	2301      	movs	r3, #1
 8008144:	e0cc      	b.n	80082e0 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d104      	bne.n	8008156 <HAL_TIM_IC_Start_IT+0xa2>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2202      	movs	r2, #2
 8008150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008154:	e013      	b.n	800817e <HAL_TIM_IC_Start_IT+0xca>
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	2b04      	cmp	r3, #4
 800815a:	d104      	bne.n	8008166 <HAL_TIM_IC_Start_IT+0xb2>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2202      	movs	r2, #2
 8008160:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008164:	e00b      	b.n	800817e <HAL_TIM_IC_Start_IT+0xca>
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	2b08      	cmp	r3, #8
 800816a:	d104      	bne.n	8008176 <HAL_TIM_IC_Start_IT+0xc2>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2202      	movs	r2, #2
 8008170:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008174:	e003      	b.n	800817e <HAL_TIM_IC_Start_IT+0xca>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2202      	movs	r2, #2
 800817a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d104      	bne.n	800818e <HAL_TIM_IC_Start_IT+0xda>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2202      	movs	r2, #2
 8008188:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800818c:	e013      	b.n	80081b6 <HAL_TIM_IC_Start_IT+0x102>
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	2b04      	cmp	r3, #4
 8008192:	d104      	bne.n	800819e <HAL_TIM_IC_Start_IT+0xea>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2202      	movs	r2, #2
 8008198:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800819c:	e00b      	b.n	80081b6 <HAL_TIM_IC_Start_IT+0x102>
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	2b08      	cmp	r3, #8
 80081a2:	d104      	bne.n	80081ae <HAL_TIM_IC_Start_IT+0xfa>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2202      	movs	r2, #2
 80081a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081ac:	e003      	b.n	80081b6 <HAL_TIM_IC_Start_IT+0x102>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2202      	movs	r2, #2
 80081b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	2b0c      	cmp	r3, #12
 80081ba:	d841      	bhi.n	8008240 <HAL_TIM_IC_Start_IT+0x18c>
 80081bc:	a201      	add	r2, pc, #4	; (adr r2, 80081c4 <HAL_TIM_IC_Start_IT+0x110>)
 80081be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081c2:	bf00      	nop
 80081c4:	080081f9 	.word	0x080081f9
 80081c8:	08008241 	.word	0x08008241
 80081cc:	08008241 	.word	0x08008241
 80081d0:	08008241 	.word	0x08008241
 80081d4:	0800820b 	.word	0x0800820b
 80081d8:	08008241 	.word	0x08008241
 80081dc:	08008241 	.word	0x08008241
 80081e0:	08008241 	.word	0x08008241
 80081e4:	0800821d 	.word	0x0800821d
 80081e8:	08008241 	.word	0x08008241
 80081ec:	08008241 	.word	0x08008241
 80081f0:	08008241 	.word	0x08008241
 80081f4:	0800822f 	.word	0x0800822f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	68da      	ldr	r2, [r3, #12]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f042 0202 	orr.w	r2, r2, #2
 8008206:	60da      	str	r2, [r3, #12]
      break;
 8008208:	e01d      	b.n	8008246 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	68da      	ldr	r2, [r3, #12]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f042 0204 	orr.w	r2, r2, #4
 8008218:	60da      	str	r2, [r3, #12]
      break;
 800821a:	e014      	b.n	8008246 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	68da      	ldr	r2, [r3, #12]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f042 0208 	orr.w	r2, r2, #8
 800822a:	60da      	str	r2, [r3, #12]
      break;
 800822c:	e00b      	b.n	8008246 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	68da      	ldr	r2, [r3, #12]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f042 0210 	orr.w	r2, r2, #16
 800823c:	60da      	str	r2, [r3, #12]
      break;
 800823e:	e002      	b.n	8008246 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8008240:	2301      	movs	r3, #1
 8008242:	73fb      	strb	r3, [r7, #15]
      break;
 8008244:	bf00      	nop
  }

  if (status == HAL_OK)
 8008246:	7bfb      	ldrb	r3, [r7, #15]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d148      	bne.n	80082de <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	2201      	movs	r2, #1
 8008252:	6839      	ldr	r1, [r7, #0]
 8008254:	4618      	mov	r0, r3
 8008256:	f001 f9db 	bl	8009610 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a22      	ldr	r2, [pc, #136]	; (80082e8 <HAL_TIM_IC_Start_IT+0x234>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d022      	beq.n	80082aa <HAL_TIM_IC_Start_IT+0x1f6>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800826c:	d01d      	beq.n	80082aa <HAL_TIM_IC_Start_IT+0x1f6>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	4a1e      	ldr	r2, [pc, #120]	; (80082ec <HAL_TIM_IC_Start_IT+0x238>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d018      	beq.n	80082aa <HAL_TIM_IC_Start_IT+0x1f6>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4a1c      	ldr	r2, [pc, #112]	; (80082f0 <HAL_TIM_IC_Start_IT+0x23c>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d013      	beq.n	80082aa <HAL_TIM_IC_Start_IT+0x1f6>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a1b      	ldr	r2, [pc, #108]	; (80082f4 <HAL_TIM_IC_Start_IT+0x240>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d00e      	beq.n	80082aa <HAL_TIM_IC_Start_IT+0x1f6>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4a19      	ldr	r2, [pc, #100]	; (80082f8 <HAL_TIM_IC_Start_IT+0x244>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d009      	beq.n	80082aa <HAL_TIM_IC_Start_IT+0x1f6>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4a18      	ldr	r2, [pc, #96]	; (80082fc <HAL_TIM_IC_Start_IT+0x248>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d004      	beq.n	80082aa <HAL_TIM_IC_Start_IT+0x1f6>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4a16      	ldr	r2, [pc, #88]	; (8008300 <HAL_TIM_IC_Start_IT+0x24c>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d111      	bne.n	80082ce <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	689b      	ldr	r3, [r3, #8]
 80082b0:	f003 0307 	and.w	r3, r3, #7
 80082b4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	2b06      	cmp	r3, #6
 80082ba:	d010      	beq.n	80082de <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f042 0201 	orr.w	r2, r2, #1
 80082ca:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082cc:	e007      	b.n	80082de <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f042 0201 	orr.w	r2, r2, #1
 80082dc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80082de:	7bfb      	ldrb	r3, [r7, #15]
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	3710      	adds	r7, #16
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}
 80082e8:	40010000 	.word	0x40010000
 80082ec:	40000400 	.word	0x40000400
 80082f0:	40000800 	.word	0x40000800
 80082f4:	40000c00 	.word	0x40000c00
 80082f8:	40010400 	.word	0x40010400
 80082fc:	40014000 	.word	0x40014000
 8008300:	40001800 	.word	0x40001800

08008304 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b084      	sub	sp, #16
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
 800830c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800830e:	2300      	movs	r3, #0
 8008310:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	2b0c      	cmp	r3, #12
 8008316:	d841      	bhi.n	800839c <HAL_TIM_IC_Stop_IT+0x98>
 8008318:	a201      	add	r2, pc, #4	; (adr r2, 8008320 <HAL_TIM_IC_Stop_IT+0x1c>)
 800831a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800831e:	bf00      	nop
 8008320:	08008355 	.word	0x08008355
 8008324:	0800839d 	.word	0x0800839d
 8008328:	0800839d 	.word	0x0800839d
 800832c:	0800839d 	.word	0x0800839d
 8008330:	08008367 	.word	0x08008367
 8008334:	0800839d 	.word	0x0800839d
 8008338:	0800839d 	.word	0x0800839d
 800833c:	0800839d 	.word	0x0800839d
 8008340:	08008379 	.word	0x08008379
 8008344:	0800839d 	.word	0x0800839d
 8008348:	0800839d 	.word	0x0800839d
 800834c:	0800839d 	.word	0x0800839d
 8008350:	0800838b 	.word	0x0800838b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	68da      	ldr	r2, [r3, #12]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f022 0202 	bic.w	r2, r2, #2
 8008362:	60da      	str	r2, [r3, #12]
      break;
 8008364:	e01d      	b.n	80083a2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	68da      	ldr	r2, [r3, #12]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f022 0204 	bic.w	r2, r2, #4
 8008374:	60da      	str	r2, [r3, #12]
      break;
 8008376:	e014      	b.n	80083a2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	68da      	ldr	r2, [r3, #12]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f022 0208 	bic.w	r2, r2, #8
 8008386:	60da      	str	r2, [r3, #12]
      break;
 8008388:	e00b      	b.n	80083a2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	68da      	ldr	r2, [r3, #12]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f022 0210 	bic.w	r2, r2, #16
 8008398:	60da      	str	r2, [r3, #12]
      break;
 800839a:	e002      	b.n	80083a2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800839c:	2301      	movs	r3, #1
 800839e:	73fb      	strb	r3, [r7, #15]
      break;
 80083a0:	bf00      	nop
  }

  if (status == HAL_OK)
 80083a2:	7bfb      	ldrb	r3, [r7, #15]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d156      	bne.n	8008456 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2200      	movs	r2, #0
 80083ae:	6839      	ldr	r1, [r7, #0]
 80083b0:	4618      	mov	r0, r3
 80083b2:	f001 f92d 	bl	8009610 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	6a1a      	ldr	r2, [r3, #32]
 80083bc:	f241 1311 	movw	r3, #4369	; 0x1111
 80083c0:	4013      	ands	r3, r2
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d10f      	bne.n	80083e6 <HAL_TIM_IC_Stop_IT+0xe2>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	6a1a      	ldr	r2, [r3, #32]
 80083cc:	f240 4344 	movw	r3, #1092	; 0x444
 80083d0:	4013      	ands	r3, r2
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d107      	bne.n	80083e6 <HAL_TIM_IC_Stop_IT+0xe2>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	681a      	ldr	r2, [r3, #0]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f022 0201 	bic.w	r2, r2, #1
 80083e4:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d104      	bne.n	80083f6 <HAL_TIM_IC_Stop_IT+0xf2>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2201      	movs	r2, #1
 80083f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80083f4:	e013      	b.n	800841e <HAL_TIM_IC_Stop_IT+0x11a>
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	2b04      	cmp	r3, #4
 80083fa:	d104      	bne.n	8008406 <HAL_TIM_IC_Stop_IT+0x102>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2201      	movs	r2, #1
 8008400:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008404:	e00b      	b.n	800841e <HAL_TIM_IC_Stop_IT+0x11a>
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	2b08      	cmp	r3, #8
 800840a:	d104      	bne.n	8008416 <HAL_TIM_IC_Stop_IT+0x112>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008414:	e003      	b.n	800841e <HAL_TIM_IC_Stop_IT+0x11a>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2201      	movs	r2, #1
 800841a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d104      	bne.n	800842e <HAL_TIM_IC_Stop_IT+0x12a>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800842c:	e013      	b.n	8008456 <HAL_TIM_IC_Stop_IT+0x152>
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	2b04      	cmp	r3, #4
 8008432:	d104      	bne.n	800843e <HAL_TIM_IC_Stop_IT+0x13a>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2201      	movs	r2, #1
 8008438:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800843c:	e00b      	b.n	8008456 <HAL_TIM_IC_Stop_IT+0x152>
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	2b08      	cmp	r3, #8
 8008442:	d104      	bne.n	800844e <HAL_TIM_IC_Stop_IT+0x14a>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800844c:	e003      	b.n	8008456 <HAL_TIM_IC_Stop_IT+0x152>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2201      	movs	r2, #1
 8008452:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Return function status */
  return status;
 8008456:	7bfb      	ldrb	r3, [r7, #15]
}
 8008458:	4618      	mov	r0, r3
 800845a:	3710      	adds	r7, #16
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b086      	sub	sp, #24
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d101      	bne.n	8008474 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008470:	2301      	movs	r3, #1
 8008472:	e097      	b.n	80085a4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800847a:	b2db      	uxtb	r3, r3
 800847c:	2b00      	cmp	r3, #0
 800847e:	d106      	bne.n	800848e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2200      	movs	r2, #0
 8008484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008488:	6878      	ldr	r0, [r7, #4]
 800848a:	f7fc ff13 	bl	80052b4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2202      	movs	r2, #2
 8008492:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	689b      	ldr	r3, [r3, #8]
 800849c:	687a      	ldr	r2, [r7, #4]
 800849e:	6812      	ldr	r2, [r2, #0]
 80084a0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80084a4:	f023 0307 	bic.w	r3, r3, #7
 80084a8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681a      	ldr	r2, [r3, #0]
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	3304      	adds	r3, #4
 80084b2:	4619      	mov	r1, r3
 80084b4:	4610      	mov	r0, r2
 80084b6:	f000 fc97 	bl	8008de8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	689b      	ldr	r3, [r3, #8]
 80084c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	699b      	ldr	r3, [r3, #24]
 80084c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	6a1b      	ldr	r3, [r3, #32]
 80084d0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	697a      	ldr	r2, [r7, #20]
 80084d8:	4313      	orrs	r3, r2
 80084da:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084e2:	f023 0303 	bic.w	r3, r3, #3
 80084e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	689a      	ldr	r2, [r3, #8]
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	699b      	ldr	r3, [r3, #24]
 80084f0:	021b      	lsls	r3, r3, #8
 80084f2:	4313      	orrs	r3, r2
 80084f4:	693a      	ldr	r2, [r7, #16]
 80084f6:	4313      	orrs	r3, r2
 80084f8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008500:	f023 030c 	bic.w	r3, r3, #12
 8008504:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800850c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008510:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	68da      	ldr	r2, [r3, #12]
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	69db      	ldr	r3, [r3, #28]
 800851a:	021b      	lsls	r3, r3, #8
 800851c:	4313      	orrs	r3, r2
 800851e:	693a      	ldr	r2, [r7, #16]
 8008520:	4313      	orrs	r3, r2
 8008522:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	691b      	ldr	r3, [r3, #16]
 8008528:	011a      	lsls	r2, r3, #4
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	6a1b      	ldr	r3, [r3, #32]
 800852e:	031b      	lsls	r3, r3, #12
 8008530:	4313      	orrs	r3, r2
 8008532:	693a      	ldr	r2, [r7, #16]
 8008534:	4313      	orrs	r3, r2
 8008536:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800853e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008546:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	685a      	ldr	r2, [r3, #4]
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	695b      	ldr	r3, [r3, #20]
 8008550:	011b      	lsls	r3, r3, #4
 8008552:	4313      	orrs	r3, r2
 8008554:	68fa      	ldr	r2, [r7, #12]
 8008556:	4313      	orrs	r3, r2
 8008558:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	697a      	ldr	r2, [r7, #20]
 8008560:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	693a      	ldr	r2, [r7, #16]
 8008568:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	68fa      	ldr	r2, [r7, #12]
 8008570:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2201      	movs	r2, #1
 8008576:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2201      	movs	r2, #1
 800857e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2201      	movs	r2, #1
 8008586:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2201      	movs	r2, #1
 800858e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2201      	movs	r2, #1
 8008596:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2201      	movs	r2, #1
 800859e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80085a2:	2300      	movs	r3, #0
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3718      	adds	r7, #24
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}

080085ac <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b084      	sub	sp, #16
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
 80085b4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80085bc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80085c4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80085cc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80085d4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d110      	bne.n	80085fe <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80085dc:	7bfb      	ldrb	r3, [r7, #15]
 80085de:	2b01      	cmp	r3, #1
 80085e0:	d102      	bne.n	80085e8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80085e2:	7b7b      	ldrb	r3, [r7, #13]
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d001      	beq.n	80085ec <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80085e8:	2301      	movs	r3, #1
 80085ea:	e069      	b.n	80086c0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2202      	movs	r2, #2
 80085f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2202      	movs	r2, #2
 80085f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80085fc:	e031      	b.n	8008662 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	2b04      	cmp	r3, #4
 8008602:	d110      	bne.n	8008626 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008604:	7bbb      	ldrb	r3, [r7, #14]
 8008606:	2b01      	cmp	r3, #1
 8008608:	d102      	bne.n	8008610 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800860a:	7b3b      	ldrb	r3, [r7, #12]
 800860c:	2b01      	cmp	r3, #1
 800860e:	d001      	beq.n	8008614 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008610:	2301      	movs	r3, #1
 8008612:	e055      	b.n	80086c0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2202      	movs	r2, #2
 8008618:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2202      	movs	r2, #2
 8008620:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008624:	e01d      	b.n	8008662 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008626:	7bfb      	ldrb	r3, [r7, #15]
 8008628:	2b01      	cmp	r3, #1
 800862a:	d108      	bne.n	800863e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800862c:	7bbb      	ldrb	r3, [r7, #14]
 800862e:	2b01      	cmp	r3, #1
 8008630:	d105      	bne.n	800863e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008632:	7b7b      	ldrb	r3, [r7, #13]
 8008634:	2b01      	cmp	r3, #1
 8008636:	d102      	bne.n	800863e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008638:	7b3b      	ldrb	r3, [r7, #12]
 800863a:	2b01      	cmp	r3, #1
 800863c:	d001      	beq.n	8008642 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800863e:	2301      	movs	r3, #1
 8008640:	e03e      	b.n	80086c0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2202      	movs	r2, #2
 8008646:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2202      	movs	r2, #2
 800864e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2202      	movs	r2, #2
 8008656:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2202      	movs	r2, #2
 800865e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d003      	beq.n	8008670 <HAL_TIM_Encoder_Start+0xc4>
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	2b04      	cmp	r3, #4
 800866c:	d008      	beq.n	8008680 <HAL_TIM_Encoder_Start+0xd4>
 800866e:	e00f      	b.n	8008690 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	2201      	movs	r2, #1
 8008676:	2100      	movs	r1, #0
 8008678:	4618      	mov	r0, r3
 800867a:	f000 ffc9 	bl	8009610 <TIM_CCxChannelCmd>
      break;
 800867e:	e016      	b.n	80086ae <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	2201      	movs	r2, #1
 8008686:	2104      	movs	r1, #4
 8008688:	4618      	mov	r0, r3
 800868a:	f000 ffc1 	bl	8009610 <TIM_CCxChannelCmd>
      break;
 800868e:	e00e      	b.n	80086ae <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	2201      	movs	r2, #1
 8008696:	2100      	movs	r1, #0
 8008698:	4618      	mov	r0, r3
 800869a:	f000 ffb9 	bl	8009610 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	2201      	movs	r2, #1
 80086a4:	2104      	movs	r1, #4
 80086a6:	4618      	mov	r0, r3
 80086a8:	f000 ffb2 	bl	8009610 <TIM_CCxChannelCmd>
      break;
 80086ac:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	681a      	ldr	r2, [r3, #0]
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f042 0201 	orr.w	r2, r2, #1
 80086bc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80086be:	2300      	movs	r3, #0
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	3710      	adds	r7, #16
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}

080086c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b082      	sub	sp, #8
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	691b      	ldr	r3, [r3, #16]
 80086d6:	f003 0302 	and.w	r3, r3, #2
 80086da:	2b02      	cmp	r3, #2
 80086dc:	d122      	bne.n	8008724 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	68db      	ldr	r3, [r3, #12]
 80086e4:	f003 0302 	and.w	r3, r3, #2
 80086e8:	2b02      	cmp	r3, #2
 80086ea:	d11b      	bne.n	8008724 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f06f 0202 	mvn.w	r2, #2
 80086f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2201      	movs	r2, #1
 80086fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	699b      	ldr	r3, [r3, #24]
 8008702:	f003 0303 	and.w	r3, r3, #3
 8008706:	2b00      	cmp	r3, #0
 8008708:	d003      	beq.n	8008712 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f7f9 f988 	bl	8001a20 <HAL_TIM_IC_CaptureCallback>
 8008710:	e005      	b.n	800871e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f000 fb4a 	bl	8008dac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f000 fb51 	bl	8008dc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2200      	movs	r2, #0
 8008722:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	691b      	ldr	r3, [r3, #16]
 800872a:	f003 0304 	and.w	r3, r3, #4
 800872e:	2b04      	cmp	r3, #4
 8008730:	d122      	bne.n	8008778 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	68db      	ldr	r3, [r3, #12]
 8008738:	f003 0304 	and.w	r3, r3, #4
 800873c:	2b04      	cmp	r3, #4
 800873e:	d11b      	bne.n	8008778 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f06f 0204 	mvn.w	r2, #4
 8008748:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2202      	movs	r2, #2
 800874e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	699b      	ldr	r3, [r3, #24]
 8008756:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800875a:	2b00      	cmp	r3, #0
 800875c:	d003      	beq.n	8008766 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f7f9 f95e 	bl	8001a20 <HAL_TIM_IC_CaptureCallback>
 8008764:	e005      	b.n	8008772 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f000 fb20 	bl	8008dac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	f000 fb27 	bl	8008dc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2200      	movs	r2, #0
 8008776:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	691b      	ldr	r3, [r3, #16]
 800877e:	f003 0308 	and.w	r3, r3, #8
 8008782:	2b08      	cmp	r3, #8
 8008784:	d122      	bne.n	80087cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	68db      	ldr	r3, [r3, #12]
 800878c:	f003 0308 	and.w	r3, r3, #8
 8008790:	2b08      	cmp	r3, #8
 8008792:	d11b      	bne.n	80087cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f06f 0208 	mvn.w	r2, #8
 800879c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2204      	movs	r2, #4
 80087a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	69db      	ldr	r3, [r3, #28]
 80087aa:	f003 0303 	and.w	r3, r3, #3
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d003      	beq.n	80087ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f7f9 f934 	bl	8001a20 <HAL_TIM_IC_CaptureCallback>
 80087b8:	e005      	b.n	80087c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f000 faf6 	bl	8008dac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	f000 fafd 	bl	8008dc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2200      	movs	r2, #0
 80087ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	691b      	ldr	r3, [r3, #16]
 80087d2:	f003 0310 	and.w	r3, r3, #16
 80087d6:	2b10      	cmp	r3, #16
 80087d8:	d122      	bne.n	8008820 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	68db      	ldr	r3, [r3, #12]
 80087e0:	f003 0310 	and.w	r3, r3, #16
 80087e4:	2b10      	cmp	r3, #16
 80087e6:	d11b      	bne.n	8008820 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f06f 0210 	mvn.w	r2, #16
 80087f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2208      	movs	r2, #8
 80087f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	69db      	ldr	r3, [r3, #28]
 80087fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008802:	2b00      	cmp	r3, #0
 8008804:	d003      	beq.n	800880e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f7f9 f90a 	bl	8001a20 <HAL_TIM_IC_CaptureCallback>
 800880c:	e005      	b.n	800881a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800880e:	6878      	ldr	r0, [r7, #4]
 8008810:	f000 facc 	bl	8008dac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f000 fad3 	bl	8008dc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2200      	movs	r2, #0
 800881e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	691b      	ldr	r3, [r3, #16]
 8008826:	f003 0301 	and.w	r3, r3, #1
 800882a:	2b01      	cmp	r3, #1
 800882c:	d10e      	bne.n	800884c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	68db      	ldr	r3, [r3, #12]
 8008834:	f003 0301 	and.w	r3, r3, #1
 8008838:	2b01      	cmp	r3, #1
 800883a:	d107      	bne.n	800884c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f06f 0201 	mvn.w	r2, #1
 8008844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f7fc fb7a 	bl	8004f40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	691b      	ldr	r3, [r3, #16]
 8008852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008856:	2b80      	cmp	r3, #128	; 0x80
 8008858:	d10e      	bne.n	8008878 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	68db      	ldr	r3, [r3, #12]
 8008860:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008864:	2b80      	cmp	r3, #128	; 0x80
 8008866:	d107      	bne.n	8008878 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f000 ffca 	bl	800980c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	691b      	ldr	r3, [r3, #16]
 800887e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008882:	2b40      	cmp	r3, #64	; 0x40
 8008884:	d10e      	bne.n	80088a4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	68db      	ldr	r3, [r3, #12]
 800888c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008890:	2b40      	cmp	r3, #64	; 0x40
 8008892:	d107      	bne.n	80088a4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800889c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f000 fa98 	bl	8008dd4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	691b      	ldr	r3, [r3, #16]
 80088aa:	f003 0320 	and.w	r3, r3, #32
 80088ae:	2b20      	cmp	r3, #32
 80088b0:	d10e      	bne.n	80088d0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	68db      	ldr	r3, [r3, #12]
 80088b8:	f003 0320 	and.w	r3, r3, #32
 80088bc:	2b20      	cmp	r3, #32
 80088be:	d107      	bne.n	80088d0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f06f 0220 	mvn.w	r2, #32
 80088c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f000 ff94 	bl	80097f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80088d0:	bf00      	nop
 80088d2:	3708      	adds	r7, #8
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b086      	sub	sp, #24
 80088dc:	af00      	add	r7, sp, #0
 80088de:	60f8      	str	r0, [r7, #12]
 80088e0:	60b9      	str	r1, [r7, #8]
 80088e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80088e4:	2300      	movs	r3, #0
 80088e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	d101      	bne.n	80088f6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80088f2:	2302      	movs	r3, #2
 80088f4:	e088      	b.n	8008a08 <HAL_TIM_IC_ConfigChannel+0x130>
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	2201      	movs	r2, #1
 80088fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d11b      	bne.n	800893c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	6818      	ldr	r0, [r3, #0]
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	6819      	ldr	r1, [r3, #0]
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	685a      	ldr	r2, [r3, #4]
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	68db      	ldr	r3, [r3, #12]
 8008914:	f000 fcb8 	bl	8009288 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	699a      	ldr	r2, [r3, #24]
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f022 020c 	bic.w	r2, r2, #12
 8008926:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	6999      	ldr	r1, [r3, #24]
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	689a      	ldr	r2, [r3, #8]
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	430a      	orrs	r2, r1
 8008938:	619a      	str	r2, [r3, #24]
 800893a:	e060      	b.n	80089fe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2b04      	cmp	r3, #4
 8008940:	d11c      	bne.n	800897c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	6818      	ldr	r0, [r3, #0]
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	6819      	ldr	r1, [r3, #0]
 800894a:	68bb      	ldr	r3, [r7, #8]
 800894c:	685a      	ldr	r2, [r3, #4]
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	68db      	ldr	r3, [r3, #12]
 8008952:	f000 fd3c 	bl	80093ce <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	699a      	ldr	r2, [r3, #24]
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008964:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	6999      	ldr	r1, [r3, #24]
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	689b      	ldr	r3, [r3, #8]
 8008970:	021a      	lsls	r2, r3, #8
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	430a      	orrs	r2, r1
 8008978:	619a      	str	r2, [r3, #24]
 800897a:	e040      	b.n	80089fe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2b08      	cmp	r3, #8
 8008980:	d11b      	bne.n	80089ba <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	6818      	ldr	r0, [r3, #0]
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	6819      	ldr	r1, [r3, #0]
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	685a      	ldr	r2, [r3, #4]
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	68db      	ldr	r3, [r3, #12]
 8008992:	f000 fd89 	bl	80094a8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	69da      	ldr	r2, [r3, #28]
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f022 020c 	bic.w	r2, r2, #12
 80089a4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	69d9      	ldr	r1, [r3, #28]
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	689a      	ldr	r2, [r3, #8]
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	430a      	orrs	r2, r1
 80089b6:	61da      	str	r2, [r3, #28]
 80089b8:	e021      	b.n	80089fe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2b0c      	cmp	r3, #12
 80089be:	d11c      	bne.n	80089fa <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	6818      	ldr	r0, [r3, #0]
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	6819      	ldr	r1, [r3, #0]
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	685a      	ldr	r2, [r3, #4]
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	68db      	ldr	r3, [r3, #12]
 80089d0:	f000 fda6 	bl	8009520 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	69da      	ldr	r2, [r3, #28]
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80089e2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	69d9      	ldr	r1, [r3, #28]
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	689b      	ldr	r3, [r3, #8]
 80089ee:	021a      	lsls	r2, r3, #8
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	430a      	orrs	r2, r1
 80089f6:	61da      	str	r2, [r3, #28]
 80089f8:	e001      	b.n	80089fe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80089fa:	2301      	movs	r3, #1
 80089fc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	2200      	movs	r2, #0
 8008a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008a06:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3718      	adds	r7, #24
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}

08008a10 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b086      	sub	sp, #24
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	60f8      	str	r0, [r7, #12]
 8008a18:	60b9      	str	r1, [r7, #8]
 8008a1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d101      	bne.n	8008a2e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008a2a:	2302      	movs	r3, #2
 8008a2c:	e0ae      	b.n	8008b8c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2201      	movs	r2, #1
 8008a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2b0c      	cmp	r3, #12
 8008a3a:	f200 809f 	bhi.w	8008b7c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008a3e:	a201      	add	r2, pc, #4	; (adr r2, 8008a44 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a44:	08008a79 	.word	0x08008a79
 8008a48:	08008b7d 	.word	0x08008b7d
 8008a4c:	08008b7d 	.word	0x08008b7d
 8008a50:	08008b7d 	.word	0x08008b7d
 8008a54:	08008ab9 	.word	0x08008ab9
 8008a58:	08008b7d 	.word	0x08008b7d
 8008a5c:	08008b7d 	.word	0x08008b7d
 8008a60:	08008b7d 	.word	0x08008b7d
 8008a64:	08008afb 	.word	0x08008afb
 8008a68:	08008b7d 	.word	0x08008b7d
 8008a6c:	08008b7d 	.word	0x08008b7d
 8008a70:	08008b7d 	.word	0x08008b7d
 8008a74:	08008b3b 	.word	0x08008b3b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	68b9      	ldr	r1, [r7, #8]
 8008a7e:	4618      	mov	r0, r3
 8008a80:	f000 fa52 	bl	8008f28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	699a      	ldr	r2, [r3, #24]
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f042 0208 	orr.w	r2, r2, #8
 8008a92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	699a      	ldr	r2, [r3, #24]
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f022 0204 	bic.w	r2, r2, #4
 8008aa2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	6999      	ldr	r1, [r3, #24]
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	691a      	ldr	r2, [r3, #16]
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	430a      	orrs	r2, r1
 8008ab4:	619a      	str	r2, [r3, #24]
      break;
 8008ab6:	e064      	b.n	8008b82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	68b9      	ldr	r1, [r7, #8]
 8008abe:	4618      	mov	r0, r3
 8008ac0:	f000 faa2 	bl	8009008 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	699a      	ldr	r2, [r3, #24]
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008ad2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	699a      	ldr	r2, [r3, #24]
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ae2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	6999      	ldr	r1, [r3, #24]
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	691b      	ldr	r3, [r3, #16]
 8008aee:	021a      	lsls	r2, r3, #8
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	430a      	orrs	r2, r1
 8008af6:	619a      	str	r2, [r3, #24]
      break;
 8008af8:	e043      	b.n	8008b82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	68b9      	ldr	r1, [r7, #8]
 8008b00:	4618      	mov	r0, r3
 8008b02:	f000 faf7 	bl	80090f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	69da      	ldr	r2, [r3, #28]
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f042 0208 	orr.w	r2, r2, #8
 8008b14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	69da      	ldr	r2, [r3, #28]
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	f022 0204 	bic.w	r2, r2, #4
 8008b24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	69d9      	ldr	r1, [r3, #28]
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	691a      	ldr	r2, [r3, #16]
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	430a      	orrs	r2, r1
 8008b36:	61da      	str	r2, [r3, #28]
      break;
 8008b38:	e023      	b.n	8008b82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	68b9      	ldr	r1, [r7, #8]
 8008b40:	4618      	mov	r0, r3
 8008b42:	f000 fb4b 	bl	80091dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	69da      	ldr	r2, [r3, #28]
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	69da      	ldr	r2, [r3, #28]
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	69d9      	ldr	r1, [r3, #28]
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	691b      	ldr	r3, [r3, #16]
 8008b70:	021a      	lsls	r2, r3, #8
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	430a      	orrs	r2, r1
 8008b78:	61da      	str	r2, [r3, #28]
      break;
 8008b7a:	e002      	b.n	8008b82 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	75fb      	strb	r3, [r7, #23]
      break;
 8008b80:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	2200      	movs	r2, #0
 8008b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008b8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3718      	adds	r7, #24
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}

08008b94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b084      	sub	sp, #16
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
 8008b9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ba8:	2b01      	cmp	r3, #1
 8008baa:	d101      	bne.n	8008bb0 <HAL_TIM_ConfigClockSource+0x1c>
 8008bac:	2302      	movs	r3, #2
 8008bae:	e0b4      	b.n	8008d1a <HAL_TIM_ConfigClockSource+0x186>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2202      	movs	r2, #2
 8008bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	689b      	ldr	r3, [r3, #8]
 8008bc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008bce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008bd6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	68ba      	ldr	r2, [r7, #8]
 8008bde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008be8:	d03e      	beq.n	8008c68 <HAL_TIM_ConfigClockSource+0xd4>
 8008bea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008bee:	f200 8087 	bhi.w	8008d00 <HAL_TIM_ConfigClockSource+0x16c>
 8008bf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bf6:	f000 8086 	beq.w	8008d06 <HAL_TIM_ConfigClockSource+0x172>
 8008bfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bfe:	d87f      	bhi.n	8008d00 <HAL_TIM_ConfigClockSource+0x16c>
 8008c00:	2b70      	cmp	r3, #112	; 0x70
 8008c02:	d01a      	beq.n	8008c3a <HAL_TIM_ConfigClockSource+0xa6>
 8008c04:	2b70      	cmp	r3, #112	; 0x70
 8008c06:	d87b      	bhi.n	8008d00 <HAL_TIM_ConfigClockSource+0x16c>
 8008c08:	2b60      	cmp	r3, #96	; 0x60
 8008c0a:	d050      	beq.n	8008cae <HAL_TIM_ConfigClockSource+0x11a>
 8008c0c:	2b60      	cmp	r3, #96	; 0x60
 8008c0e:	d877      	bhi.n	8008d00 <HAL_TIM_ConfigClockSource+0x16c>
 8008c10:	2b50      	cmp	r3, #80	; 0x50
 8008c12:	d03c      	beq.n	8008c8e <HAL_TIM_ConfigClockSource+0xfa>
 8008c14:	2b50      	cmp	r3, #80	; 0x50
 8008c16:	d873      	bhi.n	8008d00 <HAL_TIM_ConfigClockSource+0x16c>
 8008c18:	2b40      	cmp	r3, #64	; 0x40
 8008c1a:	d058      	beq.n	8008cce <HAL_TIM_ConfigClockSource+0x13a>
 8008c1c:	2b40      	cmp	r3, #64	; 0x40
 8008c1e:	d86f      	bhi.n	8008d00 <HAL_TIM_ConfigClockSource+0x16c>
 8008c20:	2b30      	cmp	r3, #48	; 0x30
 8008c22:	d064      	beq.n	8008cee <HAL_TIM_ConfigClockSource+0x15a>
 8008c24:	2b30      	cmp	r3, #48	; 0x30
 8008c26:	d86b      	bhi.n	8008d00 <HAL_TIM_ConfigClockSource+0x16c>
 8008c28:	2b20      	cmp	r3, #32
 8008c2a:	d060      	beq.n	8008cee <HAL_TIM_ConfigClockSource+0x15a>
 8008c2c:	2b20      	cmp	r3, #32
 8008c2e:	d867      	bhi.n	8008d00 <HAL_TIM_ConfigClockSource+0x16c>
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d05c      	beq.n	8008cee <HAL_TIM_ConfigClockSource+0x15a>
 8008c34:	2b10      	cmp	r3, #16
 8008c36:	d05a      	beq.n	8008cee <HAL_TIM_ConfigClockSource+0x15a>
 8008c38:	e062      	b.n	8008d00 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6818      	ldr	r0, [r3, #0]
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	6899      	ldr	r1, [r3, #8]
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	685a      	ldr	r2, [r3, #4]
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	68db      	ldr	r3, [r3, #12]
 8008c4a:	f000 fcc1 	bl	80095d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	689b      	ldr	r3, [r3, #8]
 8008c54:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008c5c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	68ba      	ldr	r2, [r7, #8]
 8008c64:	609a      	str	r2, [r3, #8]
      break;
 8008c66:	e04f      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6818      	ldr	r0, [r3, #0]
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	6899      	ldr	r1, [r3, #8]
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	685a      	ldr	r2, [r3, #4]
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	68db      	ldr	r3, [r3, #12]
 8008c78:	f000 fcaa 	bl	80095d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	689a      	ldr	r2, [r3, #8]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008c8a:	609a      	str	r2, [r3, #8]
      break;
 8008c8c:	e03c      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6818      	ldr	r0, [r3, #0]
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	6859      	ldr	r1, [r3, #4]
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	68db      	ldr	r3, [r3, #12]
 8008c9a:	461a      	mov	r2, r3
 8008c9c:	f000 fb68 	bl	8009370 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	2150      	movs	r1, #80	; 0x50
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f000 fc77 	bl	800959a <TIM_ITRx_SetConfig>
      break;
 8008cac:	e02c      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6818      	ldr	r0, [r3, #0]
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	6859      	ldr	r1, [r3, #4]
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	68db      	ldr	r3, [r3, #12]
 8008cba:	461a      	mov	r2, r3
 8008cbc:	f000 fbc4 	bl	8009448 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	2160      	movs	r1, #96	; 0x60
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f000 fc67 	bl	800959a <TIM_ITRx_SetConfig>
      break;
 8008ccc:	e01c      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6818      	ldr	r0, [r3, #0]
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	6859      	ldr	r1, [r3, #4]
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	68db      	ldr	r3, [r3, #12]
 8008cda:	461a      	mov	r2, r3
 8008cdc:	f000 fb48 	bl	8009370 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	2140      	movs	r1, #64	; 0x40
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f000 fc57 	bl	800959a <TIM_ITRx_SetConfig>
      break;
 8008cec:	e00c      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681a      	ldr	r2, [r3, #0]
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4619      	mov	r1, r3
 8008cf8:	4610      	mov	r0, r2
 8008cfa:	f000 fc4e 	bl	800959a <TIM_ITRx_SetConfig>
      break;
 8008cfe:	e003      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008d00:	2301      	movs	r3, #1
 8008d02:	73fb      	strb	r3, [r7, #15]
      break;
 8008d04:	e000      	b.n	8008d08 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008d06:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2200      	movs	r2, #0
 8008d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3710      	adds	r7, #16
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}
	...

08008d24 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008d24:	b480      	push	{r7}
 8008d26:	b085      	sub	sp, #20
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
 8008d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008d2e:	2300      	movs	r3, #0
 8008d30:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	2b0c      	cmp	r3, #12
 8008d36:	d831      	bhi.n	8008d9c <HAL_TIM_ReadCapturedValue+0x78>
 8008d38:	a201      	add	r2, pc, #4	; (adr r2, 8008d40 <HAL_TIM_ReadCapturedValue+0x1c>)
 8008d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d3e:	bf00      	nop
 8008d40:	08008d75 	.word	0x08008d75
 8008d44:	08008d9d 	.word	0x08008d9d
 8008d48:	08008d9d 	.word	0x08008d9d
 8008d4c:	08008d9d 	.word	0x08008d9d
 8008d50:	08008d7f 	.word	0x08008d7f
 8008d54:	08008d9d 	.word	0x08008d9d
 8008d58:	08008d9d 	.word	0x08008d9d
 8008d5c:	08008d9d 	.word	0x08008d9d
 8008d60:	08008d89 	.word	0x08008d89
 8008d64:	08008d9d 	.word	0x08008d9d
 8008d68:	08008d9d 	.word	0x08008d9d
 8008d6c:	08008d9d 	.word	0x08008d9d
 8008d70:	08008d93 	.word	0x08008d93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d7a:	60fb      	str	r3, [r7, #12]

      break;
 8008d7c:	e00f      	b.n	8008d9e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d84:	60fb      	str	r3, [r7, #12]

      break;
 8008d86:	e00a      	b.n	8008d9e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d8e:	60fb      	str	r3, [r7, #12]

      break;
 8008d90:	e005      	b.n	8008d9e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d98:	60fb      	str	r3, [r7, #12]

      break;
 8008d9a:	e000      	b.n	8008d9e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008d9c:	bf00      	nop
  }

  return tmpreg;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	3714      	adds	r7, #20
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr

08008dac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b083      	sub	sp, #12
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008db4:	bf00      	nop
 8008db6:	370c      	adds	r7, #12
 8008db8:	46bd      	mov	sp, r7
 8008dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbe:	4770      	bx	lr

08008dc0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b083      	sub	sp, #12
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008dc8:	bf00      	nop
 8008dca:	370c      	adds	r7, #12
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd2:	4770      	bx	lr

08008dd4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b083      	sub	sp, #12
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008ddc:	bf00      	nop
 8008dde:	370c      	adds	r7, #12
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr

08008de8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b085      	sub	sp, #20
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	4a40      	ldr	r2, [pc, #256]	; (8008efc <TIM_Base_SetConfig+0x114>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d013      	beq.n	8008e28 <TIM_Base_SetConfig+0x40>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e06:	d00f      	beq.n	8008e28 <TIM_Base_SetConfig+0x40>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	4a3d      	ldr	r2, [pc, #244]	; (8008f00 <TIM_Base_SetConfig+0x118>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d00b      	beq.n	8008e28 <TIM_Base_SetConfig+0x40>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	4a3c      	ldr	r2, [pc, #240]	; (8008f04 <TIM_Base_SetConfig+0x11c>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d007      	beq.n	8008e28 <TIM_Base_SetConfig+0x40>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	4a3b      	ldr	r2, [pc, #236]	; (8008f08 <TIM_Base_SetConfig+0x120>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d003      	beq.n	8008e28 <TIM_Base_SetConfig+0x40>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	4a3a      	ldr	r2, [pc, #232]	; (8008f0c <TIM_Base_SetConfig+0x124>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d108      	bne.n	8008e3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	685b      	ldr	r3, [r3, #4]
 8008e34:	68fa      	ldr	r2, [r7, #12]
 8008e36:	4313      	orrs	r3, r2
 8008e38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	4a2f      	ldr	r2, [pc, #188]	; (8008efc <TIM_Base_SetConfig+0x114>)
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d02b      	beq.n	8008e9a <TIM_Base_SetConfig+0xb2>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e48:	d027      	beq.n	8008e9a <TIM_Base_SetConfig+0xb2>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	4a2c      	ldr	r2, [pc, #176]	; (8008f00 <TIM_Base_SetConfig+0x118>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d023      	beq.n	8008e9a <TIM_Base_SetConfig+0xb2>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	4a2b      	ldr	r2, [pc, #172]	; (8008f04 <TIM_Base_SetConfig+0x11c>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d01f      	beq.n	8008e9a <TIM_Base_SetConfig+0xb2>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	4a2a      	ldr	r2, [pc, #168]	; (8008f08 <TIM_Base_SetConfig+0x120>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d01b      	beq.n	8008e9a <TIM_Base_SetConfig+0xb2>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	4a29      	ldr	r2, [pc, #164]	; (8008f0c <TIM_Base_SetConfig+0x124>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d017      	beq.n	8008e9a <TIM_Base_SetConfig+0xb2>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	4a28      	ldr	r2, [pc, #160]	; (8008f10 <TIM_Base_SetConfig+0x128>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d013      	beq.n	8008e9a <TIM_Base_SetConfig+0xb2>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	4a27      	ldr	r2, [pc, #156]	; (8008f14 <TIM_Base_SetConfig+0x12c>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d00f      	beq.n	8008e9a <TIM_Base_SetConfig+0xb2>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	4a26      	ldr	r2, [pc, #152]	; (8008f18 <TIM_Base_SetConfig+0x130>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d00b      	beq.n	8008e9a <TIM_Base_SetConfig+0xb2>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	4a25      	ldr	r2, [pc, #148]	; (8008f1c <TIM_Base_SetConfig+0x134>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d007      	beq.n	8008e9a <TIM_Base_SetConfig+0xb2>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	4a24      	ldr	r2, [pc, #144]	; (8008f20 <TIM_Base_SetConfig+0x138>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d003      	beq.n	8008e9a <TIM_Base_SetConfig+0xb2>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	4a23      	ldr	r2, [pc, #140]	; (8008f24 <TIM_Base_SetConfig+0x13c>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d108      	bne.n	8008eac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ea0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	68db      	ldr	r3, [r3, #12]
 8008ea6:	68fa      	ldr	r2, [r7, #12]
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	695b      	ldr	r3, [r3, #20]
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	68fa      	ldr	r2, [r7, #12]
 8008ebe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	689a      	ldr	r2, [r3, #8]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	681a      	ldr	r2, [r3, #0]
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	4a0a      	ldr	r2, [pc, #40]	; (8008efc <TIM_Base_SetConfig+0x114>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d003      	beq.n	8008ee0 <TIM_Base_SetConfig+0xf8>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	4a0c      	ldr	r2, [pc, #48]	; (8008f0c <TIM_Base_SetConfig+0x124>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d103      	bne.n	8008ee8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	691a      	ldr	r2, [r3, #16]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2201      	movs	r2, #1
 8008eec:	615a      	str	r2, [r3, #20]
}
 8008eee:	bf00      	nop
 8008ef0:	3714      	adds	r7, #20
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef8:	4770      	bx	lr
 8008efa:	bf00      	nop
 8008efc:	40010000 	.word	0x40010000
 8008f00:	40000400 	.word	0x40000400
 8008f04:	40000800 	.word	0x40000800
 8008f08:	40000c00 	.word	0x40000c00
 8008f0c:	40010400 	.word	0x40010400
 8008f10:	40014000 	.word	0x40014000
 8008f14:	40014400 	.word	0x40014400
 8008f18:	40014800 	.word	0x40014800
 8008f1c:	40001800 	.word	0x40001800
 8008f20:	40001c00 	.word	0x40001c00
 8008f24:	40002000 	.word	0x40002000

08008f28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b087      	sub	sp, #28
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
 8008f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6a1b      	ldr	r3, [r3, #32]
 8008f36:	f023 0201 	bic.w	r2, r3, #1
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6a1b      	ldr	r3, [r3, #32]
 8008f42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	699b      	ldr	r3, [r3, #24]
 8008f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f023 0303 	bic.w	r3, r3, #3
 8008f5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	68fa      	ldr	r2, [r7, #12]
 8008f66:	4313      	orrs	r3, r2
 8008f68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008f6a:	697b      	ldr	r3, [r7, #20]
 8008f6c:	f023 0302 	bic.w	r3, r3, #2
 8008f70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	689b      	ldr	r3, [r3, #8]
 8008f76:	697a      	ldr	r2, [r7, #20]
 8008f78:	4313      	orrs	r3, r2
 8008f7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	4a20      	ldr	r2, [pc, #128]	; (8009000 <TIM_OC1_SetConfig+0xd8>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d003      	beq.n	8008f8c <TIM_OC1_SetConfig+0x64>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	4a1f      	ldr	r2, [pc, #124]	; (8009004 <TIM_OC1_SetConfig+0xdc>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d10c      	bne.n	8008fa6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	f023 0308 	bic.w	r3, r3, #8
 8008f92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	68db      	ldr	r3, [r3, #12]
 8008f98:	697a      	ldr	r2, [r7, #20]
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008f9e:	697b      	ldr	r3, [r7, #20]
 8008fa0:	f023 0304 	bic.w	r3, r3, #4
 8008fa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	4a15      	ldr	r2, [pc, #84]	; (8009000 <TIM_OC1_SetConfig+0xd8>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d003      	beq.n	8008fb6 <TIM_OC1_SetConfig+0x8e>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	4a14      	ldr	r2, [pc, #80]	; (8009004 <TIM_OC1_SetConfig+0xdc>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d111      	bne.n	8008fda <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008fbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008fc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	695b      	ldr	r3, [r3, #20]
 8008fca:	693a      	ldr	r2, [r7, #16]
 8008fcc:	4313      	orrs	r3, r2
 8008fce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	699b      	ldr	r3, [r3, #24]
 8008fd4:	693a      	ldr	r2, [r7, #16]
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	693a      	ldr	r2, [r7, #16]
 8008fde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	68fa      	ldr	r2, [r7, #12]
 8008fe4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	685a      	ldr	r2, [r3, #4]
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	697a      	ldr	r2, [r7, #20]
 8008ff2:	621a      	str	r2, [r3, #32]
}
 8008ff4:	bf00      	nop
 8008ff6:	371c      	adds	r7, #28
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffe:	4770      	bx	lr
 8009000:	40010000 	.word	0x40010000
 8009004:	40010400 	.word	0x40010400

08009008 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009008:	b480      	push	{r7}
 800900a:	b087      	sub	sp, #28
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
 8009010:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6a1b      	ldr	r3, [r3, #32]
 8009016:	f023 0210 	bic.w	r2, r3, #16
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6a1b      	ldr	r3, [r3, #32]
 8009022:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	699b      	ldr	r3, [r3, #24]
 800902e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009036:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800903e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	021b      	lsls	r3, r3, #8
 8009046:	68fa      	ldr	r2, [r7, #12]
 8009048:	4313      	orrs	r3, r2
 800904a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	f023 0320 	bic.w	r3, r3, #32
 8009052:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	689b      	ldr	r3, [r3, #8]
 8009058:	011b      	lsls	r3, r3, #4
 800905a:	697a      	ldr	r2, [r7, #20]
 800905c:	4313      	orrs	r3, r2
 800905e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	4a22      	ldr	r2, [pc, #136]	; (80090ec <TIM_OC2_SetConfig+0xe4>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d003      	beq.n	8009070 <TIM_OC2_SetConfig+0x68>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	4a21      	ldr	r2, [pc, #132]	; (80090f0 <TIM_OC2_SetConfig+0xe8>)
 800906c:	4293      	cmp	r3, r2
 800906e:	d10d      	bne.n	800908c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009076:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	68db      	ldr	r3, [r3, #12]
 800907c:	011b      	lsls	r3, r3, #4
 800907e:	697a      	ldr	r2, [r7, #20]
 8009080:	4313      	orrs	r3, r2
 8009082:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800908a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	4a17      	ldr	r2, [pc, #92]	; (80090ec <TIM_OC2_SetConfig+0xe4>)
 8009090:	4293      	cmp	r3, r2
 8009092:	d003      	beq.n	800909c <TIM_OC2_SetConfig+0x94>
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	4a16      	ldr	r2, [pc, #88]	; (80090f0 <TIM_OC2_SetConfig+0xe8>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d113      	bne.n	80090c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80090a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80090aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	695b      	ldr	r3, [r3, #20]
 80090b0:	009b      	lsls	r3, r3, #2
 80090b2:	693a      	ldr	r2, [r7, #16]
 80090b4:	4313      	orrs	r3, r2
 80090b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	699b      	ldr	r3, [r3, #24]
 80090bc:	009b      	lsls	r3, r3, #2
 80090be:	693a      	ldr	r2, [r7, #16]
 80090c0:	4313      	orrs	r3, r2
 80090c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	693a      	ldr	r2, [r7, #16]
 80090c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	68fa      	ldr	r2, [r7, #12]
 80090ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	685a      	ldr	r2, [r3, #4]
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	697a      	ldr	r2, [r7, #20]
 80090dc:	621a      	str	r2, [r3, #32]
}
 80090de:	bf00      	nop
 80090e0:	371c      	adds	r7, #28
 80090e2:	46bd      	mov	sp, r7
 80090e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e8:	4770      	bx	lr
 80090ea:	bf00      	nop
 80090ec:	40010000 	.word	0x40010000
 80090f0:	40010400 	.word	0x40010400

080090f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b087      	sub	sp, #28
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
 80090fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6a1b      	ldr	r3, [r3, #32]
 8009102:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6a1b      	ldr	r3, [r3, #32]
 800910e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	685b      	ldr	r3, [r3, #4]
 8009114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	69db      	ldr	r3, [r3, #28]
 800911a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	f023 0303 	bic.w	r3, r3, #3
 800912a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	68fa      	ldr	r2, [r7, #12]
 8009132:	4313      	orrs	r3, r2
 8009134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800913c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	689b      	ldr	r3, [r3, #8]
 8009142:	021b      	lsls	r3, r3, #8
 8009144:	697a      	ldr	r2, [r7, #20]
 8009146:	4313      	orrs	r3, r2
 8009148:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	4a21      	ldr	r2, [pc, #132]	; (80091d4 <TIM_OC3_SetConfig+0xe0>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d003      	beq.n	800915a <TIM_OC3_SetConfig+0x66>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	4a20      	ldr	r2, [pc, #128]	; (80091d8 <TIM_OC3_SetConfig+0xe4>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d10d      	bne.n	8009176 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800915a:	697b      	ldr	r3, [r7, #20]
 800915c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009160:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	68db      	ldr	r3, [r3, #12]
 8009166:	021b      	lsls	r3, r3, #8
 8009168:	697a      	ldr	r2, [r7, #20]
 800916a:	4313      	orrs	r3, r2
 800916c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009174:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	4a16      	ldr	r2, [pc, #88]	; (80091d4 <TIM_OC3_SetConfig+0xe0>)
 800917a:	4293      	cmp	r3, r2
 800917c:	d003      	beq.n	8009186 <TIM_OC3_SetConfig+0x92>
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	4a15      	ldr	r2, [pc, #84]	; (80091d8 <TIM_OC3_SetConfig+0xe4>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d113      	bne.n	80091ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009186:	693b      	ldr	r3, [r7, #16]
 8009188:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800918c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800918e:	693b      	ldr	r3, [r7, #16]
 8009190:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009194:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	695b      	ldr	r3, [r3, #20]
 800919a:	011b      	lsls	r3, r3, #4
 800919c:	693a      	ldr	r2, [r7, #16]
 800919e:	4313      	orrs	r3, r2
 80091a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	699b      	ldr	r3, [r3, #24]
 80091a6:	011b      	lsls	r3, r3, #4
 80091a8:	693a      	ldr	r2, [r7, #16]
 80091aa:	4313      	orrs	r3, r2
 80091ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	693a      	ldr	r2, [r7, #16]
 80091b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	68fa      	ldr	r2, [r7, #12]
 80091b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	685a      	ldr	r2, [r3, #4]
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	697a      	ldr	r2, [r7, #20]
 80091c6:	621a      	str	r2, [r3, #32]
}
 80091c8:	bf00      	nop
 80091ca:	371c      	adds	r7, #28
 80091cc:	46bd      	mov	sp, r7
 80091ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d2:	4770      	bx	lr
 80091d4:	40010000 	.word	0x40010000
 80091d8:	40010400 	.word	0x40010400

080091dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80091dc:	b480      	push	{r7}
 80091de:	b087      	sub	sp, #28
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
 80091e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6a1b      	ldr	r3, [r3, #32]
 80091ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6a1b      	ldr	r3, [r3, #32]
 80091f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	685b      	ldr	r3, [r3, #4]
 80091fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	69db      	ldr	r3, [r3, #28]
 8009202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800920a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009212:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	021b      	lsls	r3, r3, #8
 800921a:	68fa      	ldr	r2, [r7, #12]
 800921c:	4313      	orrs	r3, r2
 800921e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009226:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	689b      	ldr	r3, [r3, #8]
 800922c:	031b      	lsls	r3, r3, #12
 800922e:	693a      	ldr	r2, [r7, #16]
 8009230:	4313      	orrs	r3, r2
 8009232:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	4a12      	ldr	r2, [pc, #72]	; (8009280 <TIM_OC4_SetConfig+0xa4>)
 8009238:	4293      	cmp	r3, r2
 800923a:	d003      	beq.n	8009244 <TIM_OC4_SetConfig+0x68>
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	4a11      	ldr	r2, [pc, #68]	; (8009284 <TIM_OC4_SetConfig+0xa8>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d109      	bne.n	8009258 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800924a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	695b      	ldr	r3, [r3, #20]
 8009250:	019b      	lsls	r3, r3, #6
 8009252:	697a      	ldr	r2, [r7, #20]
 8009254:	4313      	orrs	r3, r2
 8009256:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	697a      	ldr	r2, [r7, #20]
 800925c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	68fa      	ldr	r2, [r7, #12]
 8009262:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	685a      	ldr	r2, [r3, #4]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	693a      	ldr	r2, [r7, #16]
 8009270:	621a      	str	r2, [r3, #32]
}
 8009272:	bf00      	nop
 8009274:	371c      	adds	r7, #28
 8009276:	46bd      	mov	sp, r7
 8009278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927c:	4770      	bx	lr
 800927e:	bf00      	nop
 8009280:	40010000 	.word	0x40010000
 8009284:	40010400 	.word	0x40010400

08009288 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009288:	b480      	push	{r7}
 800928a:	b087      	sub	sp, #28
 800928c:	af00      	add	r7, sp, #0
 800928e:	60f8      	str	r0, [r7, #12]
 8009290:	60b9      	str	r1, [r7, #8]
 8009292:	607a      	str	r2, [r7, #4]
 8009294:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	6a1b      	ldr	r3, [r3, #32]
 800929a:	f023 0201 	bic.w	r2, r3, #1
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	699b      	ldr	r3, [r3, #24]
 80092a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	6a1b      	ldr	r3, [r3, #32]
 80092ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	4a28      	ldr	r2, [pc, #160]	; (8009354 <TIM_TI1_SetConfig+0xcc>)
 80092b2:	4293      	cmp	r3, r2
 80092b4:	d01b      	beq.n	80092ee <TIM_TI1_SetConfig+0x66>
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092bc:	d017      	beq.n	80092ee <TIM_TI1_SetConfig+0x66>
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	4a25      	ldr	r2, [pc, #148]	; (8009358 <TIM_TI1_SetConfig+0xd0>)
 80092c2:	4293      	cmp	r3, r2
 80092c4:	d013      	beq.n	80092ee <TIM_TI1_SetConfig+0x66>
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	4a24      	ldr	r2, [pc, #144]	; (800935c <TIM_TI1_SetConfig+0xd4>)
 80092ca:	4293      	cmp	r3, r2
 80092cc:	d00f      	beq.n	80092ee <TIM_TI1_SetConfig+0x66>
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	4a23      	ldr	r2, [pc, #140]	; (8009360 <TIM_TI1_SetConfig+0xd8>)
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d00b      	beq.n	80092ee <TIM_TI1_SetConfig+0x66>
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	4a22      	ldr	r2, [pc, #136]	; (8009364 <TIM_TI1_SetConfig+0xdc>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d007      	beq.n	80092ee <TIM_TI1_SetConfig+0x66>
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	4a21      	ldr	r2, [pc, #132]	; (8009368 <TIM_TI1_SetConfig+0xe0>)
 80092e2:	4293      	cmp	r3, r2
 80092e4:	d003      	beq.n	80092ee <TIM_TI1_SetConfig+0x66>
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	4a20      	ldr	r2, [pc, #128]	; (800936c <TIM_TI1_SetConfig+0xe4>)
 80092ea:	4293      	cmp	r3, r2
 80092ec:	d101      	bne.n	80092f2 <TIM_TI1_SetConfig+0x6a>
 80092ee:	2301      	movs	r3, #1
 80092f0:	e000      	b.n	80092f4 <TIM_TI1_SetConfig+0x6c>
 80092f2:	2300      	movs	r3, #0
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d008      	beq.n	800930a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80092f8:	697b      	ldr	r3, [r7, #20]
 80092fa:	f023 0303 	bic.w	r3, r3, #3
 80092fe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009300:	697a      	ldr	r2, [r7, #20]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	4313      	orrs	r3, r2
 8009306:	617b      	str	r3, [r7, #20]
 8009308:	e003      	b.n	8009312 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	f043 0301 	orr.w	r3, r3, #1
 8009310:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009312:	697b      	ldr	r3, [r7, #20]
 8009314:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009318:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	011b      	lsls	r3, r3, #4
 800931e:	b2db      	uxtb	r3, r3
 8009320:	697a      	ldr	r2, [r7, #20]
 8009322:	4313      	orrs	r3, r2
 8009324:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009326:	693b      	ldr	r3, [r7, #16]
 8009328:	f023 030a 	bic.w	r3, r3, #10
 800932c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	f003 030a 	and.w	r3, r3, #10
 8009334:	693a      	ldr	r2, [r7, #16]
 8009336:	4313      	orrs	r3, r2
 8009338:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	697a      	ldr	r2, [r7, #20]
 800933e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	693a      	ldr	r2, [r7, #16]
 8009344:	621a      	str	r2, [r3, #32]
}
 8009346:	bf00      	nop
 8009348:	371c      	adds	r7, #28
 800934a:	46bd      	mov	sp, r7
 800934c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009350:	4770      	bx	lr
 8009352:	bf00      	nop
 8009354:	40010000 	.word	0x40010000
 8009358:	40000400 	.word	0x40000400
 800935c:	40000800 	.word	0x40000800
 8009360:	40000c00 	.word	0x40000c00
 8009364:	40010400 	.word	0x40010400
 8009368:	40014000 	.word	0x40014000
 800936c:	40001800 	.word	0x40001800

08009370 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009370:	b480      	push	{r7}
 8009372:	b087      	sub	sp, #28
 8009374:	af00      	add	r7, sp, #0
 8009376:	60f8      	str	r0, [r7, #12]
 8009378:	60b9      	str	r1, [r7, #8]
 800937a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	6a1b      	ldr	r3, [r3, #32]
 8009380:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	6a1b      	ldr	r3, [r3, #32]
 8009386:	f023 0201 	bic.w	r2, r3, #1
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	699b      	ldr	r3, [r3, #24]
 8009392:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009394:	693b      	ldr	r3, [r7, #16]
 8009396:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800939a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	011b      	lsls	r3, r3, #4
 80093a0:	693a      	ldr	r2, [r7, #16]
 80093a2:	4313      	orrs	r3, r2
 80093a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	f023 030a 	bic.w	r3, r3, #10
 80093ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80093ae:	697a      	ldr	r2, [r7, #20]
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	4313      	orrs	r3, r2
 80093b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	693a      	ldr	r2, [r7, #16]
 80093ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	697a      	ldr	r2, [r7, #20]
 80093c0:	621a      	str	r2, [r3, #32]
}
 80093c2:	bf00      	nop
 80093c4:	371c      	adds	r7, #28
 80093c6:	46bd      	mov	sp, r7
 80093c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093cc:	4770      	bx	lr

080093ce <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80093ce:	b480      	push	{r7}
 80093d0:	b087      	sub	sp, #28
 80093d2:	af00      	add	r7, sp, #0
 80093d4:	60f8      	str	r0, [r7, #12]
 80093d6:	60b9      	str	r1, [r7, #8]
 80093d8:	607a      	str	r2, [r7, #4]
 80093da:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6a1b      	ldr	r3, [r3, #32]
 80093e0:	f023 0210 	bic.w	r2, r3, #16
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	699b      	ldr	r3, [r3, #24]
 80093ec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	6a1b      	ldr	r3, [r3, #32]
 80093f2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80093f4:	697b      	ldr	r3, [r7, #20]
 80093f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80093fa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	021b      	lsls	r3, r3, #8
 8009400:	697a      	ldr	r2, [r7, #20]
 8009402:	4313      	orrs	r3, r2
 8009404:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800940c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	031b      	lsls	r3, r3, #12
 8009412:	b29b      	uxth	r3, r3
 8009414:	697a      	ldr	r2, [r7, #20]
 8009416:	4313      	orrs	r3, r2
 8009418:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009420:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	011b      	lsls	r3, r3, #4
 8009426:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800942a:	693a      	ldr	r2, [r7, #16]
 800942c:	4313      	orrs	r3, r2
 800942e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	697a      	ldr	r2, [r7, #20]
 8009434:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	693a      	ldr	r2, [r7, #16]
 800943a:	621a      	str	r2, [r3, #32]
}
 800943c:	bf00      	nop
 800943e:	371c      	adds	r7, #28
 8009440:	46bd      	mov	sp, r7
 8009442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009446:	4770      	bx	lr

08009448 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009448:	b480      	push	{r7}
 800944a:	b087      	sub	sp, #28
 800944c:	af00      	add	r7, sp, #0
 800944e:	60f8      	str	r0, [r7, #12]
 8009450:	60b9      	str	r1, [r7, #8]
 8009452:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	6a1b      	ldr	r3, [r3, #32]
 8009458:	f023 0210 	bic.w	r2, r3, #16
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	699b      	ldr	r3, [r3, #24]
 8009464:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	6a1b      	ldr	r3, [r3, #32]
 800946a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009472:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	031b      	lsls	r3, r3, #12
 8009478:	697a      	ldr	r2, [r7, #20]
 800947a:	4313      	orrs	r3, r2
 800947c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800947e:	693b      	ldr	r3, [r7, #16]
 8009480:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009484:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009486:	68bb      	ldr	r3, [r7, #8]
 8009488:	011b      	lsls	r3, r3, #4
 800948a:	693a      	ldr	r2, [r7, #16]
 800948c:	4313      	orrs	r3, r2
 800948e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	697a      	ldr	r2, [r7, #20]
 8009494:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	693a      	ldr	r2, [r7, #16]
 800949a:	621a      	str	r2, [r3, #32]
}
 800949c:	bf00      	nop
 800949e:	371c      	adds	r7, #28
 80094a0:	46bd      	mov	sp, r7
 80094a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a6:	4770      	bx	lr

080094a8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80094a8:	b480      	push	{r7}
 80094aa:	b087      	sub	sp, #28
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	60f8      	str	r0, [r7, #12]
 80094b0:	60b9      	str	r1, [r7, #8]
 80094b2:	607a      	str	r2, [r7, #4]
 80094b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	6a1b      	ldr	r3, [r3, #32]
 80094ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	69db      	ldr	r3, [r3, #28]
 80094c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	6a1b      	ldr	r3, [r3, #32]
 80094cc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80094ce:	697b      	ldr	r3, [r7, #20]
 80094d0:	f023 0303 	bic.w	r3, r3, #3
 80094d4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80094d6:	697a      	ldr	r2, [r7, #20]
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	4313      	orrs	r3, r2
 80094dc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80094de:	697b      	ldr	r3, [r7, #20]
 80094e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80094e4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	011b      	lsls	r3, r3, #4
 80094ea:	b2db      	uxtb	r3, r3
 80094ec:	697a      	ldr	r2, [r7, #20]
 80094ee:	4313      	orrs	r3, r2
 80094f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80094f2:	693b      	ldr	r3, [r7, #16]
 80094f4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80094f8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	021b      	lsls	r3, r3, #8
 80094fe:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8009502:	693a      	ldr	r2, [r7, #16]
 8009504:	4313      	orrs	r3, r2
 8009506:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	697a      	ldr	r2, [r7, #20]
 800950c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	693a      	ldr	r2, [r7, #16]
 8009512:	621a      	str	r2, [r3, #32]
}
 8009514:	bf00      	nop
 8009516:	371c      	adds	r7, #28
 8009518:	46bd      	mov	sp, r7
 800951a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951e:	4770      	bx	lr

08009520 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009520:	b480      	push	{r7}
 8009522:	b087      	sub	sp, #28
 8009524:	af00      	add	r7, sp, #0
 8009526:	60f8      	str	r0, [r7, #12]
 8009528:	60b9      	str	r1, [r7, #8]
 800952a:	607a      	str	r2, [r7, #4]
 800952c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	6a1b      	ldr	r3, [r3, #32]
 8009532:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	69db      	ldr	r3, [r3, #28]
 800953e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	6a1b      	ldr	r3, [r3, #32]
 8009544:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009546:	697b      	ldr	r3, [r7, #20]
 8009548:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800954c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	021b      	lsls	r3, r3, #8
 8009552:	697a      	ldr	r2, [r7, #20]
 8009554:	4313      	orrs	r3, r2
 8009556:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800955e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	031b      	lsls	r3, r3, #12
 8009564:	b29b      	uxth	r3, r3
 8009566:	697a      	ldr	r2, [r7, #20]
 8009568:	4313      	orrs	r3, r2
 800956a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800956c:	693b      	ldr	r3, [r7, #16]
 800956e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8009572:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	031b      	lsls	r3, r3, #12
 8009578:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800957c:	693a      	ldr	r2, [r7, #16]
 800957e:	4313      	orrs	r3, r2
 8009580:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	697a      	ldr	r2, [r7, #20]
 8009586:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	693a      	ldr	r2, [r7, #16]
 800958c:	621a      	str	r2, [r3, #32]
}
 800958e:	bf00      	nop
 8009590:	371c      	adds	r7, #28
 8009592:	46bd      	mov	sp, r7
 8009594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009598:	4770      	bx	lr

0800959a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800959a:	b480      	push	{r7}
 800959c:	b085      	sub	sp, #20
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]
 80095a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	689b      	ldr	r3, [r3, #8]
 80095a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80095b2:	683a      	ldr	r2, [r7, #0]
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	4313      	orrs	r3, r2
 80095b8:	f043 0307 	orr.w	r3, r3, #7
 80095bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	68fa      	ldr	r2, [r7, #12]
 80095c2:	609a      	str	r2, [r3, #8]
}
 80095c4:	bf00      	nop
 80095c6:	3714      	adds	r7, #20
 80095c8:	46bd      	mov	sp, r7
 80095ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ce:	4770      	bx	lr

080095d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b087      	sub	sp, #28
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	60f8      	str	r0, [r7, #12]
 80095d8:	60b9      	str	r1, [r7, #8]
 80095da:	607a      	str	r2, [r7, #4]
 80095dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	689b      	ldr	r3, [r3, #8]
 80095e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80095ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	021a      	lsls	r2, r3, #8
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	431a      	orrs	r2, r3
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	4313      	orrs	r3, r2
 80095f8:	697a      	ldr	r2, [r7, #20]
 80095fa:	4313      	orrs	r3, r2
 80095fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	697a      	ldr	r2, [r7, #20]
 8009602:	609a      	str	r2, [r3, #8]
}
 8009604:	bf00      	nop
 8009606:	371c      	adds	r7, #28
 8009608:	46bd      	mov	sp, r7
 800960a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960e:	4770      	bx	lr

08009610 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009610:	b480      	push	{r7}
 8009612:	b087      	sub	sp, #28
 8009614:	af00      	add	r7, sp, #0
 8009616:	60f8      	str	r0, [r7, #12]
 8009618:	60b9      	str	r1, [r7, #8]
 800961a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	f003 031f 	and.w	r3, r3, #31
 8009622:	2201      	movs	r2, #1
 8009624:	fa02 f303 	lsl.w	r3, r2, r3
 8009628:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	6a1a      	ldr	r2, [r3, #32]
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	43db      	mvns	r3, r3
 8009632:	401a      	ands	r2, r3
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	6a1a      	ldr	r2, [r3, #32]
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	f003 031f 	and.w	r3, r3, #31
 8009642:	6879      	ldr	r1, [r7, #4]
 8009644:	fa01 f303 	lsl.w	r3, r1, r3
 8009648:	431a      	orrs	r2, r3
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	621a      	str	r2, [r3, #32]
}
 800964e:	bf00      	nop
 8009650:	371c      	adds	r7, #28
 8009652:	46bd      	mov	sp, r7
 8009654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009658:	4770      	bx	lr
	...

0800965c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800965c:	b480      	push	{r7}
 800965e:	b085      	sub	sp, #20
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
 8009664:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800966c:	2b01      	cmp	r3, #1
 800966e:	d101      	bne.n	8009674 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009670:	2302      	movs	r3, #2
 8009672:	e05a      	b.n	800972a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2201      	movs	r2, #1
 8009678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2202      	movs	r2, #2
 8009680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	685b      	ldr	r3, [r3, #4]
 800968a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	689b      	ldr	r3, [r3, #8]
 8009692:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800969a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	68fa      	ldr	r2, [r7, #12]
 80096a2:	4313      	orrs	r3, r2
 80096a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	68fa      	ldr	r2, [r7, #12]
 80096ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	4a21      	ldr	r2, [pc, #132]	; (8009738 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80096b4:	4293      	cmp	r3, r2
 80096b6:	d022      	beq.n	80096fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096c0:	d01d      	beq.n	80096fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	4a1d      	ldr	r2, [pc, #116]	; (800973c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d018      	beq.n	80096fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	4a1b      	ldr	r2, [pc, #108]	; (8009740 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d013      	beq.n	80096fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	4a1a      	ldr	r2, [pc, #104]	; (8009744 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80096dc:	4293      	cmp	r3, r2
 80096de:	d00e      	beq.n	80096fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a18      	ldr	r2, [pc, #96]	; (8009748 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d009      	beq.n	80096fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a17      	ldr	r2, [pc, #92]	; (800974c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d004      	beq.n	80096fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4a15      	ldr	r2, [pc, #84]	; (8009750 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d10c      	bne.n	8009718 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009704:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	685b      	ldr	r3, [r3, #4]
 800970a:	68ba      	ldr	r2, [r7, #8]
 800970c:	4313      	orrs	r3, r2
 800970e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	68ba      	ldr	r2, [r7, #8]
 8009716:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2201      	movs	r2, #1
 800971c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2200      	movs	r2, #0
 8009724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009728:	2300      	movs	r3, #0
}
 800972a:	4618      	mov	r0, r3
 800972c:	3714      	adds	r7, #20
 800972e:	46bd      	mov	sp, r7
 8009730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009734:	4770      	bx	lr
 8009736:	bf00      	nop
 8009738:	40010000 	.word	0x40010000
 800973c:	40000400 	.word	0x40000400
 8009740:	40000800 	.word	0x40000800
 8009744:	40000c00 	.word	0x40000c00
 8009748:	40010400 	.word	0x40010400
 800974c:	40014000 	.word	0x40014000
 8009750:	40001800 	.word	0x40001800

08009754 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009754:	b480      	push	{r7}
 8009756:	b085      	sub	sp, #20
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800975e:	2300      	movs	r3, #0
 8009760:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009768:	2b01      	cmp	r3, #1
 800976a:	d101      	bne.n	8009770 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800976c:	2302      	movs	r3, #2
 800976e:	e03d      	b.n	80097ec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2201      	movs	r2, #1
 8009774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	68db      	ldr	r3, [r3, #12]
 8009782:	4313      	orrs	r3, r2
 8009784:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	4313      	orrs	r3, r2
 8009792:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	4313      	orrs	r3, r2
 80097a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	4313      	orrs	r3, r2
 80097ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	691b      	ldr	r3, [r3, #16]
 80097ba:	4313      	orrs	r3, r2
 80097bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	695b      	ldr	r3, [r3, #20]
 80097c8:	4313      	orrs	r3, r2
 80097ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	69db      	ldr	r3, [r3, #28]
 80097d6:	4313      	orrs	r3, r2
 80097d8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	68fa      	ldr	r2, [r7, #12]
 80097e0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2200      	movs	r2, #0
 80097e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80097ea:	2300      	movs	r3, #0
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3714      	adds	r7, #20
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr

080097f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80097f8:	b480      	push	{r7}
 80097fa:	b083      	sub	sp, #12
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009800:	bf00      	nop
 8009802:	370c      	adds	r7, #12
 8009804:	46bd      	mov	sp, r7
 8009806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980a:	4770      	bx	lr

0800980c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800980c:	b480      	push	{r7}
 800980e:	b083      	sub	sp, #12
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009814:	bf00      	nop
 8009816:	370c      	adds	r7, #12
 8009818:	46bd      	mov	sp, r7
 800981a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981e:	4770      	bx	lr

08009820 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b082      	sub	sp, #8
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d101      	bne.n	8009832 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800982e:	2301      	movs	r3, #1
 8009830:	e03f      	b.n	80098b2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009838:	b2db      	uxtb	r3, r3
 800983a:	2b00      	cmp	r3, #0
 800983c:	d106      	bne.n	800984c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2200      	movs	r2, #0
 8009842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f7fb fdd4 	bl	80053f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2224      	movs	r2, #36	; 0x24
 8009850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	68da      	ldr	r2, [r3, #12]
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009862:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f000 fddf 	bl	800a428 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	691a      	ldr	r2, [r3, #16]
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009878:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	695a      	ldr	r2, [r3, #20]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009888:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	68da      	ldr	r2, [r3, #12]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009898:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2200      	movs	r2, #0
 800989e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2220      	movs	r2, #32
 80098a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2220      	movs	r2, #32
 80098ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80098b0:	2300      	movs	r3, #0
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3708      	adds	r7, #8
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bd80      	pop	{r7, pc}

080098ba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80098ba:	b580      	push	{r7, lr}
 80098bc:	b08a      	sub	sp, #40	; 0x28
 80098be:	af02      	add	r7, sp, #8
 80098c0:	60f8      	str	r0, [r7, #12]
 80098c2:	60b9      	str	r1, [r7, #8]
 80098c4:	603b      	str	r3, [r7, #0]
 80098c6:	4613      	mov	r3, r2
 80098c8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80098ca:	2300      	movs	r3, #0
 80098cc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098d4:	b2db      	uxtb	r3, r3
 80098d6:	2b20      	cmp	r3, #32
 80098d8:	d17c      	bne.n	80099d4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d002      	beq.n	80098e6 <HAL_UART_Transmit+0x2c>
 80098e0:	88fb      	ldrh	r3, [r7, #6]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d101      	bne.n	80098ea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80098e6:	2301      	movs	r3, #1
 80098e8:	e075      	b.n	80099d6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098f0:	2b01      	cmp	r3, #1
 80098f2:	d101      	bne.n	80098f8 <HAL_UART_Transmit+0x3e>
 80098f4:	2302      	movs	r3, #2
 80098f6:	e06e      	b.n	80099d6 <HAL_UART_Transmit+0x11c>
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2201      	movs	r2, #1
 80098fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	2200      	movs	r2, #0
 8009904:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2221      	movs	r2, #33	; 0x21
 800990a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800990e:	f7fb feff 	bl	8005710 <HAL_GetTick>
 8009912:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	88fa      	ldrh	r2, [r7, #6]
 8009918:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	88fa      	ldrh	r2, [r7, #6]
 800991e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	689b      	ldr	r3, [r3, #8]
 8009924:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009928:	d108      	bne.n	800993c <HAL_UART_Transmit+0x82>
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	691b      	ldr	r3, [r3, #16]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d104      	bne.n	800993c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009932:	2300      	movs	r3, #0
 8009934:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	61bb      	str	r3, [r7, #24]
 800993a:	e003      	b.n	8009944 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009940:	2300      	movs	r3, #0
 8009942:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	2200      	movs	r2, #0
 8009948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800994c:	e02a      	b.n	80099a4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	9300      	str	r3, [sp, #0]
 8009952:	697b      	ldr	r3, [r7, #20]
 8009954:	2200      	movs	r2, #0
 8009956:	2180      	movs	r1, #128	; 0x80
 8009958:	68f8      	ldr	r0, [r7, #12]
 800995a:	f000 fb1f 	bl	8009f9c <UART_WaitOnFlagUntilTimeout>
 800995e:	4603      	mov	r3, r0
 8009960:	2b00      	cmp	r3, #0
 8009962:	d001      	beq.n	8009968 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009964:	2303      	movs	r3, #3
 8009966:	e036      	b.n	80099d6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009968:	69fb      	ldr	r3, [r7, #28]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d10b      	bne.n	8009986 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800996e:	69bb      	ldr	r3, [r7, #24]
 8009970:	881b      	ldrh	r3, [r3, #0]
 8009972:	461a      	mov	r2, r3
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800997c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800997e:	69bb      	ldr	r3, [r7, #24]
 8009980:	3302      	adds	r3, #2
 8009982:	61bb      	str	r3, [r7, #24]
 8009984:	e007      	b.n	8009996 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009986:	69fb      	ldr	r3, [r7, #28]
 8009988:	781a      	ldrb	r2, [r3, #0]
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009990:	69fb      	ldr	r3, [r7, #28]
 8009992:	3301      	adds	r3, #1
 8009994:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800999a:	b29b      	uxth	r3, r3
 800999c:	3b01      	subs	r3, #1
 800999e:	b29a      	uxth	r2, r3
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80099a8:	b29b      	uxth	r3, r3
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d1cf      	bne.n	800994e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	9300      	str	r3, [sp, #0]
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	2200      	movs	r2, #0
 80099b6:	2140      	movs	r1, #64	; 0x40
 80099b8:	68f8      	ldr	r0, [r7, #12]
 80099ba:	f000 faef 	bl	8009f9c <UART_WaitOnFlagUntilTimeout>
 80099be:	4603      	mov	r3, r0
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d001      	beq.n	80099c8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80099c4:	2303      	movs	r3, #3
 80099c6:	e006      	b.n	80099d6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	2220      	movs	r2, #32
 80099cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80099d0:	2300      	movs	r3, #0
 80099d2:	e000      	b.n	80099d6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80099d4:	2302      	movs	r3, #2
  }
}
 80099d6:	4618      	mov	r0, r3
 80099d8:	3720      	adds	r7, #32
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}

080099de <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80099de:	b580      	push	{r7, lr}
 80099e0:	b084      	sub	sp, #16
 80099e2:	af00      	add	r7, sp, #0
 80099e4:	60f8      	str	r0, [r7, #12]
 80099e6:	60b9      	str	r1, [r7, #8]
 80099e8:	4613      	mov	r3, r2
 80099ea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80099f2:	b2db      	uxtb	r3, r3
 80099f4:	2b20      	cmp	r3, #32
 80099f6:	d11d      	bne.n	8009a34 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d002      	beq.n	8009a04 <HAL_UART_Receive_IT+0x26>
 80099fe:	88fb      	ldrh	r3, [r7, #6]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d101      	bne.n	8009a08 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009a04:	2301      	movs	r3, #1
 8009a06:	e016      	b.n	8009a36 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a0e:	2b01      	cmp	r3, #1
 8009a10:	d101      	bne.n	8009a16 <HAL_UART_Receive_IT+0x38>
 8009a12:	2302      	movs	r3, #2
 8009a14:	e00f      	b.n	8009a36 <HAL_UART_Receive_IT+0x58>
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	2201      	movs	r2, #1
 8009a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	2200      	movs	r2, #0
 8009a22:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009a24:	88fb      	ldrh	r3, [r7, #6]
 8009a26:	461a      	mov	r2, r3
 8009a28:	68b9      	ldr	r1, [r7, #8]
 8009a2a:	68f8      	ldr	r0, [r7, #12]
 8009a2c:	f000 fb24 	bl	800a078 <UART_Start_Receive_IT>
 8009a30:	4603      	mov	r3, r0
 8009a32:	e000      	b.n	8009a36 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009a34:	2302      	movs	r3, #2
  }
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	3710      	adds	r7, #16
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	bd80      	pop	{r7, pc}
	...

08009a40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b0ba      	sub	sp, #232	; 0xe8
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	68db      	ldr	r3, [r3, #12]
 8009a58:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	695b      	ldr	r3, [r3, #20]
 8009a62:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009a66:	2300      	movs	r3, #0
 8009a68:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a76:	f003 030f 	and.w	r3, r3, #15
 8009a7a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009a7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d10f      	bne.n	8009aa6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a8a:	f003 0320 	and.w	r3, r3, #32
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d009      	beq.n	8009aa6 <HAL_UART_IRQHandler+0x66>
 8009a92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a96:	f003 0320 	and.w	r3, r3, #32
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d003      	beq.n	8009aa6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f000 fc07 	bl	800a2b2 <UART_Receive_IT>
      return;
 8009aa4:	e256      	b.n	8009f54 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009aa6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	f000 80de 	beq.w	8009c6c <HAL_UART_IRQHandler+0x22c>
 8009ab0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009ab4:	f003 0301 	and.w	r3, r3, #1
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d106      	bne.n	8009aca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ac0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	f000 80d1 	beq.w	8009c6c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ace:	f003 0301 	and.w	r3, r3, #1
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d00b      	beq.n	8009aee <HAL_UART_IRQHandler+0xae>
 8009ad6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d005      	beq.n	8009aee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ae6:	f043 0201 	orr.w	r2, r3, #1
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009aee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009af2:	f003 0304 	and.w	r3, r3, #4
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d00b      	beq.n	8009b12 <HAL_UART_IRQHandler+0xd2>
 8009afa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009afe:	f003 0301 	and.w	r3, r3, #1
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d005      	beq.n	8009b12 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b0a:	f043 0202 	orr.w	r2, r3, #2
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b16:	f003 0302 	and.w	r3, r3, #2
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d00b      	beq.n	8009b36 <HAL_UART_IRQHandler+0xf6>
 8009b1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b22:	f003 0301 	and.w	r3, r3, #1
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d005      	beq.n	8009b36 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b2e:	f043 0204 	orr.w	r2, r3, #4
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009b36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b3a:	f003 0308 	and.w	r3, r3, #8
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d011      	beq.n	8009b66 <HAL_UART_IRQHandler+0x126>
 8009b42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b46:	f003 0320 	and.w	r3, r3, #32
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d105      	bne.n	8009b5a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009b4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b52:	f003 0301 	and.w	r3, r3, #1
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d005      	beq.n	8009b66 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b5e:	f043 0208 	orr.w	r2, r3, #8
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	f000 81ed 	beq.w	8009f4a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009b70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b74:	f003 0320 	and.w	r3, r3, #32
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d008      	beq.n	8009b8e <HAL_UART_IRQHandler+0x14e>
 8009b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b80:	f003 0320 	and.w	r3, r3, #32
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d002      	beq.n	8009b8e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f000 fb92 	bl	800a2b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	695b      	ldr	r3, [r3, #20]
 8009b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b98:	2b40      	cmp	r3, #64	; 0x40
 8009b9a:	bf0c      	ite	eq
 8009b9c:	2301      	moveq	r3, #1
 8009b9e:	2300      	movne	r3, #0
 8009ba0:	b2db      	uxtb	r3, r3
 8009ba2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009baa:	f003 0308 	and.w	r3, r3, #8
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d103      	bne.n	8009bba <HAL_UART_IRQHandler+0x17a>
 8009bb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d04f      	beq.n	8009c5a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f000 fa9a 	bl	800a0f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	695b      	ldr	r3, [r3, #20]
 8009bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bca:	2b40      	cmp	r3, #64	; 0x40
 8009bcc:	d141      	bne.n	8009c52 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	3314      	adds	r3, #20
 8009bd4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009bdc:	e853 3f00 	ldrex	r3, [r3]
 8009be0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009be4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009be8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009bec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	3314      	adds	r3, #20
 8009bf6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009bfa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009bfe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009c06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009c0a:	e841 2300 	strex	r3, r2, [r1]
 8009c0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009c12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d1d9      	bne.n	8009bce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d013      	beq.n	8009c4a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c26:	4a7d      	ldr	r2, [pc, #500]	; (8009e1c <HAL_UART_IRQHandler+0x3dc>)
 8009c28:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c2e:	4618      	mov	r0, r3
 8009c30:	f7fc f952 	bl	8005ed8 <HAL_DMA_Abort_IT>
 8009c34:	4603      	mov	r3, r0
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d016      	beq.n	8009c68 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c40:	687a      	ldr	r2, [r7, #4]
 8009c42:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009c44:	4610      	mov	r0, r2
 8009c46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c48:	e00e      	b.n	8009c68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f000 f990 	bl	8009f70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c50:	e00a      	b.n	8009c68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	f000 f98c 	bl	8009f70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c58:	e006      	b.n	8009c68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f000 f988 	bl	8009f70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2200      	movs	r2, #0
 8009c64:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009c66:	e170      	b.n	8009f4a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c68:	bf00      	nop
    return;
 8009c6a:	e16e      	b.n	8009f4a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	f040 814a 	bne.w	8009f0a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c7a:	f003 0310 	and.w	r3, r3, #16
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	f000 8143 	beq.w	8009f0a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c88:	f003 0310 	and.w	r3, r3, #16
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	f000 813c 	beq.w	8009f0a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009c92:	2300      	movs	r3, #0
 8009c94:	60bb      	str	r3, [r7, #8]
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	60bb      	str	r3, [r7, #8]
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	60bb      	str	r3, [r7, #8]
 8009ca6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	695b      	ldr	r3, [r3, #20]
 8009cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cb2:	2b40      	cmp	r3, #64	; 0x40
 8009cb4:	f040 80b4 	bne.w	8009e20 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	685b      	ldr	r3, [r3, #4]
 8009cc0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009cc4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	f000 8140 	beq.w	8009f4e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009cd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009cd6:	429a      	cmp	r2, r3
 8009cd8:	f080 8139 	bcs.w	8009f4e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009ce2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ce8:	69db      	ldr	r3, [r3, #28]
 8009cea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009cee:	f000 8088 	beq.w	8009e02 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	330c      	adds	r3, #12
 8009cf8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d00:	e853 3f00 	ldrex	r3, [r3]
 8009d04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009d08:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	330c      	adds	r3, #12
 8009d1a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009d1e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009d22:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d26:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009d2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009d2e:	e841 2300 	strex	r3, r2, [r1]
 8009d32:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009d36:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d1d9      	bne.n	8009cf2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	3314      	adds	r3, #20
 8009d44:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009d48:	e853 3f00 	ldrex	r3, [r3]
 8009d4c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009d4e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009d50:	f023 0301 	bic.w	r3, r3, #1
 8009d54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	3314      	adds	r3, #20
 8009d5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009d62:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009d66:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d68:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009d6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009d6e:	e841 2300 	strex	r3, r2, [r1]
 8009d72:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009d74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d1e1      	bne.n	8009d3e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	3314      	adds	r3, #20
 8009d80:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009d84:	e853 3f00 	ldrex	r3, [r3]
 8009d88:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009d8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d90:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	3314      	adds	r3, #20
 8009d9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009d9e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009da0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009da2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009da4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009da6:	e841 2300 	strex	r3, r2, [r1]
 8009daa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009dac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d1e3      	bne.n	8009d7a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2220      	movs	r2, #32
 8009db6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	330c      	adds	r3, #12
 8009dc6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dca:	e853 3f00 	ldrex	r3, [r3]
 8009dce:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009dd0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009dd2:	f023 0310 	bic.w	r3, r3, #16
 8009dd6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	330c      	adds	r3, #12
 8009de0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009de4:	65ba      	str	r2, [r7, #88]	; 0x58
 8009de6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009de8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009dea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009dec:	e841 2300 	strex	r3, r2, [r1]
 8009df0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009df2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d1e3      	bne.n	8009dc0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	f7fb fffb 	bl	8005df8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e0a:	b29b      	uxth	r3, r3
 8009e0c:	1ad3      	subs	r3, r2, r3
 8009e0e:	b29b      	uxth	r3, r3
 8009e10:	4619      	mov	r1, r3
 8009e12:	6878      	ldr	r0, [r7, #4]
 8009e14:	f000 f8b6 	bl	8009f84 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009e18:	e099      	b.n	8009f4e <HAL_UART_IRQHandler+0x50e>
 8009e1a:	bf00      	nop
 8009e1c:	0800a1bb 	.word	0x0800a1bb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e28:	b29b      	uxth	r3, r3
 8009e2a:	1ad3      	subs	r3, r2, r3
 8009e2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e34:	b29b      	uxth	r3, r3
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	f000 808b 	beq.w	8009f52 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009e3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	f000 8086 	beq.w	8009f52 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	330c      	adds	r3, #12
 8009e4c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e50:	e853 3f00 	ldrex	r3, [r3]
 8009e54:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009e56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e58:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009e5c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	330c      	adds	r3, #12
 8009e66:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009e6a:	647a      	str	r2, [r7, #68]	; 0x44
 8009e6c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e6e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009e70:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009e72:	e841 2300 	strex	r3, r2, [r1]
 8009e76:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009e78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d1e3      	bne.n	8009e46 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	3314      	adds	r3, #20
 8009e84:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e88:	e853 3f00 	ldrex	r3, [r3]
 8009e8c:	623b      	str	r3, [r7, #32]
   return(result);
 8009e8e:	6a3b      	ldr	r3, [r7, #32]
 8009e90:	f023 0301 	bic.w	r3, r3, #1
 8009e94:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	3314      	adds	r3, #20
 8009e9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009ea2:	633a      	str	r2, [r7, #48]	; 0x30
 8009ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ea6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009ea8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009eaa:	e841 2300 	strex	r3, r2, [r1]
 8009eae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d1e3      	bne.n	8009e7e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2220      	movs	r2, #32
 8009eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	330c      	adds	r3, #12
 8009eca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ecc:	693b      	ldr	r3, [r7, #16]
 8009ece:	e853 3f00 	ldrex	r3, [r3]
 8009ed2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	f023 0310 	bic.w	r3, r3, #16
 8009eda:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	330c      	adds	r3, #12
 8009ee4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009ee8:	61fa      	str	r2, [r7, #28]
 8009eea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eec:	69b9      	ldr	r1, [r7, #24]
 8009eee:	69fa      	ldr	r2, [r7, #28]
 8009ef0:	e841 2300 	strex	r3, r2, [r1]
 8009ef4:	617b      	str	r3, [r7, #20]
   return(result);
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d1e3      	bne.n	8009ec4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009efc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009f00:	4619      	mov	r1, r3
 8009f02:	6878      	ldr	r0, [r7, #4]
 8009f04:	f000 f83e 	bl	8009f84 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009f08:	e023      	b.n	8009f52 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d009      	beq.n	8009f2a <HAL_UART_IRQHandler+0x4ea>
 8009f16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d003      	beq.n	8009f2a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f000 f95d 	bl	800a1e2 <UART_Transmit_IT>
    return;
 8009f28:	e014      	b.n	8009f54 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d00e      	beq.n	8009f54 <HAL_UART_IRQHandler+0x514>
 8009f36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d008      	beq.n	8009f54 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f000 f99d 	bl	800a282 <UART_EndTransmit_IT>
    return;
 8009f48:	e004      	b.n	8009f54 <HAL_UART_IRQHandler+0x514>
    return;
 8009f4a:	bf00      	nop
 8009f4c:	e002      	b.n	8009f54 <HAL_UART_IRQHandler+0x514>
      return;
 8009f4e:	bf00      	nop
 8009f50:	e000      	b.n	8009f54 <HAL_UART_IRQHandler+0x514>
      return;
 8009f52:	bf00      	nop
  }
}
 8009f54:	37e8      	adds	r7, #232	; 0xe8
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}
 8009f5a:	bf00      	nop

08009f5c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009f64:	bf00      	nop
 8009f66:	370c      	adds	r7, #12
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr

08009f70 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b083      	sub	sp, #12
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009f78:	bf00      	nop
 8009f7a:	370c      	adds	r7, #12
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f82:	4770      	bx	lr

08009f84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
 8009f8c:	460b      	mov	r3, r1
 8009f8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009f90:	bf00      	nop
 8009f92:	370c      	adds	r7, #12
 8009f94:	46bd      	mov	sp, r7
 8009f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9a:	4770      	bx	lr

08009f9c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b090      	sub	sp, #64	; 0x40
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	60f8      	str	r0, [r7, #12]
 8009fa4:	60b9      	str	r1, [r7, #8]
 8009fa6:	603b      	str	r3, [r7, #0]
 8009fa8:	4613      	mov	r3, r2
 8009faa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fac:	e050      	b.n	800a050 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009fae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009fb0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009fb4:	d04c      	beq.n	800a050 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009fb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d007      	beq.n	8009fcc <UART_WaitOnFlagUntilTimeout+0x30>
 8009fbc:	f7fb fba8 	bl	8005710 <HAL_GetTick>
 8009fc0:	4602      	mov	r2, r0
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	1ad3      	subs	r3, r2, r3
 8009fc6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009fc8:	429a      	cmp	r2, r3
 8009fca:	d241      	bcs.n	800a050 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	330c      	adds	r3, #12
 8009fd2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fd6:	e853 3f00 	ldrex	r3, [r3]
 8009fda:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fde:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009fe2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	330c      	adds	r3, #12
 8009fea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009fec:	637a      	str	r2, [r7, #52]	; 0x34
 8009fee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ff0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009ff2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009ff4:	e841 2300 	strex	r3, r2, [r1]
 8009ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d1e5      	bne.n	8009fcc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	3314      	adds	r3, #20
 800a006:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a008:	697b      	ldr	r3, [r7, #20]
 800a00a:	e853 3f00 	ldrex	r3, [r3]
 800a00e:	613b      	str	r3, [r7, #16]
   return(result);
 800a010:	693b      	ldr	r3, [r7, #16]
 800a012:	f023 0301 	bic.w	r3, r3, #1
 800a016:	63bb      	str	r3, [r7, #56]	; 0x38
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	3314      	adds	r3, #20
 800a01e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a020:	623a      	str	r2, [r7, #32]
 800a022:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a024:	69f9      	ldr	r1, [r7, #28]
 800a026:	6a3a      	ldr	r2, [r7, #32]
 800a028:	e841 2300 	strex	r3, r2, [r1]
 800a02c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a02e:	69bb      	ldr	r3, [r7, #24]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d1e5      	bne.n	800a000 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	2220      	movs	r2, #32
 800a038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	2220      	movs	r2, #32
 800a040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2200      	movs	r2, #0
 800a048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a04c:	2303      	movs	r3, #3
 800a04e:	e00f      	b.n	800a070 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	681a      	ldr	r2, [r3, #0]
 800a056:	68bb      	ldr	r3, [r7, #8]
 800a058:	4013      	ands	r3, r2
 800a05a:	68ba      	ldr	r2, [r7, #8]
 800a05c:	429a      	cmp	r2, r3
 800a05e:	bf0c      	ite	eq
 800a060:	2301      	moveq	r3, #1
 800a062:	2300      	movne	r3, #0
 800a064:	b2db      	uxtb	r3, r3
 800a066:	461a      	mov	r2, r3
 800a068:	79fb      	ldrb	r3, [r7, #7]
 800a06a:	429a      	cmp	r2, r3
 800a06c:	d09f      	beq.n	8009fae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a06e:	2300      	movs	r3, #0
}
 800a070:	4618      	mov	r0, r3
 800a072:	3740      	adds	r7, #64	; 0x40
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}

0800a078 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a078:	b480      	push	{r7}
 800a07a:	b085      	sub	sp, #20
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	60f8      	str	r0, [r7, #12]
 800a080:	60b9      	str	r1, [r7, #8]
 800a082:	4613      	mov	r3, r2
 800a084:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	68ba      	ldr	r2, [r7, #8]
 800a08a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	88fa      	ldrh	r2, [r7, #6]
 800a090:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	88fa      	ldrh	r2, [r7, #6]
 800a096:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	2200      	movs	r2, #0
 800a09c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	2222      	movs	r2, #34	; 0x22
 800a0a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	691b      	ldr	r3, [r3, #16]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d007      	beq.n	800a0c6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	68da      	ldr	r2, [r3, #12]
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a0c4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	695a      	ldr	r2, [r3, #20]
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f042 0201 	orr.w	r2, r2, #1
 800a0d4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	68da      	ldr	r2, [r3, #12]
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f042 0220 	orr.w	r2, r2, #32
 800a0e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a0e6:	2300      	movs	r3, #0
}
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	3714      	adds	r7, #20
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f2:	4770      	bx	lr

0800a0f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b095      	sub	sp, #84	; 0x54
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	330c      	adds	r3, #12
 800a102:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a104:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a106:	e853 3f00 	ldrex	r3, [r3]
 800a10a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a10c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a10e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a112:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	330c      	adds	r3, #12
 800a11a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a11c:	643a      	str	r2, [r7, #64]	; 0x40
 800a11e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a120:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a122:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a124:	e841 2300 	strex	r3, r2, [r1]
 800a128:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a12a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d1e5      	bne.n	800a0fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	3314      	adds	r3, #20
 800a136:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a138:	6a3b      	ldr	r3, [r7, #32]
 800a13a:	e853 3f00 	ldrex	r3, [r3]
 800a13e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a140:	69fb      	ldr	r3, [r7, #28]
 800a142:	f023 0301 	bic.w	r3, r3, #1
 800a146:	64bb      	str	r3, [r7, #72]	; 0x48
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	3314      	adds	r3, #20
 800a14e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a150:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a152:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a154:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a156:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a158:	e841 2300 	strex	r3, r2, [r1]
 800a15c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a15e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a160:	2b00      	cmp	r3, #0
 800a162:	d1e5      	bne.n	800a130 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a168:	2b01      	cmp	r3, #1
 800a16a:	d119      	bne.n	800a1a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	330c      	adds	r3, #12
 800a172:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	e853 3f00 	ldrex	r3, [r3]
 800a17a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a17c:	68bb      	ldr	r3, [r7, #8]
 800a17e:	f023 0310 	bic.w	r3, r3, #16
 800a182:	647b      	str	r3, [r7, #68]	; 0x44
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	330c      	adds	r3, #12
 800a18a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a18c:	61ba      	str	r2, [r7, #24]
 800a18e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a190:	6979      	ldr	r1, [r7, #20]
 800a192:	69ba      	ldr	r2, [r7, #24]
 800a194:	e841 2300 	strex	r3, r2, [r1]
 800a198:	613b      	str	r3, [r7, #16]
   return(result);
 800a19a:	693b      	ldr	r3, [r7, #16]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d1e5      	bne.n	800a16c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2220      	movs	r2, #32
 800a1a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a1ae:	bf00      	nop
 800a1b0:	3754      	adds	r7, #84	; 0x54
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b8:	4770      	bx	lr

0800a1ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a1ba:	b580      	push	{r7, lr}
 800a1bc:	b084      	sub	sp, #16
 800a1be:	af00      	add	r7, sp, #0
 800a1c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a1d4:	68f8      	ldr	r0, [r7, #12]
 800a1d6:	f7ff fecb 	bl	8009f70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a1da:	bf00      	nop
 800a1dc:	3710      	adds	r7, #16
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}

0800a1e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a1e2:	b480      	push	{r7}
 800a1e4:	b085      	sub	sp, #20
 800a1e6:	af00      	add	r7, sp, #0
 800a1e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a1f0:	b2db      	uxtb	r3, r3
 800a1f2:	2b21      	cmp	r3, #33	; 0x21
 800a1f4:	d13e      	bne.n	800a274 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	689b      	ldr	r3, [r3, #8]
 800a1fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1fe:	d114      	bne.n	800a22a <UART_Transmit_IT+0x48>
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	691b      	ldr	r3, [r3, #16]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d110      	bne.n	800a22a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	6a1b      	ldr	r3, [r3, #32]
 800a20c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	881b      	ldrh	r3, [r3, #0]
 800a212:	461a      	mov	r2, r3
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a21c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	6a1b      	ldr	r3, [r3, #32]
 800a222:	1c9a      	adds	r2, r3, #2
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	621a      	str	r2, [r3, #32]
 800a228:	e008      	b.n	800a23c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	6a1b      	ldr	r3, [r3, #32]
 800a22e:	1c59      	adds	r1, r3, #1
 800a230:	687a      	ldr	r2, [r7, #4]
 800a232:	6211      	str	r1, [r2, #32]
 800a234:	781a      	ldrb	r2, [r3, #0]
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a240:	b29b      	uxth	r3, r3
 800a242:	3b01      	subs	r3, #1
 800a244:	b29b      	uxth	r3, r3
 800a246:	687a      	ldr	r2, [r7, #4]
 800a248:	4619      	mov	r1, r3
 800a24a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d10f      	bne.n	800a270 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	68da      	ldr	r2, [r3, #12]
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a25e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	68da      	ldr	r2, [r3, #12]
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a26e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a270:	2300      	movs	r3, #0
 800a272:	e000      	b.n	800a276 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a274:	2302      	movs	r3, #2
  }
}
 800a276:	4618      	mov	r0, r3
 800a278:	3714      	adds	r7, #20
 800a27a:	46bd      	mov	sp, r7
 800a27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a280:	4770      	bx	lr

0800a282 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a282:	b580      	push	{r7, lr}
 800a284:	b082      	sub	sp, #8
 800a286:	af00      	add	r7, sp, #0
 800a288:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	68da      	ldr	r2, [r3, #12]
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a298:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2220      	movs	r2, #32
 800a29e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f7ff fe5a 	bl	8009f5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a2a8:	2300      	movs	r3, #0
}
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	3708      	adds	r7, #8
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	bd80      	pop	{r7, pc}

0800a2b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a2b2:	b580      	push	{r7, lr}
 800a2b4:	b08c      	sub	sp, #48	; 0x30
 800a2b6:	af00      	add	r7, sp, #0
 800a2b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a2c0:	b2db      	uxtb	r3, r3
 800a2c2:	2b22      	cmp	r3, #34	; 0x22
 800a2c4:	f040 80ab 	bne.w	800a41e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	689b      	ldr	r3, [r3, #8]
 800a2cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2d0:	d117      	bne.n	800a302 <UART_Receive_IT+0x50>
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	691b      	ldr	r3, [r3, #16]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d113      	bne.n	800a302 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a2da:	2300      	movs	r3, #0
 800a2dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2e2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	685b      	ldr	r3, [r3, #4]
 800a2ea:	b29b      	uxth	r3, r3
 800a2ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2f0:	b29a      	uxth	r2, r3
 800a2f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2fa:	1c9a      	adds	r2, r3, #2
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	629a      	str	r2, [r3, #40]	; 0x28
 800a300:	e026      	b.n	800a350 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a306:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a308:	2300      	movs	r3, #0
 800a30a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	689b      	ldr	r3, [r3, #8]
 800a310:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a314:	d007      	beq.n	800a326 <UART_Receive_IT+0x74>
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	689b      	ldr	r3, [r3, #8]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d10a      	bne.n	800a334 <UART_Receive_IT+0x82>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	691b      	ldr	r3, [r3, #16]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d106      	bne.n	800a334 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	685b      	ldr	r3, [r3, #4]
 800a32c:	b2da      	uxtb	r2, r3
 800a32e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a330:	701a      	strb	r2, [r3, #0]
 800a332:	e008      	b.n	800a346 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	685b      	ldr	r3, [r3, #4]
 800a33a:	b2db      	uxtb	r3, r3
 800a33c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a340:	b2da      	uxtb	r2, r3
 800a342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a344:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a34a:	1c5a      	adds	r2, r3, #1
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a354:	b29b      	uxth	r3, r3
 800a356:	3b01      	subs	r3, #1
 800a358:	b29b      	uxth	r3, r3
 800a35a:	687a      	ldr	r2, [r7, #4]
 800a35c:	4619      	mov	r1, r3
 800a35e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a360:	2b00      	cmp	r3, #0
 800a362:	d15a      	bne.n	800a41a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	68da      	ldr	r2, [r3, #12]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f022 0220 	bic.w	r2, r2, #32
 800a372:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	68da      	ldr	r2, [r3, #12]
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a382:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	695a      	ldr	r2, [r3, #20]
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	f022 0201 	bic.w	r2, r2, #1
 800a392:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2220      	movs	r2, #32
 800a398:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3a0:	2b01      	cmp	r3, #1
 800a3a2:	d135      	bne.n	800a410 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	330c      	adds	r3, #12
 800a3b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b2:	697b      	ldr	r3, [r7, #20]
 800a3b4:	e853 3f00 	ldrex	r3, [r3]
 800a3b8:	613b      	str	r3, [r7, #16]
   return(result);
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	f023 0310 	bic.w	r3, r3, #16
 800a3c0:	627b      	str	r3, [r7, #36]	; 0x24
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	330c      	adds	r3, #12
 800a3c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3ca:	623a      	str	r2, [r7, #32]
 800a3cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3ce:	69f9      	ldr	r1, [r7, #28]
 800a3d0:	6a3a      	ldr	r2, [r7, #32]
 800a3d2:	e841 2300 	strex	r3, r2, [r1]
 800a3d6:	61bb      	str	r3, [r7, #24]
   return(result);
 800a3d8:	69bb      	ldr	r3, [r7, #24]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d1e5      	bne.n	800a3aa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	f003 0310 	and.w	r3, r3, #16
 800a3e8:	2b10      	cmp	r3, #16
 800a3ea:	d10a      	bne.n	800a402 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	60fb      	str	r3, [r7, #12]
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	60fb      	str	r3, [r7, #12]
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	685b      	ldr	r3, [r3, #4]
 800a3fe:	60fb      	str	r3, [r7, #12]
 800a400:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a406:	4619      	mov	r1, r3
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f7ff fdbb 	bl	8009f84 <HAL_UARTEx_RxEventCallback>
 800a40e:	e002      	b.n	800a416 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a410:	6878      	ldr	r0, [r7, #4]
 800a412:	f7f7 fbaf 	bl	8001b74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a416:	2300      	movs	r3, #0
 800a418:	e002      	b.n	800a420 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a41a:	2300      	movs	r3, #0
 800a41c:	e000      	b.n	800a420 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a41e:	2302      	movs	r3, #2
  }
}
 800a420:	4618      	mov	r0, r3
 800a422:	3730      	adds	r7, #48	; 0x30
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}

0800a428 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a428:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a42c:	b0c0      	sub	sp, #256	; 0x100
 800a42e:	af00      	add	r7, sp, #0
 800a430:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	691b      	ldr	r3, [r3, #16]
 800a43c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a444:	68d9      	ldr	r1, [r3, #12]
 800a446:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a44a:	681a      	ldr	r2, [r3, #0]
 800a44c:	ea40 0301 	orr.w	r3, r0, r1
 800a450:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a456:	689a      	ldr	r2, [r3, #8]
 800a458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a45c:	691b      	ldr	r3, [r3, #16]
 800a45e:	431a      	orrs	r2, r3
 800a460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a464:	695b      	ldr	r3, [r3, #20]
 800a466:	431a      	orrs	r2, r3
 800a468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a46c:	69db      	ldr	r3, [r3, #28]
 800a46e:	4313      	orrs	r3, r2
 800a470:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	68db      	ldr	r3, [r3, #12]
 800a47c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a480:	f021 010c 	bic.w	r1, r1, #12
 800a484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a488:	681a      	ldr	r2, [r3, #0]
 800a48a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a48e:	430b      	orrs	r3, r1
 800a490:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	695b      	ldr	r3, [r3, #20]
 800a49a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a49e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4a2:	6999      	ldr	r1, [r3, #24]
 800a4a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4a8:	681a      	ldr	r2, [r3, #0]
 800a4aa:	ea40 0301 	orr.w	r3, r0, r1
 800a4ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a4b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4b4:	681a      	ldr	r2, [r3, #0]
 800a4b6:	4b8f      	ldr	r3, [pc, #572]	; (800a6f4 <UART_SetConfig+0x2cc>)
 800a4b8:	429a      	cmp	r2, r3
 800a4ba:	d005      	beq.n	800a4c8 <UART_SetConfig+0xa0>
 800a4bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4c0:	681a      	ldr	r2, [r3, #0]
 800a4c2:	4b8d      	ldr	r3, [pc, #564]	; (800a6f8 <UART_SetConfig+0x2d0>)
 800a4c4:	429a      	cmp	r2, r3
 800a4c6:	d104      	bne.n	800a4d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a4c8:	f7fd fb0a 	bl	8007ae0 <HAL_RCC_GetPCLK2Freq>
 800a4cc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a4d0:	e003      	b.n	800a4da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a4d2:	f7fd faf1 	bl	8007ab8 <HAL_RCC_GetPCLK1Freq>
 800a4d6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a4da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4de:	69db      	ldr	r3, [r3, #28]
 800a4e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a4e4:	f040 810c 	bne.w	800a700 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a4e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a4f2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a4f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a4fa:	4622      	mov	r2, r4
 800a4fc:	462b      	mov	r3, r5
 800a4fe:	1891      	adds	r1, r2, r2
 800a500:	65b9      	str	r1, [r7, #88]	; 0x58
 800a502:	415b      	adcs	r3, r3
 800a504:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a506:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a50a:	4621      	mov	r1, r4
 800a50c:	eb12 0801 	adds.w	r8, r2, r1
 800a510:	4629      	mov	r1, r5
 800a512:	eb43 0901 	adc.w	r9, r3, r1
 800a516:	f04f 0200 	mov.w	r2, #0
 800a51a:	f04f 0300 	mov.w	r3, #0
 800a51e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a522:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a526:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a52a:	4690      	mov	r8, r2
 800a52c:	4699      	mov	r9, r3
 800a52e:	4623      	mov	r3, r4
 800a530:	eb18 0303 	adds.w	r3, r8, r3
 800a534:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a538:	462b      	mov	r3, r5
 800a53a:	eb49 0303 	adc.w	r3, r9, r3
 800a53e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a546:	685b      	ldr	r3, [r3, #4]
 800a548:	2200      	movs	r2, #0
 800a54a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a54e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a552:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a556:	460b      	mov	r3, r1
 800a558:	18db      	adds	r3, r3, r3
 800a55a:	653b      	str	r3, [r7, #80]	; 0x50
 800a55c:	4613      	mov	r3, r2
 800a55e:	eb42 0303 	adc.w	r3, r2, r3
 800a562:	657b      	str	r3, [r7, #84]	; 0x54
 800a564:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a568:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a56c:	f7f6 fb46 	bl	8000bfc <__aeabi_uldivmod>
 800a570:	4602      	mov	r2, r0
 800a572:	460b      	mov	r3, r1
 800a574:	4b61      	ldr	r3, [pc, #388]	; (800a6fc <UART_SetConfig+0x2d4>)
 800a576:	fba3 2302 	umull	r2, r3, r3, r2
 800a57a:	095b      	lsrs	r3, r3, #5
 800a57c:	011c      	lsls	r4, r3, #4
 800a57e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a582:	2200      	movs	r2, #0
 800a584:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a588:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a58c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a590:	4642      	mov	r2, r8
 800a592:	464b      	mov	r3, r9
 800a594:	1891      	adds	r1, r2, r2
 800a596:	64b9      	str	r1, [r7, #72]	; 0x48
 800a598:	415b      	adcs	r3, r3
 800a59a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a59c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a5a0:	4641      	mov	r1, r8
 800a5a2:	eb12 0a01 	adds.w	sl, r2, r1
 800a5a6:	4649      	mov	r1, r9
 800a5a8:	eb43 0b01 	adc.w	fp, r3, r1
 800a5ac:	f04f 0200 	mov.w	r2, #0
 800a5b0:	f04f 0300 	mov.w	r3, #0
 800a5b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a5b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a5bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a5c0:	4692      	mov	sl, r2
 800a5c2:	469b      	mov	fp, r3
 800a5c4:	4643      	mov	r3, r8
 800a5c6:	eb1a 0303 	adds.w	r3, sl, r3
 800a5ca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a5ce:	464b      	mov	r3, r9
 800a5d0:	eb4b 0303 	adc.w	r3, fp, r3
 800a5d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a5d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5dc:	685b      	ldr	r3, [r3, #4]
 800a5de:	2200      	movs	r2, #0
 800a5e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a5e4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a5e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a5ec:	460b      	mov	r3, r1
 800a5ee:	18db      	adds	r3, r3, r3
 800a5f0:	643b      	str	r3, [r7, #64]	; 0x40
 800a5f2:	4613      	mov	r3, r2
 800a5f4:	eb42 0303 	adc.w	r3, r2, r3
 800a5f8:	647b      	str	r3, [r7, #68]	; 0x44
 800a5fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a5fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a602:	f7f6 fafb 	bl	8000bfc <__aeabi_uldivmod>
 800a606:	4602      	mov	r2, r0
 800a608:	460b      	mov	r3, r1
 800a60a:	4611      	mov	r1, r2
 800a60c:	4b3b      	ldr	r3, [pc, #236]	; (800a6fc <UART_SetConfig+0x2d4>)
 800a60e:	fba3 2301 	umull	r2, r3, r3, r1
 800a612:	095b      	lsrs	r3, r3, #5
 800a614:	2264      	movs	r2, #100	; 0x64
 800a616:	fb02 f303 	mul.w	r3, r2, r3
 800a61a:	1acb      	subs	r3, r1, r3
 800a61c:	00db      	lsls	r3, r3, #3
 800a61e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a622:	4b36      	ldr	r3, [pc, #216]	; (800a6fc <UART_SetConfig+0x2d4>)
 800a624:	fba3 2302 	umull	r2, r3, r3, r2
 800a628:	095b      	lsrs	r3, r3, #5
 800a62a:	005b      	lsls	r3, r3, #1
 800a62c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a630:	441c      	add	r4, r3
 800a632:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a636:	2200      	movs	r2, #0
 800a638:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a63c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a640:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a644:	4642      	mov	r2, r8
 800a646:	464b      	mov	r3, r9
 800a648:	1891      	adds	r1, r2, r2
 800a64a:	63b9      	str	r1, [r7, #56]	; 0x38
 800a64c:	415b      	adcs	r3, r3
 800a64e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a650:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a654:	4641      	mov	r1, r8
 800a656:	1851      	adds	r1, r2, r1
 800a658:	6339      	str	r1, [r7, #48]	; 0x30
 800a65a:	4649      	mov	r1, r9
 800a65c:	414b      	adcs	r3, r1
 800a65e:	637b      	str	r3, [r7, #52]	; 0x34
 800a660:	f04f 0200 	mov.w	r2, #0
 800a664:	f04f 0300 	mov.w	r3, #0
 800a668:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a66c:	4659      	mov	r1, fp
 800a66e:	00cb      	lsls	r3, r1, #3
 800a670:	4651      	mov	r1, sl
 800a672:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a676:	4651      	mov	r1, sl
 800a678:	00ca      	lsls	r2, r1, #3
 800a67a:	4610      	mov	r0, r2
 800a67c:	4619      	mov	r1, r3
 800a67e:	4603      	mov	r3, r0
 800a680:	4642      	mov	r2, r8
 800a682:	189b      	adds	r3, r3, r2
 800a684:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a688:	464b      	mov	r3, r9
 800a68a:	460a      	mov	r2, r1
 800a68c:	eb42 0303 	adc.w	r3, r2, r3
 800a690:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a698:	685b      	ldr	r3, [r3, #4]
 800a69a:	2200      	movs	r2, #0
 800a69c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a6a0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a6a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a6a8:	460b      	mov	r3, r1
 800a6aa:	18db      	adds	r3, r3, r3
 800a6ac:	62bb      	str	r3, [r7, #40]	; 0x28
 800a6ae:	4613      	mov	r3, r2
 800a6b0:	eb42 0303 	adc.w	r3, r2, r3
 800a6b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a6b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a6ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a6be:	f7f6 fa9d 	bl	8000bfc <__aeabi_uldivmod>
 800a6c2:	4602      	mov	r2, r0
 800a6c4:	460b      	mov	r3, r1
 800a6c6:	4b0d      	ldr	r3, [pc, #52]	; (800a6fc <UART_SetConfig+0x2d4>)
 800a6c8:	fba3 1302 	umull	r1, r3, r3, r2
 800a6cc:	095b      	lsrs	r3, r3, #5
 800a6ce:	2164      	movs	r1, #100	; 0x64
 800a6d0:	fb01 f303 	mul.w	r3, r1, r3
 800a6d4:	1ad3      	subs	r3, r2, r3
 800a6d6:	00db      	lsls	r3, r3, #3
 800a6d8:	3332      	adds	r3, #50	; 0x32
 800a6da:	4a08      	ldr	r2, [pc, #32]	; (800a6fc <UART_SetConfig+0x2d4>)
 800a6dc:	fba2 2303 	umull	r2, r3, r2, r3
 800a6e0:	095b      	lsrs	r3, r3, #5
 800a6e2:	f003 0207 	and.w	r2, r3, #7
 800a6e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	4422      	add	r2, r4
 800a6ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a6f0:	e106      	b.n	800a900 <UART_SetConfig+0x4d8>
 800a6f2:	bf00      	nop
 800a6f4:	40011000 	.word	0x40011000
 800a6f8:	40011400 	.word	0x40011400
 800a6fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a700:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a704:	2200      	movs	r2, #0
 800a706:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a70a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a70e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a712:	4642      	mov	r2, r8
 800a714:	464b      	mov	r3, r9
 800a716:	1891      	adds	r1, r2, r2
 800a718:	6239      	str	r1, [r7, #32]
 800a71a:	415b      	adcs	r3, r3
 800a71c:	627b      	str	r3, [r7, #36]	; 0x24
 800a71e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a722:	4641      	mov	r1, r8
 800a724:	1854      	adds	r4, r2, r1
 800a726:	4649      	mov	r1, r9
 800a728:	eb43 0501 	adc.w	r5, r3, r1
 800a72c:	f04f 0200 	mov.w	r2, #0
 800a730:	f04f 0300 	mov.w	r3, #0
 800a734:	00eb      	lsls	r3, r5, #3
 800a736:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a73a:	00e2      	lsls	r2, r4, #3
 800a73c:	4614      	mov	r4, r2
 800a73e:	461d      	mov	r5, r3
 800a740:	4643      	mov	r3, r8
 800a742:	18e3      	adds	r3, r4, r3
 800a744:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a748:	464b      	mov	r3, r9
 800a74a:	eb45 0303 	adc.w	r3, r5, r3
 800a74e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	2200      	movs	r2, #0
 800a75a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a75e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a762:	f04f 0200 	mov.w	r2, #0
 800a766:	f04f 0300 	mov.w	r3, #0
 800a76a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a76e:	4629      	mov	r1, r5
 800a770:	008b      	lsls	r3, r1, #2
 800a772:	4621      	mov	r1, r4
 800a774:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a778:	4621      	mov	r1, r4
 800a77a:	008a      	lsls	r2, r1, #2
 800a77c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a780:	f7f6 fa3c 	bl	8000bfc <__aeabi_uldivmod>
 800a784:	4602      	mov	r2, r0
 800a786:	460b      	mov	r3, r1
 800a788:	4b60      	ldr	r3, [pc, #384]	; (800a90c <UART_SetConfig+0x4e4>)
 800a78a:	fba3 2302 	umull	r2, r3, r3, r2
 800a78e:	095b      	lsrs	r3, r3, #5
 800a790:	011c      	lsls	r4, r3, #4
 800a792:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a796:	2200      	movs	r2, #0
 800a798:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a79c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a7a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a7a4:	4642      	mov	r2, r8
 800a7a6:	464b      	mov	r3, r9
 800a7a8:	1891      	adds	r1, r2, r2
 800a7aa:	61b9      	str	r1, [r7, #24]
 800a7ac:	415b      	adcs	r3, r3
 800a7ae:	61fb      	str	r3, [r7, #28]
 800a7b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a7b4:	4641      	mov	r1, r8
 800a7b6:	1851      	adds	r1, r2, r1
 800a7b8:	6139      	str	r1, [r7, #16]
 800a7ba:	4649      	mov	r1, r9
 800a7bc:	414b      	adcs	r3, r1
 800a7be:	617b      	str	r3, [r7, #20]
 800a7c0:	f04f 0200 	mov.w	r2, #0
 800a7c4:	f04f 0300 	mov.w	r3, #0
 800a7c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a7cc:	4659      	mov	r1, fp
 800a7ce:	00cb      	lsls	r3, r1, #3
 800a7d0:	4651      	mov	r1, sl
 800a7d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a7d6:	4651      	mov	r1, sl
 800a7d8:	00ca      	lsls	r2, r1, #3
 800a7da:	4610      	mov	r0, r2
 800a7dc:	4619      	mov	r1, r3
 800a7de:	4603      	mov	r3, r0
 800a7e0:	4642      	mov	r2, r8
 800a7e2:	189b      	adds	r3, r3, r2
 800a7e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a7e8:	464b      	mov	r3, r9
 800a7ea:	460a      	mov	r2, r1
 800a7ec:	eb42 0303 	adc.w	r3, r2, r3
 800a7f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a7f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7f8:	685b      	ldr	r3, [r3, #4]
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	67bb      	str	r3, [r7, #120]	; 0x78
 800a7fe:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a800:	f04f 0200 	mov.w	r2, #0
 800a804:	f04f 0300 	mov.w	r3, #0
 800a808:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a80c:	4649      	mov	r1, r9
 800a80e:	008b      	lsls	r3, r1, #2
 800a810:	4641      	mov	r1, r8
 800a812:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a816:	4641      	mov	r1, r8
 800a818:	008a      	lsls	r2, r1, #2
 800a81a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a81e:	f7f6 f9ed 	bl	8000bfc <__aeabi_uldivmod>
 800a822:	4602      	mov	r2, r0
 800a824:	460b      	mov	r3, r1
 800a826:	4611      	mov	r1, r2
 800a828:	4b38      	ldr	r3, [pc, #224]	; (800a90c <UART_SetConfig+0x4e4>)
 800a82a:	fba3 2301 	umull	r2, r3, r3, r1
 800a82e:	095b      	lsrs	r3, r3, #5
 800a830:	2264      	movs	r2, #100	; 0x64
 800a832:	fb02 f303 	mul.w	r3, r2, r3
 800a836:	1acb      	subs	r3, r1, r3
 800a838:	011b      	lsls	r3, r3, #4
 800a83a:	3332      	adds	r3, #50	; 0x32
 800a83c:	4a33      	ldr	r2, [pc, #204]	; (800a90c <UART_SetConfig+0x4e4>)
 800a83e:	fba2 2303 	umull	r2, r3, r2, r3
 800a842:	095b      	lsrs	r3, r3, #5
 800a844:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a848:	441c      	add	r4, r3
 800a84a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a84e:	2200      	movs	r2, #0
 800a850:	673b      	str	r3, [r7, #112]	; 0x70
 800a852:	677a      	str	r2, [r7, #116]	; 0x74
 800a854:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a858:	4642      	mov	r2, r8
 800a85a:	464b      	mov	r3, r9
 800a85c:	1891      	adds	r1, r2, r2
 800a85e:	60b9      	str	r1, [r7, #8]
 800a860:	415b      	adcs	r3, r3
 800a862:	60fb      	str	r3, [r7, #12]
 800a864:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a868:	4641      	mov	r1, r8
 800a86a:	1851      	adds	r1, r2, r1
 800a86c:	6039      	str	r1, [r7, #0]
 800a86e:	4649      	mov	r1, r9
 800a870:	414b      	adcs	r3, r1
 800a872:	607b      	str	r3, [r7, #4]
 800a874:	f04f 0200 	mov.w	r2, #0
 800a878:	f04f 0300 	mov.w	r3, #0
 800a87c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a880:	4659      	mov	r1, fp
 800a882:	00cb      	lsls	r3, r1, #3
 800a884:	4651      	mov	r1, sl
 800a886:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a88a:	4651      	mov	r1, sl
 800a88c:	00ca      	lsls	r2, r1, #3
 800a88e:	4610      	mov	r0, r2
 800a890:	4619      	mov	r1, r3
 800a892:	4603      	mov	r3, r0
 800a894:	4642      	mov	r2, r8
 800a896:	189b      	adds	r3, r3, r2
 800a898:	66bb      	str	r3, [r7, #104]	; 0x68
 800a89a:	464b      	mov	r3, r9
 800a89c:	460a      	mov	r2, r1
 800a89e:	eb42 0303 	adc.w	r3, r2, r3
 800a8a2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a8a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8a8:	685b      	ldr	r3, [r3, #4]
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	663b      	str	r3, [r7, #96]	; 0x60
 800a8ae:	667a      	str	r2, [r7, #100]	; 0x64
 800a8b0:	f04f 0200 	mov.w	r2, #0
 800a8b4:	f04f 0300 	mov.w	r3, #0
 800a8b8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a8bc:	4649      	mov	r1, r9
 800a8be:	008b      	lsls	r3, r1, #2
 800a8c0:	4641      	mov	r1, r8
 800a8c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a8c6:	4641      	mov	r1, r8
 800a8c8:	008a      	lsls	r2, r1, #2
 800a8ca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a8ce:	f7f6 f995 	bl	8000bfc <__aeabi_uldivmod>
 800a8d2:	4602      	mov	r2, r0
 800a8d4:	460b      	mov	r3, r1
 800a8d6:	4b0d      	ldr	r3, [pc, #52]	; (800a90c <UART_SetConfig+0x4e4>)
 800a8d8:	fba3 1302 	umull	r1, r3, r3, r2
 800a8dc:	095b      	lsrs	r3, r3, #5
 800a8de:	2164      	movs	r1, #100	; 0x64
 800a8e0:	fb01 f303 	mul.w	r3, r1, r3
 800a8e4:	1ad3      	subs	r3, r2, r3
 800a8e6:	011b      	lsls	r3, r3, #4
 800a8e8:	3332      	adds	r3, #50	; 0x32
 800a8ea:	4a08      	ldr	r2, [pc, #32]	; (800a90c <UART_SetConfig+0x4e4>)
 800a8ec:	fba2 2303 	umull	r2, r3, r2, r3
 800a8f0:	095b      	lsrs	r3, r3, #5
 800a8f2:	f003 020f 	and.w	r2, r3, #15
 800a8f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	4422      	add	r2, r4
 800a8fe:	609a      	str	r2, [r3, #8]
}
 800a900:	bf00      	nop
 800a902:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a906:	46bd      	mov	sp, r7
 800a908:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a90c:	51eb851f 	.word	0x51eb851f

0800a910 <__NVIC_SetPriority>:
{
 800a910:	b480      	push	{r7}
 800a912:	b083      	sub	sp, #12
 800a914:	af00      	add	r7, sp, #0
 800a916:	4603      	mov	r3, r0
 800a918:	6039      	str	r1, [r7, #0]
 800a91a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a91c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a920:	2b00      	cmp	r3, #0
 800a922:	db0a      	blt.n	800a93a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	b2da      	uxtb	r2, r3
 800a928:	490c      	ldr	r1, [pc, #48]	; (800a95c <__NVIC_SetPriority+0x4c>)
 800a92a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a92e:	0112      	lsls	r2, r2, #4
 800a930:	b2d2      	uxtb	r2, r2
 800a932:	440b      	add	r3, r1
 800a934:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a938:	e00a      	b.n	800a950 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	b2da      	uxtb	r2, r3
 800a93e:	4908      	ldr	r1, [pc, #32]	; (800a960 <__NVIC_SetPriority+0x50>)
 800a940:	79fb      	ldrb	r3, [r7, #7]
 800a942:	f003 030f 	and.w	r3, r3, #15
 800a946:	3b04      	subs	r3, #4
 800a948:	0112      	lsls	r2, r2, #4
 800a94a:	b2d2      	uxtb	r2, r2
 800a94c:	440b      	add	r3, r1
 800a94e:	761a      	strb	r2, [r3, #24]
}
 800a950:	bf00      	nop
 800a952:	370c      	adds	r7, #12
 800a954:	46bd      	mov	sp, r7
 800a956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95a:	4770      	bx	lr
 800a95c:	e000e100 	.word	0xe000e100
 800a960:	e000ed00 	.word	0xe000ed00

0800a964 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a964:	b580      	push	{r7, lr}
 800a966:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a968:	4b05      	ldr	r3, [pc, #20]	; (800a980 <SysTick_Handler+0x1c>)
 800a96a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a96c:	f001 fcfe 	bl	800c36c <xTaskGetSchedulerState>
 800a970:	4603      	mov	r3, r0
 800a972:	2b01      	cmp	r3, #1
 800a974:	d001      	beq.n	800a97a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a976:	f002 fae7 	bl	800cf48 <xPortSysTickHandler>
  }
}
 800a97a:	bf00      	nop
 800a97c:	bd80      	pop	{r7, pc}
 800a97e:	bf00      	nop
 800a980:	e000e010 	.word	0xe000e010

0800a984 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a984:	b580      	push	{r7, lr}
 800a986:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a988:	2100      	movs	r1, #0
 800a98a:	f06f 0004 	mvn.w	r0, #4
 800a98e:	f7ff ffbf 	bl	800a910 <__NVIC_SetPriority>
#endif
}
 800a992:	bf00      	nop
 800a994:	bd80      	pop	{r7, pc}
	...

0800a998 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a998:	b480      	push	{r7}
 800a99a:	b083      	sub	sp, #12
 800a99c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a99e:	f3ef 8305 	mrs	r3, IPSR
 800a9a2:	603b      	str	r3, [r7, #0]
  return(result);
 800a9a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d003      	beq.n	800a9b2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a9aa:	f06f 0305 	mvn.w	r3, #5
 800a9ae:	607b      	str	r3, [r7, #4]
 800a9b0:	e00c      	b.n	800a9cc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a9b2:	4b0a      	ldr	r3, [pc, #40]	; (800a9dc <osKernelInitialize+0x44>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d105      	bne.n	800a9c6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a9ba:	4b08      	ldr	r3, [pc, #32]	; (800a9dc <osKernelInitialize+0x44>)
 800a9bc:	2201      	movs	r2, #1
 800a9be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	607b      	str	r3, [r7, #4]
 800a9c4:	e002      	b.n	800a9cc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a9c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a9ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a9cc:	687b      	ldr	r3, [r7, #4]
}
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	370c      	adds	r7, #12
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d8:	4770      	bx	lr
 800a9da:	bf00      	nop
 800a9dc:	20000598 	.word	0x20000598

0800a9e0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	b082      	sub	sp, #8
 800a9e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a9e6:	f3ef 8305 	mrs	r3, IPSR
 800a9ea:	603b      	str	r3, [r7, #0]
  return(result);
 800a9ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d003      	beq.n	800a9fa <osKernelStart+0x1a>
    stat = osErrorISR;
 800a9f2:	f06f 0305 	mvn.w	r3, #5
 800a9f6:	607b      	str	r3, [r7, #4]
 800a9f8:	e010      	b.n	800aa1c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a9fa:	4b0b      	ldr	r3, [pc, #44]	; (800aa28 <osKernelStart+0x48>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	2b01      	cmp	r3, #1
 800aa00:	d109      	bne.n	800aa16 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800aa02:	f7ff ffbf 	bl	800a984 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800aa06:	4b08      	ldr	r3, [pc, #32]	; (800aa28 <osKernelStart+0x48>)
 800aa08:	2202      	movs	r2, #2
 800aa0a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800aa0c:	f001 f866 	bl	800badc <vTaskStartScheduler>
      stat = osOK;
 800aa10:	2300      	movs	r3, #0
 800aa12:	607b      	str	r3, [r7, #4]
 800aa14:	e002      	b.n	800aa1c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800aa16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aa1a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aa1c:	687b      	ldr	r3, [r7, #4]
}
 800aa1e:	4618      	mov	r0, r3
 800aa20:	3708      	adds	r7, #8
 800aa22:	46bd      	mov	sp, r7
 800aa24:	bd80      	pop	{r7, pc}
 800aa26:	bf00      	nop
 800aa28:	20000598 	.word	0x20000598

0800aa2c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b08e      	sub	sp, #56	; 0x38
 800aa30:	af04      	add	r7, sp, #16
 800aa32:	60f8      	str	r0, [r7, #12]
 800aa34:	60b9      	str	r1, [r7, #8]
 800aa36:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa3c:	f3ef 8305 	mrs	r3, IPSR
 800aa40:	617b      	str	r3, [r7, #20]
  return(result);
 800aa42:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d17e      	bne.n	800ab46 <osThreadNew+0x11a>
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d07b      	beq.n	800ab46 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800aa4e:	2380      	movs	r3, #128	; 0x80
 800aa50:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800aa52:	2318      	movs	r3, #24
 800aa54:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800aa56:	2300      	movs	r3, #0
 800aa58:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800aa5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aa5e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d045      	beq.n	800aaf2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d002      	beq.n	800aa74 <osThreadNew+0x48>
        name = attr->name;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	699b      	ldr	r3, [r3, #24]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d002      	beq.n	800aa82 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	699b      	ldr	r3, [r3, #24]
 800aa80:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800aa82:	69fb      	ldr	r3, [r7, #28]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d008      	beq.n	800aa9a <osThreadNew+0x6e>
 800aa88:	69fb      	ldr	r3, [r7, #28]
 800aa8a:	2b38      	cmp	r3, #56	; 0x38
 800aa8c:	d805      	bhi.n	800aa9a <osThreadNew+0x6e>
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	685b      	ldr	r3, [r3, #4]
 800aa92:	f003 0301 	and.w	r3, r3, #1
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d001      	beq.n	800aa9e <osThreadNew+0x72>
        return (NULL);
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	e054      	b.n	800ab48 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	695b      	ldr	r3, [r3, #20]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d003      	beq.n	800aaae <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	695b      	ldr	r3, [r3, #20]
 800aaaa:	089b      	lsrs	r3, r3, #2
 800aaac:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	689b      	ldr	r3, [r3, #8]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d00e      	beq.n	800aad4 <osThreadNew+0xa8>
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	68db      	ldr	r3, [r3, #12]
 800aaba:	2b5b      	cmp	r3, #91	; 0x5b
 800aabc:	d90a      	bls.n	800aad4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d006      	beq.n	800aad4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	695b      	ldr	r3, [r3, #20]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d002      	beq.n	800aad4 <osThreadNew+0xa8>
        mem = 1;
 800aace:	2301      	movs	r3, #1
 800aad0:	61bb      	str	r3, [r7, #24]
 800aad2:	e010      	b.n	800aaf6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	689b      	ldr	r3, [r3, #8]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d10c      	bne.n	800aaf6 <osThreadNew+0xca>
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	68db      	ldr	r3, [r3, #12]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d108      	bne.n	800aaf6 <osThreadNew+0xca>
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	691b      	ldr	r3, [r3, #16]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d104      	bne.n	800aaf6 <osThreadNew+0xca>
          mem = 0;
 800aaec:	2300      	movs	r3, #0
 800aaee:	61bb      	str	r3, [r7, #24]
 800aaf0:	e001      	b.n	800aaf6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800aaf6:	69bb      	ldr	r3, [r7, #24]
 800aaf8:	2b01      	cmp	r3, #1
 800aafa:	d110      	bne.n	800ab1e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ab00:	687a      	ldr	r2, [r7, #4]
 800ab02:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ab04:	9202      	str	r2, [sp, #8]
 800ab06:	9301      	str	r3, [sp, #4]
 800ab08:	69fb      	ldr	r3, [r7, #28]
 800ab0a:	9300      	str	r3, [sp, #0]
 800ab0c:	68bb      	ldr	r3, [r7, #8]
 800ab0e:	6a3a      	ldr	r2, [r7, #32]
 800ab10:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ab12:	68f8      	ldr	r0, [r7, #12]
 800ab14:	f000 fe0c 	bl	800b730 <xTaskCreateStatic>
 800ab18:	4603      	mov	r3, r0
 800ab1a:	613b      	str	r3, [r7, #16]
 800ab1c:	e013      	b.n	800ab46 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ab1e:	69bb      	ldr	r3, [r7, #24]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d110      	bne.n	800ab46 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ab24:	6a3b      	ldr	r3, [r7, #32]
 800ab26:	b29a      	uxth	r2, r3
 800ab28:	f107 0310 	add.w	r3, r7, #16
 800ab2c:	9301      	str	r3, [sp, #4]
 800ab2e:	69fb      	ldr	r3, [r7, #28]
 800ab30:	9300      	str	r3, [sp, #0]
 800ab32:	68bb      	ldr	r3, [r7, #8]
 800ab34:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ab36:	68f8      	ldr	r0, [r7, #12]
 800ab38:	f000 fe57 	bl	800b7ea <xTaskCreate>
 800ab3c:	4603      	mov	r3, r0
 800ab3e:	2b01      	cmp	r3, #1
 800ab40:	d001      	beq.n	800ab46 <osThreadNew+0x11a>
            hTask = NULL;
 800ab42:	2300      	movs	r3, #0
 800ab44:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ab46:	693b      	ldr	r3, [r7, #16]
}
 800ab48:	4618      	mov	r0, r3
 800ab4a:	3728      	adds	r7, #40	; 0x28
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	bd80      	pop	{r7, pc}

0800ab50 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b084      	sub	sp, #16
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ab58:	f3ef 8305 	mrs	r3, IPSR
 800ab5c:	60bb      	str	r3, [r7, #8]
  return(result);
 800ab5e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d003      	beq.n	800ab6c <osDelay+0x1c>
    stat = osErrorISR;
 800ab64:	f06f 0305 	mvn.w	r3, #5
 800ab68:	60fb      	str	r3, [r7, #12]
 800ab6a:	e007      	b.n	800ab7c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d002      	beq.n	800ab7c <osDelay+0x2c>
      vTaskDelay(ticks);
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f000 ff7c 	bl	800ba74 <vTaskDelay>
    }
  }

  return (stat);
 800ab7c:	68fb      	ldr	r3, [r7, #12]
}
 800ab7e:	4618      	mov	r0, r3
 800ab80:	3710      	adds	r7, #16
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bd80      	pop	{r7, pc}
	...

0800ab88 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ab88:	b480      	push	{r7}
 800ab8a:	b085      	sub	sp, #20
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	60f8      	str	r0, [r7, #12]
 800ab90:	60b9      	str	r1, [r7, #8]
 800ab92:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	4a07      	ldr	r2, [pc, #28]	; (800abb4 <vApplicationGetIdleTaskMemory+0x2c>)
 800ab98:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ab9a:	68bb      	ldr	r3, [r7, #8]
 800ab9c:	4a06      	ldr	r2, [pc, #24]	; (800abb8 <vApplicationGetIdleTaskMemory+0x30>)
 800ab9e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2280      	movs	r2, #128	; 0x80
 800aba4:	601a      	str	r2, [r3, #0]
}
 800aba6:	bf00      	nop
 800aba8:	3714      	adds	r7, #20
 800abaa:	46bd      	mov	sp, r7
 800abac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb0:	4770      	bx	lr
 800abb2:	bf00      	nop
 800abb4:	2000059c 	.word	0x2000059c
 800abb8:	200005f8 	.word	0x200005f8

0800abbc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800abbc:	b480      	push	{r7}
 800abbe:	b085      	sub	sp, #20
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	60f8      	str	r0, [r7, #12]
 800abc4:	60b9      	str	r1, [r7, #8]
 800abc6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	4a07      	ldr	r2, [pc, #28]	; (800abe8 <vApplicationGetTimerTaskMemory+0x2c>)
 800abcc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	4a06      	ldr	r2, [pc, #24]	; (800abec <vApplicationGetTimerTaskMemory+0x30>)
 800abd2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800abda:	601a      	str	r2, [r3, #0]
}
 800abdc:	bf00      	nop
 800abde:	3714      	adds	r7, #20
 800abe0:	46bd      	mov	sp, r7
 800abe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe6:	4770      	bx	lr
 800abe8:	200007f8 	.word	0x200007f8
 800abec:	20000854 	.word	0x20000854

0800abf0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800abf0:	b480      	push	{r7}
 800abf2:	b083      	sub	sp, #12
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	f103 0208 	add.w	r2, r3, #8
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ac08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	f103 0208 	add.w	r2, r3, #8
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	f103 0208 	add.w	r2, r3, #8
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2200      	movs	r2, #0
 800ac22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ac24:	bf00      	nop
 800ac26:	370c      	adds	r7, #12
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2e:	4770      	bx	lr

0800ac30 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ac30:	b480      	push	{r7}
 800ac32:	b083      	sub	sp, #12
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ac3e:	bf00      	nop
 800ac40:	370c      	adds	r7, #12
 800ac42:	46bd      	mov	sp, r7
 800ac44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac48:	4770      	bx	lr

0800ac4a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ac4a:	b480      	push	{r7}
 800ac4c:	b085      	sub	sp, #20
 800ac4e:	af00      	add	r7, sp, #0
 800ac50:	6078      	str	r0, [r7, #4]
 800ac52:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	685b      	ldr	r3, [r3, #4]
 800ac58:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	68fa      	ldr	r2, [r7, #12]
 800ac5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	689a      	ldr	r2, [r3, #8]
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	689b      	ldr	r3, [r3, #8]
 800ac6c:	683a      	ldr	r2, [r7, #0]
 800ac6e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	683a      	ldr	r2, [r7, #0]
 800ac74:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ac76:	683b      	ldr	r3, [r7, #0]
 800ac78:	687a      	ldr	r2, [r7, #4]
 800ac7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	1c5a      	adds	r2, r3, #1
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	601a      	str	r2, [r3, #0]
}
 800ac86:	bf00      	nop
 800ac88:	3714      	adds	r7, #20
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac90:	4770      	bx	lr

0800ac92 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ac92:	b480      	push	{r7}
 800ac94:	b085      	sub	sp, #20
 800ac96:	af00      	add	r7, sp, #0
 800ac98:	6078      	str	r0, [r7, #4]
 800ac9a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800aca2:	68bb      	ldr	r3, [r7, #8]
 800aca4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aca8:	d103      	bne.n	800acb2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	691b      	ldr	r3, [r3, #16]
 800acae:	60fb      	str	r3, [r7, #12]
 800acb0:	e00c      	b.n	800accc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	3308      	adds	r3, #8
 800acb6:	60fb      	str	r3, [r7, #12]
 800acb8:	e002      	b.n	800acc0 <vListInsert+0x2e>
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	685b      	ldr	r3, [r3, #4]
 800acbe:	60fb      	str	r3, [r7, #12]
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	685b      	ldr	r3, [r3, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	68ba      	ldr	r2, [r7, #8]
 800acc8:	429a      	cmp	r2, r3
 800acca:	d2f6      	bcs.n	800acba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	685a      	ldr	r2, [r3, #4]
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	685b      	ldr	r3, [r3, #4]
 800acd8:	683a      	ldr	r2, [r7, #0]
 800acda:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	68fa      	ldr	r2, [r7, #12]
 800ace0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	683a      	ldr	r2, [r7, #0]
 800ace6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	687a      	ldr	r2, [r7, #4]
 800acec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	1c5a      	adds	r2, r3, #1
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	601a      	str	r2, [r3, #0]
}
 800acf8:	bf00      	nop
 800acfa:	3714      	adds	r7, #20
 800acfc:	46bd      	mov	sp, r7
 800acfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad02:	4770      	bx	lr

0800ad04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ad04:	b480      	push	{r7}
 800ad06:	b085      	sub	sp, #20
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	691b      	ldr	r3, [r3, #16]
 800ad10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	685b      	ldr	r3, [r3, #4]
 800ad16:	687a      	ldr	r2, [r7, #4]
 800ad18:	6892      	ldr	r2, [r2, #8]
 800ad1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	689b      	ldr	r3, [r3, #8]
 800ad20:	687a      	ldr	r2, [r7, #4]
 800ad22:	6852      	ldr	r2, [r2, #4]
 800ad24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	685b      	ldr	r3, [r3, #4]
 800ad2a:	687a      	ldr	r2, [r7, #4]
 800ad2c:	429a      	cmp	r2, r3
 800ad2e:	d103      	bne.n	800ad38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	689a      	ldr	r2, [r3, #8]
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	1e5a      	subs	r2, r3, #1
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	681b      	ldr	r3, [r3, #0]
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3714      	adds	r7, #20
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr

0800ad58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b084      	sub	sp, #16
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
 800ad60:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d10a      	bne.n	800ad82 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ad6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad70:	f383 8811 	msr	BASEPRI, r3
 800ad74:	f3bf 8f6f 	isb	sy
 800ad78:	f3bf 8f4f 	dsb	sy
 800ad7c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800ad7e:	bf00      	nop
 800ad80:	e7fe      	b.n	800ad80 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ad82:	f002 f84f 	bl	800ce24 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681a      	ldr	r2, [r3, #0]
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad8e:	68f9      	ldr	r1, [r7, #12]
 800ad90:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ad92:	fb01 f303 	mul.w	r3, r1, r3
 800ad96:	441a      	add	r2, r3
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	2200      	movs	r2, #0
 800ada0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	681a      	ldr	r2, [r3, #0]
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681a      	ldr	r2, [r3, #0]
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adb2:	3b01      	subs	r3, #1
 800adb4:	68f9      	ldr	r1, [r7, #12]
 800adb6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800adb8:	fb01 f303 	mul.w	r3, r1, r3
 800adbc:	441a      	add	r2, r3
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	22ff      	movs	r2, #255	; 0xff
 800adc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	22ff      	movs	r2, #255	; 0xff
 800adce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800add2:	683b      	ldr	r3, [r7, #0]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d114      	bne.n	800ae02 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	691b      	ldr	r3, [r3, #16]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d01a      	beq.n	800ae16 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	3310      	adds	r3, #16
 800ade4:	4618      	mov	r0, r3
 800ade6:	f001 f903 	bl	800bff0 <xTaskRemoveFromEventList>
 800adea:	4603      	mov	r3, r0
 800adec:	2b00      	cmp	r3, #0
 800adee:	d012      	beq.n	800ae16 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800adf0:	4b0c      	ldr	r3, [pc, #48]	; (800ae24 <xQueueGenericReset+0xcc>)
 800adf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adf6:	601a      	str	r2, [r3, #0]
 800adf8:	f3bf 8f4f 	dsb	sy
 800adfc:	f3bf 8f6f 	isb	sy
 800ae00:	e009      	b.n	800ae16 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	3310      	adds	r3, #16
 800ae06:	4618      	mov	r0, r3
 800ae08:	f7ff fef2 	bl	800abf0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	3324      	adds	r3, #36	; 0x24
 800ae10:	4618      	mov	r0, r3
 800ae12:	f7ff feed 	bl	800abf0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ae16:	f002 f835 	bl	800ce84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ae1a:	2301      	movs	r3, #1
}
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	3710      	adds	r7, #16
 800ae20:	46bd      	mov	sp, r7
 800ae22:	bd80      	pop	{r7, pc}
 800ae24:	e000ed04 	.word	0xe000ed04

0800ae28 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b08e      	sub	sp, #56	; 0x38
 800ae2c:	af02      	add	r7, sp, #8
 800ae2e:	60f8      	str	r0, [r7, #12]
 800ae30:	60b9      	str	r1, [r7, #8]
 800ae32:	607a      	str	r2, [r7, #4]
 800ae34:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d10a      	bne.n	800ae52 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800ae3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae40:	f383 8811 	msr	BASEPRI, r3
 800ae44:	f3bf 8f6f 	isb	sy
 800ae48:	f3bf 8f4f 	dsb	sy
 800ae4c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ae4e:	bf00      	nop
 800ae50:	e7fe      	b.n	800ae50 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ae52:	683b      	ldr	r3, [r7, #0]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d10a      	bne.n	800ae6e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800ae58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae5c:	f383 8811 	msr	BASEPRI, r3
 800ae60:	f3bf 8f6f 	isb	sy
 800ae64:	f3bf 8f4f 	dsb	sy
 800ae68:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ae6a:	bf00      	nop
 800ae6c:	e7fe      	b.n	800ae6c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d002      	beq.n	800ae7a <xQueueGenericCreateStatic+0x52>
 800ae74:	68bb      	ldr	r3, [r7, #8]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d001      	beq.n	800ae7e <xQueueGenericCreateStatic+0x56>
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	e000      	b.n	800ae80 <xQueueGenericCreateStatic+0x58>
 800ae7e:	2300      	movs	r3, #0
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d10a      	bne.n	800ae9a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ae84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae88:	f383 8811 	msr	BASEPRI, r3
 800ae8c:	f3bf 8f6f 	isb	sy
 800ae90:	f3bf 8f4f 	dsb	sy
 800ae94:	623b      	str	r3, [r7, #32]
}
 800ae96:	bf00      	nop
 800ae98:	e7fe      	b.n	800ae98 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d102      	bne.n	800aea6 <xQueueGenericCreateStatic+0x7e>
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d101      	bne.n	800aeaa <xQueueGenericCreateStatic+0x82>
 800aea6:	2301      	movs	r3, #1
 800aea8:	e000      	b.n	800aeac <xQueueGenericCreateStatic+0x84>
 800aeaa:	2300      	movs	r3, #0
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d10a      	bne.n	800aec6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800aeb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeb4:	f383 8811 	msr	BASEPRI, r3
 800aeb8:	f3bf 8f6f 	isb	sy
 800aebc:	f3bf 8f4f 	dsb	sy
 800aec0:	61fb      	str	r3, [r7, #28]
}
 800aec2:	bf00      	nop
 800aec4:	e7fe      	b.n	800aec4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800aec6:	2350      	movs	r3, #80	; 0x50
 800aec8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800aeca:	697b      	ldr	r3, [r7, #20]
 800aecc:	2b50      	cmp	r3, #80	; 0x50
 800aece:	d00a      	beq.n	800aee6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800aed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aed4:	f383 8811 	msr	BASEPRI, r3
 800aed8:	f3bf 8f6f 	isb	sy
 800aedc:	f3bf 8f4f 	dsb	sy
 800aee0:	61bb      	str	r3, [r7, #24]
}
 800aee2:	bf00      	nop
 800aee4:	e7fe      	b.n	800aee4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800aee6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800aeec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d00d      	beq.n	800af0e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800aef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aef4:	2201      	movs	r2, #1
 800aef6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800aefa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800aefe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af00:	9300      	str	r3, [sp, #0]
 800af02:	4613      	mov	r3, r2
 800af04:	687a      	ldr	r2, [r7, #4]
 800af06:	68b9      	ldr	r1, [r7, #8]
 800af08:	68f8      	ldr	r0, [r7, #12]
 800af0a:	f000 f805 	bl	800af18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800af0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800af10:	4618      	mov	r0, r3
 800af12:	3730      	adds	r7, #48	; 0x30
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}

0800af18 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b084      	sub	sp, #16
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	60f8      	str	r0, [r7, #12]
 800af20:	60b9      	str	r1, [r7, #8]
 800af22:	607a      	str	r2, [r7, #4]
 800af24:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800af26:	68bb      	ldr	r3, [r7, #8]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d103      	bne.n	800af34 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800af2c:	69bb      	ldr	r3, [r7, #24]
 800af2e:	69ba      	ldr	r2, [r7, #24]
 800af30:	601a      	str	r2, [r3, #0]
 800af32:	e002      	b.n	800af3a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800af34:	69bb      	ldr	r3, [r7, #24]
 800af36:	687a      	ldr	r2, [r7, #4]
 800af38:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800af3a:	69bb      	ldr	r3, [r7, #24]
 800af3c:	68fa      	ldr	r2, [r7, #12]
 800af3e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800af40:	69bb      	ldr	r3, [r7, #24]
 800af42:	68ba      	ldr	r2, [r7, #8]
 800af44:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800af46:	2101      	movs	r1, #1
 800af48:	69b8      	ldr	r0, [r7, #24]
 800af4a:	f7ff ff05 	bl	800ad58 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800af4e:	69bb      	ldr	r3, [r7, #24]
 800af50:	78fa      	ldrb	r2, [r7, #3]
 800af52:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800af56:	bf00      	nop
 800af58:	3710      	adds	r7, #16
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
	...

0800af60 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b08e      	sub	sp, #56	; 0x38
 800af64:	af00      	add	r7, sp, #0
 800af66:	60f8      	str	r0, [r7, #12]
 800af68:	60b9      	str	r1, [r7, #8]
 800af6a:	607a      	str	r2, [r7, #4]
 800af6c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800af6e:	2300      	movs	r3, #0
 800af70:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800af76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d10a      	bne.n	800af92 <xQueueGenericSend+0x32>
	__asm volatile
 800af7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af80:	f383 8811 	msr	BASEPRI, r3
 800af84:	f3bf 8f6f 	isb	sy
 800af88:	f3bf 8f4f 	dsb	sy
 800af8c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800af8e:	bf00      	nop
 800af90:	e7fe      	b.n	800af90 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d103      	bne.n	800afa0 <xQueueGenericSend+0x40>
 800af98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d101      	bne.n	800afa4 <xQueueGenericSend+0x44>
 800afa0:	2301      	movs	r3, #1
 800afa2:	e000      	b.n	800afa6 <xQueueGenericSend+0x46>
 800afa4:	2300      	movs	r3, #0
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d10a      	bne.n	800afc0 <xQueueGenericSend+0x60>
	__asm volatile
 800afaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afae:	f383 8811 	msr	BASEPRI, r3
 800afb2:	f3bf 8f6f 	isb	sy
 800afb6:	f3bf 8f4f 	dsb	sy
 800afba:	627b      	str	r3, [r7, #36]	; 0x24
}
 800afbc:	bf00      	nop
 800afbe:	e7fe      	b.n	800afbe <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	2b02      	cmp	r3, #2
 800afc4:	d103      	bne.n	800afce <xQueueGenericSend+0x6e>
 800afc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800afca:	2b01      	cmp	r3, #1
 800afcc:	d101      	bne.n	800afd2 <xQueueGenericSend+0x72>
 800afce:	2301      	movs	r3, #1
 800afd0:	e000      	b.n	800afd4 <xQueueGenericSend+0x74>
 800afd2:	2300      	movs	r3, #0
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d10a      	bne.n	800afee <xQueueGenericSend+0x8e>
	__asm volatile
 800afd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afdc:	f383 8811 	msr	BASEPRI, r3
 800afe0:	f3bf 8f6f 	isb	sy
 800afe4:	f3bf 8f4f 	dsb	sy
 800afe8:	623b      	str	r3, [r7, #32]
}
 800afea:	bf00      	nop
 800afec:	e7fe      	b.n	800afec <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800afee:	f001 f9bd 	bl	800c36c <xTaskGetSchedulerState>
 800aff2:	4603      	mov	r3, r0
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d102      	bne.n	800affe <xQueueGenericSend+0x9e>
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d101      	bne.n	800b002 <xQueueGenericSend+0xa2>
 800affe:	2301      	movs	r3, #1
 800b000:	e000      	b.n	800b004 <xQueueGenericSend+0xa4>
 800b002:	2300      	movs	r3, #0
 800b004:	2b00      	cmp	r3, #0
 800b006:	d10a      	bne.n	800b01e <xQueueGenericSend+0xbe>
	__asm volatile
 800b008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b00c:	f383 8811 	msr	BASEPRI, r3
 800b010:	f3bf 8f6f 	isb	sy
 800b014:	f3bf 8f4f 	dsb	sy
 800b018:	61fb      	str	r3, [r7, #28]
}
 800b01a:	bf00      	nop
 800b01c:	e7fe      	b.n	800b01c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b01e:	f001 ff01 	bl	800ce24 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b024:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b02a:	429a      	cmp	r2, r3
 800b02c:	d302      	bcc.n	800b034 <xQueueGenericSend+0xd4>
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	2b02      	cmp	r3, #2
 800b032:	d129      	bne.n	800b088 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b034:	683a      	ldr	r2, [r7, #0]
 800b036:	68b9      	ldr	r1, [r7, #8]
 800b038:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b03a:	f000 fa0b 	bl	800b454 <prvCopyDataToQueue>
 800b03e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b044:	2b00      	cmp	r3, #0
 800b046:	d010      	beq.n	800b06a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b04a:	3324      	adds	r3, #36	; 0x24
 800b04c:	4618      	mov	r0, r3
 800b04e:	f000 ffcf 	bl	800bff0 <xTaskRemoveFromEventList>
 800b052:	4603      	mov	r3, r0
 800b054:	2b00      	cmp	r3, #0
 800b056:	d013      	beq.n	800b080 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b058:	4b3f      	ldr	r3, [pc, #252]	; (800b158 <xQueueGenericSend+0x1f8>)
 800b05a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b05e:	601a      	str	r2, [r3, #0]
 800b060:	f3bf 8f4f 	dsb	sy
 800b064:	f3bf 8f6f 	isb	sy
 800b068:	e00a      	b.n	800b080 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b06a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d007      	beq.n	800b080 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b070:	4b39      	ldr	r3, [pc, #228]	; (800b158 <xQueueGenericSend+0x1f8>)
 800b072:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b076:	601a      	str	r2, [r3, #0]
 800b078:	f3bf 8f4f 	dsb	sy
 800b07c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b080:	f001 ff00 	bl	800ce84 <vPortExitCritical>
				return pdPASS;
 800b084:	2301      	movs	r3, #1
 800b086:	e063      	b.n	800b150 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d103      	bne.n	800b096 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b08e:	f001 fef9 	bl	800ce84 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b092:	2300      	movs	r3, #0
 800b094:	e05c      	b.n	800b150 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d106      	bne.n	800b0aa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b09c:	f107 0314 	add.w	r3, r7, #20
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	f001 f809 	bl	800c0b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b0a6:	2301      	movs	r3, #1
 800b0a8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b0aa:	f001 feeb 	bl	800ce84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b0ae:	f000 fd7b 	bl	800bba8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b0b2:	f001 feb7 	bl	800ce24 <vPortEnterCritical>
 800b0b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b0bc:	b25b      	sxtb	r3, r3
 800b0be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b0c2:	d103      	bne.n	800b0cc <xQueueGenericSend+0x16c>
 800b0c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b0cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b0d2:	b25b      	sxtb	r3, r3
 800b0d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b0d8:	d103      	bne.n	800b0e2 <xQueueGenericSend+0x182>
 800b0da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0dc:	2200      	movs	r2, #0
 800b0de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b0e2:	f001 fecf 	bl	800ce84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b0e6:	1d3a      	adds	r2, r7, #4
 800b0e8:	f107 0314 	add.w	r3, r7, #20
 800b0ec:	4611      	mov	r1, r2
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f000 fff8 	bl	800c0e4 <xTaskCheckForTimeOut>
 800b0f4:	4603      	mov	r3, r0
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d124      	bne.n	800b144 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b0fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b0fc:	f000 faa2 	bl	800b644 <prvIsQueueFull>
 800b100:	4603      	mov	r3, r0
 800b102:	2b00      	cmp	r3, #0
 800b104:	d018      	beq.n	800b138 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b108:	3310      	adds	r3, #16
 800b10a:	687a      	ldr	r2, [r7, #4]
 800b10c:	4611      	mov	r1, r2
 800b10e:	4618      	mov	r0, r3
 800b110:	f000 ff1e 	bl	800bf50 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b114:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b116:	f000 fa2d 	bl	800b574 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b11a:	f000 fd53 	bl	800bbc4 <xTaskResumeAll>
 800b11e:	4603      	mov	r3, r0
 800b120:	2b00      	cmp	r3, #0
 800b122:	f47f af7c 	bne.w	800b01e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b126:	4b0c      	ldr	r3, [pc, #48]	; (800b158 <xQueueGenericSend+0x1f8>)
 800b128:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b12c:	601a      	str	r2, [r3, #0]
 800b12e:	f3bf 8f4f 	dsb	sy
 800b132:	f3bf 8f6f 	isb	sy
 800b136:	e772      	b.n	800b01e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b138:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b13a:	f000 fa1b 	bl	800b574 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b13e:	f000 fd41 	bl	800bbc4 <xTaskResumeAll>
 800b142:	e76c      	b.n	800b01e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b144:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b146:	f000 fa15 	bl	800b574 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b14a:	f000 fd3b 	bl	800bbc4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b14e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b150:	4618      	mov	r0, r3
 800b152:	3738      	adds	r7, #56	; 0x38
 800b154:	46bd      	mov	sp, r7
 800b156:	bd80      	pop	{r7, pc}
 800b158:	e000ed04 	.word	0xe000ed04

0800b15c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b15c:	b580      	push	{r7, lr}
 800b15e:	b090      	sub	sp, #64	; 0x40
 800b160:	af00      	add	r7, sp, #0
 800b162:	60f8      	str	r0, [r7, #12]
 800b164:	60b9      	str	r1, [r7, #8]
 800b166:	607a      	str	r2, [r7, #4]
 800b168:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b16e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b170:	2b00      	cmp	r3, #0
 800b172:	d10a      	bne.n	800b18a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b174:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b178:	f383 8811 	msr	BASEPRI, r3
 800b17c:	f3bf 8f6f 	isb	sy
 800b180:	f3bf 8f4f 	dsb	sy
 800b184:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b186:	bf00      	nop
 800b188:	e7fe      	b.n	800b188 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b18a:	68bb      	ldr	r3, [r7, #8]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d103      	bne.n	800b198 <xQueueGenericSendFromISR+0x3c>
 800b190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b194:	2b00      	cmp	r3, #0
 800b196:	d101      	bne.n	800b19c <xQueueGenericSendFromISR+0x40>
 800b198:	2301      	movs	r3, #1
 800b19a:	e000      	b.n	800b19e <xQueueGenericSendFromISR+0x42>
 800b19c:	2300      	movs	r3, #0
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d10a      	bne.n	800b1b8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b1a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1a6:	f383 8811 	msr	BASEPRI, r3
 800b1aa:	f3bf 8f6f 	isb	sy
 800b1ae:	f3bf 8f4f 	dsb	sy
 800b1b2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b1b4:	bf00      	nop
 800b1b6:	e7fe      	b.n	800b1b6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b1b8:	683b      	ldr	r3, [r7, #0]
 800b1ba:	2b02      	cmp	r3, #2
 800b1bc:	d103      	bne.n	800b1c6 <xQueueGenericSendFromISR+0x6a>
 800b1be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1c2:	2b01      	cmp	r3, #1
 800b1c4:	d101      	bne.n	800b1ca <xQueueGenericSendFromISR+0x6e>
 800b1c6:	2301      	movs	r3, #1
 800b1c8:	e000      	b.n	800b1cc <xQueueGenericSendFromISR+0x70>
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d10a      	bne.n	800b1e6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b1d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1d4:	f383 8811 	msr	BASEPRI, r3
 800b1d8:	f3bf 8f6f 	isb	sy
 800b1dc:	f3bf 8f4f 	dsb	sy
 800b1e0:	623b      	str	r3, [r7, #32]
}
 800b1e2:	bf00      	nop
 800b1e4:	e7fe      	b.n	800b1e4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b1e6:	f001 feff 	bl	800cfe8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b1ea:	f3ef 8211 	mrs	r2, BASEPRI
 800b1ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1f2:	f383 8811 	msr	BASEPRI, r3
 800b1f6:	f3bf 8f6f 	isb	sy
 800b1fa:	f3bf 8f4f 	dsb	sy
 800b1fe:	61fa      	str	r2, [r7, #28]
 800b200:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b202:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b204:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b20a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b20c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b20e:	429a      	cmp	r2, r3
 800b210:	d302      	bcc.n	800b218 <xQueueGenericSendFromISR+0xbc>
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	2b02      	cmp	r3, #2
 800b216:	d12f      	bne.n	800b278 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b21a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b21e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b226:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b228:	683a      	ldr	r2, [r7, #0]
 800b22a:	68b9      	ldr	r1, [r7, #8]
 800b22c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b22e:	f000 f911 	bl	800b454 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b232:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b236:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b23a:	d112      	bne.n	800b262 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b23c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b23e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b240:	2b00      	cmp	r3, #0
 800b242:	d016      	beq.n	800b272 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b246:	3324      	adds	r3, #36	; 0x24
 800b248:	4618      	mov	r0, r3
 800b24a:	f000 fed1 	bl	800bff0 <xTaskRemoveFromEventList>
 800b24e:	4603      	mov	r3, r0
 800b250:	2b00      	cmp	r3, #0
 800b252:	d00e      	beq.n	800b272 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d00b      	beq.n	800b272 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	2201      	movs	r2, #1
 800b25e:	601a      	str	r2, [r3, #0]
 800b260:	e007      	b.n	800b272 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b262:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b266:	3301      	adds	r3, #1
 800b268:	b2db      	uxtb	r3, r3
 800b26a:	b25a      	sxtb	r2, r3
 800b26c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b26e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b272:	2301      	movs	r3, #1
 800b274:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b276:	e001      	b.n	800b27c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b278:	2300      	movs	r3, #0
 800b27a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b27c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b27e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b280:	697b      	ldr	r3, [r7, #20]
 800b282:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b286:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b288:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3740      	adds	r7, #64	; 0x40
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}
	...

0800b294 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b08c      	sub	sp, #48	; 0x30
 800b298:	af00      	add	r7, sp, #0
 800b29a:	60f8      	str	r0, [r7, #12]
 800b29c:	60b9      	str	r1, [r7, #8]
 800b29e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b2a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d10a      	bne.n	800b2c4 <xQueueReceive+0x30>
	__asm volatile
 800b2ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2b2:	f383 8811 	msr	BASEPRI, r3
 800b2b6:	f3bf 8f6f 	isb	sy
 800b2ba:	f3bf 8f4f 	dsb	sy
 800b2be:	623b      	str	r3, [r7, #32]
}
 800b2c0:	bf00      	nop
 800b2c2:	e7fe      	b.n	800b2c2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d103      	bne.n	800b2d2 <xQueueReceive+0x3e>
 800b2ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d101      	bne.n	800b2d6 <xQueueReceive+0x42>
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	e000      	b.n	800b2d8 <xQueueReceive+0x44>
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d10a      	bne.n	800b2f2 <xQueueReceive+0x5e>
	__asm volatile
 800b2dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2e0:	f383 8811 	msr	BASEPRI, r3
 800b2e4:	f3bf 8f6f 	isb	sy
 800b2e8:	f3bf 8f4f 	dsb	sy
 800b2ec:	61fb      	str	r3, [r7, #28]
}
 800b2ee:	bf00      	nop
 800b2f0:	e7fe      	b.n	800b2f0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b2f2:	f001 f83b 	bl	800c36c <xTaskGetSchedulerState>
 800b2f6:	4603      	mov	r3, r0
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d102      	bne.n	800b302 <xQueueReceive+0x6e>
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d101      	bne.n	800b306 <xQueueReceive+0x72>
 800b302:	2301      	movs	r3, #1
 800b304:	e000      	b.n	800b308 <xQueueReceive+0x74>
 800b306:	2300      	movs	r3, #0
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d10a      	bne.n	800b322 <xQueueReceive+0x8e>
	__asm volatile
 800b30c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b310:	f383 8811 	msr	BASEPRI, r3
 800b314:	f3bf 8f6f 	isb	sy
 800b318:	f3bf 8f4f 	dsb	sy
 800b31c:	61bb      	str	r3, [r7, #24]
}
 800b31e:	bf00      	nop
 800b320:	e7fe      	b.n	800b320 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b322:	f001 fd7f 	bl	800ce24 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b32a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b32c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d01f      	beq.n	800b372 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b332:	68b9      	ldr	r1, [r7, #8]
 800b334:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b336:	f000 f8f7 	bl	800b528 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b33a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b33c:	1e5a      	subs	r2, r3, #1
 800b33e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b340:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b344:	691b      	ldr	r3, [r3, #16]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d00f      	beq.n	800b36a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b34a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b34c:	3310      	adds	r3, #16
 800b34e:	4618      	mov	r0, r3
 800b350:	f000 fe4e 	bl	800bff0 <xTaskRemoveFromEventList>
 800b354:	4603      	mov	r3, r0
 800b356:	2b00      	cmp	r3, #0
 800b358:	d007      	beq.n	800b36a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b35a:	4b3d      	ldr	r3, [pc, #244]	; (800b450 <xQueueReceive+0x1bc>)
 800b35c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b360:	601a      	str	r2, [r3, #0]
 800b362:	f3bf 8f4f 	dsb	sy
 800b366:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b36a:	f001 fd8b 	bl	800ce84 <vPortExitCritical>
				return pdPASS;
 800b36e:	2301      	movs	r3, #1
 800b370:	e069      	b.n	800b446 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d103      	bne.n	800b380 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b378:	f001 fd84 	bl	800ce84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b37c:	2300      	movs	r3, #0
 800b37e:	e062      	b.n	800b446 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b382:	2b00      	cmp	r3, #0
 800b384:	d106      	bne.n	800b394 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b386:	f107 0310 	add.w	r3, r7, #16
 800b38a:	4618      	mov	r0, r3
 800b38c:	f000 fe94 	bl	800c0b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b390:	2301      	movs	r3, #1
 800b392:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b394:	f001 fd76 	bl	800ce84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b398:	f000 fc06 	bl	800bba8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b39c:	f001 fd42 	bl	800ce24 <vPortEnterCritical>
 800b3a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b3a6:	b25b      	sxtb	r3, r3
 800b3a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b3ac:	d103      	bne.n	800b3b6 <xQueueReceive+0x122>
 800b3ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b3b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b3bc:	b25b      	sxtb	r3, r3
 800b3be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b3c2:	d103      	bne.n	800b3cc <xQueueReceive+0x138>
 800b3c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b3cc:	f001 fd5a 	bl	800ce84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b3d0:	1d3a      	adds	r2, r7, #4
 800b3d2:	f107 0310 	add.w	r3, r7, #16
 800b3d6:	4611      	mov	r1, r2
 800b3d8:	4618      	mov	r0, r3
 800b3da:	f000 fe83 	bl	800c0e4 <xTaskCheckForTimeOut>
 800b3de:	4603      	mov	r3, r0
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d123      	bne.n	800b42c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b3e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b3e6:	f000 f917 	bl	800b618 <prvIsQueueEmpty>
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d017      	beq.n	800b420 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b3f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3f2:	3324      	adds	r3, #36	; 0x24
 800b3f4:	687a      	ldr	r2, [r7, #4]
 800b3f6:	4611      	mov	r1, r2
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	f000 fda9 	bl	800bf50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b3fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b400:	f000 f8b8 	bl	800b574 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b404:	f000 fbde 	bl	800bbc4 <xTaskResumeAll>
 800b408:	4603      	mov	r3, r0
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d189      	bne.n	800b322 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b40e:	4b10      	ldr	r3, [pc, #64]	; (800b450 <xQueueReceive+0x1bc>)
 800b410:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b414:	601a      	str	r2, [r3, #0]
 800b416:	f3bf 8f4f 	dsb	sy
 800b41a:	f3bf 8f6f 	isb	sy
 800b41e:	e780      	b.n	800b322 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b420:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b422:	f000 f8a7 	bl	800b574 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b426:	f000 fbcd 	bl	800bbc4 <xTaskResumeAll>
 800b42a:	e77a      	b.n	800b322 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b42c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b42e:	f000 f8a1 	bl	800b574 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b432:	f000 fbc7 	bl	800bbc4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b436:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b438:	f000 f8ee 	bl	800b618 <prvIsQueueEmpty>
 800b43c:	4603      	mov	r3, r0
 800b43e:	2b00      	cmp	r3, #0
 800b440:	f43f af6f 	beq.w	800b322 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b444:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b446:	4618      	mov	r0, r3
 800b448:	3730      	adds	r7, #48	; 0x30
 800b44a:	46bd      	mov	sp, r7
 800b44c:	bd80      	pop	{r7, pc}
 800b44e:	bf00      	nop
 800b450:	e000ed04 	.word	0xe000ed04

0800b454 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b086      	sub	sp, #24
 800b458:	af00      	add	r7, sp, #0
 800b45a:	60f8      	str	r0, [r7, #12]
 800b45c:	60b9      	str	r1, [r7, #8]
 800b45e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b460:	2300      	movs	r3, #0
 800b462:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b468:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d10d      	bne.n	800b48e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d14d      	bne.n	800b516 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	689b      	ldr	r3, [r3, #8]
 800b47e:	4618      	mov	r0, r3
 800b480:	f000 ff92 	bl	800c3a8 <xTaskPriorityDisinherit>
 800b484:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	2200      	movs	r2, #0
 800b48a:	609a      	str	r2, [r3, #8]
 800b48c:	e043      	b.n	800b516 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d119      	bne.n	800b4c8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	6858      	ldr	r0, [r3, #4]
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b49c:	461a      	mov	r2, r3
 800b49e:	68b9      	ldr	r1, [r7, #8]
 800b4a0:	f002 fb66 	bl	800db70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	685a      	ldr	r2, [r3, #4]
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4ac:	441a      	add	r2, r3
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	685a      	ldr	r2, [r3, #4]
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	689b      	ldr	r3, [r3, #8]
 800b4ba:	429a      	cmp	r2, r3
 800b4bc:	d32b      	bcc.n	800b516 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	681a      	ldr	r2, [r3, #0]
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	605a      	str	r2, [r3, #4]
 800b4c6:	e026      	b.n	800b516 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	68d8      	ldr	r0, [r3, #12]
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4d0:	461a      	mov	r2, r3
 800b4d2:	68b9      	ldr	r1, [r7, #8]
 800b4d4:	f002 fb4c 	bl	800db70 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	68da      	ldr	r2, [r3, #12]
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4e0:	425b      	negs	r3, r3
 800b4e2:	441a      	add	r2, r3
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	68da      	ldr	r2, [r3, #12]
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	429a      	cmp	r2, r3
 800b4f2:	d207      	bcs.n	800b504 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	689a      	ldr	r2, [r3, #8]
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4fc:	425b      	negs	r3, r3
 800b4fe:	441a      	add	r2, r3
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2b02      	cmp	r3, #2
 800b508:	d105      	bne.n	800b516 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b50a:	693b      	ldr	r3, [r7, #16]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d002      	beq.n	800b516 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b510:	693b      	ldr	r3, [r7, #16]
 800b512:	3b01      	subs	r3, #1
 800b514:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b516:	693b      	ldr	r3, [r7, #16]
 800b518:	1c5a      	adds	r2, r3, #1
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b51e:	697b      	ldr	r3, [r7, #20]
}
 800b520:	4618      	mov	r0, r3
 800b522:	3718      	adds	r7, #24
 800b524:	46bd      	mov	sp, r7
 800b526:	bd80      	pop	{r7, pc}

0800b528 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b082      	sub	sp, #8
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
 800b530:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b536:	2b00      	cmp	r3, #0
 800b538:	d018      	beq.n	800b56c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	68da      	ldr	r2, [r3, #12]
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b542:	441a      	add	r2, r3
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	68da      	ldr	r2, [r3, #12]
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	689b      	ldr	r3, [r3, #8]
 800b550:	429a      	cmp	r2, r3
 800b552:	d303      	bcc.n	800b55c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681a      	ldr	r2, [r3, #0]
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	68d9      	ldr	r1, [r3, #12]
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b564:	461a      	mov	r2, r3
 800b566:	6838      	ldr	r0, [r7, #0]
 800b568:	f002 fb02 	bl	800db70 <memcpy>
	}
}
 800b56c:	bf00      	nop
 800b56e:	3708      	adds	r7, #8
 800b570:	46bd      	mov	sp, r7
 800b572:	bd80      	pop	{r7, pc}

0800b574 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b084      	sub	sp, #16
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b57c:	f001 fc52 	bl	800ce24 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b586:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b588:	e011      	b.n	800b5ae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d012      	beq.n	800b5b8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	3324      	adds	r3, #36	; 0x24
 800b596:	4618      	mov	r0, r3
 800b598:	f000 fd2a 	bl	800bff0 <xTaskRemoveFromEventList>
 800b59c:	4603      	mov	r3, r0
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d001      	beq.n	800b5a6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b5a2:	f000 fe01 	bl	800c1a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b5a6:	7bfb      	ldrb	r3, [r7, #15]
 800b5a8:	3b01      	subs	r3, #1
 800b5aa:	b2db      	uxtb	r3, r3
 800b5ac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b5ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	dce9      	bgt.n	800b58a <prvUnlockQueue+0x16>
 800b5b6:	e000      	b.n	800b5ba <prvUnlockQueue+0x46>
					break;
 800b5b8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	22ff      	movs	r2, #255	; 0xff
 800b5be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b5c2:	f001 fc5f 	bl	800ce84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b5c6:	f001 fc2d 	bl	800ce24 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b5d0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b5d2:	e011      	b.n	800b5f8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	691b      	ldr	r3, [r3, #16]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d012      	beq.n	800b602 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	3310      	adds	r3, #16
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	f000 fd05 	bl	800bff0 <xTaskRemoveFromEventList>
 800b5e6:	4603      	mov	r3, r0
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d001      	beq.n	800b5f0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b5ec:	f000 fddc 	bl	800c1a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b5f0:	7bbb      	ldrb	r3, [r7, #14]
 800b5f2:	3b01      	subs	r3, #1
 800b5f4:	b2db      	uxtb	r3, r3
 800b5f6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b5f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	dce9      	bgt.n	800b5d4 <prvUnlockQueue+0x60>
 800b600:	e000      	b.n	800b604 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b602:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	22ff      	movs	r2, #255	; 0xff
 800b608:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b60c:	f001 fc3a 	bl	800ce84 <vPortExitCritical>
}
 800b610:	bf00      	nop
 800b612:	3710      	adds	r7, #16
 800b614:	46bd      	mov	sp, r7
 800b616:	bd80      	pop	{r7, pc}

0800b618 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b084      	sub	sp, #16
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b620:	f001 fc00 	bl	800ce24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d102      	bne.n	800b632 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b62c:	2301      	movs	r3, #1
 800b62e:	60fb      	str	r3, [r7, #12]
 800b630:	e001      	b.n	800b636 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b632:	2300      	movs	r3, #0
 800b634:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b636:	f001 fc25 	bl	800ce84 <vPortExitCritical>

	return xReturn;
 800b63a:	68fb      	ldr	r3, [r7, #12]
}
 800b63c:	4618      	mov	r0, r3
 800b63e:	3710      	adds	r7, #16
 800b640:	46bd      	mov	sp, r7
 800b642:	bd80      	pop	{r7, pc}

0800b644 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b644:	b580      	push	{r7, lr}
 800b646:	b084      	sub	sp, #16
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b64c:	f001 fbea 	bl	800ce24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b658:	429a      	cmp	r2, r3
 800b65a:	d102      	bne.n	800b662 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b65c:	2301      	movs	r3, #1
 800b65e:	60fb      	str	r3, [r7, #12]
 800b660:	e001      	b.n	800b666 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b662:	2300      	movs	r3, #0
 800b664:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b666:	f001 fc0d 	bl	800ce84 <vPortExitCritical>

	return xReturn;
 800b66a:	68fb      	ldr	r3, [r7, #12]
}
 800b66c:	4618      	mov	r0, r3
 800b66e:	3710      	adds	r7, #16
 800b670:	46bd      	mov	sp, r7
 800b672:	bd80      	pop	{r7, pc}

0800b674 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b674:	b480      	push	{r7}
 800b676:	b085      	sub	sp, #20
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
 800b67c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b67e:	2300      	movs	r3, #0
 800b680:	60fb      	str	r3, [r7, #12]
 800b682:	e014      	b.n	800b6ae <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b684:	4a0f      	ldr	r2, [pc, #60]	; (800b6c4 <vQueueAddToRegistry+0x50>)
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d10b      	bne.n	800b6a8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b690:	490c      	ldr	r1, [pc, #48]	; (800b6c4 <vQueueAddToRegistry+0x50>)
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	683a      	ldr	r2, [r7, #0]
 800b696:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b69a:	4a0a      	ldr	r2, [pc, #40]	; (800b6c4 <vQueueAddToRegistry+0x50>)
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	00db      	lsls	r3, r3, #3
 800b6a0:	4413      	add	r3, r2
 800b6a2:	687a      	ldr	r2, [r7, #4]
 800b6a4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b6a6:	e006      	b.n	800b6b6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	3301      	adds	r3, #1
 800b6ac:	60fb      	str	r3, [r7, #12]
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	2b07      	cmp	r3, #7
 800b6b2:	d9e7      	bls.n	800b684 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b6b4:	bf00      	nop
 800b6b6:	bf00      	nop
 800b6b8:	3714      	adds	r7, #20
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c0:	4770      	bx	lr
 800b6c2:	bf00      	nop
 800b6c4:	20000c54 	.word	0x20000c54

0800b6c8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b086      	sub	sp, #24
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	60f8      	str	r0, [r7, #12]
 800b6d0:	60b9      	str	r1, [r7, #8]
 800b6d2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b6d8:	f001 fba4 	bl	800ce24 <vPortEnterCritical>
 800b6dc:	697b      	ldr	r3, [r7, #20]
 800b6de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b6e2:	b25b      	sxtb	r3, r3
 800b6e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b6e8:	d103      	bne.n	800b6f2 <vQueueWaitForMessageRestricted+0x2a>
 800b6ea:	697b      	ldr	r3, [r7, #20]
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b6f2:	697b      	ldr	r3, [r7, #20]
 800b6f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b6f8:	b25b      	sxtb	r3, r3
 800b6fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b6fe:	d103      	bne.n	800b708 <vQueueWaitForMessageRestricted+0x40>
 800b700:	697b      	ldr	r3, [r7, #20]
 800b702:	2200      	movs	r2, #0
 800b704:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b708:	f001 fbbc 	bl	800ce84 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b70c:	697b      	ldr	r3, [r7, #20]
 800b70e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b710:	2b00      	cmp	r3, #0
 800b712:	d106      	bne.n	800b722 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b714:	697b      	ldr	r3, [r7, #20]
 800b716:	3324      	adds	r3, #36	; 0x24
 800b718:	687a      	ldr	r2, [r7, #4]
 800b71a:	68b9      	ldr	r1, [r7, #8]
 800b71c:	4618      	mov	r0, r3
 800b71e:	f000 fc3b 	bl	800bf98 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b722:	6978      	ldr	r0, [r7, #20]
 800b724:	f7ff ff26 	bl	800b574 <prvUnlockQueue>
	}
 800b728:	bf00      	nop
 800b72a:	3718      	adds	r7, #24
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bd80      	pop	{r7, pc}

0800b730 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b730:	b580      	push	{r7, lr}
 800b732:	b08e      	sub	sp, #56	; 0x38
 800b734:	af04      	add	r7, sp, #16
 800b736:	60f8      	str	r0, [r7, #12]
 800b738:	60b9      	str	r1, [r7, #8]
 800b73a:	607a      	str	r2, [r7, #4]
 800b73c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b73e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b740:	2b00      	cmp	r3, #0
 800b742:	d10a      	bne.n	800b75a <xTaskCreateStatic+0x2a>
	__asm volatile
 800b744:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b748:	f383 8811 	msr	BASEPRI, r3
 800b74c:	f3bf 8f6f 	isb	sy
 800b750:	f3bf 8f4f 	dsb	sy
 800b754:	623b      	str	r3, [r7, #32]
}
 800b756:	bf00      	nop
 800b758:	e7fe      	b.n	800b758 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b75a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d10a      	bne.n	800b776 <xTaskCreateStatic+0x46>
	__asm volatile
 800b760:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b764:	f383 8811 	msr	BASEPRI, r3
 800b768:	f3bf 8f6f 	isb	sy
 800b76c:	f3bf 8f4f 	dsb	sy
 800b770:	61fb      	str	r3, [r7, #28]
}
 800b772:	bf00      	nop
 800b774:	e7fe      	b.n	800b774 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b776:	235c      	movs	r3, #92	; 0x5c
 800b778:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b77a:	693b      	ldr	r3, [r7, #16]
 800b77c:	2b5c      	cmp	r3, #92	; 0x5c
 800b77e:	d00a      	beq.n	800b796 <xTaskCreateStatic+0x66>
	__asm volatile
 800b780:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b784:	f383 8811 	msr	BASEPRI, r3
 800b788:	f3bf 8f6f 	isb	sy
 800b78c:	f3bf 8f4f 	dsb	sy
 800b790:	61bb      	str	r3, [r7, #24]
}
 800b792:	bf00      	nop
 800b794:	e7fe      	b.n	800b794 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b796:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d01e      	beq.n	800b7dc <xTaskCreateStatic+0xac>
 800b79e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d01b      	beq.n	800b7dc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b7a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7a6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b7a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b7ac:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b7ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7b0:	2202      	movs	r2, #2
 800b7b2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	9303      	str	r3, [sp, #12]
 800b7ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7bc:	9302      	str	r3, [sp, #8]
 800b7be:	f107 0314 	add.w	r3, r7, #20
 800b7c2:	9301      	str	r3, [sp, #4]
 800b7c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7c6:	9300      	str	r3, [sp, #0]
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	687a      	ldr	r2, [r7, #4]
 800b7cc:	68b9      	ldr	r1, [r7, #8]
 800b7ce:	68f8      	ldr	r0, [r7, #12]
 800b7d0:	f000 f850 	bl	800b874 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b7d4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b7d6:	f000 f8dd 	bl	800b994 <prvAddNewTaskToReadyList>
 800b7da:	e001      	b.n	800b7e0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b7e0:	697b      	ldr	r3, [r7, #20]
	}
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	3728      	adds	r7, #40	; 0x28
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	bd80      	pop	{r7, pc}

0800b7ea <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b7ea:	b580      	push	{r7, lr}
 800b7ec:	b08c      	sub	sp, #48	; 0x30
 800b7ee:	af04      	add	r7, sp, #16
 800b7f0:	60f8      	str	r0, [r7, #12]
 800b7f2:	60b9      	str	r1, [r7, #8]
 800b7f4:	603b      	str	r3, [r7, #0]
 800b7f6:	4613      	mov	r3, r2
 800b7f8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b7fa:	88fb      	ldrh	r3, [r7, #6]
 800b7fc:	009b      	lsls	r3, r3, #2
 800b7fe:	4618      	mov	r0, r3
 800b800:	f001 fc32 	bl	800d068 <pvPortMalloc>
 800b804:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b806:	697b      	ldr	r3, [r7, #20]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d00e      	beq.n	800b82a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b80c:	205c      	movs	r0, #92	; 0x5c
 800b80e:	f001 fc2b 	bl	800d068 <pvPortMalloc>
 800b812:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b814:	69fb      	ldr	r3, [r7, #28]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d003      	beq.n	800b822 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b81a:	69fb      	ldr	r3, [r7, #28]
 800b81c:	697a      	ldr	r2, [r7, #20]
 800b81e:	631a      	str	r2, [r3, #48]	; 0x30
 800b820:	e005      	b.n	800b82e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b822:	6978      	ldr	r0, [r7, #20]
 800b824:	f001 fcec 	bl	800d200 <vPortFree>
 800b828:	e001      	b.n	800b82e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b82a:	2300      	movs	r3, #0
 800b82c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b82e:	69fb      	ldr	r3, [r7, #28]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d017      	beq.n	800b864 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b834:	69fb      	ldr	r3, [r7, #28]
 800b836:	2200      	movs	r2, #0
 800b838:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b83c:	88fa      	ldrh	r2, [r7, #6]
 800b83e:	2300      	movs	r3, #0
 800b840:	9303      	str	r3, [sp, #12]
 800b842:	69fb      	ldr	r3, [r7, #28]
 800b844:	9302      	str	r3, [sp, #8]
 800b846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b848:	9301      	str	r3, [sp, #4]
 800b84a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b84c:	9300      	str	r3, [sp, #0]
 800b84e:	683b      	ldr	r3, [r7, #0]
 800b850:	68b9      	ldr	r1, [r7, #8]
 800b852:	68f8      	ldr	r0, [r7, #12]
 800b854:	f000 f80e 	bl	800b874 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b858:	69f8      	ldr	r0, [r7, #28]
 800b85a:	f000 f89b 	bl	800b994 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b85e:	2301      	movs	r3, #1
 800b860:	61bb      	str	r3, [r7, #24]
 800b862:	e002      	b.n	800b86a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b864:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b868:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b86a:	69bb      	ldr	r3, [r7, #24]
	}
 800b86c:	4618      	mov	r0, r3
 800b86e:	3720      	adds	r7, #32
 800b870:	46bd      	mov	sp, r7
 800b872:	bd80      	pop	{r7, pc}

0800b874 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b874:	b580      	push	{r7, lr}
 800b876:	b088      	sub	sp, #32
 800b878:	af00      	add	r7, sp, #0
 800b87a:	60f8      	str	r0, [r7, #12]
 800b87c:	60b9      	str	r1, [r7, #8]
 800b87e:	607a      	str	r2, [r7, #4]
 800b880:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b884:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	009b      	lsls	r3, r3, #2
 800b88a:	461a      	mov	r2, r3
 800b88c:	21a5      	movs	r1, #165	; 0xa5
 800b88e:	f002 f93b 	bl	800db08 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b894:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b89c:	3b01      	subs	r3, #1
 800b89e:	009b      	lsls	r3, r3, #2
 800b8a0:	4413      	add	r3, r2
 800b8a2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b8a4:	69bb      	ldr	r3, [r7, #24]
 800b8a6:	f023 0307 	bic.w	r3, r3, #7
 800b8aa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b8ac:	69bb      	ldr	r3, [r7, #24]
 800b8ae:	f003 0307 	and.w	r3, r3, #7
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d00a      	beq.n	800b8cc <prvInitialiseNewTask+0x58>
	__asm volatile
 800b8b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ba:	f383 8811 	msr	BASEPRI, r3
 800b8be:	f3bf 8f6f 	isb	sy
 800b8c2:	f3bf 8f4f 	dsb	sy
 800b8c6:	617b      	str	r3, [r7, #20]
}
 800b8c8:	bf00      	nop
 800b8ca:	e7fe      	b.n	800b8ca <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b8cc:	68bb      	ldr	r3, [r7, #8]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d01f      	beq.n	800b912 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	61fb      	str	r3, [r7, #28]
 800b8d6:	e012      	b.n	800b8fe <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b8d8:	68ba      	ldr	r2, [r7, #8]
 800b8da:	69fb      	ldr	r3, [r7, #28]
 800b8dc:	4413      	add	r3, r2
 800b8de:	7819      	ldrb	r1, [r3, #0]
 800b8e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b8e2:	69fb      	ldr	r3, [r7, #28]
 800b8e4:	4413      	add	r3, r2
 800b8e6:	3334      	adds	r3, #52	; 0x34
 800b8e8:	460a      	mov	r2, r1
 800b8ea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b8ec:	68ba      	ldr	r2, [r7, #8]
 800b8ee:	69fb      	ldr	r3, [r7, #28]
 800b8f0:	4413      	add	r3, r2
 800b8f2:	781b      	ldrb	r3, [r3, #0]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d006      	beq.n	800b906 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b8f8:	69fb      	ldr	r3, [r7, #28]
 800b8fa:	3301      	adds	r3, #1
 800b8fc:	61fb      	str	r3, [r7, #28]
 800b8fe:	69fb      	ldr	r3, [r7, #28]
 800b900:	2b0f      	cmp	r3, #15
 800b902:	d9e9      	bls.n	800b8d8 <prvInitialiseNewTask+0x64>
 800b904:	e000      	b.n	800b908 <prvInitialiseNewTask+0x94>
			{
				break;
 800b906:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b90a:	2200      	movs	r2, #0
 800b90c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b910:	e003      	b.n	800b91a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b914:	2200      	movs	r2, #0
 800b916:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b91a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b91c:	2b37      	cmp	r3, #55	; 0x37
 800b91e:	d901      	bls.n	800b924 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b920:	2337      	movs	r3, #55	; 0x37
 800b922:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b926:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b928:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b92a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b92c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b92e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b932:	2200      	movs	r2, #0
 800b934:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b938:	3304      	adds	r3, #4
 800b93a:	4618      	mov	r0, r3
 800b93c:	f7ff f978 	bl	800ac30 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b942:	3318      	adds	r3, #24
 800b944:	4618      	mov	r0, r3
 800b946:	f7ff f973 	bl	800ac30 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b94a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b94c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b94e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b952:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b958:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b95a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b95c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b95e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b962:	2200      	movs	r2, #0
 800b964:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b968:	2200      	movs	r2, #0
 800b96a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b96e:	683a      	ldr	r2, [r7, #0]
 800b970:	68f9      	ldr	r1, [r7, #12]
 800b972:	69b8      	ldr	r0, [r7, #24]
 800b974:	f001 f928 	bl	800cbc8 <pxPortInitialiseStack>
 800b978:	4602      	mov	r2, r0
 800b97a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b97c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b97e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b980:	2b00      	cmp	r3, #0
 800b982:	d002      	beq.n	800b98a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b986:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b988:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b98a:	bf00      	nop
 800b98c:	3720      	adds	r7, #32
 800b98e:	46bd      	mov	sp, r7
 800b990:	bd80      	pop	{r7, pc}
	...

0800b994 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b994:	b580      	push	{r7, lr}
 800b996:	b082      	sub	sp, #8
 800b998:	af00      	add	r7, sp, #0
 800b99a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b99c:	f001 fa42 	bl	800ce24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b9a0:	4b2d      	ldr	r3, [pc, #180]	; (800ba58 <prvAddNewTaskToReadyList+0xc4>)
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	3301      	adds	r3, #1
 800b9a6:	4a2c      	ldr	r2, [pc, #176]	; (800ba58 <prvAddNewTaskToReadyList+0xc4>)
 800b9a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b9aa:	4b2c      	ldr	r3, [pc, #176]	; (800ba5c <prvAddNewTaskToReadyList+0xc8>)
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d109      	bne.n	800b9c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b9b2:	4a2a      	ldr	r2, [pc, #168]	; (800ba5c <prvAddNewTaskToReadyList+0xc8>)
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b9b8:	4b27      	ldr	r3, [pc, #156]	; (800ba58 <prvAddNewTaskToReadyList+0xc4>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	2b01      	cmp	r3, #1
 800b9be:	d110      	bne.n	800b9e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b9c0:	f000 fc16 	bl	800c1f0 <prvInitialiseTaskLists>
 800b9c4:	e00d      	b.n	800b9e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b9c6:	4b26      	ldr	r3, [pc, #152]	; (800ba60 <prvAddNewTaskToReadyList+0xcc>)
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d109      	bne.n	800b9e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b9ce:	4b23      	ldr	r3, [pc, #140]	; (800ba5c <prvAddNewTaskToReadyList+0xc8>)
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9d8:	429a      	cmp	r2, r3
 800b9da:	d802      	bhi.n	800b9e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b9dc:	4a1f      	ldr	r2, [pc, #124]	; (800ba5c <prvAddNewTaskToReadyList+0xc8>)
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b9e2:	4b20      	ldr	r3, [pc, #128]	; (800ba64 <prvAddNewTaskToReadyList+0xd0>)
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	3301      	adds	r3, #1
 800b9e8:	4a1e      	ldr	r2, [pc, #120]	; (800ba64 <prvAddNewTaskToReadyList+0xd0>)
 800b9ea:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b9ec:	4b1d      	ldr	r3, [pc, #116]	; (800ba64 <prvAddNewTaskToReadyList+0xd0>)
 800b9ee:	681a      	ldr	r2, [r3, #0]
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9f8:	4b1b      	ldr	r3, [pc, #108]	; (800ba68 <prvAddNewTaskToReadyList+0xd4>)
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	429a      	cmp	r2, r3
 800b9fe:	d903      	bls.n	800ba08 <prvAddNewTaskToReadyList+0x74>
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba04:	4a18      	ldr	r2, [pc, #96]	; (800ba68 <prvAddNewTaskToReadyList+0xd4>)
 800ba06:	6013      	str	r3, [r2, #0]
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba0c:	4613      	mov	r3, r2
 800ba0e:	009b      	lsls	r3, r3, #2
 800ba10:	4413      	add	r3, r2
 800ba12:	009b      	lsls	r3, r3, #2
 800ba14:	4a15      	ldr	r2, [pc, #84]	; (800ba6c <prvAddNewTaskToReadyList+0xd8>)
 800ba16:	441a      	add	r2, r3
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	3304      	adds	r3, #4
 800ba1c:	4619      	mov	r1, r3
 800ba1e:	4610      	mov	r0, r2
 800ba20:	f7ff f913 	bl	800ac4a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ba24:	f001 fa2e 	bl	800ce84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ba28:	4b0d      	ldr	r3, [pc, #52]	; (800ba60 <prvAddNewTaskToReadyList+0xcc>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d00e      	beq.n	800ba4e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ba30:	4b0a      	ldr	r3, [pc, #40]	; (800ba5c <prvAddNewTaskToReadyList+0xc8>)
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba3a:	429a      	cmp	r2, r3
 800ba3c:	d207      	bcs.n	800ba4e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ba3e:	4b0c      	ldr	r3, [pc, #48]	; (800ba70 <prvAddNewTaskToReadyList+0xdc>)
 800ba40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba44:	601a      	str	r2, [r3, #0]
 800ba46:	f3bf 8f4f 	dsb	sy
 800ba4a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ba4e:	bf00      	nop
 800ba50:	3708      	adds	r7, #8
 800ba52:	46bd      	mov	sp, r7
 800ba54:	bd80      	pop	{r7, pc}
 800ba56:	bf00      	nop
 800ba58:	20001168 	.word	0x20001168
 800ba5c:	20000c94 	.word	0x20000c94
 800ba60:	20001174 	.word	0x20001174
 800ba64:	20001184 	.word	0x20001184
 800ba68:	20001170 	.word	0x20001170
 800ba6c:	20000c98 	.word	0x20000c98
 800ba70:	e000ed04 	.word	0xe000ed04

0800ba74 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b084      	sub	sp, #16
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d017      	beq.n	800bab6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ba86:	4b13      	ldr	r3, [pc, #76]	; (800bad4 <vTaskDelay+0x60>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d00a      	beq.n	800baa4 <vTaskDelay+0x30>
	__asm volatile
 800ba8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba92:	f383 8811 	msr	BASEPRI, r3
 800ba96:	f3bf 8f6f 	isb	sy
 800ba9a:	f3bf 8f4f 	dsb	sy
 800ba9e:	60bb      	str	r3, [r7, #8]
}
 800baa0:	bf00      	nop
 800baa2:	e7fe      	b.n	800baa2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800baa4:	f000 f880 	bl	800bba8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800baa8:	2100      	movs	r1, #0
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	f000 fcea 	bl	800c484 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bab0:	f000 f888 	bl	800bbc4 <xTaskResumeAll>
 800bab4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d107      	bne.n	800bacc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800babc:	4b06      	ldr	r3, [pc, #24]	; (800bad8 <vTaskDelay+0x64>)
 800babe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bac2:	601a      	str	r2, [r3, #0]
 800bac4:	f3bf 8f4f 	dsb	sy
 800bac8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bacc:	bf00      	nop
 800bace:	3710      	adds	r7, #16
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd80      	pop	{r7, pc}
 800bad4:	20001190 	.word	0x20001190
 800bad8:	e000ed04 	.word	0xe000ed04

0800badc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b08a      	sub	sp, #40	; 0x28
 800bae0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bae2:	2300      	movs	r3, #0
 800bae4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bae6:	2300      	movs	r3, #0
 800bae8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800baea:	463a      	mov	r2, r7
 800baec:	1d39      	adds	r1, r7, #4
 800baee:	f107 0308 	add.w	r3, r7, #8
 800baf2:	4618      	mov	r0, r3
 800baf4:	f7ff f848 	bl	800ab88 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800baf8:	6839      	ldr	r1, [r7, #0]
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	68ba      	ldr	r2, [r7, #8]
 800bafe:	9202      	str	r2, [sp, #8]
 800bb00:	9301      	str	r3, [sp, #4]
 800bb02:	2300      	movs	r3, #0
 800bb04:	9300      	str	r3, [sp, #0]
 800bb06:	2300      	movs	r3, #0
 800bb08:	460a      	mov	r2, r1
 800bb0a:	4921      	ldr	r1, [pc, #132]	; (800bb90 <vTaskStartScheduler+0xb4>)
 800bb0c:	4821      	ldr	r0, [pc, #132]	; (800bb94 <vTaskStartScheduler+0xb8>)
 800bb0e:	f7ff fe0f 	bl	800b730 <xTaskCreateStatic>
 800bb12:	4603      	mov	r3, r0
 800bb14:	4a20      	ldr	r2, [pc, #128]	; (800bb98 <vTaskStartScheduler+0xbc>)
 800bb16:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bb18:	4b1f      	ldr	r3, [pc, #124]	; (800bb98 <vTaskStartScheduler+0xbc>)
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d002      	beq.n	800bb26 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bb20:	2301      	movs	r3, #1
 800bb22:	617b      	str	r3, [r7, #20]
 800bb24:	e001      	b.n	800bb2a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bb26:	2300      	movs	r3, #0
 800bb28:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bb2a:	697b      	ldr	r3, [r7, #20]
 800bb2c:	2b01      	cmp	r3, #1
 800bb2e:	d102      	bne.n	800bb36 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800bb30:	f000 fcfc 	bl	800c52c <xTimerCreateTimerTask>
 800bb34:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bb36:	697b      	ldr	r3, [r7, #20]
 800bb38:	2b01      	cmp	r3, #1
 800bb3a:	d116      	bne.n	800bb6a <vTaskStartScheduler+0x8e>
	__asm volatile
 800bb3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb40:	f383 8811 	msr	BASEPRI, r3
 800bb44:	f3bf 8f6f 	isb	sy
 800bb48:	f3bf 8f4f 	dsb	sy
 800bb4c:	613b      	str	r3, [r7, #16]
}
 800bb4e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bb50:	4b12      	ldr	r3, [pc, #72]	; (800bb9c <vTaskStartScheduler+0xc0>)
 800bb52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb56:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bb58:	4b11      	ldr	r3, [pc, #68]	; (800bba0 <vTaskStartScheduler+0xc4>)
 800bb5a:	2201      	movs	r2, #1
 800bb5c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bb5e:	4b11      	ldr	r3, [pc, #68]	; (800bba4 <vTaskStartScheduler+0xc8>)
 800bb60:	2200      	movs	r2, #0
 800bb62:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bb64:	f001 f8bc 	bl	800cce0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bb68:	e00e      	b.n	800bb88 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bb6a:	697b      	ldr	r3, [r7, #20]
 800bb6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bb70:	d10a      	bne.n	800bb88 <vTaskStartScheduler+0xac>
	__asm volatile
 800bb72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb76:	f383 8811 	msr	BASEPRI, r3
 800bb7a:	f3bf 8f6f 	isb	sy
 800bb7e:	f3bf 8f4f 	dsb	sy
 800bb82:	60fb      	str	r3, [r7, #12]
}
 800bb84:	bf00      	nop
 800bb86:	e7fe      	b.n	800bb86 <vTaskStartScheduler+0xaa>
}
 800bb88:	bf00      	nop
 800bb8a:	3718      	adds	r7, #24
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	bd80      	pop	{r7, pc}
 800bb90:	0800e4b8 	.word	0x0800e4b8
 800bb94:	0800c1c1 	.word	0x0800c1c1
 800bb98:	2000118c 	.word	0x2000118c
 800bb9c:	20001188 	.word	0x20001188
 800bba0:	20001174 	.word	0x20001174
 800bba4:	2000116c 	.word	0x2000116c

0800bba8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bba8:	b480      	push	{r7}
 800bbaa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bbac:	4b04      	ldr	r3, [pc, #16]	; (800bbc0 <vTaskSuspendAll+0x18>)
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	3301      	adds	r3, #1
 800bbb2:	4a03      	ldr	r2, [pc, #12]	; (800bbc0 <vTaskSuspendAll+0x18>)
 800bbb4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bbb6:	bf00      	nop
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbbe:	4770      	bx	lr
 800bbc0:	20001190 	.word	0x20001190

0800bbc4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b084      	sub	sp, #16
 800bbc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bbca:	2300      	movs	r3, #0
 800bbcc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bbce:	2300      	movs	r3, #0
 800bbd0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bbd2:	4b42      	ldr	r3, [pc, #264]	; (800bcdc <xTaskResumeAll+0x118>)
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d10a      	bne.n	800bbf0 <xTaskResumeAll+0x2c>
	__asm volatile
 800bbda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbde:	f383 8811 	msr	BASEPRI, r3
 800bbe2:	f3bf 8f6f 	isb	sy
 800bbe6:	f3bf 8f4f 	dsb	sy
 800bbea:	603b      	str	r3, [r7, #0]
}
 800bbec:	bf00      	nop
 800bbee:	e7fe      	b.n	800bbee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bbf0:	f001 f918 	bl	800ce24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bbf4:	4b39      	ldr	r3, [pc, #228]	; (800bcdc <xTaskResumeAll+0x118>)
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	3b01      	subs	r3, #1
 800bbfa:	4a38      	ldr	r2, [pc, #224]	; (800bcdc <xTaskResumeAll+0x118>)
 800bbfc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bbfe:	4b37      	ldr	r3, [pc, #220]	; (800bcdc <xTaskResumeAll+0x118>)
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d162      	bne.n	800bccc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bc06:	4b36      	ldr	r3, [pc, #216]	; (800bce0 <xTaskResumeAll+0x11c>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d05e      	beq.n	800bccc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bc0e:	e02f      	b.n	800bc70 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc10:	4b34      	ldr	r3, [pc, #208]	; (800bce4 <xTaskResumeAll+0x120>)
 800bc12:	68db      	ldr	r3, [r3, #12]
 800bc14:	68db      	ldr	r3, [r3, #12]
 800bc16:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	3318      	adds	r3, #24
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	f7ff f871 	bl	800ad04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	3304      	adds	r3, #4
 800bc26:	4618      	mov	r0, r3
 800bc28:	f7ff f86c 	bl	800ad04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc30:	4b2d      	ldr	r3, [pc, #180]	; (800bce8 <xTaskResumeAll+0x124>)
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	429a      	cmp	r2, r3
 800bc36:	d903      	bls.n	800bc40 <xTaskResumeAll+0x7c>
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc3c:	4a2a      	ldr	r2, [pc, #168]	; (800bce8 <xTaskResumeAll+0x124>)
 800bc3e:	6013      	str	r3, [r2, #0]
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc44:	4613      	mov	r3, r2
 800bc46:	009b      	lsls	r3, r3, #2
 800bc48:	4413      	add	r3, r2
 800bc4a:	009b      	lsls	r3, r3, #2
 800bc4c:	4a27      	ldr	r2, [pc, #156]	; (800bcec <xTaskResumeAll+0x128>)
 800bc4e:	441a      	add	r2, r3
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	3304      	adds	r3, #4
 800bc54:	4619      	mov	r1, r3
 800bc56:	4610      	mov	r0, r2
 800bc58:	f7fe fff7 	bl	800ac4a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc60:	4b23      	ldr	r3, [pc, #140]	; (800bcf0 <xTaskResumeAll+0x12c>)
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc66:	429a      	cmp	r2, r3
 800bc68:	d302      	bcc.n	800bc70 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800bc6a:	4b22      	ldr	r3, [pc, #136]	; (800bcf4 <xTaskResumeAll+0x130>)
 800bc6c:	2201      	movs	r2, #1
 800bc6e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bc70:	4b1c      	ldr	r3, [pc, #112]	; (800bce4 <xTaskResumeAll+0x120>)
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d1cb      	bne.n	800bc10 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d001      	beq.n	800bc82 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bc7e:	f000 fb55 	bl	800c32c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bc82:	4b1d      	ldr	r3, [pc, #116]	; (800bcf8 <xTaskResumeAll+0x134>)
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d010      	beq.n	800bcb0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bc8e:	f000 f847 	bl	800bd20 <xTaskIncrementTick>
 800bc92:	4603      	mov	r3, r0
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d002      	beq.n	800bc9e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800bc98:	4b16      	ldr	r3, [pc, #88]	; (800bcf4 <xTaskResumeAll+0x130>)
 800bc9a:	2201      	movs	r2, #1
 800bc9c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	3b01      	subs	r3, #1
 800bca2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d1f1      	bne.n	800bc8e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800bcaa:	4b13      	ldr	r3, [pc, #76]	; (800bcf8 <xTaskResumeAll+0x134>)
 800bcac:	2200      	movs	r2, #0
 800bcae:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bcb0:	4b10      	ldr	r3, [pc, #64]	; (800bcf4 <xTaskResumeAll+0x130>)
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d009      	beq.n	800bccc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bcb8:	2301      	movs	r3, #1
 800bcba:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bcbc:	4b0f      	ldr	r3, [pc, #60]	; (800bcfc <xTaskResumeAll+0x138>)
 800bcbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bcc2:	601a      	str	r2, [r3, #0]
 800bcc4:	f3bf 8f4f 	dsb	sy
 800bcc8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bccc:	f001 f8da 	bl	800ce84 <vPortExitCritical>

	return xAlreadyYielded;
 800bcd0:	68bb      	ldr	r3, [r7, #8]
}
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	3710      	adds	r7, #16
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	bd80      	pop	{r7, pc}
 800bcda:	bf00      	nop
 800bcdc:	20001190 	.word	0x20001190
 800bce0:	20001168 	.word	0x20001168
 800bce4:	20001128 	.word	0x20001128
 800bce8:	20001170 	.word	0x20001170
 800bcec:	20000c98 	.word	0x20000c98
 800bcf0:	20000c94 	.word	0x20000c94
 800bcf4:	2000117c 	.word	0x2000117c
 800bcf8:	20001178 	.word	0x20001178
 800bcfc:	e000ed04 	.word	0xe000ed04

0800bd00 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bd00:	b480      	push	{r7}
 800bd02:	b083      	sub	sp, #12
 800bd04:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bd06:	4b05      	ldr	r3, [pc, #20]	; (800bd1c <xTaskGetTickCount+0x1c>)
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bd0c:	687b      	ldr	r3, [r7, #4]
}
 800bd0e:	4618      	mov	r0, r3
 800bd10:	370c      	adds	r7, #12
 800bd12:	46bd      	mov	sp, r7
 800bd14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd18:	4770      	bx	lr
 800bd1a:	bf00      	nop
 800bd1c:	2000116c 	.word	0x2000116c

0800bd20 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b086      	sub	sp, #24
 800bd24:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bd26:	2300      	movs	r3, #0
 800bd28:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd2a:	4b4f      	ldr	r3, [pc, #316]	; (800be68 <xTaskIncrementTick+0x148>)
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	f040 808f 	bne.w	800be52 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bd34:	4b4d      	ldr	r3, [pc, #308]	; (800be6c <xTaskIncrementTick+0x14c>)
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	3301      	adds	r3, #1
 800bd3a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bd3c:	4a4b      	ldr	r2, [pc, #300]	; (800be6c <xTaskIncrementTick+0x14c>)
 800bd3e:	693b      	ldr	r3, [r7, #16]
 800bd40:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bd42:	693b      	ldr	r3, [r7, #16]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d120      	bne.n	800bd8a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800bd48:	4b49      	ldr	r3, [pc, #292]	; (800be70 <xTaskIncrementTick+0x150>)
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d00a      	beq.n	800bd68 <xTaskIncrementTick+0x48>
	__asm volatile
 800bd52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd56:	f383 8811 	msr	BASEPRI, r3
 800bd5a:	f3bf 8f6f 	isb	sy
 800bd5e:	f3bf 8f4f 	dsb	sy
 800bd62:	603b      	str	r3, [r7, #0]
}
 800bd64:	bf00      	nop
 800bd66:	e7fe      	b.n	800bd66 <xTaskIncrementTick+0x46>
 800bd68:	4b41      	ldr	r3, [pc, #260]	; (800be70 <xTaskIncrementTick+0x150>)
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	60fb      	str	r3, [r7, #12]
 800bd6e:	4b41      	ldr	r3, [pc, #260]	; (800be74 <xTaskIncrementTick+0x154>)
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	4a3f      	ldr	r2, [pc, #252]	; (800be70 <xTaskIncrementTick+0x150>)
 800bd74:	6013      	str	r3, [r2, #0]
 800bd76:	4a3f      	ldr	r2, [pc, #252]	; (800be74 <xTaskIncrementTick+0x154>)
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	6013      	str	r3, [r2, #0]
 800bd7c:	4b3e      	ldr	r3, [pc, #248]	; (800be78 <xTaskIncrementTick+0x158>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	3301      	adds	r3, #1
 800bd82:	4a3d      	ldr	r2, [pc, #244]	; (800be78 <xTaskIncrementTick+0x158>)
 800bd84:	6013      	str	r3, [r2, #0]
 800bd86:	f000 fad1 	bl	800c32c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bd8a:	4b3c      	ldr	r3, [pc, #240]	; (800be7c <xTaskIncrementTick+0x15c>)
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	693a      	ldr	r2, [r7, #16]
 800bd90:	429a      	cmp	r2, r3
 800bd92:	d349      	bcc.n	800be28 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bd94:	4b36      	ldr	r3, [pc, #216]	; (800be70 <xTaskIncrementTick+0x150>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d104      	bne.n	800bda8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd9e:	4b37      	ldr	r3, [pc, #220]	; (800be7c <xTaskIncrementTick+0x15c>)
 800bda0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bda4:	601a      	str	r2, [r3, #0]
					break;
 800bda6:	e03f      	b.n	800be28 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bda8:	4b31      	ldr	r3, [pc, #196]	; (800be70 <xTaskIncrementTick+0x150>)
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	68db      	ldr	r3, [r3, #12]
 800bdae:	68db      	ldr	r3, [r3, #12]
 800bdb0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	685b      	ldr	r3, [r3, #4]
 800bdb6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bdb8:	693a      	ldr	r2, [r7, #16]
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	429a      	cmp	r2, r3
 800bdbe:	d203      	bcs.n	800bdc8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bdc0:	4a2e      	ldr	r2, [pc, #184]	; (800be7c <xTaskIncrementTick+0x15c>)
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bdc6:	e02f      	b.n	800be28 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bdc8:	68bb      	ldr	r3, [r7, #8]
 800bdca:	3304      	adds	r3, #4
 800bdcc:	4618      	mov	r0, r3
 800bdce:	f7fe ff99 	bl	800ad04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bdd2:	68bb      	ldr	r3, [r7, #8]
 800bdd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d004      	beq.n	800bde4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bdda:	68bb      	ldr	r3, [r7, #8]
 800bddc:	3318      	adds	r3, #24
 800bdde:	4618      	mov	r0, r3
 800bde0:	f7fe ff90 	bl	800ad04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bde4:	68bb      	ldr	r3, [r7, #8]
 800bde6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bde8:	4b25      	ldr	r3, [pc, #148]	; (800be80 <xTaskIncrementTick+0x160>)
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	429a      	cmp	r2, r3
 800bdee:	d903      	bls.n	800bdf8 <xTaskIncrementTick+0xd8>
 800bdf0:	68bb      	ldr	r3, [r7, #8]
 800bdf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdf4:	4a22      	ldr	r2, [pc, #136]	; (800be80 <xTaskIncrementTick+0x160>)
 800bdf6:	6013      	str	r3, [r2, #0]
 800bdf8:	68bb      	ldr	r3, [r7, #8]
 800bdfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdfc:	4613      	mov	r3, r2
 800bdfe:	009b      	lsls	r3, r3, #2
 800be00:	4413      	add	r3, r2
 800be02:	009b      	lsls	r3, r3, #2
 800be04:	4a1f      	ldr	r2, [pc, #124]	; (800be84 <xTaskIncrementTick+0x164>)
 800be06:	441a      	add	r2, r3
 800be08:	68bb      	ldr	r3, [r7, #8]
 800be0a:	3304      	adds	r3, #4
 800be0c:	4619      	mov	r1, r3
 800be0e:	4610      	mov	r0, r2
 800be10:	f7fe ff1b 	bl	800ac4a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800be14:	68bb      	ldr	r3, [r7, #8]
 800be16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be18:	4b1b      	ldr	r3, [pc, #108]	; (800be88 <xTaskIncrementTick+0x168>)
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be1e:	429a      	cmp	r2, r3
 800be20:	d3b8      	bcc.n	800bd94 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800be22:	2301      	movs	r3, #1
 800be24:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be26:	e7b5      	b.n	800bd94 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800be28:	4b17      	ldr	r3, [pc, #92]	; (800be88 <xTaskIncrementTick+0x168>)
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be2e:	4915      	ldr	r1, [pc, #84]	; (800be84 <xTaskIncrementTick+0x164>)
 800be30:	4613      	mov	r3, r2
 800be32:	009b      	lsls	r3, r3, #2
 800be34:	4413      	add	r3, r2
 800be36:	009b      	lsls	r3, r3, #2
 800be38:	440b      	add	r3, r1
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	2b01      	cmp	r3, #1
 800be3e:	d901      	bls.n	800be44 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800be40:	2301      	movs	r3, #1
 800be42:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800be44:	4b11      	ldr	r3, [pc, #68]	; (800be8c <xTaskIncrementTick+0x16c>)
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d007      	beq.n	800be5c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800be4c:	2301      	movs	r3, #1
 800be4e:	617b      	str	r3, [r7, #20]
 800be50:	e004      	b.n	800be5c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800be52:	4b0f      	ldr	r3, [pc, #60]	; (800be90 <xTaskIncrementTick+0x170>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	3301      	adds	r3, #1
 800be58:	4a0d      	ldr	r2, [pc, #52]	; (800be90 <xTaskIncrementTick+0x170>)
 800be5a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800be5c:	697b      	ldr	r3, [r7, #20]
}
 800be5e:	4618      	mov	r0, r3
 800be60:	3718      	adds	r7, #24
 800be62:	46bd      	mov	sp, r7
 800be64:	bd80      	pop	{r7, pc}
 800be66:	bf00      	nop
 800be68:	20001190 	.word	0x20001190
 800be6c:	2000116c 	.word	0x2000116c
 800be70:	20001120 	.word	0x20001120
 800be74:	20001124 	.word	0x20001124
 800be78:	20001180 	.word	0x20001180
 800be7c:	20001188 	.word	0x20001188
 800be80:	20001170 	.word	0x20001170
 800be84:	20000c98 	.word	0x20000c98
 800be88:	20000c94 	.word	0x20000c94
 800be8c:	2000117c 	.word	0x2000117c
 800be90:	20001178 	.word	0x20001178

0800be94 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800be94:	b480      	push	{r7}
 800be96:	b085      	sub	sp, #20
 800be98:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800be9a:	4b28      	ldr	r3, [pc, #160]	; (800bf3c <vTaskSwitchContext+0xa8>)
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d003      	beq.n	800beaa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bea2:	4b27      	ldr	r3, [pc, #156]	; (800bf40 <vTaskSwitchContext+0xac>)
 800bea4:	2201      	movs	r2, #1
 800bea6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bea8:	e041      	b.n	800bf2e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800beaa:	4b25      	ldr	r3, [pc, #148]	; (800bf40 <vTaskSwitchContext+0xac>)
 800beac:	2200      	movs	r2, #0
 800beae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800beb0:	4b24      	ldr	r3, [pc, #144]	; (800bf44 <vTaskSwitchContext+0xb0>)
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	60fb      	str	r3, [r7, #12]
 800beb6:	e010      	b.n	800beda <vTaskSwitchContext+0x46>
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d10a      	bne.n	800bed4 <vTaskSwitchContext+0x40>
	__asm volatile
 800bebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bec2:	f383 8811 	msr	BASEPRI, r3
 800bec6:	f3bf 8f6f 	isb	sy
 800beca:	f3bf 8f4f 	dsb	sy
 800bece:	607b      	str	r3, [r7, #4]
}
 800bed0:	bf00      	nop
 800bed2:	e7fe      	b.n	800bed2 <vTaskSwitchContext+0x3e>
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	3b01      	subs	r3, #1
 800bed8:	60fb      	str	r3, [r7, #12]
 800beda:	491b      	ldr	r1, [pc, #108]	; (800bf48 <vTaskSwitchContext+0xb4>)
 800bedc:	68fa      	ldr	r2, [r7, #12]
 800bede:	4613      	mov	r3, r2
 800bee0:	009b      	lsls	r3, r3, #2
 800bee2:	4413      	add	r3, r2
 800bee4:	009b      	lsls	r3, r3, #2
 800bee6:	440b      	add	r3, r1
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d0e4      	beq.n	800beb8 <vTaskSwitchContext+0x24>
 800beee:	68fa      	ldr	r2, [r7, #12]
 800bef0:	4613      	mov	r3, r2
 800bef2:	009b      	lsls	r3, r3, #2
 800bef4:	4413      	add	r3, r2
 800bef6:	009b      	lsls	r3, r3, #2
 800bef8:	4a13      	ldr	r2, [pc, #76]	; (800bf48 <vTaskSwitchContext+0xb4>)
 800befa:	4413      	add	r3, r2
 800befc:	60bb      	str	r3, [r7, #8]
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	685b      	ldr	r3, [r3, #4]
 800bf02:	685a      	ldr	r2, [r3, #4]
 800bf04:	68bb      	ldr	r3, [r7, #8]
 800bf06:	605a      	str	r2, [r3, #4]
 800bf08:	68bb      	ldr	r3, [r7, #8]
 800bf0a:	685a      	ldr	r2, [r3, #4]
 800bf0c:	68bb      	ldr	r3, [r7, #8]
 800bf0e:	3308      	adds	r3, #8
 800bf10:	429a      	cmp	r2, r3
 800bf12:	d104      	bne.n	800bf1e <vTaskSwitchContext+0x8a>
 800bf14:	68bb      	ldr	r3, [r7, #8]
 800bf16:	685b      	ldr	r3, [r3, #4]
 800bf18:	685a      	ldr	r2, [r3, #4]
 800bf1a:	68bb      	ldr	r3, [r7, #8]
 800bf1c:	605a      	str	r2, [r3, #4]
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	685b      	ldr	r3, [r3, #4]
 800bf22:	68db      	ldr	r3, [r3, #12]
 800bf24:	4a09      	ldr	r2, [pc, #36]	; (800bf4c <vTaskSwitchContext+0xb8>)
 800bf26:	6013      	str	r3, [r2, #0]
 800bf28:	4a06      	ldr	r2, [pc, #24]	; (800bf44 <vTaskSwitchContext+0xb0>)
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	6013      	str	r3, [r2, #0]
}
 800bf2e:	bf00      	nop
 800bf30:	3714      	adds	r7, #20
 800bf32:	46bd      	mov	sp, r7
 800bf34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf38:	4770      	bx	lr
 800bf3a:	bf00      	nop
 800bf3c:	20001190 	.word	0x20001190
 800bf40:	2000117c 	.word	0x2000117c
 800bf44:	20001170 	.word	0x20001170
 800bf48:	20000c98 	.word	0x20000c98
 800bf4c:	20000c94 	.word	0x20000c94

0800bf50 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	b084      	sub	sp, #16
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	6078      	str	r0, [r7, #4]
 800bf58:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d10a      	bne.n	800bf76 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800bf60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf64:	f383 8811 	msr	BASEPRI, r3
 800bf68:	f3bf 8f6f 	isb	sy
 800bf6c:	f3bf 8f4f 	dsb	sy
 800bf70:	60fb      	str	r3, [r7, #12]
}
 800bf72:	bf00      	nop
 800bf74:	e7fe      	b.n	800bf74 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bf76:	4b07      	ldr	r3, [pc, #28]	; (800bf94 <vTaskPlaceOnEventList+0x44>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	3318      	adds	r3, #24
 800bf7c:	4619      	mov	r1, r3
 800bf7e:	6878      	ldr	r0, [r7, #4]
 800bf80:	f7fe fe87 	bl	800ac92 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bf84:	2101      	movs	r1, #1
 800bf86:	6838      	ldr	r0, [r7, #0]
 800bf88:	f000 fa7c 	bl	800c484 <prvAddCurrentTaskToDelayedList>
}
 800bf8c:	bf00      	nop
 800bf8e:	3710      	adds	r7, #16
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}
 800bf94:	20000c94 	.word	0x20000c94

0800bf98 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b086      	sub	sp, #24
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	60f8      	str	r0, [r7, #12]
 800bfa0:	60b9      	str	r1, [r7, #8]
 800bfa2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d10a      	bne.n	800bfc0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800bfaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfae:	f383 8811 	msr	BASEPRI, r3
 800bfb2:	f3bf 8f6f 	isb	sy
 800bfb6:	f3bf 8f4f 	dsb	sy
 800bfba:	617b      	str	r3, [r7, #20]
}
 800bfbc:	bf00      	nop
 800bfbe:	e7fe      	b.n	800bfbe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bfc0:	4b0a      	ldr	r3, [pc, #40]	; (800bfec <vTaskPlaceOnEventListRestricted+0x54>)
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	3318      	adds	r3, #24
 800bfc6:	4619      	mov	r1, r3
 800bfc8:	68f8      	ldr	r0, [r7, #12]
 800bfca:	f7fe fe3e 	bl	800ac4a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d002      	beq.n	800bfda <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bfd4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bfd8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bfda:	6879      	ldr	r1, [r7, #4]
 800bfdc:	68b8      	ldr	r0, [r7, #8]
 800bfde:	f000 fa51 	bl	800c484 <prvAddCurrentTaskToDelayedList>
	}
 800bfe2:	bf00      	nop
 800bfe4:	3718      	adds	r7, #24
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	bd80      	pop	{r7, pc}
 800bfea:	bf00      	nop
 800bfec:	20000c94 	.word	0x20000c94

0800bff0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b086      	sub	sp, #24
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	68db      	ldr	r3, [r3, #12]
 800bffc:	68db      	ldr	r3, [r3, #12]
 800bffe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	2b00      	cmp	r3, #0
 800c004:	d10a      	bne.n	800c01c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c00a:	f383 8811 	msr	BASEPRI, r3
 800c00e:	f3bf 8f6f 	isb	sy
 800c012:	f3bf 8f4f 	dsb	sy
 800c016:	60fb      	str	r3, [r7, #12]
}
 800c018:	bf00      	nop
 800c01a:	e7fe      	b.n	800c01a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c01c:	693b      	ldr	r3, [r7, #16]
 800c01e:	3318      	adds	r3, #24
 800c020:	4618      	mov	r0, r3
 800c022:	f7fe fe6f 	bl	800ad04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c026:	4b1e      	ldr	r3, [pc, #120]	; (800c0a0 <xTaskRemoveFromEventList+0xb0>)
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d11d      	bne.n	800c06a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c02e:	693b      	ldr	r3, [r7, #16]
 800c030:	3304      	adds	r3, #4
 800c032:	4618      	mov	r0, r3
 800c034:	f7fe fe66 	bl	800ad04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c038:	693b      	ldr	r3, [r7, #16]
 800c03a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c03c:	4b19      	ldr	r3, [pc, #100]	; (800c0a4 <xTaskRemoveFromEventList+0xb4>)
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	429a      	cmp	r2, r3
 800c042:	d903      	bls.n	800c04c <xTaskRemoveFromEventList+0x5c>
 800c044:	693b      	ldr	r3, [r7, #16]
 800c046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c048:	4a16      	ldr	r2, [pc, #88]	; (800c0a4 <xTaskRemoveFromEventList+0xb4>)
 800c04a:	6013      	str	r3, [r2, #0]
 800c04c:	693b      	ldr	r3, [r7, #16]
 800c04e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c050:	4613      	mov	r3, r2
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	4413      	add	r3, r2
 800c056:	009b      	lsls	r3, r3, #2
 800c058:	4a13      	ldr	r2, [pc, #76]	; (800c0a8 <xTaskRemoveFromEventList+0xb8>)
 800c05a:	441a      	add	r2, r3
 800c05c:	693b      	ldr	r3, [r7, #16]
 800c05e:	3304      	adds	r3, #4
 800c060:	4619      	mov	r1, r3
 800c062:	4610      	mov	r0, r2
 800c064:	f7fe fdf1 	bl	800ac4a <vListInsertEnd>
 800c068:	e005      	b.n	800c076 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c06a:	693b      	ldr	r3, [r7, #16]
 800c06c:	3318      	adds	r3, #24
 800c06e:	4619      	mov	r1, r3
 800c070:	480e      	ldr	r0, [pc, #56]	; (800c0ac <xTaskRemoveFromEventList+0xbc>)
 800c072:	f7fe fdea 	bl	800ac4a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c076:	693b      	ldr	r3, [r7, #16]
 800c078:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c07a:	4b0d      	ldr	r3, [pc, #52]	; (800c0b0 <xTaskRemoveFromEventList+0xc0>)
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c080:	429a      	cmp	r2, r3
 800c082:	d905      	bls.n	800c090 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c084:	2301      	movs	r3, #1
 800c086:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c088:	4b0a      	ldr	r3, [pc, #40]	; (800c0b4 <xTaskRemoveFromEventList+0xc4>)
 800c08a:	2201      	movs	r2, #1
 800c08c:	601a      	str	r2, [r3, #0]
 800c08e:	e001      	b.n	800c094 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c090:	2300      	movs	r3, #0
 800c092:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c094:	697b      	ldr	r3, [r7, #20]
}
 800c096:	4618      	mov	r0, r3
 800c098:	3718      	adds	r7, #24
 800c09a:	46bd      	mov	sp, r7
 800c09c:	bd80      	pop	{r7, pc}
 800c09e:	bf00      	nop
 800c0a0:	20001190 	.word	0x20001190
 800c0a4:	20001170 	.word	0x20001170
 800c0a8:	20000c98 	.word	0x20000c98
 800c0ac:	20001128 	.word	0x20001128
 800c0b0:	20000c94 	.word	0x20000c94
 800c0b4:	2000117c 	.word	0x2000117c

0800c0b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c0b8:	b480      	push	{r7}
 800c0ba:	b083      	sub	sp, #12
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c0c0:	4b06      	ldr	r3, [pc, #24]	; (800c0dc <vTaskInternalSetTimeOutState+0x24>)
 800c0c2:	681a      	ldr	r2, [r3, #0]
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c0c8:	4b05      	ldr	r3, [pc, #20]	; (800c0e0 <vTaskInternalSetTimeOutState+0x28>)
 800c0ca:	681a      	ldr	r2, [r3, #0]
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	605a      	str	r2, [r3, #4]
}
 800c0d0:	bf00      	nop
 800c0d2:	370c      	adds	r7, #12
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0da:	4770      	bx	lr
 800c0dc:	20001180 	.word	0x20001180
 800c0e0:	2000116c 	.word	0x2000116c

0800c0e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	b088      	sub	sp, #32
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	6078      	str	r0, [r7, #4]
 800c0ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d10a      	bne.n	800c10a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c0f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0f8:	f383 8811 	msr	BASEPRI, r3
 800c0fc:	f3bf 8f6f 	isb	sy
 800c100:	f3bf 8f4f 	dsb	sy
 800c104:	613b      	str	r3, [r7, #16]
}
 800c106:	bf00      	nop
 800c108:	e7fe      	b.n	800c108 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d10a      	bne.n	800c126 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c110:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c114:	f383 8811 	msr	BASEPRI, r3
 800c118:	f3bf 8f6f 	isb	sy
 800c11c:	f3bf 8f4f 	dsb	sy
 800c120:	60fb      	str	r3, [r7, #12]
}
 800c122:	bf00      	nop
 800c124:	e7fe      	b.n	800c124 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c126:	f000 fe7d 	bl	800ce24 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c12a:	4b1d      	ldr	r3, [pc, #116]	; (800c1a0 <xTaskCheckForTimeOut+0xbc>)
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	685b      	ldr	r3, [r3, #4]
 800c134:	69ba      	ldr	r2, [r7, #24]
 800c136:	1ad3      	subs	r3, r2, r3
 800c138:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c13a:	683b      	ldr	r3, [r7, #0]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c142:	d102      	bne.n	800c14a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c144:	2300      	movs	r3, #0
 800c146:	61fb      	str	r3, [r7, #28]
 800c148:	e023      	b.n	800c192 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681a      	ldr	r2, [r3, #0]
 800c14e:	4b15      	ldr	r3, [pc, #84]	; (800c1a4 <xTaskCheckForTimeOut+0xc0>)
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	429a      	cmp	r2, r3
 800c154:	d007      	beq.n	800c166 <xTaskCheckForTimeOut+0x82>
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	685b      	ldr	r3, [r3, #4]
 800c15a:	69ba      	ldr	r2, [r7, #24]
 800c15c:	429a      	cmp	r2, r3
 800c15e:	d302      	bcc.n	800c166 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c160:	2301      	movs	r3, #1
 800c162:	61fb      	str	r3, [r7, #28]
 800c164:	e015      	b.n	800c192 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	697a      	ldr	r2, [r7, #20]
 800c16c:	429a      	cmp	r2, r3
 800c16e:	d20b      	bcs.n	800c188 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c170:	683b      	ldr	r3, [r7, #0]
 800c172:	681a      	ldr	r2, [r3, #0]
 800c174:	697b      	ldr	r3, [r7, #20]
 800c176:	1ad2      	subs	r2, r2, r3
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c17c:	6878      	ldr	r0, [r7, #4]
 800c17e:	f7ff ff9b 	bl	800c0b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c182:	2300      	movs	r3, #0
 800c184:	61fb      	str	r3, [r7, #28]
 800c186:	e004      	b.n	800c192 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c188:	683b      	ldr	r3, [r7, #0]
 800c18a:	2200      	movs	r2, #0
 800c18c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c18e:	2301      	movs	r3, #1
 800c190:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c192:	f000 fe77 	bl	800ce84 <vPortExitCritical>

	return xReturn;
 800c196:	69fb      	ldr	r3, [r7, #28]
}
 800c198:	4618      	mov	r0, r3
 800c19a:	3720      	adds	r7, #32
 800c19c:	46bd      	mov	sp, r7
 800c19e:	bd80      	pop	{r7, pc}
 800c1a0:	2000116c 	.word	0x2000116c
 800c1a4:	20001180 	.word	0x20001180

0800c1a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c1a8:	b480      	push	{r7}
 800c1aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c1ac:	4b03      	ldr	r3, [pc, #12]	; (800c1bc <vTaskMissedYield+0x14>)
 800c1ae:	2201      	movs	r2, #1
 800c1b0:	601a      	str	r2, [r3, #0]
}
 800c1b2:	bf00      	nop
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ba:	4770      	bx	lr
 800c1bc:	2000117c 	.word	0x2000117c

0800c1c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b082      	sub	sp, #8
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c1c8:	f000 f852 	bl	800c270 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c1cc:	4b06      	ldr	r3, [pc, #24]	; (800c1e8 <prvIdleTask+0x28>)
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	2b01      	cmp	r3, #1
 800c1d2:	d9f9      	bls.n	800c1c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c1d4:	4b05      	ldr	r3, [pc, #20]	; (800c1ec <prvIdleTask+0x2c>)
 800c1d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c1da:	601a      	str	r2, [r3, #0]
 800c1dc:	f3bf 8f4f 	dsb	sy
 800c1e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c1e4:	e7f0      	b.n	800c1c8 <prvIdleTask+0x8>
 800c1e6:	bf00      	nop
 800c1e8:	20000c98 	.word	0x20000c98
 800c1ec:	e000ed04 	.word	0xe000ed04

0800c1f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b082      	sub	sp, #8
 800c1f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	607b      	str	r3, [r7, #4]
 800c1fa:	e00c      	b.n	800c216 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c1fc:	687a      	ldr	r2, [r7, #4]
 800c1fe:	4613      	mov	r3, r2
 800c200:	009b      	lsls	r3, r3, #2
 800c202:	4413      	add	r3, r2
 800c204:	009b      	lsls	r3, r3, #2
 800c206:	4a12      	ldr	r2, [pc, #72]	; (800c250 <prvInitialiseTaskLists+0x60>)
 800c208:	4413      	add	r3, r2
 800c20a:	4618      	mov	r0, r3
 800c20c:	f7fe fcf0 	bl	800abf0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	3301      	adds	r3, #1
 800c214:	607b      	str	r3, [r7, #4]
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	2b37      	cmp	r3, #55	; 0x37
 800c21a:	d9ef      	bls.n	800c1fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c21c:	480d      	ldr	r0, [pc, #52]	; (800c254 <prvInitialiseTaskLists+0x64>)
 800c21e:	f7fe fce7 	bl	800abf0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c222:	480d      	ldr	r0, [pc, #52]	; (800c258 <prvInitialiseTaskLists+0x68>)
 800c224:	f7fe fce4 	bl	800abf0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c228:	480c      	ldr	r0, [pc, #48]	; (800c25c <prvInitialiseTaskLists+0x6c>)
 800c22a:	f7fe fce1 	bl	800abf0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c22e:	480c      	ldr	r0, [pc, #48]	; (800c260 <prvInitialiseTaskLists+0x70>)
 800c230:	f7fe fcde 	bl	800abf0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c234:	480b      	ldr	r0, [pc, #44]	; (800c264 <prvInitialiseTaskLists+0x74>)
 800c236:	f7fe fcdb 	bl	800abf0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c23a:	4b0b      	ldr	r3, [pc, #44]	; (800c268 <prvInitialiseTaskLists+0x78>)
 800c23c:	4a05      	ldr	r2, [pc, #20]	; (800c254 <prvInitialiseTaskLists+0x64>)
 800c23e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c240:	4b0a      	ldr	r3, [pc, #40]	; (800c26c <prvInitialiseTaskLists+0x7c>)
 800c242:	4a05      	ldr	r2, [pc, #20]	; (800c258 <prvInitialiseTaskLists+0x68>)
 800c244:	601a      	str	r2, [r3, #0]
}
 800c246:	bf00      	nop
 800c248:	3708      	adds	r7, #8
 800c24a:	46bd      	mov	sp, r7
 800c24c:	bd80      	pop	{r7, pc}
 800c24e:	bf00      	nop
 800c250:	20000c98 	.word	0x20000c98
 800c254:	200010f8 	.word	0x200010f8
 800c258:	2000110c 	.word	0x2000110c
 800c25c:	20001128 	.word	0x20001128
 800c260:	2000113c 	.word	0x2000113c
 800c264:	20001154 	.word	0x20001154
 800c268:	20001120 	.word	0x20001120
 800c26c:	20001124 	.word	0x20001124

0800c270 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b082      	sub	sp, #8
 800c274:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c276:	e019      	b.n	800c2ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c278:	f000 fdd4 	bl	800ce24 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c27c:	4b10      	ldr	r3, [pc, #64]	; (800c2c0 <prvCheckTasksWaitingTermination+0x50>)
 800c27e:	68db      	ldr	r3, [r3, #12]
 800c280:	68db      	ldr	r3, [r3, #12]
 800c282:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	3304      	adds	r3, #4
 800c288:	4618      	mov	r0, r3
 800c28a:	f7fe fd3b 	bl	800ad04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c28e:	4b0d      	ldr	r3, [pc, #52]	; (800c2c4 <prvCheckTasksWaitingTermination+0x54>)
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	3b01      	subs	r3, #1
 800c294:	4a0b      	ldr	r2, [pc, #44]	; (800c2c4 <prvCheckTasksWaitingTermination+0x54>)
 800c296:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c298:	4b0b      	ldr	r3, [pc, #44]	; (800c2c8 <prvCheckTasksWaitingTermination+0x58>)
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	3b01      	subs	r3, #1
 800c29e:	4a0a      	ldr	r2, [pc, #40]	; (800c2c8 <prvCheckTasksWaitingTermination+0x58>)
 800c2a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c2a2:	f000 fdef 	bl	800ce84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c2a6:	6878      	ldr	r0, [r7, #4]
 800c2a8:	f000 f810 	bl	800c2cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c2ac:	4b06      	ldr	r3, [pc, #24]	; (800c2c8 <prvCheckTasksWaitingTermination+0x58>)
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d1e1      	bne.n	800c278 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c2b4:	bf00      	nop
 800c2b6:	bf00      	nop
 800c2b8:	3708      	adds	r7, #8
 800c2ba:	46bd      	mov	sp, r7
 800c2bc:	bd80      	pop	{r7, pc}
 800c2be:	bf00      	nop
 800c2c0:	2000113c 	.word	0x2000113c
 800c2c4:	20001168 	.word	0x20001168
 800c2c8:	20001150 	.word	0x20001150

0800c2cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	b084      	sub	sp, #16
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d108      	bne.n	800c2f0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	f000 ff8c 	bl	800d200 <vPortFree>
				vPortFree( pxTCB );
 800c2e8:	6878      	ldr	r0, [r7, #4]
 800c2ea:	f000 ff89 	bl	800d200 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c2ee:	e018      	b.n	800c322 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c2f6:	2b01      	cmp	r3, #1
 800c2f8:	d103      	bne.n	800c302 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c2fa:	6878      	ldr	r0, [r7, #4]
 800c2fc:	f000 ff80 	bl	800d200 <vPortFree>
	}
 800c300:	e00f      	b.n	800c322 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c308:	2b02      	cmp	r3, #2
 800c30a:	d00a      	beq.n	800c322 <prvDeleteTCB+0x56>
	__asm volatile
 800c30c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c310:	f383 8811 	msr	BASEPRI, r3
 800c314:	f3bf 8f6f 	isb	sy
 800c318:	f3bf 8f4f 	dsb	sy
 800c31c:	60fb      	str	r3, [r7, #12]
}
 800c31e:	bf00      	nop
 800c320:	e7fe      	b.n	800c320 <prvDeleteTCB+0x54>
	}
 800c322:	bf00      	nop
 800c324:	3710      	adds	r7, #16
 800c326:	46bd      	mov	sp, r7
 800c328:	bd80      	pop	{r7, pc}
	...

0800c32c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c32c:	b480      	push	{r7}
 800c32e:	b083      	sub	sp, #12
 800c330:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c332:	4b0c      	ldr	r3, [pc, #48]	; (800c364 <prvResetNextTaskUnblockTime+0x38>)
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d104      	bne.n	800c346 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c33c:	4b0a      	ldr	r3, [pc, #40]	; (800c368 <prvResetNextTaskUnblockTime+0x3c>)
 800c33e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c342:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c344:	e008      	b.n	800c358 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c346:	4b07      	ldr	r3, [pc, #28]	; (800c364 <prvResetNextTaskUnblockTime+0x38>)
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	68db      	ldr	r3, [r3, #12]
 800c34c:	68db      	ldr	r3, [r3, #12]
 800c34e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	685b      	ldr	r3, [r3, #4]
 800c354:	4a04      	ldr	r2, [pc, #16]	; (800c368 <prvResetNextTaskUnblockTime+0x3c>)
 800c356:	6013      	str	r3, [r2, #0]
}
 800c358:	bf00      	nop
 800c35a:	370c      	adds	r7, #12
 800c35c:	46bd      	mov	sp, r7
 800c35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c362:	4770      	bx	lr
 800c364:	20001120 	.word	0x20001120
 800c368:	20001188 	.word	0x20001188

0800c36c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c36c:	b480      	push	{r7}
 800c36e:	b083      	sub	sp, #12
 800c370:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c372:	4b0b      	ldr	r3, [pc, #44]	; (800c3a0 <xTaskGetSchedulerState+0x34>)
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d102      	bne.n	800c380 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c37a:	2301      	movs	r3, #1
 800c37c:	607b      	str	r3, [r7, #4]
 800c37e:	e008      	b.n	800c392 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c380:	4b08      	ldr	r3, [pc, #32]	; (800c3a4 <xTaskGetSchedulerState+0x38>)
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d102      	bne.n	800c38e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c388:	2302      	movs	r3, #2
 800c38a:	607b      	str	r3, [r7, #4]
 800c38c:	e001      	b.n	800c392 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c38e:	2300      	movs	r3, #0
 800c390:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c392:	687b      	ldr	r3, [r7, #4]
	}
 800c394:	4618      	mov	r0, r3
 800c396:	370c      	adds	r7, #12
 800c398:	46bd      	mov	sp, r7
 800c39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c39e:	4770      	bx	lr
 800c3a0:	20001174 	.word	0x20001174
 800c3a4:	20001190 	.word	0x20001190

0800c3a8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b086      	sub	sp, #24
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d056      	beq.n	800c46c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c3be:	4b2e      	ldr	r3, [pc, #184]	; (800c478 <xTaskPriorityDisinherit+0xd0>)
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	693a      	ldr	r2, [r7, #16]
 800c3c4:	429a      	cmp	r2, r3
 800c3c6:	d00a      	beq.n	800c3de <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c3c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3cc:	f383 8811 	msr	BASEPRI, r3
 800c3d0:	f3bf 8f6f 	isb	sy
 800c3d4:	f3bf 8f4f 	dsb	sy
 800c3d8:	60fb      	str	r3, [r7, #12]
}
 800c3da:	bf00      	nop
 800c3dc:	e7fe      	b.n	800c3dc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c3de:	693b      	ldr	r3, [r7, #16]
 800c3e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d10a      	bne.n	800c3fc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c3e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ea:	f383 8811 	msr	BASEPRI, r3
 800c3ee:	f3bf 8f6f 	isb	sy
 800c3f2:	f3bf 8f4f 	dsb	sy
 800c3f6:	60bb      	str	r3, [r7, #8]
}
 800c3f8:	bf00      	nop
 800c3fa:	e7fe      	b.n	800c3fa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c3fc:	693b      	ldr	r3, [r7, #16]
 800c3fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c400:	1e5a      	subs	r2, r3, #1
 800c402:	693b      	ldr	r3, [r7, #16]
 800c404:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c406:	693b      	ldr	r3, [r7, #16]
 800c408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c40a:	693b      	ldr	r3, [r7, #16]
 800c40c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c40e:	429a      	cmp	r2, r3
 800c410:	d02c      	beq.n	800c46c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c412:	693b      	ldr	r3, [r7, #16]
 800c414:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c416:	2b00      	cmp	r3, #0
 800c418:	d128      	bne.n	800c46c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c41a:	693b      	ldr	r3, [r7, #16]
 800c41c:	3304      	adds	r3, #4
 800c41e:	4618      	mov	r0, r3
 800c420:	f7fe fc70 	bl	800ad04 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c424:	693b      	ldr	r3, [r7, #16]
 800c426:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c428:	693b      	ldr	r3, [r7, #16]
 800c42a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c42c:	693b      	ldr	r3, [r7, #16]
 800c42e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c430:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c434:	693b      	ldr	r3, [r7, #16]
 800c436:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c438:	693b      	ldr	r3, [r7, #16]
 800c43a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c43c:	4b0f      	ldr	r3, [pc, #60]	; (800c47c <xTaskPriorityDisinherit+0xd4>)
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	429a      	cmp	r2, r3
 800c442:	d903      	bls.n	800c44c <xTaskPriorityDisinherit+0xa4>
 800c444:	693b      	ldr	r3, [r7, #16]
 800c446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c448:	4a0c      	ldr	r2, [pc, #48]	; (800c47c <xTaskPriorityDisinherit+0xd4>)
 800c44a:	6013      	str	r3, [r2, #0]
 800c44c:	693b      	ldr	r3, [r7, #16]
 800c44e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c450:	4613      	mov	r3, r2
 800c452:	009b      	lsls	r3, r3, #2
 800c454:	4413      	add	r3, r2
 800c456:	009b      	lsls	r3, r3, #2
 800c458:	4a09      	ldr	r2, [pc, #36]	; (800c480 <xTaskPriorityDisinherit+0xd8>)
 800c45a:	441a      	add	r2, r3
 800c45c:	693b      	ldr	r3, [r7, #16]
 800c45e:	3304      	adds	r3, #4
 800c460:	4619      	mov	r1, r3
 800c462:	4610      	mov	r0, r2
 800c464:	f7fe fbf1 	bl	800ac4a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c468:	2301      	movs	r3, #1
 800c46a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c46c:	697b      	ldr	r3, [r7, #20]
	}
 800c46e:	4618      	mov	r0, r3
 800c470:	3718      	adds	r7, #24
 800c472:	46bd      	mov	sp, r7
 800c474:	bd80      	pop	{r7, pc}
 800c476:	bf00      	nop
 800c478:	20000c94 	.word	0x20000c94
 800c47c:	20001170 	.word	0x20001170
 800c480:	20000c98 	.word	0x20000c98

0800c484 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c484:	b580      	push	{r7, lr}
 800c486:	b084      	sub	sp, #16
 800c488:	af00      	add	r7, sp, #0
 800c48a:	6078      	str	r0, [r7, #4]
 800c48c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c48e:	4b21      	ldr	r3, [pc, #132]	; (800c514 <prvAddCurrentTaskToDelayedList+0x90>)
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c494:	4b20      	ldr	r3, [pc, #128]	; (800c518 <prvAddCurrentTaskToDelayedList+0x94>)
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	3304      	adds	r3, #4
 800c49a:	4618      	mov	r0, r3
 800c49c:	f7fe fc32 	bl	800ad04 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c4a6:	d10a      	bne.n	800c4be <prvAddCurrentTaskToDelayedList+0x3a>
 800c4a8:	683b      	ldr	r3, [r7, #0]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d007      	beq.n	800c4be <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4ae:	4b1a      	ldr	r3, [pc, #104]	; (800c518 <prvAddCurrentTaskToDelayedList+0x94>)
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	3304      	adds	r3, #4
 800c4b4:	4619      	mov	r1, r3
 800c4b6:	4819      	ldr	r0, [pc, #100]	; (800c51c <prvAddCurrentTaskToDelayedList+0x98>)
 800c4b8:	f7fe fbc7 	bl	800ac4a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c4bc:	e026      	b.n	800c50c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c4be:	68fa      	ldr	r2, [r7, #12]
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	4413      	add	r3, r2
 800c4c4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c4c6:	4b14      	ldr	r3, [pc, #80]	; (800c518 <prvAddCurrentTaskToDelayedList+0x94>)
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	68ba      	ldr	r2, [r7, #8]
 800c4cc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c4ce:	68ba      	ldr	r2, [r7, #8]
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	429a      	cmp	r2, r3
 800c4d4:	d209      	bcs.n	800c4ea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4d6:	4b12      	ldr	r3, [pc, #72]	; (800c520 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c4d8:	681a      	ldr	r2, [r3, #0]
 800c4da:	4b0f      	ldr	r3, [pc, #60]	; (800c518 <prvAddCurrentTaskToDelayedList+0x94>)
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	3304      	adds	r3, #4
 800c4e0:	4619      	mov	r1, r3
 800c4e2:	4610      	mov	r0, r2
 800c4e4:	f7fe fbd5 	bl	800ac92 <vListInsert>
}
 800c4e8:	e010      	b.n	800c50c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4ea:	4b0e      	ldr	r3, [pc, #56]	; (800c524 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c4ec:	681a      	ldr	r2, [r3, #0]
 800c4ee:	4b0a      	ldr	r3, [pc, #40]	; (800c518 <prvAddCurrentTaskToDelayedList+0x94>)
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	3304      	adds	r3, #4
 800c4f4:	4619      	mov	r1, r3
 800c4f6:	4610      	mov	r0, r2
 800c4f8:	f7fe fbcb 	bl	800ac92 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c4fc:	4b0a      	ldr	r3, [pc, #40]	; (800c528 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	68ba      	ldr	r2, [r7, #8]
 800c502:	429a      	cmp	r2, r3
 800c504:	d202      	bcs.n	800c50c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c506:	4a08      	ldr	r2, [pc, #32]	; (800c528 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c508:	68bb      	ldr	r3, [r7, #8]
 800c50a:	6013      	str	r3, [r2, #0]
}
 800c50c:	bf00      	nop
 800c50e:	3710      	adds	r7, #16
 800c510:	46bd      	mov	sp, r7
 800c512:	bd80      	pop	{r7, pc}
 800c514:	2000116c 	.word	0x2000116c
 800c518:	20000c94 	.word	0x20000c94
 800c51c:	20001154 	.word	0x20001154
 800c520:	20001124 	.word	0x20001124
 800c524:	20001120 	.word	0x20001120
 800c528:	20001188 	.word	0x20001188

0800c52c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b08a      	sub	sp, #40	; 0x28
 800c530:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c532:	2300      	movs	r3, #0
 800c534:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c536:	f000 fb07 	bl	800cb48 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c53a:	4b1c      	ldr	r3, [pc, #112]	; (800c5ac <xTimerCreateTimerTask+0x80>)
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d021      	beq.n	800c586 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c542:	2300      	movs	r3, #0
 800c544:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c546:	2300      	movs	r3, #0
 800c548:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c54a:	1d3a      	adds	r2, r7, #4
 800c54c:	f107 0108 	add.w	r1, r7, #8
 800c550:	f107 030c 	add.w	r3, r7, #12
 800c554:	4618      	mov	r0, r3
 800c556:	f7fe fb31 	bl	800abbc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c55a:	6879      	ldr	r1, [r7, #4]
 800c55c:	68bb      	ldr	r3, [r7, #8]
 800c55e:	68fa      	ldr	r2, [r7, #12]
 800c560:	9202      	str	r2, [sp, #8]
 800c562:	9301      	str	r3, [sp, #4]
 800c564:	2302      	movs	r3, #2
 800c566:	9300      	str	r3, [sp, #0]
 800c568:	2300      	movs	r3, #0
 800c56a:	460a      	mov	r2, r1
 800c56c:	4910      	ldr	r1, [pc, #64]	; (800c5b0 <xTimerCreateTimerTask+0x84>)
 800c56e:	4811      	ldr	r0, [pc, #68]	; (800c5b4 <xTimerCreateTimerTask+0x88>)
 800c570:	f7ff f8de 	bl	800b730 <xTaskCreateStatic>
 800c574:	4603      	mov	r3, r0
 800c576:	4a10      	ldr	r2, [pc, #64]	; (800c5b8 <xTimerCreateTimerTask+0x8c>)
 800c578:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c57a:	4b0f      	ldr	r3, [pc, #60]	; (800c5b8 <xTimerCreateTimerTask+0x8c>)
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d001      	beq.n	800c586 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c582:	2301      	movs	r3, #1
 800c584:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c586:	697b      	ldr	r3, [r7, #20]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d10a      	bne.n	800c5a2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c58c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c590:	f383 8811 	msr	BASEPRI, r3
 800c594:	f3bf 8f6f 	isb	sy
 800c598:	f3bf 8f4f 	dsb	sy
 800c59c:	613b      	str	r3, [r7, #16]
}
 800c59e:	bf00      	nop
 800c5a0:	e7fe      	b.n	800c5a0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c5a2:	697b      	ldr	r3, [r7, #20]
}
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	3718      	adds	r7, #24
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	bd80      	pop	{r7, pc}
 800c5ac:	200011c4 	.word	0x200011c4
 800c5b0:	0800e4c0 	.word	0x0800e4c0
 800c5b4:	0800c6f1 	.word	0x0800c6f1
 800c5b8:	200011c8 	.word	0x200011c8

0800c5bc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b08a      	sub	sp, #40	; 0x28
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	60f8      	str	r0, [r7, #12]
 800c5c4:	60b9      	str	r1, [r7, #8]
 800c5c6:	607a      	str	r2, [r7, #4]
 800c5c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d10a      	bne.n	800c5ea <xTimerGenericCommand+0x2e>
	__asm volatile
 800c5d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5d8:	f383 8811 	msr	BASEPRI, r3
 800c5dc:	f3bf 8f6f 	isb	sy
 800c5e0:	f3bf 8f4f 	dsb	sy
 800c5e4:	623b      	str	r3, [r7, #32]
}
 800c5e6:	bf00      	nop
 800c5e8:	e7fe      	b.n	800c5e8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c5ea:	4b1a      	ldr	r3, [pc, #104]	; (800c654 <xTimerGenericCommand+0x98>)
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d02a      	beq.n	800c648 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c5f2:	68bb      	ldr	r3, [r7, #8]
 800c5f4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c5fe:	68bb      	ldr	r3, [r7, #8]
 800c600:	2b05      	cmp	r3, #5
 800c602:	dc18      	bgt.n	800c636 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c604:	f7ff feb2 	bl	800c36c <xTaskGetSchedulerState>
 800c608:	4603      	mov	r3, r0
 800c60a:	2b02      	cmp	r3, #2
 800c60c:	d109      	bne.n	800c622 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c60e:	4b11      	ldr	r3, [pc, #68]	; (800c654 <xTimerGenericCommand+0x98>)
 800c610:	6818      	ldr	r0, [r3, #0]
 800c612:	f107 0110 	add.w	r1, r7, #16
 800c616:	2300      	movs	r3, #0
 800c618:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c61a:	f7fe fca1 	bl	800af60 <xQueueGenericSend>
 800c61e:	6278      	str	r0, [r7, #36]	; 0x24
 800c620:	e012      	b.n	800c648 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c622:	4b0c      	ldr	r3, [pc, #48]	; (800c654 <xTimerGenericCommand+0x98>)
 800c624:	6818      	ldr	r0, [r3, #0]
 800c626:	f107 0110 	add.w	r1, r7, #16
 800c62a:	2300      	movs	r3, #0
 800c62c:	2200      	movs	r2, #0
 800c62e:	f7fe fc97 	bl	800af60 <xQueueGenericSend>
 800c632:	6278      	str	r0, [r7, #36]	; 0x24
 800c634:	e008      	b.n	800c648 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c636:	4b07      	ldr	r3, [pc, #28]	; (800c654 <xTimerGenericCommand+0x98>)
 800c638:	6818      	ldr	r0, [r3, #0]
 800c63a:	f107 0110 	add.w	r1, r7, #16
 800c63e:	2300      	movs	r3, #0
 800c640:	683a      	ldr	r2, [r7, #0]
 800c642:	f7fe fd8b 	bl	800b15c <xQueueGenericSendFromISR>
 800c646:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c64a:	4618      	mov	r0, r3
 800c64c:	3728      	adds	r7, #40	; 0x28
 800c64e:	46bd      	mov	sp, r7
 800c650:	bd80      	pop	{r7, pc}
 800c652:	bf00      	nop
 800c654:	200011c4 	.word	0x200011c4

0800c658 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b088      	sub	sp, #32
 800c65c:	af02      	add	r7, sp, #8
 800c65e:	6078      	str	r0, [r7, #4]
 800c660:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c662:	4b22      	ldr	r3, [pc, #136]	; (800c6ec <prvProcessExpiredTimer+0x94>)
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	68db      	ldr	r3, [r3, #12]
 800c668:	68db      	ldr	r3, [r3, #12]
 800c66a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c66c:	697b      	ldr	r3, [r7, #20]
 800c66e:	3304      	adds	r3, #4
 800c670:	4618      	mov	r0, r3
 800c672:	f7fe fb47 	bl	800ad04 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c676:	697b      	ldr	r3, [r7, #20]
 800c678:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c67c:	f003 0304 	and.w	r3, r3, #4
 800c680:	2b00      	cmp	r3, #0
 800c682:	d022      	beq.n	800c6ca <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c684:	697b      	ldr	r3, [r7, #20]
 800c686:	699a      	ldr	r2, [r3, #24]
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	18d1      	adds	r1, r2, r3
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	683a      	ldr	r2, [r7, #0]
 800c690:	6978      	ldr	r0, [r7, #20]
 800c692:	f000 f8d1 	bl	800c838 <prvInsertTimerInActiveList>
 800c696:	4603      	mov	r3, r0
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d01f      	beq.n	800c6dc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c69c:	2300      	movs	r3, #0
 800c69e:	9300      	str	r3, [sp, #0]
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	687a      	ldr	r2, [r7, #4]
 800c6a4:	2100      	movs	r1, #0
 800c6a6:	6978      	ldr	r0, [r7, #20]
 800c6a8:	f7ff ff88 	bl	800c5bc <xTimerGenericCommand>
 800c6ac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c6ae:	693b      	ldr	r3, [r7, #16]
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d113      	bne.n	800c6dc <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c6b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6b8:	f383 8811 	msr	BASEPRI, r3
 800c6bc:	f3bf 8f6f 	isb	sy
 800c6c0:	f3bf 8f4f 	dsb	sy
 800c6c4:	60fb      	str	r3, [r7, #12]
}
 800c6c6:	bf00      	nop
 800c6c8:	e7fe      	b.n	800c6c8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c6ca:	697b      	ldr	r3, [r7, #20]
 800c6cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c6d0:	f023 0301 	bic.w	r3, r3, #1
 800c6d4:	b2da      	uxtb	r2, r3
 800c6d6:	697b      	ldr	r3, [r7, #20]
 800c6d8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c6dc:	697b      	ldr	r3, [r7, #20]
 800c6de:	6a1b      	ldr	r3, [r3, #32]
 800c6e0:	6978      	ldr	r0, [r7, #20]
 800c6e2:	4798      	blx	r3
}
 800c6e4:	bf00      	nop
 800c6e6:	3718      	adds	r7, #24
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bd80      	pop	{r7, pc}
 800c6ec:	200011bc 	.word	0x200011bc

0800c6f0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b084      	sub	sp, #16
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c6f8:	f107 0308 	add.w	r3, r7, #8
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	f000 f857 	bl	800c7b0 <prvGetNextExpireTime>
 800c702:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c704:	68bb      	ldr	r3, [r7, #8]
 800c706:	4619      	mov	r1, r3
 800c708:	68f8      	ldr	r0, [r7, #12]
 800c70a:	f000 f803 	bl	800c714 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c70e:	f000 f8d5 	bl	800c8bc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c712:	e7f1      	b.n	800c6f8 <prvTimerTask+0x8>

0800c714 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b084      	sub	sp, #16
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
 800c71c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c71e:	f7ff fa43 	bl	800bba8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c722:	f107 0308 	add.w	r3, r7, #8
 800c726:	4618      	mov	r0, r3
 800c728:	f000 f866 	bl	800c7f8 <prvSampleTimeNow>
 800c72c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c72e:	68bb      	ldr	r3, [r7, #8]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d130      	bne.n	800c796 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d10a      	bne.n	800c750 <prvProcessTimerOrBlockTask+0x3c>
 800c73a:	687a      	ldr	r2, [r7, #4]
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	429a      	cmp	r2, r3
 800c740:	d806      	bhi.n	800c750 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c742:	f7ff fa3f 	bl	800bbc4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c746:	68f9      	ldr	r1, [r7, #12]
 800c748:	6878      	ldr	r0, [r7, #4]
 800c74a:	f7ff ff85 	bl	800c658 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c74e:	e024      	b.n	800c79a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	2b00      	cmp	r3, #0
 800c754:	d008      	beq.n	800c768 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c756:	4b13      	ldr	r3, [pc, #76]	; (800c7a4 <prvProcessTimerOrBlockTask+0x90>)
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d101      	bne.n	800c764 <prvProcessTimerOrBlockTask+0x50>
 800c760:	2301      	movs	r3, #1
 800c762:	e000      	b.n	800c766 <prvProcessTimerOrBlockTask+0x52>
 800c764:	2300      	movs	r3, #0
 800c766:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c768:	4b0f      	ldr	r3, [pc, #60]	; (800c7a8 <prvProcessTimerOrBlockTask+0x94>)
 800c76a:	6818      	ldr	r0, [r3, #0]
 800c76c:	687a      	ldr	r2, [r7, #4]
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	1ad3      	subs	r3, r2, r3
 800c772:	683a      	ldr	r2, [r7, #0]
 800c774:	4619      	mov	r1, r3
 800c776:	f7fe ffa7 	bl	800b6c8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c77a:	f7ff fa23 	bl	800bbc4 <xTaskResumeAll>
 800c77e:	4603      	mov	r3, r0
 800c780:	2b00      	cmp	r3, #0
 800c782:	d10a      	bne.n	800c79a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c784:	4b09      	ldr	r3, [pc, #36]	; (800c7ac <prvProcessTimerOrBlockTask+0x98>)
 800c786:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c78a:	601a      	str	r2, [r3, #0]
 800c78c:	f3bf 8f4f 	dsb	sy
 800c790:	f3bf 8f6f 	isb	sy
}
 800c794:	e001      	b.n	800c79a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c796:	f7ff fa15 	bl	800bbc4 <xTaskResumeAll>
}
 800c79a:	bf00      	nop
 800c79c:	3710      	adds	r7, #16
 800c79e:	46bd      	mov	sp, r7
 800c7a0:	bd80      	pop	{r7, pc}
 800c7a2:	bf00      	nop
 800c7a4:	200011c0 	.word	0x200011c0
 800c7a8:	200011c4 	.word	0x200011c4
 800c7ac:	e000ed04 	.word	0xe000ed04

0800c7b0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c7b0:	b480      	push	{r7}
 800c7b2:	b085      	sub	sp, #20
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c7b8:	4b0e      	ldr	r3, [pc, #56]	; (800c7f4 <prvGetNextExpireTime+0x44>)
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d101      	bne.n	800c7c6 <prvGetNextExpireTime+0x16>
 800c7c2:	2201      	movs	r2, #1
 800c7c4:	e000      	b.n	800c7c8 <prvGetNextExpireTime+0x18>
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d105      	bne.n	800c7e0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c7d4:	4b07      	ldr	r3, [pc, #28]	; (800c7f4 <prvGetNextExpireTime+0x44>)
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	68db      	ldr	r3, [r3, #12]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	60fb      	str	r3, [r7, #12]
 800c7de:	e001      	b.n	800c7e4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c7e4:	68fb      	ldr	r3, [r7, #12]
}
 800c7e6:	4618      	mov	r0, r3
 800c7e8:	3714      	adds	r7, #20
 800c7ea:	46bd      	mov	sp, r7
 800c7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f0:	4770      	bx	lr
 800c7f2:	bf00      	nop
 800c7f4:	200011bc 	.word	0x200011bc

0800c7f8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b084      	sub	sp, #16
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c800:	f7ff fa7e 	bl	800bd00 <xTaskGetTickCount>
 800c804:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c806:	4b0b      	ldr	r3, [pc, #44]	; (800c834 <prvSampleTimeNow+0x3c>)
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	68fa      	ldr	r2, [r7, #12]
 800c80c:	429a      	cmp	r2, r3
 800c80e:	d205      	bcs.n	800c81c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c810:	f000 f936 	bl	800ca80 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	2201      	movs	r2, #1
 800c818:	601a      	str	r2, [r3, #0]
 800c81a:	e002      	b.n	800c822 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	2200      	movs	r2, #0
 800c820:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c822:	4a04      	ldr	r2, [pc, #16]	; (800c834 <prvSampleTimeNow+0x3c>)
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c828:	68fb      	ldr	r3, [r7, #12]
}
 800c82a:	4618      	mov	r0, r3
 800c82c:	3710      	adds	r7, #16
 800c82e:	46bd      	mov	sp, r7
 800c830:	bd80      	pop	{r7, pc}
 800c832:	bf00      	nop
 800c834:	200011cc 	.word	0x200011cc

0800c838 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b086      	sub	sp, #24
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	60f8      	str	r0, [r7, #12]
 800c840:	60b9      	str	r1, [r7, #8]
 800c842:	607a      	str	r2, [r7, #4]
 800c844:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c846:	2300      	movs	r3, #0
 800c848:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	68ba      	ldr	r2, [r7, #8]
 800c84e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	68fa      	ldr	r2, [r7, #12]
 800c854:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c856:	68ba      	ldr	r2, [r7, #8]
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	429a      	cmp	r2, r3
 800c85c:	d812      	bhi.n	800c884 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c85e:	687a      	ldr	r2, [r7, #4]
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	1ad2      	subs	r2, r2, r3
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	699b      	ldr	r3, [r3, #24]
 800c868:	429a      	cmp	r2, r3
 800c86a:	d302      	bcc.n	800c872 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c86c:	2301      	movs	r3, #1
 800c86e:	617b      	str	r3, [r7, #20]
 800c870:	e01b      	b.n	800c8aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c872:	4b10      	ldr	r3, [pc, #64]	; (800c8b4 <prvInsertTimerInActiveList+0x7c>)
 800c874:	681a      	ldr	r2, [r3, #0]
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	3304      	adds	r3, #4
 800c87a:	4619      	mov	r1, r3
 800c87c:	4610      	mov	r0, r2
 800c87e:	f7fe fa08 	bl	800ac92 <vListInsert>
 800c882:	e012      	b.n	800c8aa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c884:	687a      	ldr	r2, [r7, #4]
 800c886:	683b      	ldr	r3, [r7, #0]
 800c888:	429a      	cmp	r2, r3
 800c88a:	d206      	bcs.n	800c89a <prvInsertTimerInActiveList+0x62>
 800c88c:	68ba      	ldr	r2, [r7, #8]
 800c88e:	683b      	ldr	r3, [r7, #0]
 800c890:	429a      	cmp	r2, r3
 800c892:	d302      	bcc.n	800c89a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c894:	2301      	movs	r3, #1
 800c896:	617b      	str	r3, [r7, #20]
 800c898:	e007      	b.n	800c8aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c89a:	4b07      	ldr	r3, [pc, #28]	; (800c8b8 <prvInsertTimerInActiveList+0x80>)
 800c89c:	681a      	ldr	r2, [r3, #0]
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	3304      	adds	r3, #4
 800c8a2:	4619      	mov	r1, r3
 800c8a4:	4610      	mov	r0, r2
 800c8a6:	f7fe f9f4 	bl	800ac92 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c8aa:	697b      	ldr	r3, [r7, #20]
}
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	3718      	adds	r7, #24
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	bd80      	pop	{r7, pc}
 800c8b4:	200011c0 	.word	0x200011c0
 800c8b8:	200011bc 	.word	0x200011bc

0800c8bc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b08e      	sub	sp, #56	; 0x38
 800c8c0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c8c2:	e0ca      	b.n	800ca5a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	da18      	bge.n	800c8fc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c8ca:	1d3b      	adds	r3, r7, #4
 800c8cc:	3304      	adds	r3, #4
 800c8ce:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c8d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d10a      	bne.n	800c8ec <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c8d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8da:	f383 8811 	msr	BASEPRI, r3
 800c8de:	f3bf 8f6f 	isb	sy
 800c8e2:	f3bf 8f4f 	dsb	sy
 800c8e6:	61fb      	str	r3, [r7, #28]
}
 800c8e8:	bf00      	nop
 800c8ea:	e7fe      	b.n	800c8ea <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c8ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c8f2:	6850      	ldr	r0, [r2, #4]
 800c8f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c8f6:	6892      	ldr	r2, [r2, #8]
 800c8f8:	4611      	mov	r1, r2
 800c8fa:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	f2c0 80ab 	blt.w	800ca5a <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c90a:	695b      	ldr	r3, [r3, #20]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d004      	beq.n	800c91a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c912:	3304      	adds	r3, #4
 800c914:	4618      	mov	r0, r3
 800c916:	f7fe f9f5 	bl	800ad04 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c91a:	463b      	mov	r3, r7
 800c91c:	4618      	mov	r0, r3
 800c91e:	f7ff ff6b 	bl	800c7f8 <prvSampleTimeNow>
 800c922:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2b09      	cmp	r3, #9
 800c928:	f200 8096 	bhi.w	800ca58 <prvProcessReceivedCommands+0x19c>
 800c92c:	a201      	add	r2, pc, #4	; (adr r2, 800c934 <prvProcessReceivedCommands+0x78>)
 800c92e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c932:	bf00      	nop
 800c934:	0800c95d 	.word	0x0800c95d
 800c938:	0800c95d 	.word	0x0800c95d
 800c93c:	0800c95d 	.word	0x0800c95d
 800c940:	0800c9d1 	.word	0x0800c9d1
 800c944:	0800c9e5 	.word	0x0800c9e5
 800c948:	0800ca2f 	.word	0x0800ca2f
 800c94c:	0800c95d 	.word	0x0800c95d
 800c950:	0800c95d 	.word	0x0800c95d
 800c954:	0800c9d1 	.word	0x0800c9d1
 800c958:	0800c9e5 	.word	0x0800c9e5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c95c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c95e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c962:	f043 0301 	orr.w	r3, r3, #1
 800c966:	b2da      	uxtb	r2, r3
 800c968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c96a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c96e:	68ba      	ldr	r2, [r7, #8]
 800c970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c972:	699b      	ldr	r3, [r3, #24]
 800c974:	18d1      	adds	r1, r2, r3
 800c976:	68bb      	ldr	r3, [r7, #8]
 800c978:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c97a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c97c:	f7ff ff5c 	bl	800c838 <prvInsertTimerInActiveList>
 800c980:	4603      	mov	r3, r0
 800c982:	2b00      	cmp	r3, #0
 800c984:	d069      	beq.n	800ca5a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c988:	6a1b      	ldr	r3, [r3, #32]
 800c98a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c98c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c98e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c990:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c994:	f003 0304 	and.w	r3, r3, #4
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d05e      	beq.n	800ca5a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c99c:	68ba      	ldr	r2, [r7, #8]
 800c99e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9a0:	699b      	ldr	r3, [r3, #24]
 800c9a2:	441a      	add	r2, r3
 800c9a4:	2300      	movs	r3, #0
 800c9a6:	9300      	str	r3, [sp, #0]
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	2100      	movs	r1, #0
 800c9ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9ae:	f7ff fe05 	bl	800c5bc <xTimerGenericCommand>
 800c9b2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c9b4:	6a3b      	ldr	r3, [r7, #32]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d14f      	bne.n	800ca5a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c9ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9be:	f383 8811 	msr	BASEPRI, r3
 800c9c2:	f3bf 8f6f 	isb	sy
 800c9c6:	f3bf 8f4f 	dsb	sy
 800c9ca:	61bb      	str	r3, [r7, #24]
}
 800c9cc:	bf00      	nop
 800c9ce:	e7fe      	b.n	800c9ce <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c9d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9d6:	f023 0301 	bic.w	r3, r3, #1
 800c9da:	b2da      	uxtb	r2, r3
 800c9dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c9e2:	e03a      	b.n	800ca5a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c9e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9ea:	f043 0301 	orr.w	r3, r3, #1
 800c9ee:	b2da      	uxtb	r2, r3
 800c9f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c9f6:	68ba      	ldr	r2, [r7, #8]
 800c9f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9fa:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c9fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9fe:	699b      	ldr	r3, [r3, #24]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d10a      	bne.n	800ca1a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ca04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca08:	f383 8811 	msr	BASEPRI, r3
 800ca0c:	f3bf 8f6f 	isb	sy
 800ca10:	f3bf 8f4f 	dsb	sy
 800ca14:	617b      	str	r3, [r7, #20]
}
 800ca16:	bf00      	nop
 800ca18:	e7fe      	b.n	800ca18 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ca1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca1c:	699a      	ldr	r2, [r3, #24]
 800ca1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca20:	18d1      	adds	r1, r2, r3
 800ca22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca26:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca28:	f7ff ff06 	bl	800c838 <prvInsertTimerInActiveList>
					break;
 800ca2c:	e015      	b.n	800ca5a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ca2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca34:	f003 0302 	and.w	r3, r3, #2
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d103      	bne.n	800ca44 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800ca3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca3e:	f000 fbdf 	bl	800d200 <vPortFree>
 800ca42:	e00a      	b.n	800ca5a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ca44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca46:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca4a:	f023 0301 	bic.w	r3, r3, #1
 800ca4e:	b2da      	uxtb	r2, r3
 800ca50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca52:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ca56:	e000      	b.n	800ca5a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800ca58:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ca5a:	4b08      	ldr	r3, [pc, #32]	; (800ca7c <prvProcessReceivedCommands+0x1c0>)
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	1d39      	adds	r1, r7, #4
 800ca60:	2200      	movs	r2, #0
 800ca62:	4618      	mov	r0, r3
 800ca64:	f7fe fc16 	bl	800b294 <xQueueReceive>
 800ca68:	4603      	mov	r3, r0
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	f47f af2a 	bne.w	800c8c4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ca70:	bf00      	nop
 800ca72:	bf00      	nop
 800ca74:	3730      	adds	r7, #48	; 0x30
 800ca76:	46bd      	mov	sp, r7
 800ca78:	bd80      	pop	{r7, pc}
 800ca7a:	bf00      	nop
 800ca7c:	200011c4 	.word	0x200011c4

0800ca80 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b088      	sub	sp, #32
 800ca84:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ca86:	e048      	b.n	800cb1a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ca88:	4b2d      	ldr	r3, [pc, #180]	; (800cb40 <prvSwitchTimerLists+0xc0>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	68db      	ldr	r3, [r3, #12]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca92:	4b2b      	ldr	r3, [pc, #172]	; (800cb40 <prvSwitchTimerLists+0xc0>)
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	68db      	ldr	r3, [r3, #12]
 800ca98:	68db      	ldr	r3, [r3, #12]
 800ca9a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	3304      	adds	r3, #4
 800caa0:	4618      	mov	r0, r3
 800caa2:	f7fe f92f 	bl	800ad04 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	6a1b      	ldr	r3, [r3, #32]
 800caaa:	68f8      	ldr	r0, [r7, #12]
 800caac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cab4:	f003 0304 	and.w	r3, r3, #4
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d02e      	beq.n	800cb1a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	699b      	ldr	r3, [r3, #24]
 800cac0:	693a      	ldr	r2, [r7, #16]
 800cac2:	4413      	add	r3, r2
 800cac4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cac6:	68ba      	ldr	r2, [r7, #8]
 800cac8:	693b      	ldr	r3, [r7, #16]
 800caca:	429a      	cmp	r2, r3
 800cacc:	d90e      	bls.n	800caec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	68ba      	ldr	r2, [r7, #8]
 800cad2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	68fa      	ldr	r2, [r7, #12]
 800cad8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cada:	4b19      	ldr	r3, [pc, #100]	; (800cb40 <prvSwitchTimerLists+0xc0>)
 800cadc:	681a      	ldr	r2, [r3, #0]
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	3304      	adds	r3, #4
 800cae2:	4619      	mov	r1, r3
 800cae4:	4610      	mov	r0, r2
 800cae6:	f7fe f8d4 	bl	800ac92 <vListInsert>
 800caea:	e016      	b.n	800cb1a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800caec:	2300      	movs	r3, #0
 800caee:	9300      	str	r3, [sp, #0]
 800caf0:	2300      	movs	r3, #0
 800caf2:	693a      	ldr	r2, [r7, #16]
 800caf4:	2100      	movs	r1, #0
 800caf6:	68f8      	ldr	r0, [r7, #12]
 800caf8:	f7ff fd60 	bl	800c5bc <xTimerGenericCommand>
 800cafc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d10a      	bne.n	800cb1a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800cb04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb08:	f383 8811 	msr	BASEPRI, r3
 800cb0c:	f3bf 8f6f 	isb	sy
 800cb10:	f3bf 8f4f 	dsb	sy
 800cb14:	603b      	str	r3, [r7, #0]
}
 800cb16:	bf00      	nop
 800cb18:	e7fe      	b.n	800cb18 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cb1a:	4b09      	ldr	r3, [pc, #36]	; (800cb40 <prvSwitchTimerLists+0xc0>)
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d1b1      	bne.n	800ca88 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cb24:	4b06      	ldr	r3, [pc, #24]	; (800cb40 <prvSwitchTimerLists+0xc0>)
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cb2a:	4b06      	ldr	r3, [pc, #24]	; (800cb44 <prvSwitchTimerLists+0xc4>)
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	4a04      	ldr	r2, [pc, #16]	; (800cb40 <prvSwitchTimerLists+0xc0>)
 800cb30:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cb32:	4a04      	ldr	r2, [pc, #16]	; (800cb44 <prvSwitchTimerLists+0xc4>)
 800cb34:	697b      	ldr	r3, [r7, #20]
 800cb36:	6013      	str	r3, [r2, #0]
}
 800cb38:	bf00      	nop
 800cb3a:	3718      	adds	r7, #24
 800cb3c:	46bd      	mov	sp, r7
 800cb3e:	bd80      	pop	{r7, pc}
 800cb40:	200011bc 	.word	0x200011bc
 800cb44:	200011c0 	.word	0x200011c0

0800cb48 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cb48:	b580      	push	{r7, lr}
 800cb4a:	b082      	sub	sp, #8
 800cb4c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cb4e:	f000 f969 	bl	800ce24 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cb52:	4b15      	ldr	r3, [pc, #84]	; (800cba8 <prvCheckForValidListAndQueue+0x60>)
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d120      	bne.n	800cb9c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cb5a:	4814      	ldr	r0, [pc, #80]	; (800cbac <prvCheckForValidListAndQueue+0x64>)
 800cb5c:	f7fe f848 	bl	800abf0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cb60:	4813      	ldr	r0, [pc, #76]	; (800cbb0 <prvCheckForValidListAndQueue+0x68>)
 800cb62:	f7fe f845 	bl	800abf0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cb66:	4b13      	ldr	r3, [pc, #76]	; (800cbb4 <prvCheckForValidListAndQueue+0x6c>)
 800cb68:	4a10      	ldr	r2, [pc, #64]	; (800cbac <prvCheckForValidListAndQueue+0x64>)
 800cb6a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cb6c:	4b12      	ldr	r3, [pc, #72]	; (800cbb8 <prvCheckForValidListAndQueue+0x70>)
 800cb6e:	4a10      	ldr	r2, [pc, #64]	; (800cbb0 <prvCheckForValidListAndQueue+0x68>)
 800cb70:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cb72:	2300      	movs	r3, #0
 800cb74:	9300      	str	r3, [sp, #0]
 800cb76:	4b11      	ldr	r3, [pc, #68]	; (800cbbc <prvCheckForValidListAndQueue+0x74>)
 800cb78:	4a11      	ldr	r2, [pc, #68]	; (800cbc0 <prvCheckForValidListAndQueue+0x78>)
 800cb7a:	2110      	movs	r1, #16
 800cb7c:	200a      	movs	r0, #10
 800cb7e:	f7fe f953 	bl	800ae28 <xQueueGenericCreateStatic>
 800cb82:	4603      	mov	r3, r0
 800cb84:	4a08      	ldr	r2, [pc, #32]	; (800cba8 <prvCheckForValidListAndQueue+0x60>)
 800cb86:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cb88:	4b07      	ldr	r3, [pc, #28]	; (800cba8 <prvCheckForValidListAndQueue+0x60>)
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d005      	beq.n	800cb9c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cb90:	4b05      	ldr	r3, [pc, #20]	; (800cba8 <prvCheckForValidListAndQueue+0x60>)
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	490b      	ldr	r1, [pc, #44]	; (800cbc4 <prvCheckForValidListAndQueue+0x7c>)
 800cb96:	4618      	mov	r0, r3
 800cb98:	f7fe fd6c 	bl	800b674 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cb9c:	f000 f972 	bl	800ce84 <vPortExitCritical>
}
 800cba0:	bf00      	nop
 800cba2:	46bd      	mov	sp, r7
 800cba4:	bd80      	pop	{r7, pc}
 800cba6:	bf00      	nop
 800cba8:	200011c4 	.word	0x200011c4
 800cbac:	20001194 	.word	0x20001194
 800cbb0:	200011a8 	.word	0x200011a8
 800cbb4:	200011bc 	.word	0x200011bc
 800cbb8:	200011c0 	.word	0x200011c0
 800cbbc:	20001270 	.word	0x20001270
 800cbc0:	200011d0 	.word	0x200011d0
 800cbc4:	0800e4c8 	.word	0x0800e4c8

0800cbc8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cbc8:	b480      	push	{r7}
 800cbca:	b085      	sub	sp, #20
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	60f8      	str	r0, [r7, #12]
 800cbd0:	60b9      	str	r1, [r7, #8]
 800cbd2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	3b04      	subs	r3, #4
 800cbd8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cbe0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	3b04      	subs	r3, #4
 800cbe6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cbe8:	68bb      	ldr	r3, [r7, #8]
 800cbea:	f023 0201 	bic.w	r2, r3, #1
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	3b04      	subs	r3, #4
 800cbf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cbf8:	4a0c      	ldr	r2, [pc, #48]	; (800cc2c <pxPortInitialiseStack+0x64>)
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	3b14      	subs	r3, #20
 800cc02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cc04:	687a      	ldr	r2, [r7, #4]
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	3b04      	subs	r3, #4
 800cc0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	f06f 0202 	mvn.w	r2, #2
 800cc16:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	3b20      	subs	r3, #32
 800cc1c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
}
 800cc20:	4618      	mov	r0, r3
 800cc22:	3714      	adds	r7, #20
 800cc24:	46bd      	mov	sp, r7
 800cc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc2a:	4770      	bx	lr
 800cc2c:	0800cc31 	.word	0x0800cc31

0800cc30 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cc30:	b480      	push	{r7}
 800cc32:	b085      	sub	sp, #20
 800cc34:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cc36:	2300      	movs	r3, #0
 800cc38:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cc3a:	4b12      	ldr	r3, [pc, #72]	; (800cc84 <prvTaskExitError+0x54>)
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cc42:	d00a      	beq.n	800cc5a <prvTaskExitError+0x2a>
	__asm volatile
 800cc44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc48:	f383 8811 	msr	BASEPRI, r3
 800cc4c:	f3bf 8f6f 	isb	sy
 800cc50:	f3bf 8f4f 	dsb	sy
 800cc54:	60fb      	str	r3, [r7, #12]
}
 800cc56:	bf00      	nop
 800cc58:	e7fe      	b.n	800cc58 <prvTaskExitError+0x28>
	__asm volatile
 800cc5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc5e:	f383 8811 	msr	BASEPRI, r3
 800cc62:	f3bf 8f6f 	isb	sy
 800cc66:	f3bf 8f4f 	dsb	sy
 800cc6a:	60bb      	str	r3, [r7, #8]
}
 800cc6c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cc6e:	bf00      	nop
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d0fc      	beq.n	800cc70 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cc76:	bf00      	nop
 800cc78:	bf00      	nop
 800cc7a:	3714      	adds	r7, #20
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc82:	4770      	bx	lr
 800cc84:	2000014c 	.word	0x2000014c
	...

0800cc90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cc90:	4b07      	ldr	r3, [pc, #28]	; (800ccb0 <pxCurrentTCBConst2>)
 800cc92:	6819      	ldr	r1, [r3, #0]
 800cc94:	6808      	ldr	r0, [r1, #0]
 800cc96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc9a:	f380 8809 	msr	PSP, r0
 800cc9e:	f3bf 8f6f 	isb	sy
 800cca2:	f04f 0000 	mov.w	r0, #0
 800cca6:	f380 8811 	msr	BASEPRI, r0
 800ccaa:	4770      	bx	lr
 800ccac:	f3af 8000 	nop.w

0800ccb0 <pxCurrentTCBConst2>:
 800ccb0:	20000c94 	.word	0x20000c94
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ccb4:	bf00      	nop
 800ccb6:	bf00      	nop

0800ccb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ccb8:	4808      	ldr	r0, [pc, #32]	; (800ccdc <prvPortStartFirstTask+0x24>)
 800ccba:	6800      	ldr	r0, [r0, #0]
 800ccbc:	6800      	ldr	r0, [r0, #0]
 800ccbe:	f380 8808 	msr	MSP, r0
 800ccc2:	f04f 0000 	mov.w	r0, #0
 800ccc6:	f380 8814 	msr	CONTROL, r0
 800ccca:	b662      	cpsie	i
 800cccc:	b661      	cpsie	f
 800ccce:	f3bf 8f4f 	dsb	sy
 800ccd2:	f3bf 8f6f 	isb	sy
 800ccd6:	df00      	svc	0
 800ccd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ccda:	bf00      	nop
 800ccdc:	e000ed08 	.word	0xe000ed08

0800cce0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cce0:	b580      	push	{r7, lr}
 800cce2:	b086      	sub	sp, #24
 800cce4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cce6:	4b46      	ldr	r3, [pc, #280]	; (800ce00 <xPortStartScheduler+0x120>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	4a46      	ldr	r2, [pc, #280]	; (800ce04 <xPortStartScheduler+0x124>)
 800ccec:	4293      	cmp	r3, r2
 800ccee:	d10a      	bne.n	800cd06 <xPortStartScheduler+0x26>
	__asm volatile
 800ccf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccf4:	f383 8811 	msr	BASEPRI, r3
 800ccf8:	f3bf 8f6f 	isb	sy
 800ccfc:	f3bf 8f4f 	dsb	sy
 800cd00:	613b      	str	r3, [r7, #16]
}
 800cd02:	bf00      	nop
 800cd04:	e7fe      	b.n	800cd04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cd06:	4b3e      	ldr	r3, [pc, #248]	; (800ce00 <xPortStartScheduler+0x120>)
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	4a3f      	ldr	r2, [pc, #252]	; (800ce08 <xPortStartScheduler+0x128>)
 800cd0c:	4293      	cmp	r3, r2
 800cd0e:	d10a      	bne.n	800cd26 <xPortStartScheduler+0x46>
	__asm volatile
 800cd10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd14:	f383 8811 	msr	BASEPRI, r3
 800cd18:	f3bf 8f6f 	isb	sy
 800cd1c:	f3bf 8f4f 	dsb	sy
 800cd20:	60fb      	str	r3, [r7, #12]
}
 800cd22:	bf00      	nop
 800cd24:	e7fe      	b.n	800cd24 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cd26:	4b39      	ldr	r3, [pc, #228]	; (800ce0c <xPortStartScheduler+0x12c>)
 800cd28:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cd2a:	697b      	ldr	r3, [r7, #20]
 800cd2c:	781b      	ldrb	r3, [r3, #0]
 800cd2e:	b2db      	uxtb	r3, r3
 800cd30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	22ff      	movs	r2, #255	; 0xff
 800cd36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cd38:	697b      	ldr	r3, [r7, #20]
 800cd3a:	781b      	ldrb	r3, [r3, #0]
 800cd3c:	b2db      	uxtb	r3, r3
 800cd3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cd40:	78fb      	ldrb	r3, [r7, #3]
 800cd42:	b2db      	uxtb	r3, r3
 800cd44:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cd48:	b2da      	uxtb	r2, r3
 800cd4a:	4b31      	ldr	r3, [pc, #196]	; (800ce10 <xPortStartScheduler+0x130>)
 800cd4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cd4e:	4b31      	ldr	r3, [pc, #196]	; (800ce14 <xPortStartScheduler+0x134>)
 800cd50:	2207      	movs	r2, #7
 800cd52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd54:	e009      	b.n	800cd6a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cd56:	4b2f      	ldr	r3, [pc, #188]	; (800ce14 <xPortStartScheduler+0x134>)
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	3b01      	subs	r3, #1
 800cd5c:	4a2d      	ldr	r2, [pc, #180]	; (800ce14 <xPortStartScheduler+0x134>)
 800cd5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cd60:	78fb      	ldrb	r3, [r7, #3]
 800cd62:	b2db      	uxtb	r3, r3
 800cd64:	005b      	lsls	r3, r3, #1
 800cd66:	b2db      	uxtb	r3, r3
 800cd68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd6a:	78fb      	ldrb	r3, [r7, #3]
 800cd6c:	b2db      	uxtb	r3, r3
 800cd6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd72:	2b80      	cmp	r3, #128	; 0x80
 800cd74:	d0ef      	beq.n	800cd56 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cd76:	4b27      	ldr	r3, [pc, #156]	; (800ce14 <xPortStartScheduler+0x134>)
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	f1c3 0307 	rsb	r3, r3, #7
 800cd7e:	2b04      	cmp	r3, #4
 800cd80:	d00a      	beq.n	800cd98 <xPortStartScheduler+0xb8>
	__asm volatile
 800cd82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd86:	f383 8811 	msr	BASEPRI, r3
 800cd8a:	f3bf 8f6f 	isb	sy
 800cd8e:	f3bf 8f4f 	dsb	sy
 800cd92:	60bb      	str	r3, [r7, #8]
}
 800cd94:	bf00      	nop
 800cd96:	e7fe      	b.n	800cd96 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cd98:	4b1e      	ldr	r3, [pc, #120]	; (800ce14 <xPortStartScheduler+0x134>)
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	021b      	lsls	r3, r3, #8
 800cd9e:	4a1d      	ldr	r2, [pc, #116]	; (800ce14 <xPortStartScheduler+0x134>)
 800cda0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cda2:	4b1c      	ldr	r3, [pc, #112]	; (800ce14 <xPortStartScheduler+0x134>)
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cdaa:	4a1a      	ldr	r2, [pc, #104]	; (800ce14 <xPortStartScheduler+0x134>)
 800cdac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	b2da      	uxtb	r2, r3
 800cdb2:	697b      	ldr	r3, [r7, #20]
 800cdb4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cdb6:	4b18      	ldr	r3, [pc, #96]	; (800ce18 <xPortStartScheduler+0x138>)
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	4a17      	ldr	r2, [pc, #92]	; (800ce18 <xPortStartScheduler+0x138>)
 800cdbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cdc0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cdc2:	4b15      	ldr	r3, [pc, #84]	; (800ce18 <xPortStartScheduler+0x138>)
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	4a14      	ldr	r2, [pc, #80]	; (800ce18 <xPortStartScheduler+0x138>)
 800cdc8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cdcc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cdce:	f000 f8dd 	bl	800cf8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cdd2:	4b12      	ldr	r3, [pc, #72]	; (800ce1c <xPortStartScheduler+0x13c>)
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cdd8:	f000 f8fc 	bl	800cfd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cddc:	4b10      	ldr	r3, [pc, #64]	; (800ce20 <xPortStartScheduler+0x140>)
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	4a0f      	ldr	r2, [pc, #60]	; (800ce20 <xPortStartScheduler+0x140>)
 800cde2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cde6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cde8:	f7ff ff66 	bl	800ccb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cdec:	f7ff f852 	bl	800be94 <vTaskSwitchContext>
	prvTaskExitError();
 800cdf0:	f7ff ff1e 	bl	800cc30 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cdf4:	2300      	movs	r3, #0
}
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	3718      	adds	r7, #24
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	bd80      	pop	{r7, pc}
 800cdfe:	bf00      	nop
 800ce00:	e000ed00 	.word	0xe000ed00
 800ce04:	410fc271 	.word	0x410fc271
 800ce08:	410fc270 	.word	0x410fc270
 800ce0c:	e000e400 	.word	0xe000e400
 800ce10:	200012c0 	.word	0x200012c0
 800ce14:	200012c4 	.word	0x200012c4
 800ce18:	e000ed20 	.word	0xe000ed20
 800ce1c:	2000014c 	.word	0x2000014c
 800ce20:	e000ef34 	.word	0xe000ef34

0800ce24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ce24:	b480      	push	{r7}
 800ce26:	b083      	sub	sp, #12
 800ce28:	af00      	add	r7, sp, #0
	__asm volatile
 800ce2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce2e:	f383 8811 	msr	BASEPRI, r3
 800ce32:	f3bf 8f6f 	isb	sy
 800ce36:	f3bf 8f4f 	dsb	sy
 800ce3a:	607b      	str	r3, [r7, #4]
}
 800ce3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ce3e:	4b0f      	ldr	r3, [pc, #60]	; (800ce7c <vPortEnterCritical+0x58>)
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	3301      	adds	r3, #1
 800ce44:	4a0d      	ldr	r2, [pc, #52]	; (800ce7c <vPortEnterCritical+0x58>)
 800ce46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ce48:	4b0c      	ldr	r3, [pc, #48]	; (800ce7c <vPortEnterCritical+0x58>)
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	2b01      	cmp	r3, #1
 800ce4e:	d10f      	bne.n	800ce70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ce50:	4b0b      	ldr	r3, [pc, #44]	; (800ce80 <vPortEnterCritical+0x5c>)
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	b2db      	uxtb	r3, r3
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d00a      	beq.n	800ce70 <vPortEnterCritical+0x4c>
	__asm volatile
 800ce5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce5e:	f383 8811 	msr	BASEPRI, r3
 800ce62:	f3bf 8f6f 	isb	sy
 800ce66:	f3bf 8f4f 	dsb	sy
 800ce6a:	603b      	str	r3, [r7, #0]
}
 800ce6c:	bf00      	nop
 800ce6e:	e7fe      	b.n	800ce6e <vPortEnterCritical+0x4a>
	}
}
 800ce70:	bf00      	nop
 800ce72:	370c      	adds	r7, #12
 800ce74:	46bd      	mov	sp, r7
 800ce76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce7a:	4770      	bx	lr
 800ce7c:	2000014c 	.word	0x2000014c
 800ce80:	e000ed04 	.word	0xe000ed04

0800ce84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ce84:	b480      	push	{r7}
 800ce86:	b083      	sub	sp, #12
 800ce88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ce8a:	4b12      	ldr	r3, [pc, #72]	; (800ced4 <vPortExitCritical+0x50>)
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d10a      	bne.n	800cea8 <vPortExitCritical+0x24>
	__asm volatile
 800ce92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce96:	f383 8811 	msr	BASEPRI, r3
 800ce9a:	f3bf 8f6f 	isb	sy
 800ce9e:	f3bf 8f4f 	dsb	sy
 800cea2:	607b      	str	r3, [r7, #4]
}
 800cea4:	bf00      	nop
 800cea6:	e7fe      	b.n	800cea6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cea8:	4b0a      	ldr	r3, [pc, #40]	; (800ced4 <vPortExitCritical+0x50>)
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	3b01      	subs	r3, #1
 800ceae:	4a09      	ldr	r2, [pc, #36]	; (800ced4 <vPortExitCritical+0x50>)
 800ceb0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ceb2:	4b08      	ldr	r3, [pc, #32]	; (800ced4 <vPortExitCritical+0x50>)
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d105      	bne.n	800cec6 <vPortExitCritical+0x42>
 800ceba:	2300      	movs	r3, #0
 800cebc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cebe:	683b      	ldr	r3, [r7, #0]
 800cec0:	f383 8811 	msr	BASEPRI, r3
}
 800cec4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cec6:	bf00      	nop
 800cec8:	370c      	adds	r7, #12
 800ceca:	46bd      	mov	sp, r7
 800cecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced0:	4770      	bx	lr
 800ced2:	bf00      	nop
 800ced4:	2000014c 	.word	0x2000014c
	...

0800cee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cee0:	f3ef 8009 	mrs	r0, PSP
 800cee4:	f3bf 8f6f 	isb	sy
 800cee8:	4b15      	ldr	r3, [pc, #84]	; (800cf40 <pxCurrentTCBConst>)
 800ceea:	681a      	ldr	r2, [r3, #0]
 800ceec:	f01e 0f10 	tst.w	lr, #16
 800cef0:	bf08      	it	eq
 800cef2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cef6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cefa:	6010      	str	r0, [r2, #0]
 800cefc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cf00:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cf04:	f380 8811 	msr	BASEPRI, r0
 800cf08:	f3bf 8f4f 	dsb	sy
 800cf0c:	f3bf 8f6f 	isb	sy
 800cf10:	f7fe ffc0 	bl	800be94 <vTaskSwitchContext>
 800cf14:	f04f 0000 	mov.w	r0, #0
 800cf18:	f380 8811 	msr	BASEPRI, r0
 800cf1c:	bc09      	pop	{r0, r3}
 800cf1e:	6819      	ldr	r1, [r3, #0]
 800cf20:	6808      	ldr	r0, [r1, #0]
 800cf22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf26:	f01e 0f10 	tst.w	lr, #16
 800cf2a:	bf08      	it	eq
 800cf2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cf30:	f380 8809 	msr	PSP, r0
 800cf34:	f3bf 8f6f 	isb	sy
 800cf38:	4770      	bx	lr
 800cf3a:	bf00      	nop
 800cf3c:	f3af 8000 	nop.w

0800cf40 <pxCurrentTCBConst>:
 800cf40:	20000c94 	.word	0x20000c94
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cf44:	bf00      	nop
 800cf46:	bf00      	nop

0800cf48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b082      	sub	sp, #8
 800cf4c:	af00      	add	r7, sp, #0
	__asm volatile
 800cf4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf52:	f383 8811 	msr	BASEPRI, r3
 800cf56:	f3bf 8f6f 	isb	sy
 800cf5a:	f3bf 8f4f 	dsb	sy
 800cf5e:	607b      	str	r3, [r7, #4]
}
 800cf60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cf62:	f7fe fedd 	bl	800bd20 <xTaskIncrementTick>
 800cf66:	4603      	mov	r3, r0
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d003      	beq.n	800cf74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cf6c:	4b06      	ldr	r3, [pc, #24]	; (800cf88 <xPortSysTickHandler+0x40>)
 800cf6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf72:	601a      	str	r2, [r3, #0]
 800cf74:	2300      	movs	r3, #0
 800cf76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	f383 8811 	msr	BASEPRI, r3
}
 800cf7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cf80:	bf00      	nop
 800cf82:	3708      	adds	r7, #8
 800cf84:	46bd      	mov	sp, r7
 800cf86:	bd80      	pop	{r7, pc}
 800cf88:	e000ed04 	.word	0xe000ed04

0800cf8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cf8c:	b480      	push	{r7}
 800cf8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cf90:	4b0b      	ldr	r3, [pc, #44]	; (800cfc0 <vPortSetupTimerInterrupt+0x34>)
 800cf92:	2200      	movs	r2, #0
 800cf94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cf96:	4b0b      	ldr	r3, [pc, #44]	; (800cfc4 <vPortSetupTimerInterrupt+0x38>)
 800cf98:	2200      	movs	r2, #0
 800cf9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cf9c:	4b0a      	ldr	r3, [pc, #40]	; (800cfc8 <vPortSetupTimerInterrupt+0x3c>)
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	4a0a      	ldr	r2, [pc, #40]	; (800cfcc <vPortSetupTimerInterrupt+0x40>)
 800cfa2:	fba2 2303 	umull	r2, r3, r2, r3
 800cfa6:	099b      	lsrs	r3, r3, #6
 800cfa8:	4a09      	ldr	r2, [pc, #36]	; (800cfd0 <vPortSetupTimerInterrupt+0x44>)
 800cfaa:	3b01      	subs	r3, #1
 800cfac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cfae:	4b04      	ldr	r3, [pc, #16]	; (800cfc0 <vPortSetupTimerInterrupt+0x34>)
 800cfb0:	2207      	movs	r2, #7
 800cfb2:	601a      	str	r2, [r3, #0]
}
 800cfb4:	bf00      	nop
 800cfb6:	46bd      	mov	sp, r7
 800cfb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfbc:	4770      	bx	lr
 800cfbe:	bf00      	nop
 800cfc0:	e000e010 	.word	0xe000e010
 800cfc4:	e000e018 	.word	0xe000e018
 800cfc8:	20000140 	.word	0x20000140
 800cfcc:	10624dd3 	.word	0x10624dd3
 800cfd0:	e000e014 	.word	0xe000e014

0800cfd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cfd4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cfe4 <vPortEnableVFP+0x10>
 800cfd8:	6801      	ldr	r1, [r0, #0]
 800cfda:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cfde:	6001      	str	r1, [r0, #0]
 800cfe0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cfe2:	bf00      	nop
 800cfe4:	e000ed88 	.word	0xe000ed88

0800cfe8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cfe8:	b480      	push	{r7}
 800cfea:	b085      	sub	sp, #20
 800cfec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cfee:	f3ef 8305 	mrs	r3, IPSR
 800cff2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	2b0f      	cmp	r3, #15
 800cff8:	d914      	bls.n	800d024 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cffa:	4a17      	ldr	r2, [pc, #92]	; (800d058 <vPortValidateInterruptPriority+0x70>)
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	4413      	add	r3, r2
 800d000:	781b      	ldrb	r3, [r3, #0]
 800d002:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d004:	4b15      	ldr	r3, [pc, #84]	; (800d05c <vPortValidateInterruptPriority+0x74>)
 800d006:	781b      	ldrb	r3, [r3, #0]
 800d008:	7afa      	ldrb	r2, [r7, #11]
 800d00a:	429a      	cmp	r2, r3
 800d00c:	d20a      	bcs.n	800d024 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d00e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d012:	f383 8811 	msr	BASEPRI, r3
 800d016:	f3bf 8f6f 	isb	sy
 800d01a:	f3bf 8f4f 	dsb	sy
 800d01e:	607b      	str	r3, [r7, #4]
}
 800d020:	bf00      	nop
 800d022:	e7fe      	b.n	800d022 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d024:	4b0e      	ldr	r3, [pc, #56]	; (800d060 <vPortValidateInterruptPriority+0x78>)
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d02c:	4b0d      	ldr	r3, [pc, #52]	; (800d064 <vPortValidateInterruptPriority+0x7c>)
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	429a      	cmp	r2, r3
 800d032:	d90a      	bls.n	800d04a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d034:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d038:	f383 8811 	msr	BASEPRI, r3
 800d03c:	f3bf 8f6f 	isb	sy
 800d040:	f3bf 8f4f 	dsb	sy
 800d044:	603b      	str	r3, [r7, #0]
}
 800d046:	bf00      	nop
 800d048:	e7fe      	b.n	800d048 <vPortValidateInterruptPriority+0x60>
	}
 800d04a:	bf00      	nop
 800d04c:	3714      	adds	r7, #20
 800d04e:	46bd      	mov	sp, r7
 800d050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d054:	4770      	bx	lr
 800d056:	bf00      	nop
 800d058:	e000e3f0 	.word	0xe000e3f0
 800d05c:	200012c0 	.word	0x200012c0
 800d060:	e000ed0c 	.word	0xe000ed0c
 800d064:	200012c4 	.word	0x200012c4

0800d068 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d068:	b580      	push	{r7, lr}
 800d06a:	b08a      	sub	sp, #40	; 0x28
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d070:	2300      	movs	r3, #0
 800d072:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d074:	f7fe fd98 	bl	800bba8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d078:	4b5b      	ldr	r3, [pc, #364]	; (800d1e8 <pvPortMalloc+0x180>)
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d101      	bne.n	800d084 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d080:	f000 f920 	bl	800d2c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d084:	4b59      	ldr	r3, [pc, #356]	; (800d1ec <pvPortMalloc+0x184>)
 800d086:	681a      	ldr	r2, [r3, #0]
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	4013      	ands	r3, r2
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	f040 8093 	bne.w	800d1b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d01d      	beq.n	800d0d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d098:	2208      	movs	r2, #8
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	4413      	add	r3, r2
 800d09e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	f003 0307 	and.w	r3, r3, #7
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d014      	beq.n	800d0d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	f023 0307 	bic.w	r3, r3, #7
 800d0b0:	3308      	adds	r3, #8
 800d0b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	f003 0307 	and.w	r3, r3, #7
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d00a      	beq.n	800d0d4 <pvPortMalloc+0x6c>
	__asm volatile
 800d0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0c2:	f383 8811 	msr	BASEPRI, r3
 800d0c6:	f3bf 8f6f 	isb	sy
 800d0ca:	f3bf 8f4f 	dsb	sy
 800d0ce:	617b      	str	r3, [r7, #20]
}
 800d0d0:	bf00      	nop
 800d0d2:	e7fe      	b.n	800d0d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d06e      	beq.n	800d1b8 <pvPortMalloc+0x150>
 800d0da:	4b45      	ldr	r3, [pc, #276]	; (800d1f0 <pvPortMalloc+0x188>)
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	687a      	ldr	r2, [r7, #4]
 800d0e0:	429a      	cmp	r2, r3
 800d0e2:	d869      	bhi.n	800d1b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d0e4:	4b43      	ldr	r3, [pc, #268]	; (800d1f4 <pvPortMalloc+0x18c>)
 800d0e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d0e8:	4b42      	ldr	r3, [pc, #264]	; (800d1f4 <pvPortMalloc+0x18c>)
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d0ee:	e004      	b.n	800d0fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d0fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0fc:	685b      	ldr	r3, [r3, #4]
 800d0fe:	687a      	ldr	r2, [r7, #4]
 800d100:	429a      	cmp	r2, r3
 800d102:	d903      	bls.n	800d10c <pvPortMalloc+0xa4>
 800d104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d1f1      	bne.n	800d0f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d10c:	4b36      	ldr	r3, [pc, #216]	; (800d1e8 <pvPortMalloc+0x180>)
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d112:	429a      	cmp	r2, r3
 800d114:	d050      	beq.n	800d1b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d116:	6a3b      	ldr	r3, [r7, #32]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	2208      	movs	r2, #8
 800d11c:	4413      	add	r3, r2
 800d11e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d122:	681a      	ldr	r2, [r3, #0]
 800d124:	6a3b      	ldr	r3, [r7, #32]
 800d126:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d12a:	685a      	ldr	r2, [r3, #4]
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	1ad2      	subs	r2, r2, r3
 800d130:	2308      	movs	r3, #8
 800d132:	005b      	lsls	r3, r3, #1
 800d134:	429a      	cmp	r2, r3
 800d136:	d91f      	bls.n	800d178 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d138:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	4413      	add	r3, r2
 800d13e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d140:	69bb      	ldr	r3, [r7, #24]
 800d142:	f003 0307 	and.w	r3, r3, #7
 800d146:	2b00      	cmp	r3, #0
 800d148:	d00a      	beq.n	800d160 <pvPortMalloc+0xf8>
	__asm volatile
 800d14a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d14e:	f383 8811 	msr	BASEPRI, r3
 800d152:	f3bf 8f6f 	isb	sy
 800d156:	f3bf 8f4f 	dsb	sy
 800d15a:	613b      	str	r3, [r7, #16]
}
 800d15c:	bf00      	nop
 800d15e:	e7fe      	b.n	800d15e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d162:	685a      	ldr	r2, [r3, #4]
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	1ad2      	subs	r2, r2, r3
 800d168:	69bb      	ldr	r3, [r7, #24]
 800d16a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d16c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d16e:	687a      	ldr	r2, [r7, #4]
 800d170:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d172:	69b8      	ldr	r0, [r7, #24]
 800d174:	f000 f908 	bl	800d388 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d178:	4b1d      	ldr	r3, [pc, #116]	; (800d1f0 <pvPortMalloc+0x188>)
 800d17a:	681a      	ldr	r2, [r3, #0]
 800d17c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d17e:	685b      	ldr	r3, [r3, #4]
 800d180:	1ad3      	subs	r3, r2, r3
 800d182:	4a1b      	ldr	r2, [pc, #108]	; (800d1f0 <pvPortMalloc+0x188>)
 800d184:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d186:	4b1a      	ldr	r3, [pc, #104]	; (800d1f0 <pvPortMalloc+0x188>)
 800d188:	681a      	ldr	r2, [r3, #0]
 800d18a:	4b1b      	ldr	r3, [pc, #108]	; (800d1f8 <pvPortMalloc+0x190>)
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	429a      	cmp	r2, r3
 800d190:	d203      	bcs.n	800d19a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d192:	4b17      	ldr	r3, [pc, #92]	; (800d1f0 <pvPortMalloc+0x188>)
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	4a18      	ldr	r2, [pc, #96]	; (800d1f8 <pvPortMalloc+0x190>)
 800d198:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d19a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d19c:	685a      	ldr	r2, [r3, #4]
 800d19e:	4b13      	ldr	r3, [pc, #76]	; (800d1ec <pvPortMalloc+0x184>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	431a      	orrs	r2, r3
 800d1a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d1a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d1ae:	4b13      	ldr	r3, [pc, #76]	; (800d1fc <pvPortMalloc+0x194>)
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	3301      	adds	r3, #1
 800d1b4:	4a11      	ldr	r2, [pc, #68]	; (800d1fc <pvPortMalloc+0x194>)
 800d1b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d1b8:	f7fe fd04 	bl	800bbc4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d1bc:	69fb      	ldr	r3, [r7, #28]
 800d1be:	f003 0307 	and.w	r3, r3, #7
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d00a      	beq.n	800d1dc <pvPortMalloc+0x174>
	__asm volatile
 800d1c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1ca:	f383 8811 	msr	BASEPRI, r3
 800d1ce:	f3bf 8f6f 	isb	sy
 800d1d2:	f3bf 8f4f 	dsb	sy
 800d1d6:	60fb      	str	r3, [r7, #12]
}
 800d1d8:	bf00      	nop
 800d1da:	e7fe      	b.n	800d1da <pvPortMalloc+0x172>
	return pvReturn;
 800d1dc:	69fb      	ldr	r3, [r7, #28]
}
 800d1de:	4618      	mov	r0, r3
 800d1e0:	3728      	adds	r7, #40	; 0x28
 800d1e2:	46bd      	mov	sp, r7
 800d1e4:	bd80      	pop	{r7, pc}
 800d1e6:	bf00      	nop
 800d1e8:	20004ed0 	.word	0x20004ed0
 800d1ec:	20004ee4 	.word	0x20004ee4
 800d1f0:	20004ed4 	.word	0x20004ed4
 800d1f4:	20004ec8 	.word	0x20004ec8
 800d1f8:	20004ed8 	.word	0x20004ed8
 800d1fc:	20004edc 	.word	0x20004edc

0800d200 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d200:	b580      	push	{r7, lr}
 800d202:	b086      	sub	sp, #24
 800d204:	af00      	add	r7, sp, #0
 800d206:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d04d      	beq.n	800d2ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d212:	2308      	movs	r3, #8
 800d214:	425b      	negs	r3, r3
 800d216:	697a      	ldr	r2, [r7, #20]
 800d218:	4413      	add	r3, r2
 800d21a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d21c:	697b      	ldr	r3, [r7, #20]
 800d21e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d220:	693b      	ldr	r3, [r7, #16]
 800d222:	685a      	ldr	r2, [r3, #4]
 800d224:	4b24      	ldr	r3, [pc, #144]	; (800d2b8 <vPortFree+0xb8>)
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	4013      	ands	r3, r2
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d10a      	bne.n	800d244 <vPortFree+0x44>
	__asm volatile
 800d22e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d232:	f383 8811 	msr	BASEPRI, r3
 800d236:	f3bf 8f6f 	isb	sy
 800d23a:	f3bf 8f4f 	dsb	sy
 800d23e:	60fb      	str	r3, [r7, #12]
}
 800d240:	bf00      	nop
 800d242:	e7fe      	b.n	800d242 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d244:	693b      	ldr	r3, [r7, #16]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d00a      	beq.n	800d262 <vPortFree+0x62>
	__asm volatile
 800d24c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d250:	f383 8811 	msr	BASEPRI, r3
 800d254:	f3bf 8f6f 	isb	sy
 800d258:	f3bf 8f4f 	dsb	sy
 800d25c:	60bb      	str	r3, [r7, #8]
}
 800d25e:	bf00      	nop
 800d260:	e7fe      	b.n	800d260 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d262:	693b      	ldr	r3, [r7, #16]
 800d264:	685a      	ldr	r2, [r3, #4]
 800d266:	4b14      	ldr	r3, [pc, #80]	; (800d2b8 <vPortFree+0xb8>)
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	4013      	ands	r3, r2
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d01e      	beq.n	800d2ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d270:	693b      	ldr	r3, [r7, #16]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d11a      	bne.n	800d2ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d278:	693b      	ldr	r3, [r7, #16]
 800d27a:	685a      	ldr	r2, [r3, #4]
 800d27c:	4b0e      	ldr	r3, [pc, #56]	; (800d2b8 <vPortFree+0xb8>)
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	43db      	mvns	r3, r3
 800d282:	401a      	ands	r2, r3
 800d284:	693b      	ldr	r3, [r7, #16]
 800d286:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d288:	f7fe fc8e 	bl	800bba8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d28c:	693b      	ldr	r3, [r7, #16]
 800d28e:	685a      	ldr	r2, [r3, #4]
 800d290:	4b0a      	ldr	r3, [pc, #40]	; (800d2bc <vPortFree+0xbc>)
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	4413      	add	r3, r2
 800d296:	4a09      	ldr	r2, [pc, #36]	; (800d2bc <vPortFree+0xbc>)
 800d298:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d29a:	6938      	ldr	r0, [r7, #16]
 800d29c:	f000 f874 	bl	800d388 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d2a0:	4b07      	ldr	r3, [pc, #28]	; (800d2c0 <vPortFree+0xc0>)
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	3301      	adds	r3, #1
 800d2a6:	4a06      	ldr	r2, [pc, #24]	; (800d2c0 <vPortFree+0xc0>)
 800d2a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d2aa:	f7fe fc8b 	bl	800bbc4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d2ae:	bf00      	nop
 800d2b0:	3718      	adds	r7, #24
 800d2b2:	46bd      	mov	sp, r7
 800d2b4:	bd80      	pop	{r7, pc}
 800d2b6:	bf00      	nop
 800d2b8:	20004ee4 	.word	0x20004ee4
 800d2bc:	20004ed4 	.word	0x20004ed4
 800d2c0:	20004ee0 	.word	0x20004ee0

0800d2c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d2c4:	b480      	push	{r7}
 800d2c6:	b085      	sub	sp, #20
 800d2c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d2ca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d2ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d2d0:	4b27      	ldr	r3, [pc, #156]	; (800d370 <prvHeapInit+0xac>)
 800d2d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	f003 0307 	and.w	r3, r3, #7
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d00c      	beq.n	800d2f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	3307      	adds	r3, #7
 800d2e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	f023 0307 	bic.w	r3, r3, #7
 800d2ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d2ec:	68ba      	ldr	r2, [r7, #8]
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	1ad3      	subs	r3, r2, r3
 800d2f2:	4a1f      	ldr	r2, [pc, #124]	; (800d370 <prvHeapInit+0xac>)
 800d2f4:	4413      	add	r3, r2
 800d2f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d2fc:	4a1d      	ldr	r2, [pc, #116]	; (800d374 <prvHeapInit+0xb0>)
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d302:	4b1c      	ldr	r3, [pc, #112]	; (800d374 <prvHeapInit+0xb0>)
 800d304:	2200      	movs	r2, #0
 800d306:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	68ba      	ldr	r2, [r7, #8]
 800d30c:	4413      	add	r3, r2
 800d30e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d310:	2208      	movs	r2, #8
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	1a9b      	subs	r3, r3, r2
 800d316:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	f023 0307 	bic.w	r3, r3, #7
 800d31e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	4a15      	ldr	r2, [pc, #84]	; (800d378 <prvHeapInit+0xb4>)
 800d324:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d326:	4b14      	ldr	r3, [pc, #80]	; (800d378 <prvHeapInit+0xb4>)
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	2200      	movs	r2, #0
 800d32c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d32e:	4b12      	ldr	r3, [pc, #72]	; (800d378 <prvHeapInit+0xb4>)
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	2200      	movs	r2, #0
 800d334:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d33a:	683b      	ldr	r3, [r7, #0]
 800d33c:	68fa      	ldr	r2, [r7, #12]
 800d33e:	1ad2      	subs	r2, r2, r3
 800d340:	683b      	ldr	r3, [r7, #0]
 800d342:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d344:	4b0c      	ldr	r3, [pc, #48]	; (800d378 <prvHeapInit+0xb4>)
 800d346:	681a      	ldr	r2, [r3, #0]
 800d348:	683b      	ldr	r3, [r7, #0]
 800d34a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d34c:	683b      	ldr	r3, [r7, #0]
 800d34e:	685b      	ldr	r3, [r3, #4]
 800d350:	4a0a      	ldr	r2, [pc, #40]	; (800d37c <prvHeapInit+0xb8>)
 800d352:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d354:	683b      	ldr	r3, [r7, #0]
 800d356:	685b      	ldr	r3, [r3, #4]
 800d358:	4a09      	ldr	r2, [pc, #36]	; (800d380 <prvHeapInit+0xbc>)
 800d35a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d35c:	4b09      	ldr	r3, [pc, #36]	; (800d384 <prvHeapInit+0xc0>)
 800d35e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d362:	601a      	str	r2, [r3, #0]
}
 800d364:	bf00      	nop
 800d366:	3714      	adds	r7, #20
 800d368:	46bd      	mov	sp, r7
 800d36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d36e:	4770      	bx	lr
 800d370:	200012c8 	.word	0x200012c8
 800d374:	20004ec8 	.word	0x20004ec8
 800d378:	20004ed0 	.word	0x20004ed0
 800d37c:	20004ed8 	.word	0x20004ed8
 800d380:	20004ed4 	.word	0x20004ed4
 800d384:	20004ee4 	.word	0x20004ee4

0800d388 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d388:	b480      	push	{r7}
 800d38a:	b085      	sub	sp, #20
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d390:	4b28      	ldr	r3, [pc, #160]	; (800d434 <prvInsertBlockIntoFreeList+0xac>)
 800d392:	60fb      	str	r3, [r7, #12]
 800d394:	e002      	b.n	800d39c <prvInsertBlockIntoFreeList+0x14>
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	60fb      	str	r3, [r7, #12]
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	687a      	ldr	r2, [r7, #4]
 800d3a2:	429a      	cmp	r2, r3
 800d3a4:	d8f7      	bhi.n	800d396 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	685b      	ldr	r3, [r3, #4]
 800d3ae:	68ba      	ldr	r2, [r7, #8]
 800d3b0:	4413      	add	r3, r2
 800d3b2:	687a      	ldr	r2, [r7, #4]
 800d3b4:	429a      	cmp	r2, r3
 800d3b6:	d108      	bne.n	800d3ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	685a      	ldr	r2, [r3, #4]
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	685b      	ldr	r3, [r3, #4]
 800d3c0:	441a      	add	r2, r3
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	685b      	ldr	r3, [r3, #4]
 800d3d2:	68ba      	ldr	r2, [r7, #8]
 800d3d4:	441a      	add	r2, r3
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	429a      	cmp	r2, r3
 800d3dc:	d118      	bne.n	800d410 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	681a      	ldr	r2, [r3, #0]
 800d3e2:	4b15      	ldr	r3, [pc, #84]	; (800d438 <prvInsertBlockIntoFreeList+0xb0>)
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	429a      	cmp	r2, r3
 800d3e8:	d00d      	beq.n	800d406 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	685a      	ldr	r2, [r3, #4]
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	685b      	ldr	r3, [r3, #4]
 800d3f4:	441a      	add	r2, r3
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	681a      	ldr	r2, [r3, #0]
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	601a      	str	r2, [r3, #0]
 800d404:	e008      	b.n	800d418 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d406:	4b0c      	ldr	r3, [pc, #48]	; (800d438 <prvInsertBlockIntoFreeList+0xb0>)
 800d408:	681a      	ldr	r2, [r3, #0]
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	601a      	str	r2, [r3, #0]
 800d40e:	e003      	b.n	800d418 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	681a      	ldr	r2, [r3, #0]
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d418:	68fa      	ldr	r2, [r7, #12]
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	429a      	cmp	r2, r3
 800d41e:	d002      	beq.n	800d426 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	687a      	ldr	r2, [r7, #4]
 800d424:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d426:	bf00      	nop
 800d428:	3714      	adds	r7, #20
 800d42a:	46bd      	mov	sp, r7
 800d42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d430:	4770      	bx	lr
 800d432:	bf00      	nop
 800d434:	20004ec8 	.word	0x20004ec8
 800d438:	20004ed0 	.word	0x20004ed0

0800d43c <_ICM20948_SelectUserBank>:
#define ICM20948_AUTO_SELECT_CLOCK 0x01

uint8_t readGyroDataZ[2];

HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef *hi2c, uint8_t const selectI2cAddress, int userBankNum)
{
 800d43c:	b580      	push	{r7, lr}
 800d43e:	b08a      	sub	sp, #40	; 0x28
 800d440:	af04      	add	r7, sp, #16
 800d442:	60f8      	str	r0, [r7, #12]
 800d444:	460b      	mov	r3, r1
 800d446:	607a      	str	r2, [r7, #4]
 800d448:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_OK;
 800d44a:	2300      	movs	r3, #0
 800d44c:	75fb      	strb	r3, [r7, #23]
	uint8_t writeData = userBankNum << BIT_4;
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	b2db      	uxtb	r3, r3
 800d452:	011b      	lsls	r3, r3, #4
 800d454:	b2db      	uxtb	r3, r3
 800d456:	757b      	strb	r3, [r7, #21]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 800d458:	7afb      	ldrb	r3, [r7, #11]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d101      	bne.n	800d462 <_ICM20948_SelectUserBank+0x26>
 800d45e:	2368      	movs	r3, #104	; 0x68
 800d460:	e000      	b.n	800d464 <_ICM20948_SelectUserBank+0x28>
 800d462:	2369      	movs	r3, #105	; 0x69
 800d464:	75bb      	strb	r3, [r7, #22]

	status = HAL_I2C_Mem_Write(
 800d466:	7dbb      	ldrb	r3, [r7, #22]
 800d468:	b29b      	uxth	r3, r3
 800d46a:	005b      	lsls	r3, r3, #1
 800d46c:	b299      	uxth	r1, r3
 800d46e:	230a      	movs	r3, #10
 800d470:	9302      	str	r3, [sp, #8]
 800d472:	2301      	movs	r3, #1
 800d474:	9301      	str	r3, [sp, #4]
 800d476:	f107 0315 	add.w	r3, r7, #21
 800d47a:	9300      	str	r3, [sp, #0]
 800d47c:	2301      	movs	r3, #1
 800d47e:	227f      	movs	r2, #127	; 0x7f
 800d480:	68f8      	ldr	r0, [r7, #12]
 800d482:	f7f9 f845 	bl	8006510 <HAL_I2C_Mem_Write>
 800d486:	4603      	mov	r3, r0
 800d488:	75fb      	strb	r3, [r7, #23]
		I2C_MEMADD_SIZE_8BIT,
		&writeData,
		I2C_MEMADD_SIZE_8BIT,
		10);

	return status;
 800d48a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d48c:	4618      	mov	r0, r3
 800d48e:	3718      	adds	r7, #24
 800d490:	46bd      	mov	sp, r7
 800d492:	bd80      	pop	{r7, pc}

0800d494 <_ICM20948_WriteByte>:

HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t const selectI2cAddress, uint8_t const registerAddress, uint8_t writeData)
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b088      	sub	sp, #32
 800d498:	af04      	add	r7, sp, #16
 800d49a:	6078      	str	r0, [r7, #4]
 800d49c:	4608      	mov	r0, r1
 800d49e:	4611      	mov	r1, r2
 800d4a0:	461a      	mov	r2, r3
 800d4a2:	4603      	mov	r3, r0
 800d4a4:	70fb      	strb	r3, [r7, #3]
 800d4a6:	460b      	mov	r3, r1
 800d4a8:	70bb      	strb	r3, [r7, #2]
 800d4aa:	4613      	mov	r3, r2
 800d4ac:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 800d4ae:	2300      	movs	r3, #0
 800d4b0:	73fb      	strb	r3, [r7, #15]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 800d4b2:	78fb      	ldrb	r3, [r7, #3]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d101      	bne.n	800d4bc <_ICM20948_WriteByte+0x28>
 800d4b8:	2368      	movs	r3, #104	; 0x68
 800d4ba:	e000      	b.n	800d4be <_ICM20948_WriteByte+0x2a>
 800d4bc:	2369      	movs	r3, #105	; 0x69
 800d4be:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Write(
 800d4c0:	7bbb      	ldrb	r3, [r7, #14]
 800d4c2:	b29b      	uxth	r3, r3
 800d4c4:	005b      	lsls	r3, r3, #1
 800d4c6:	b299      	uxth	r1, r3
 800d4c8:	78bb      	ldrb	r3, [r7, #2]
 800d4ca:	b29a      	uxth	r2, r3
 800d4cc:	230a      	movs	r3, #10
 800d4ce:	9302      	str	r3, [sp, #8]
 800d4d0:	2301      	movs	r3, #1
 800d4d2:	9301      	str	r3, [sp, #4]
 800d4d4:	1c7b      	adds	r3, r7, #1
 800d4d6:	9300      	str	r3, [sp, #0]
 800d4d8:	2301      	movs	r3, #1
 800d4da:	6878      	ldr	r0, [r7, #4]
 800d4dc:	f7f9 f818 	bl	8006510 <HAL_I2C_Mem_Write>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	73fb      	strb	r3, [r7, #15]
		I2C_MEMADD_SIZE_8BIT,
		&writeData,
		I2C_MEMADD_SIZE_8BIT,
		10);

	return status;
 800d4e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	3710      	adds	r7, #16
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	bd80      	pop	{r7, pc}

0800d4ee <ICM20948_init>:

	return 0;
}

void ICM20948_init(I2C_HandleTypeDef *hi2c, uint8_t const selectI2cAddress, uint8_t const selectGyroSensitivity, uint8_t const selectAccelSensitivity)
{
 800d4ee:	b580      	push	{r7, lr}
 800d4f0:	b084      	sub	sp, #16
 800d4f2:	af00      	add	r7, sp, #0
 800d4f4:	6078      	str	r0, [r7, #4]
 800d4f6:	4608      	mov	r0, r1
 800d4f8:	4611      	mov	r1, r2
 800d4fa:	461a      	mov	r2, r3
 800d4fc:	4603      	mov	r3, r0
 800d4fe:	70fb      	strb	r3, [r7, #3]
 800d500:	460b      	mov	r3, r1
 800d502:	70bb      	strb	r3, [r7, #2]
 800d504:	4613      	mov	r3, r2
 800d506:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 800d508:	2300      	movs	r3, #0
 800d50a:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800d50c:	78fb      	ldrb	r3, [r7, #3]
 800d50e:	2200      	movs	r2, #0
 800d510:	4619      	mov	r1, r3
 800d512:	6878      	ldr	r0, [r7, #4]
 800d514:	f7ff ff92 	bl	800d43c <_ICM20948_SelectUserBank>
 800d518:	4603      	mov	r3, r0
 800d51a:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 800d51c:	78f9      	ldrb	r1, [r7, #3]
 800d51e:	2380      	movs	r3, #128	; 0x80
 800d520:	2206      	movs	r2, #6
 800d522:	6878      	ldr	r0, [r7, #4]
 800d524:	f7ff ffb6 	bl	800d494 <_ICM20948_WriteByte>
 800d528:	4603      	mov	r3, r0
 800d52a:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
		ICM20948_RESET);

	HAL_Delay(200);
 800d52c:	20c8      	movs	r0, #200	; 0xc8
 800d52e:	f7f8 f8fb 	bl	8005728 <HAL_Delay>

	status = _ICM20948_WriteByte(
 800d532:	78f9      	ldrb	r1, [r7, #3]
 800d534:	2301      	movs	r3, #1
 800d536:	2206      	movs	r2, #6
 800d538:	6878      	ldr	r0, [r7, #4]
 800d53a:	f7ff ffab 	bl	800d494 <_ICM20948_WriteByte>
 800d53e:	4603      	mov	r3, r0
 800d540:	73fb      	strb	r3, [r7, #15]
		selectI2cAddress,
		ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
		ICM20948_AUTO_SELECT_CLOCK);

	// enable sensors
	status = _ICM20948_WriteByte(
 800d542:	78f9      	ldrb	r1, [r7, #3]
 800d544:	2300      	movs	r3, #0
 800d546:	2207      	movs	r2, #7
 800d548:	6878      	ldr	r0, [r7, #4]
 800d54a:	f7ff ffa3 	bl	800d494 <_ICM20948_WriteByte>
 800d54e:	4603      	mov	r3, r0
 800d550:	73fb      	strb	r3, [r7, #15]
		selectI2cAddress,
		ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
		ICM20948_ENABLE_SENSORS);
	// For some reason this needs to be tested

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 800d552:	78fb      	ldrb	r3, [r7, #3]
 800d554:	2202      	movs	r2, #2
 800d556:	4619      	mov	r1, r3
 800d558:	6878      	ldr	r0, [r7, #4]
 800d55a:	f7ff ff6f 	bl	800d43c <_ICM20948_SelectUserBank>
 800d55e:	4603      	mov	r3, r0
 800d560:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
		3 << GYRO_DLPFCFG_BIT | selectGyroSensitivity << BIT_1 | EN_GRYO_DLPF << GYRO_FCHOICE_BIT);
 800d562:	78bb      	ldrb	r3, [r7, #2]
 800d564:	005b      	lsls	r3, r3, #1
 800d566:	b25b      	sxtb	r3, r3
 800d568:	f043 0319 	orr.w	r3, r3, #25
 800d56c:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 800d56e:	b2db      	uxtb	r3, r3
 800d570:	78f9      	ldrb	r1, [r7, #3]
 800d572:	2201      	movs	r2, #1
 800d574:	6878      	ldr	r0, [r7, #4]
 800d576:	f7ff ff8d 	bl	800d494 <_ICM20948_WriteByte>
 800d57a:	4603      	mov	r3, r0
 800d57c:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 800d57e:	78f9      	ldrb	r1, [r7, #3]
 800d580:	2303      	movs	r3, #3
 800d582:	2253      	movs	r2, #83	; 0x53
 800d584:	6878      	ldr	r0, [r7, #4]
 800d586:	f7ff ff85 	bl	800d494 <_ICM20948_WriteByte>
 800d58a:	4603      	mov	r3, r0
 800d58c:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__TEMP_CONFIG__REGISTER,
		0x03); // Don't understand how this works

	status = _ICM20948_WriteByte(
 800d58e:	78f9      	ldrb	r1, [r7, #3]
 800d590:	2304      	movs	r3, #4
 800d592:	2200      	movs	r2, #0
 800d594:	6878      	ldr	r0, [r7, #4]
 800d596:	f7ff ff7d 	bl	800d494 <_ICM20948_WriteByte>
 800d59a:	4603      	mov	r3, r0
 800d59c:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER,
		0x03 << BIT_3 | selectAccelSensitivity << BIT_1 | 0x01 << BIT_0);
 800d59e:	787b      	ldrb	r3, [r7, #1]
 800d5a0:	005b      	lsls	r3, r3, #1
 800d5a2:	b25b      	sxtb	r3, r3
 800d5a4:	f043 0319 	orr.w	r3, r3, #25
 800d5a8:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 800d5aa:	b2db      	uxtb	r3, r3
 800d5ac:	78f9      	ldrb	r1, [r7, #3]
 800d5ae:	2214      	movs	r2, #20
 800d5b0:	6878      	ldr	r0, [r7, #4]
 800d5b2:	f7ff ff6f 	bl	800d494 <_ICM20948_WriteByte>
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	73fb      	strb	r3, [r7, #15]
	//
	status = _ICM20948_WriteByte(
 800d5ba:	78f9      	ldrb	r1, [r7, #3]
 800d5bc:	2304      	movs	r3, #4
 800d5be:	2211      	movs	r2, #17
 800d5c0:	6878      	ldr	r0, [r7, #4]
 800d5c2:	f7ff ff67 	bl	800d494 <_ICM20948_WriteByte>
 800d5c6:	4603      	mov	r3, r0
 800d5c8:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__ACCEL_SMPLRT_DIV_2__REGISTER,
		0x04); // Don't understand how this works

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800d5ca:	78fb      	ldrb	r3, [r7, #3]
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	4619      	mov	r1, r3
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	f7ff ff33 	bl	800d43c <_ICM20948_SelectUserBank>
 800d5d6:	4603      	mov	r3, r0
 800d5d8:	73fb      	strb	r3, [r7, #15]
	//
	status = _ICM20948_WriteByte(
 800d5da:	78f9      	ldrb	r1, [r7, #3]
 800d5dc:	2302      	movs	r3, #2
 800d5de:	220f      	movs	r2, #15
 800d5e0:	6878      	ldr	r0, [r7, #4]
 800d5e2:	f7ff ff57 	bl	800d494 <_ICM20948_WriteByte>
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
		0x02); // Don't understand how this works

	status = _AK09918_WriteByte(hi2c, AK09916__CNTL2__REGISTER, 0x08);
 800d5ea:	2208      	movs	r2, #8
 800d5ec:	2131      	movs	r1, #49	; 0x31
 800d5ee:	6878      	ldr	r0, [r7, #4]
 800d5f0:	f000 f806 	bl	800d600 <_AK09918_WriteByte>
 800d5f4:	4603      	mov	r3, r0
 800d5f6:	73fb      	strb	r3, [r7, #15]
}
 800d5f8:	bf00      	nop
 800d5fa:	3710      	adds	r7, #16
 800d5fc:	46bd      	mov	sp, r7
 800d5fe:	bd80      	pop	{r7, pc}

0800d600 <_AK09918_WriteByte>:

	return status;
}

HAL_StatusTypeDef _AK09918_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t const registerAddress, uint8_t writeData)
{
 800d600:	b580      	push	{r7, lr}
 800d602:	b088      	sub	sp, #32
 800d604:	af04      	add	r7, sp, #16
 800d606:	6078      	str	r0, [r7, #4]
 800d608:	460b      	mov	r3, r1
 800d60a:	70fb      	strb	r3, [r7, #3]
 800d60c:	4613      	mov	r3, r2
 800d60e:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef status = HAL_OK;
 800d610:	2300      	movs	r3, #0
 800d612:	73fb      	strb	r3, [r7, #15]

	status = HAL_I2C_Mem_Write(
 800d614:	78fb      	ldrb	r3, [r7, #3]
 800d616:	b29a      	uxth	r2, r3
 800d618:	230a      	movs	r3, #10
 800d61a:	9302      	str	r3, [sp, #8]
 800d61c:	2301      	movs	r3, #1
 800d61e:	9301      	str	r3, [sp, #4]
 800d620:	1cbb      	adds	r3, r7, #2
 800d622:	9300      	str	r3, [sp, #0]
 800d624:	2301      	movs	r3, #1
 800d626:	2118      	movs	r1, #24
 800d628:	6878      	ldr	r0, [r7, #4]
 800d62a:	f7f8 ff71 	bl	8006510 <HAL_I2C_Mem_Write>
 800d62e:	4603      	mov	r3, r0
 800d630:	73fb      	strb	r3, [r7, #15]
		I2C_MEMADD_SIZE_8BIT,
		&writeData,
		I2C_MEMADD_SIZE_8BIT,
		10);

	return status;
 800d632:	7bfb      	ldrb	r3, [r7, #15]
}
 800d634:	4618      	mov	r0, r3
 800d636:	3710      	adds	r7, #16
 800d638:	46bd      	mov	sp, r7
 800d63a:	bd80      	pop	{r7, pc}

0800d63c <OLED_Refresh_Gram>:

#include "../../PeripheralDriver/Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];
void OLED_Refresh_Gram(void)
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b082      	sub	sp, #8
 800d640:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for (i = 0; i < 8; i++)
 800d642:	2300      	movs	r3, #0
 800d644:	71fb      	strb	r3, [r7, #7]
 800d646:	e026      	b.n	800d696 <OLED_Refresh_Gram+0x5a>
	{
		OLED_WR_Byte(0xb0 + i, OLED_CMD);
 800d648:	79fb      	ldrb	r3, [r7, #7]
 800d64a:	3b50      	subs	r3, #80	; 0x50
 800d64c:	b2db      	uxtb	r3, r3
 800d64e:	2100      	movs	r1, #0
 800d650:	4618      	mov	r0, r3
 800d652:	f000 f82b 	bl	800d6ac <OLED_WR_Byte>
		OLED_WR_Byte(0x00, OLED_CMD);
 800d656:	2100      	movs	r1, #0
 800d658:	2000      	movs	r0, #0
 800d65a:	f000 f827 	bl	800d6ac <OLED_WR_Byte>
		OLED_WR_Byte(0x10, OLED_CMD);
 800d65e:	2100      	movs	r1, #0
 800d660:	2010      	movs	r0, #16
 800d662:	f000 f823 	bl	800d6ac <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 800d666:	2300      	movs	r3, #0
 800d668:	71bb      	strb	r3, [r7, #6]
 800d66a:	e00d      	b.n	800d688 <OLED_Refresh_Gram+0x4c>
			OLED_WR_Byte(OLED_GRAM[n][i], OLED_DATA);
 800d66c:	79ba      	ldrb	r2, [r7, #6]
 800d66e:	79fb      	ldrb	r3, [r7, #7]
 800d670:	490d      	ldr	r1, [pc, #52]	; (800d6a8 <OLED_Refresh_Gram+0x6c>)
 800d672:	00d2      	lsls	r2, r2, #3
 800d674:	440a      	add	r2, r1
 800d676:	4413      	add	r3, r2
 800d678:	781b      	ldrb	r3, [r3, #0]
 800d67a:	2101      	movs	r1, #1
 800d67c:	4618      	mov	r0, r3
 800d67e:	f000 f815 	bl	800d6ac <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 800d682:	79bb      	ldrb	r3, [r7, #6]
 800d684:	3301      	adds	r3, #1
 800d686:	71bb      	strb	r3, [r7, #6]
 800d688:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	daed      	bge.n	800d66c <OLED_Refresh_Gram+0x30>
	for (i = 0; i < 8; i++)
 800d690:	79fb      	ldrb	r3, [r7, #7]
 800d692:	3301      	adds	r3, #1
 800d694:	71fb      	strb	r3, [r7, #7]
 800d696:	79fb      	ldrb	r3, [r7, #7]
 800d698:	2b07      	cmp	r3, #7
 800d69a:	d9d5      	bls.n	800d648 <OLED_Refresh_Gram+0xc>
	}
}
 800d69c:	bf00      	nop
 800d69e:	bf00      	nop
 800d6a0:	3708      	adds	r7, #8
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}
 800d6a6:	bf00      	nop
 800d6a8:	20004ee8 	.word	0x20004ee8

0800d6ac <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat, uint8_t cmd)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b084      	sub	sp, #16
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	4603      	mov	r3, r0
 800d6b4:	460a      	mov	r2, r1
 800d6b6:	71fb      	strb	r3, [r7, #7]
 800d6b8:	4613      	mov	r3, r2
 800d6ba:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	if (cmd)
 800d6bc:	79bb      	ldrb	r3, [r7, #6]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d006      	beq.n	800d6d0 <OLED_WR_Byte+0x24>
		OLED_RS_Set();
 800d6c2:	2201      	movs	r2, #1
 800d6c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d6c8:	481c      	ldr	r0, [pc, #112]	; (800d73c <OLED_WR_Byte+0x90>)
 800d6ca:	f7f8 fdc3 	bl	8006254 <HAL_GPIO_WritePin>
 800d6ce:	e005      	b.n	800d6dc <OLED_WR_Byte+0x30>
	else
		OLED_RS_Clr();
 800d6d0:	2200      	movs	r2, #0
 800d6d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d6d6:	4819      	ldr	r0, [pc, #100]	; (800d73c <OLED_WR_Byte+0x90>)
 800d6d8:	f7f8 fdbc 	bl	8006254 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)
 800d6dc:	2300      	movs	r3, #0
 800d6de:	73fb      	strb	r3, [r7, #15]
 800d6e0:	e01e      	b.n	800d720 <OLED_WR_Byte+0x74>
	{
		OLED_SCLK_Clr();
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	2120      	movs	r1, #32
 800d6e6:	4815      	ldr	r0, [pc, #84]	; (800d73c <OLED_WR_Byte+0x90>)
 800d6e8:	f7f8 fdb4 	bl	8006254 <HAL_GPIO_WritePin>
		if (dat & 0x80)
 800d6ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	da05      	bge.n	800d700 <OLED_WR_Byte+0x54>
			OLED_SDIN_Set();
 800d6f4:	2201      	movs	r2, #1
 800d6f6:	2140      	movs	r1, #64	; 0x40
 800d6f8:	4810      	ldr	r0, [pc, #64]	; (800d73c <OLED_WR_Byte+0x90>)
 800d6fa:	f7f8 fdab 	bl	8006254 <HAL_GPIO_WritePin>
 800d6fe:	e004      	b.n	800d70a <OLED_WR_Byte+0x5e>
		else
			OLED_SDIN_Clr();
 800d700:	2200      	movs	r2, #0
 800d702:	2140      	movs	r1, #64	; 0x40
 800d704:	480d      	ldr	r0, [pc, #52]	; (800d73c <OLED_WR_Byte+0x90>)
 800d706:	f7f8 fda5 	bl	8006254 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 800d70a:	2201      	movs	r2, #1
 800d70c:	2120      	movs	r1, #32
 800d70e:	480b      	ldr	r0, [pc, #44]	; (800d73c <OLED_WR_Byte+0x90>)
 800d710:	f7f8 fda0 	bl	8006254 <HAL_GPIO_WritePin>
		dat <<= 1;
 800d714:	79fb      	ldrb	r3, [r7, #7]
 800d716:	005b      	lsls	r3, r3, #1
 800d718:	71fb      	strb	r3, [r7, #7]
	for (i = 0; i < 8; i++)
 800d71a:	7bfb      	ldrb	r3, [r7, #15]
 800d71c:	3301      	adds	r3, #1
 800d71e:	73fb      	strb	r3, [r7, #15]
 800d720:	7bfb      	ldrb	r3, [r7, #15]
 800d722:	2b07      	cmp	r3, #7
 800d724:	d9dd      	bls.n	800d6e2 <OLED_WR_Byte+0x36>
	}
	OLED_RS_Set();
 800d726:	2201      	movs	r2, #1
 800d728:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d72c:	4803      	ldr	r0, [pc, #12]	; (800d73c <OLED_WR_Byte+0x90>)
 800d72e:	f7f8 fd91 	bl	8006254 <HAL_GPIO_WritePin>
}
 800d732:	bf00      	nop
 800d734:	3710      	adds	r7, #16
 800d736:	46bd      	mov	sp, r7
 800d738:	bd80      	pop	{r7, pc}
 800d73a:	bf00      	nop
 800d73c:	40021000 	.word	0x40021000

0800d740 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/
void OLED_Clear(void)
{
 800d740:	b580      	push	{r7, lr}
 800d742:	b082      	sub	sp, #8
 800d744:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for (i = 0; i < 8; i++)
 800d746:	2300      	movs	r3, #0
 800d748:	71fb      	strb	r3, [r7, #7]
 800d74a:	e014      	b.n	800d776 <OLED_Clear+0x36>
		for (n = 0; n < 128; n++)
 800d74c:	2300      	movs	r3, #0
 800d74e:	71bb      	strb	r3, [r7, #6]
 800d750:	e00a      	b.n	800d768 <OLED_Clear+0x28>
			OLED_GRAM[n][i] = 0X00;
 800d752:	79ba      	ldrb	r2, [r7, #6]
 800d754:	79fb      	ldrb	r3, [r7, #7]
 800d756:	490c      	ldr	r1, [pc, #48]	; (800d788 <OLED_Clear+0x48>)
 800d758:	00d2      	lsls	r2, r2, #3
 800d75a:	440a      	add	r2, r1
 800d75c:	4413      	add	r3, r2
 800d75e:	2200      	movs	r2, #0
 800d760:	701a      	strb	r2, [r3, #0]
		for (n = 0; n < 128; n++)
 800d762:	79bb      	ldrb	r3, [r7, #6]
 800d764:	3301      	adds	r3, #1
 800d766:	71bb      	strb	r3, [r7, #6]
 800d768:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	daf0      	bge.n	800d752 <OLED_Clear+0x12>
	for (i = 0; i < 8; i++)
 800d770:	79fb      	ldrb	r3, [r7, #7]
 800d772:	3301      	adds	r3, #1
 800d774:	71fb      	strb	r3, [r7, #7]
 800d776:	79fb      	ldrb	r3, [r7, #7]
 800d778:	2b07      	cmp	r3, #7
 800d77a:	d9e7      	bls.n	800d74c <OLED_Clear+0xc>
	OLED_Refresh_Gram(); // Refresh
 800d77c:	f7ff ff5e 	bl	800d63c <OLED_Refresh_Gram>
}
 800d780:	bf00      	nop
 800d782:	3708      	adds	r7, #8
 800d784:	46bd      	mov	sp, r7
 800d786:	bd80      	pop	{r7, pc}
 800d788:	20004ee8 	.word	0x20004ee8

0800d78c <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/
void OLED_DrawPoint(uint8_t x, uint8_t y, uint8_t t)
{
 800d78c:	b480      	push	{r7}
 800d78e:	b085      	sub	sp, #20
 800d790:	af00      	add	r7, sp, #0
 800d792:	4603      	mov	r3, r0
 800d794:	71fb      	strb	r3, [r7, #7]
 800d796:	460b      	mov	r3, r1
 800d798:	71bb      	strb	r3, [r7, #6]
 800d79a:	4613      	mov	r3, r2
 800d79c:	717b      	strb	r3, [r7, #5]
	uint8_t pos, bx, temp = 0;
 800d79e:	2300      	movs	r3, #0
 800d7a0:	73fb      	strb	r3, [r7, #15]
	if (x > 127 || y > 63)
 800d7a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	db41      	blt.n	800d82e <OLED_DrawPoint+0xa2>
 800d7aa:	79bb      	ldrb	r3, [r7, #6]
 800d7ac:	2b3f      	cmp	r3, #63	; 0x3f
 800d7ae:	d83e      	bhi.n	800d82e <OLED_DrawPoint+0xa2>
		return; // Out of reach
	pos = 7 - y / 8;
 800d7b0:	79bb      	ldrb	r3, [r7, #6]
 800d7b2:	08db      	lsrs	r3, r3, #3
 800d7b4:	b2db      	uxtb	r3, r3
 800d7b6:	f1c3 0307 	rsb	r3, r3, #7
 800d7ba:	73bb      	strb	r3, [r7, #14]
	bx = y % 8;
 800d7bc:	79bb      	ldrb	r3, [r7, #6]
 800d7be:	f003 0307 	and.w	r3, r3, #7
 800d7c2:	737b      	strb	r3, [r7, #13]
	temp = 1 << (7 - bx);
 800d7c4:	7b7b      	ldrb	r3, [r7, #13]
 800d7c6:	f1c3 0307 	rsb	r3, r3, #7
 800d7ca:	2201      	movs	r2, #1
 800d7cc:	fa02 f303 	lsl.w	r3, r2, r3
 800d7d0:	73fb      	strb	r3, [r7, #15]
	if (t)
 800d7d2:	797b      	ldrb	r3, [r7, #5]
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d012      	beq.n	800d7fe <OLED_DrawPoint+0x72>
		OLED_GRAM[x][pos] |= temp;
 800d7d8:	79fa      	ldrb	r2, [r7, #7]
 800d7da:	7bbb      	ldrb	r3, [r7, #14]
 800d7dc:	4917      	ldr	r1, [pc, #92]	; (800d83c <OLED_DrawPoint+0xb0>)
 800d7de:	00d2      	lsls	r2, r2, #3
 800d7e0:	440a      	add	r2, r1
 800d7e2:	4413      	add	r3, r2
 800d7e4:	7818      	ldrb	r0, [r3, #0]
 800d7e6:	79fa      	ldrb	r2, [r7, #7]
 800d7e8:	7bbb      	ldrb	r3, [r7, #14]
 800d7ea:	7bf9      	ldrb	r1, [r7, #15]
 800d7ec:	4301      	orrs	r1, r0
 800d7ee:	b2c8      	uxtb	r0, r1
 800d7f0:	4912      	ldr	r1, [pc, #72]	; (800d83c <OLED_DrawPoint+0xb0>)
 800d7f2:	00d2      	lsls	r2, r2, #3
 800d7f4:	440a      	add	r2, r1
 800d7f6:	4413      	add	r3, r2
 800d7f8:	4602      	mov	r2, r0
 800d7fa:	701a      	strb	r2, [r3, #0]
 800d7fc:	e018      	b.n	800d830 <OLED_DrawPoint+0xa4>
	else
		OLED_GRAM[x][pos] &= ~temp;
 800d7fe:	79fa      	ldrb	r2, [r7, #7]
 800d800:	7bbb      	ldrb	r3, [r7, #14]
 800d802:	490e      	ldr	r1, [pc, #56]	; (800d83c <OLED_DrawPoint+0xb0>)
 800d804:	00d2      	lsls	r2, r2, #3
 800d806:	440a      	add	r2, r1
 800d808:	4413      	add	r3, r2
 800d80a:	781b      	ldrb	r3, [r3, #0]
 800d80c:	b25a      	sxtb	r2, r3
 800d80e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d812:	43db      	mvns	r3, r3
 800d814:	b25b      	sxtb	r3, r3
 800d816:	4013      	ands	r3, r2
 800d818:	b259      	sxtb	r1, r3
 800d81a:	79fa      	ldrb	r2, [r7, #7]
 800d81c:	7bbb      	ldrb	r3, [r7, #14]
 800d81e:	b2c8      	uxtb	r0, r1
 800d820:	4906      	ldr	r1, [pc, #24]	; (800d83c <OLED_DrawPoint+0xb0>)
 800d822:	00d2      	lsls	r2, r2, #3
 800d824:	440a      	add	r2, r1
 800d826:	4413      	add	r3, r2
 800d828:	4602      	mov	r2, r0
 800d82a:	701a      	strb	r2, [r3, #0]
 800d82c:	e000      	b.n	800d830 <OLED_DrawPoint+0xa4>
		return; // Out of reach
 800d82e:	bf00      	nop
}
 800d830:	3714      	adds	r7, #20
 800d832:	46bd      	mov	sp, r7
 800d834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d838:	4770      	bx	lr
 800d83a:	bf00      	nop
 800d83c:	20004ee8 	.word	0x20004ee8

0800d840 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x, uint8_t y, uint8_t chr, uint8_t size, uint8_t mode)
{
 800d840:	b590      	push	{r4, r7, lr}
 800d842:	b085      	sub	sp, #20
 800d844:	af00      	add	r7, sp, #0
 800d846:	4604      	mov	r4, r0
 800d848:	4608      	mov	r0, r1
 800d84a:	4611      	mov	r1, r2
 800d84c:	461a      	mov	r2, r3
 800d84e:	4623      	mov	r3, r4
 800d850:	71fb      	strb	r3, [r7, #7]
 800d852:	4603      	mov	r3, r0
 800d854:	71bb      	strb	r3, [r7, #6]
 800d856:	460b      	mov	r3, r1
 800d858:	717b      	strb	r3, [r7, #5]
 800d85a:	4613      	mov	r3, r2
 800d85c:	713b      	strb	r3, [r7, #4]
	uint8_t temp, t, t1;
	uint8_t y0 = y;
 800d85e:	79bb      	ldrb	r3, [r7, #6]
 800d860:	733b      	strb	r3, [r7, #12]
	chr = chr - ' ';
 800d862:	797b      	ldrb	r3, [r7, #5]
 800d864:	3b20      	subs	r3, #32
 800d866:	717b      	strb	r3, [r7, #5]
	for (t = 0; t < size; t++)
 800d868:	2300      	movs	r3, #0
 800d86a:	73bb      	strb	r3, [r7, #14]
 800d86c:	e04d      	b.n	800d90a <OLED_ShowChar+0xca>
	{
		if (size == 12)
 800d86e:	793b      	ldrb	r3, [r7, #4]
 800d870:	2b0c      	cmp	r3, #12
 800d872:	d10b      	bne.n	800d88c <OLED_ShowChar+0x4c>
			temp = oled_asc2_1206[chr][t]; // 1206 Size
 800d874:	797a      	ldrb	r2, [r7, #5]
 800d876:	7bb9      	ldrb	r1, [r7, #14]
 800d878:	4828      	ldr	r0, [pc, #160]	; (800d91c <OLED_ShowChar+0xdc>)
 800d87a:	4613      	mov	r3, r2
 800d87c:	005b      	lsls	r3, r3, #1
 800d87e:	4413      	add	r3, r2
 800d880:	009b      	lsls	r3, r3, #2
 800d882:	4403      	add	r3, r0
 800d884:	440b      	add	r3, r1
 800d886:	781b      	ldrb	r3, [r3, #0]
 800d888:	73fb      	strb	r3, [r7, #15]
 800d88a:	e007      	b.n	800d89c <OLED_ShowChar+0x5c>
		else
			temp = oled_asc2_1608[chr][t]; // 1608 Size
 800d88c:	797a      	ldrb	r2, [r7, #5]
 800d88e:	7bbb      	ldrb	r3, [r7, #14]
 800d890:	4923      	ldr	r1, [pc, #140]	; (800d920 <OLED_ShowChar+0xe0>)
 800d892:	0112      	lsls	r2, r2, #4
 800d894:	440a      	add	r2, r1
 800d896:	4413      	add	r3, r2
 800d898:	781b      	ldrb	r3, [r3, #0]
 800d89a:	73fb      	strb	r3, [r7, #15]
		for (t1 = 0; t1 < 8; t1++)
 800d89c:	2300      	movs	r3, #0
 800d89e:	737b      	strb	r3, [r7, #13]
 800d8a0:	e02d      	b.n	800d8fe <OLED_ShowChar+0xbe>
		{
			if (temp & 0x80)
 800d8a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	da07      	bge.n	800d8ba <OLED_ShowChar+0x7a>
				OLED_DrawPoint(x, y, mode);
 800d8aa:	f897 2020 	ldrb.w	r2, [r7, #32]
 800d8ae:	79b9      	ldrb	r1, [r7, #6]
 800d8b0:	79fb      	ldrb	r3, [r7, #7]
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f7ff ff6a 	bl	800d78c <OLED_DrawPoint>
 800d8b8:	e00c      	b.n	800d8d4 <OLED_ShowChar+0x94>
			else
				OLED_DrawPoint(x, y, !mode);
 800d8ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	bf0c      	ite	eq
 800d8c2:	2301      	moveq	r3, #1
 800d8c4:	2300      	movne	r3, #0
 800d8c6:	b2db      	uxtb	r3, r3
 800d8c8:	461a      	mov	r2, r3
 800d8ca:	79b9      	ldrb	r1, [r7, #6]
 800d8cc:	79fb      	ldrb	r3, [r7, #7]
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	f7ff ff5c 	bl	800d78c <OLED_DrawPoint>
			temp <<= 1;
 800d8d4:	7bfb      	ldrb	r3, [r7, #15]
 800d8d6:	005b      	lsls	r3, r3, #1
 800d8d8:	73fb      	strb	r3, [r7, #15]
			y++;
 800d8da:	79bb      	ldrb	r3, [r7, #6]
 800d8dc:	3301      	adds	r3, #1
 800d8de:	71bb      	strb	r3, [r7, #6]
			if ((y - y0) == size)
 800d8e0:	79ba      	ldrb	r2, [r7, #6]
 800d8e2:	7b3b      	ldrb	r3, [r7, #12]
 800d8e4:	1ad2      	subs	r2, r2, r3
 800d8e6:	793b      	ldrb	r3, [r7, #4]
 800d8e8:	429a      	cmp	r2, r3
 800d8ea:	d105      	bne.n	800d8f8 <OLED_ShowChar+0xb8>
			{
				y = y0;
 800d8ec:	7b3b      	ldrb	r3, [r7, #12]
 800d8ee:	71bb      	strb	r3, [r7, #6]
				x++;
 800d8f0:	79fb      	ldrb	r3, [r7, #7]
 800d8f2:	3301      	adds	r3, #1
 800d8f4:	71fb      	strb	r3, [r7, #7]
				break;
 800d8f6:	e005      	b.n	800d904 <OLED_ShowChar+0xc4>
		for (t1 = 0; t1 < 8; t1++)
 800d8f8:	7b7b      	ldrb	r3, [r7, #13]
 800d8fa:	3301      	adds	r3, #1
 800d8fc:	737b      	strb	r3, [r7, #13]
 800d8fe:	7b7b      	ldrb	r3, [r7, #13]
 800d900:	2b07      	cmp	r3, #7
 800d902:	d9ce      	bls.n	800d8a2 <OLED_ShowChar+0x62>
	for (t = 0; t < size; t++)
 800d904:	7bbb      	ldrb	r3, [r7, #14]
 800d906:	3301      	adds	r3, #1
 800d908:	73bb      	strb	r3, [r7, #14]
 800d90a:	7bba      	ldrb	r2, [r7, #14]
 800d90c:	793b      	ldrb	r3, [r7, #4]
 800d90e:	429a      	cmp	r2, r3
 800d910:	d3ad      	bcc.n	800d86e <OLED_ShowChar+0x2e>
			}
		}
	}
}
 800d912:	bf00      	nop
 800d914:	bf00      	nop
 800d916:	3714      	adds	r7, #20
 800d918:	46bd      	mov	sp, r7
 800d91a:	bd90      	pop	{r4, r7, pc}
 800d91c:	0800e698 	.word	0x0800e698
 800d920:	0800eb0c 	.word	0x0800eb0c

0800d924 <OLED_ShowString>:
}
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x, uint8_t y, const uint8_t *p)
{
 800d924:	b580      	push	{r7, lr}
 800d926:	b084      	sub	sp, #16
 800d928:	af02      	add	r7, sp, #8
 800d92a:	4603      	mov	r3, r0
 800d92c:	603a      	str	r2, [r7, #0]
 800d92e:	71fb      	strb	r3, [r7, #7]
 800d930:	460b      	mov	r3, r1
 800d932:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58
	while (*p != '\0')
 800d934:	e01f      	b.n	800d976 <OLED_ShowString+0x52>
	{
		if (x > MAX_CHAR_POSX)
 800d936:	79fb      	ldrb	r3, [r7, #7]
 800d938:	2b7a      	cmp	r3, #122	; 0x7a
 800d93a:	d904      	bls.n	800d946 <OLED_ShowString+0x22>
		{
			x = 0;
 800d93c:	2300      	movs	r3, #0
 800d93e:	71fb      	strb	r3, [r7, #7]
			y += 16;
 800d940:	79bb      	ldrb	r3, [r7, #6]
 800d942:	3310      	adds	r3, #16
 800d944:	71bb      	strb	r3, [r7, #6]
		}
		if (y > MAX_CHAR_POSY)
 800d946:	79bb      	ldrb	r3, [r7, #6]
 800d948:	2b3a      	cmp	r3, #58	; 0x3a
 800d94a:	d905      	bls.n	800d958 <OLED_ShowString+0x34>
		{
			y = x = 0;
 800d94c:	2300      	movs	r3, #0
 800d94e:	71fb      	strb	r3, [r7, #7]
 800d950:	79fb      	ldrb	r3, [r7, #7]
 800d952:	71bb      	strb	r3, [r7, #6]
			OLED_Clear();
 800d954:	f7ff fef4 	bl	800d740 <OLED_Clear>
		}
		OLED_ShowChar(x, y, *p, 12, 1);
 800d958:	683b      	ldr	r3, [r7, #0]
 800d95a:	781a      	ldrb	r2, [r3, #0]
 800d95c:	79b9      	ldrb	r1, [r7, #6]
 800d95e:	79f8      	ldrb	r0, [r7, #7]
 800d960:	2301      	movs	r3, #1
 800d962:	9300      	str	r3, [sp, #0]
 800d964:	230c      	movs	r3, #12
 800d966:	f7ff ff6b 	bl	800d840 <OLED_ShowChar>
		x += 8;
 800d96a:	79fb      	ldrb	r3, [r7, #7]
 800d96c:	3308      	adds	r3, #8
 800d96e:	71fb      	strb	r3, [r7, #7]
		p++;
 800d970:	683b      	ldr	r3, [r7, #0]
 800d972:	3301      	adds	r3, #1
 800d974:	603b      	str	r3, [r7, #0]
	while (*p != '\0')
 800d976:	683b      	ldr	r3, [r7, #0]
 800d978:	781b      	ldrb	r3, [r3, #0]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d1db      	bne.n	800d936 <OLED_ShowString+0x12>
	}
}
 800d97e:	bf00      	nop
 800d980:	bf00      	nop
 800d982:	3708      	adds	r7, #8
 800d984:	46bd      	mov	sp, r7
 800d986:	bd80      	pop	{r7, pc}

0800d988 <OLED_Init>:
		OLED_ShowChar(x + (size / 2) * (t + z_len) + 5, y, temp + '0', size, mode);
	}
}

void OLED_Init(void)
{
 800d988:	b580      	push	{r7, lr}
 800d98a:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess();		   // Enable access to the RTC and Backup Register
 800d98c:	f7f9 fc3c 	bl	8007208 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); // turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 800d990:	4b41      	ldr	r3, [pc, #260]	; (800da98 <OLED_Init+0x110>)
 800d992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d994:	4a40      	ldr	r2, [pc, #256]	; (800da98 <OLED_Init+0x110>)
 800d996:	f023 0301 	bic.w	r3, r3, #1
 800d99a:	6713      	str	r3, [r2, #112]	; 0x70
 800d99c:	4b3e      	ldr	r3, [pc, #248]	; (800da98 <OLED_Init+0x110>)
 800d99e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9a0:	4a3d      	ldr	r2, [pc, #244]	; (800da98 <OLED_Init+0x110>)
 800d9a2:	f023 0304 	bic.w	r3, r3, #4
 800d9a6:	6713      	str	r3, [r2, #112]	; 0x70
									   // LSE oscillator switch off to let PC13 PC14 PC15 be IO

	HAL_PWR_DisableBkUpAccess();
 800d9a8:	f7f9 fc42 	bl	8007230 <HAL_PWR_DisableBkUpAccess>

	OLED_RST_Clr();
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	2180      	movs	r1, #128	; 0x80
 800d9b0:	483a      	ldr	r0, [pc, #232]	; (800da9c <OLED_Init+0x114>)
 800d9b2:	f7f8 fc4f 	bl	8006254 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800d9b6:	2064      	movs	r0, #100	; 0x64
 800d9b8:	f7f7 feb6 	bl	8005728 <HAL_Delay>
	OLED_RST_Set();
 800d9bc:	2201      	movs	r2, #1
 800d9be:	2180      	movs	r1, #128	; 0x80
 800d9c0:	4836      	ldr	r0, [pc, #216]	; (800da9c <OLED_Init+0x114>)
 800d9c2:	f7f8 fc47 	bl	8006254 <HAL_GPIO_WritePin>

	OLED_WR_Byte(0xAE, OLED_CMD); // Off Display
 800d9c6:	2100      	movs	r1, #0
 800d9c8:	20ae      	movs	r0, #174	; 0xae
 800d9ca:	f7ff fe6f 	bl	800d6ac <OLED_WR_Byte>

	OLED_WR_Byte(0xD5, OLED_CMD); // Set Oscillator Division
 800d9ce:	2100      	movs	r1, #0
 800d9d0:	20d5      	movs	r0, #213	; 0xd5
 800d9d2:	f7ff fe6b 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(80, OLED_CMD);	  //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 800d9d6:	2100      	movs	r1, #0
 800d9d8:	2050      	movs	r0, #80	; 0x50
 800d9da:	f7ff fe67 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0xA8, OLED_CMD); // multiplex ratio
 800d9de:	2100      	movs	r1, #0
 800d9e0:	20a8      	movs	r0, #168	; 0xa8
 800d9e2:	f7ff fe63 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0X3F, OLED_CMD); // duty = 0X3F(1/64)
 800d9e6:	2100      	movs	r1, #0
 800d9e8:	203f      	movs	r0, #63	; 0x3f
 800d9ea:	f7ff fe5f 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0xD3, OLED_CMD); // set display offset
 800d9ee:	2100      	movs	r1, #0
 800d9f0:	20d3      	movs	r0, #211	; 0xd3
 800d9f2:	f7ff fe5b 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0X00, OLED_CMD); // 0
 800d9f6:	2100      	movs	r1, #0
 800d9f8:	2000      	movs	r0, #0
 800d9fa:	f7ff fe57 	bl	800d6ac <OLED_WR_Byte>

	OLED_WR_Byte(0x40, OLED_CMD); // set display start line [5:0]- from 0-63. RESET
 800d9fe:	2100      	movs	r1, #0
 800da00:	2040      	movs	r0, #64	; 0x40
 800da02:	f7ff fe53 	bl	800d6ac <OLED_WR_Byte>

	OLED_WR_Byte(0x8D, OLED_CMD); // Set charge pump
 800da06:	2100      	movs	r1, #0
 800da08:	208d      	movs	r0, #141	; 0x8d
 800da0a:	f7ff fe4f 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0x14, OLED_CMD); // Enable Charge Pump
 800da0e:	2100      	movs	r1, #0
 800da10:	2014      	movs	r0, #20
 800da12:	f7ff fe4b 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0x20, OLED_CMD); // Set Memory Addressing Mode
 800da16:	2100      	movs	r1, #0
 800da18:	2020      	movs	r0, #32
 800da1a:	f7ff fe47 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0x02, OLED_CMD); // Page Addressing Mode (RESET)
 800da1e:	2100      	movs	r1, #0
 800da20:	2002      	movs	r0, #2
 800da22:	f7ff fe43 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0xA1, OLED_CMD); // Set segment remap, bit0:0,0->0;1,0->127;
 800da26:	2100      	movs	r1, #0
 800da28:	20a1      	movs	r0, #161	; 0xa1
 800da2a:	f7ff fe3f 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0xC0, OLED_CMD); // Set COM Output Scan Direction
 800da2e:	2100      	movs	r1, #0
 800da30:	20c0      	movs	r0, #192	; 0xc0
 800da32:	f7ff fe3b 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0xDA, OLED_CMD); // Set COM Pins
 800da36:	2100      	movs	r1, #0
 800da38:	20da      	movs	r0, #218	; 0xda
 800da3a:	f7ff fe37 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0x12, OLED_CMD); //[5:4] setting
 800da3e:	2100      	movs	r1, #0
 800da40:	2012      	movs	r0, #18
 800da42:	f7ff fe33 	bl	800d6ac <OLED_WR_Byte>

	OLED_WR_Byte(0x81, OLED_CMD); // Contrast Control
 800da46:	2100      	movs	r1, #0
 800da48:	2081      	movs	r0, #129	; 0x81
 800da4a:	f7ff fe2f 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0xEF, OLED_CMD); // 1~256; Default: 0X7F
 800da4e:	2100      	movs	r1, #0
 800da50:	20ef      	movs	r0, #239	; 0xef
 800da52:	f7ff fe2b 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0xD9, OLED_CMD); // Set Pre-charge Period
 800da56:	2100      	movs	r1, #0
 800da58:	20d9      	movs	r0, #217	; 0xd9
 800da5a:	f7ff fe27 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0xf1, OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800da5e:	2100      	movs	r1, #0
 800da60:	20f1      	movs	r0, #241	; 0xf1
 800da62:	f7ff fe23 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0xDB, OLED_CMD); // Set VCOMH
 800da66:	2100      	movs	r1, #0
 800da68:	20db      	movs	r0, #219	; 0xdb
 800da6a:	f7ff fe1f 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0x30, OLED_CMD); //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800da6e:	2100      	movs	r1, #0
 800da70:	2030      	movs	r0, #48	; 0x30
 800da72:	f7ff fe1b 	bl	800d6ac <OLED_WR_Byte>

	OLED_WR_Byte(0xA4, OLED_CMD); // Enable display outputs according to the GDDRAM contents
 800da76:	2100      	movs	r1, #0
 800da78:	20a4      	movs	r0, #164	; 0xa4
 800da7a:	f7ff fe17 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0xA6, OLED_CMD); // Set normal display
 800da7e:	2100      	movs	r1, #0
 800da80:	20a6      	movs	r0, #166	; 0xa6
 800da82:	f7ff fe13 	bl	800d6ac <OLED_WR_Byte>
	OLED_WR_Byte(0xAF, OLED_CMD); // DISPLAY ON
 800da86:	2100      	movs	r1, #0
 800da88:	20af      	movs	r0, #175	; 0xaf
 800da8a:	f7ff fe0f 	bl	800d6ac <OLED_WR_Byte>
	OLED_Clear();
 800da8e:	f7ff fe57 	bl	800d740 <OLED_Clear>
 800da92:	bf00      	nop
 800da94:	bd80      	pop	{r7, pc}
 800da96:	bf00      	nop
 800da98:	40023800 	.word	0x40023800
 800da9c:	40021000 	.word	0x40021000

0800daa0 <sniprintf>:
 800daa0:	b40c      	push	{r2, r3}
 800daa2:	b530      	push	{r4, r5, lr}
 800daa4:	4b17      	ldr	r3, [pc, #92]	; (800db04 <sniprintf+0x64>)
 800daa6:	1e0c      	subs	r4, r1, #0
 800daa8:	681d      	ldr	r5, [r3, #0]
 800daaa:	b09d      	sub	sp, #116	; 0x74
 800daac:	da08      	bge.n	800dac0 <sniprintf+0x20>
 800daae:	238b      	movs	r3, #139	; 0x8b
 800dab0:	602b      	str	r3, [r5, #0]
 800dab2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dab6:	b01d      	add	sp, #116	; 0x74
 800dab8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dabc:	b002      	add	sp, #8
 800dabe:	4770      	bx	lr
 800dac0:	f44f 7302 	mov.w	r3, #520	; 0x208
 800dac4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800dac8:	bf14      	ite	ne
 800daca:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800dace:	4623      	moveq	r3, r4
 800dad0:	9304      	str	r3, [sp, #16]
 800dad2:	9307      	str	r3, [sp, #28]
 800dad4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dad8:	9002      	str	r0, [sp, #8]
 800dada:	9006      	str	r0, [sp, #24]
 800dadc:	f8ad 3016 	strh.w	r3, [sp, #22]
 800dae0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800dae2:	ab21      	add	r3, sp, #132	; 0x84
 800dae4:	a902      	add	r1, sp, #8
 800dae6:	4628      	mov	r0, r5
 800dae8:	9301      	str	r3, [sp, #4]
 800daea:	f000 f8a9 	bl	800dc40 <_svfiprintf_r>
 800daee:	1c43      	adds	r3, r0, #1
 800daf0:	bfbc      	itt	lt
 800daf2:	238b      	movlt	r3, #139	; 0x8b
 800daf4:	602b      	strlt	r3, [r5, #0]
 800daf6:	2c00      	cmp	r4, #0
 800daf8:	d0dd      	beq.n	800dab6 <sniprintf+0x16>
 800dafa:	9b02      	ldr	r3, [sp, #8]
 800dafc:	2200      	movs	r2, #0
 800dafe:	701a      	strb	r2, [r3, #0]
 800db00:	e7d9      	b.n	800dab6 <sniprintf+0x16>
 800db02:	bf00      	nop
 800db04:	2000019c 	.word	0x2000019c

0800db08 <memset>:
 800db08:	4402      	add	r2, r0
 800db0a:	4603      	mov	r3, r0
 800db0c:	4293      	cmp	r3, r2
 800db0e:	d100      	bne.n	800db12 <memset+0xa>
 800db10:	4770      	bx	lr
 800db12:	f803 1b01 	strb.w	r1, [r3], #1
 800db16:	e7f9      	b.n	800db0c <memset+0x4>

0800db18 <__errno>:
 800db18:	4b01      	ldr	r3, [pc, #4]	; (800db20 <__errno+0x8>)
 800db1a:	6818      	ldr	r0, [r3, #0]
 800db1c:	4770      	bx	lr
 800db1e:	bf00      	nop
 800db20:	2000019c 	.word	0x2000019c

0800db24 <__libc_init_array>:
 800db24:	b570      	push	{r4, r5, r6, lr}
 800db26:	4d0d      	ldr	r5, [pc, #52]	; (800db5c <__libc_init_array+0x38>)
 800db28:	4c0d      	ldr	r4, [pc, #52]	; (800db60 <__libc_init_array+0x3c>)
 800db2a:	1b64      	subs	r4, r4, r5
 800db2c:	10a4      	asrs	r4, r4, #2
 800db2e:	2600      	movs	r6, #0
 800db30:	42a6      	cmp	r6, r4
 800db32:	d109      	bne.n	800db48 <__libc_init_array+0x24>
 800db34:	4d0b      	ldr	r5, [pc, #44]	; (800db64 <__libc_init_array+0x40>)
 800db36:	4c0c      	ldr	r4, [pc, #48]	; (800db68 <__libc_init_array+0x44>)
 800db38:	f000 fc6a 	bl	800e410 <_init>
 800db3c:	1b64      	subs	r4, r4, r5
 800db3e:	10a4      	asrs	r4, r4, #2
 800db40:	2600      	movs	r6, #0
 800db42:	42a6      	cmp	r6, r4
 800db44:	d105      	bne.n	800db52 <__libc_init_array+0x2e>
 800db46:	bd70      	pop	{r4, r5, r6, pc}
 800db48:	f855 3b04 	ldr.w	r3, [r5], #4
 800db4c:	4798      	blx	r3
 800db4e:	3601      	adds	r6, #1
 800db50:	e7ee      	b.n	800db30 <__libc_init_array+0xc>
 800db52:	f855 3b04 	ldr.w	r3, [r5], #4
 800db56:	4798      	blx	r3
 800db58:	3601      	adds	r6, #1
 800db5a:	e7f2      	b.n	800db42 <__libc_init_array+0x1e>
 800db5c:	0800f138 	.word	0x0800f138
 800db60:	0800f138 	.word	0x0800f138
 800db64:	0800f138 	.word	0x0800f138
 800db68:	0800f13c 	.word	0x0800f13c

0800db6c <__retarget_lock_acquire_recursive>:
 800db6c:	4770      	bx	lr

0800db6e <__retarget_lock_release_recursive>:
 800db6e:	4770      	bx	lr

0800db70 <memcpy>:
 800db70:	440a      	add	r2, r1
 800db72:	4291      	cmp	r1, r2
 800db74:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800db78:	d100      	bne.n	800db7c <memcpy+0xc>
 800db7a:	4770      	bx	lr
 800db7c:	b510      	push	{r4, lr}
 800db7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db82:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db86:	4291      	cmp	r1, r2
 800db88:	d1f9      	bne.n	800db7e <memcpy+0xe>
 800db8a:	bd10      	pop	{r4, pc}

0800db8c <__ssputs_r>:
 800db8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db90:	688e      	ldr	r6, [r1, #8]
 800db92:	461f      	mov	r7, r3
 800db94:	42be      	cmp	r6, r7
 800db96:	680b      	ldr	r3, [r1, #0]
 800db98:	4682      	mov	sl, r0
 800db9a:	460c      	mov	r4, r1
 800db9c:	4690      	mov	r8, r2
 800db9e:	d82c      	bhi.n	800dbfa <__ssputs_r+0x6e>
 800dba0:	898a      	ldrh	r2, [r1, #12]
 800dba2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dba6:	d026      	beq.n	800dbf6 <__ssputs_r+0x6a>
 800dba8:	6965      	ldr	r5, [r4, #20]
 800dbaa:	6909      	ldr	r1, [r1, #16]
 800dbac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dbb0:	eba3 0901 	sub.w	r9, r3, r1
 800dbb4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dbb8:	1c7b      	adds	r3, r7, #1
 800dbba:	444b      	add	r3, r9
 800dbbc:	106d      	asrs	r5, r5, #1
 800dbbe:	429d      	cmp	r5, r3
 800dbc0:	bf38      	it	cc
 800dbc2:	461d      	movcc	r5, r3
 800dbc4:	0553      	lsls	r3, r2, #21
 800dbc6:	d527      	bpl.n	800dc18 <__ssputs_r+0x8c>
 800dbc8:	4629      	mov	r1, r5
 800dbca:	f000 f957 	bl	800de7c <_malloc_r>
 800dbce:	4606      	mov	r6, r0
 800dbd0:	b360      	cbz	r0, 800dc2c <__ssputs_r+0xa0>
 800dbd2:	6921      	ldr	r1, [r4, #16]
 800dbd4:	464a      	mov	r2, r9
 800dbd6:	f7ff ffcb 	bl	800db70 <memcpy>
 800dbda:	89a3      	ldrh	r3, [r4, #12]
 800dbdc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dbe0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dbe4:	81a3      	strh	r3, [r4, #12]
 800dbe6:	6126      	str	r6, [r4, #16]
 800dbe8:	6165      	str	r5, [r4, #20]
 800dbea:	444e      	add	r6, r9
 800dbec:	eba5 0509 	sub.w	r5, r5, r9
 800dbf0:	6026      	str	r6, [r4, #0]
 800dbf2:	60a5      	str	r5, [r4, #8]
 800dbf4:	463e      	mov	r6, r7
 800dbf6:	42be      	cmp	r6, r7
 800dbf8:	d900      	bls.n	800dbfc <__ssputs_r+0x70>
 800dbfa:	463e      	mov	r6, r7
 800dbfc:	6820      	ldr	r0, [r4, #0]
 800dbfe:	4632      	mov	r2, r6
 800dc00:	4641      	mov	r1, r8
 800dc02:	f000 fb86 	bl	800e312 <memmove>
 800dc06:	68a3      	ldr	r3, [r4, #8]
 800dc08:	1b9b      	subs	r3, r3, r6
 800dc0a:	60a3      	str	r3, [r4, #8]
 800dc0c:	6823      	ldr	r3, [r4, #0]
 800dc0e:	4433      	add	r3, r6
 800dc10:	6023      	str	r3, [r4, #0]
 800dc12:	2000      	movs	r0, #0
 800dc14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc18:	462a      	mov	r2, r5
 800dc1a:	f000 fb4b 	bl	800e2b4 <_realloc_r>
 800dc1e:	4606      	mov	r6, r0
 800dc20:	2800      	cmp	r0, #0
 800dc22:	d1e0      	bne.n	800dbe6 <__ssputs_r+0x5a>
 800dc24:	6921      	ldr	r1, [r4, #16]
 800dc26:	4650      	mov	r0, sl
 800dc28:	f000 fb9e 	bl	800e368 <_free_r>
 800dc2c:	230c      	movs	r3, #12
 800dc2e:	f8ca 3000 	str.w	r3, [sl]
 800dc32:	89a3      	ldrh	r3, [r4, #12]
 800dc34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc38:	81a3      	strh	r3, [r4, #12]
 800dc3a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dc3e:	e7e9      	b.n	800dc14 <__ssputs_r+0x88>

0800dc40 <_svfiprintf_r>:
 800dc40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc44:	4698      	mov	r8, r3
 800dc46:	898b      	ldrh	r3, [r1, #12]
 800dc48:	061b      	lsls	r3, r3, #24
 800dc4a:	b09d      	sub	sp, #116	; 0x74
 800dc4c:	4607      	mov	r7, r0
 800dc4e:	460d      	mov	r5, r1
 800dc50:	4614      	mov	r4, r2
 800dc52:	d50e      	bpl.n	800dc72 <_svfiprintf_r+0x32>
 800dc54:	690b      	ldr	r3, [r1, #16]
 800dc56:	b963      	cbnz	r3, 800dc72 <_svfiprintf_r+0x32>
 800dc58:	2140      	movs	r1, #64	; 0x40
 800dc5a:	f000 f90f 	bl	800de7c <_malloc_r>
 800dc5e:	6028      	str	r0, [r5, #0]
 800dc60:	6128      	str	r0, [r5, #16]
 800dc62:	b920      	cbnz	r0, 800dc6e <_svfiprintf_r+0x2e>
 800dc64:	230c      	movs	r3, #12
 800dc66:	603b      	str	r3, [r7, #0]
 800dc68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dc6c:	e0d0      	b.n	800de10 <_svfiprintf_r+0x1d0>
 800dc6e:	2340      	movs	r3, #64	; 0x40
 800dc70:	616b      	str	r3, [r5, #20]
 800dc72:	2300      	movs	r3, #0
 800dc74:	9309      	str	r3, [sp, #36]	; 0x24
 800dc76:	2320      	movs	r3, #32
 800dc78:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dc7c:	f8cd 800c 	str.w	r8, [sp, #12]
 800dc80:	2330      	movs	r3, #48	; 0x30
 800dc82:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800de28 <_svfiprintf_r+0x1e8>
 800dc86:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dc8a:	f04f 0901 	mov.w	r9, #1
 800dc8e:	4623      	mov	r3, r4
 800dc90:	469a      	mov	sl, r3
 800dc92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc96:	b10a      	cbz	r2, 800dc9c <_svfiprintf_r+0x5c>
 800dc98:	2a25      	cmp	r2, #37	; 0x25
 800dc9a:	d1f9      	bne.n	800dc90 <_svfiprintf_r+0x50>
 800dc9c:	ebba 0b04 	subs.w	fp, sl, r4
 800dca0:	d00b      	beq.n	800dcba <_svfiprintf_r+0x7a>
 800dca2:	465b      	mov	r3, fp
 800dca4:	4622      	mov	r2, r4
 800dca6:	4629      	mov	r1, r5
 800dca8:	4638      	mov	r0, r7
 800dcaa:	f7ff ff6f 	bl	800db8c <__ssputs_r>
 800dcae:	3001      	adds	r0, #1
 800dcb0:	f000 80a9 	beq.w	800de06 <_svfiprintf_r+0x1c6>
 800dcb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dcb6:	445a      	add	r2, fp
 800dcb8:	9209      	str	r2, [sp, #36]	; 0x24
 800dcba:	f89a 3000 	ldrb.w	r3, [sl]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	f000 80a1 	beq.w	800de06 <_svfiprintf_r+0x1c6>
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dcca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dcce:	f10a 0a01 	add.w	sl, sl, #1
 800dcd2:	9304      	str	r3, [sp, #16]
 800dcd4:	9307      	str	r3, [sp, #28]
 800dcd6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dcda:	931a      	str	r3, [sp, #104]	; 0x68
 800dcdc:	4654      	mov	r4, sl
 800dcde:	2205      	movs	r2, #5
 800dce0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dce4:	4850      	ldr	r0, [pc, #320]	; (800de28 <_svfiprintf_r+0x1e8>)
 800dce6:	f7f2 fa73 	bl	80001d0 <memchr>
 800dcea:	9a04      	ldr	r2, [sp, #16]
 800dcec:	b9d8      	cbnz	r0, 800dd26 <_svfiprintf_r+0xe6>
 800dcee:	06d0      	lsls	r0, r2, #27
 800dcf0:	bf44      	itt	mi
 800dcf2:	2320      	movmi	r3, #32
 800dcf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dcf8:	0711      	lsls	r1, r2, #28
 800dcfa:	bf44      	itt	mi
 800dcfc:	232b      	movmi	r3, #43	; 0x2b
 800dcfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd02:	f89a 3000 	ldrb.w	r3, [sl]
 800dd06:	2b2a      	cmp	r3, #42	; 0x2a
 800dd08:	d015      	beq.n	800dd36 <_svfiprintf_r+0xf6>
 800dd0a:	9a07      	ldr	r2, [sp, #28]
 800dd0c:	4654      	mov	r4, sl
 800dd0e:	2000      	movs	r0, #0
 800dd10:	f04f 0c0a 	mov.w	ip, #10
 800dd14:	4621      	mov	r1, r4
 800dd16:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd1a:	3b30      	subs	r3, #48	; 0x30
 800dd1c:	2b09      	cmp	r3, #9
 800dd1e:	d94d      	bls.n	800ddbc <_svfiprintf_r+0x17c>
 800dd20:	b1b0      	cbz	r0, 800dd50 <_svfiprintf_r+0x110>
 800dd22:	9207      	str	r2, [sp, #28]
 800dd24:	e014      	b.n	800dd50 <_svfiprintf_r+0x110>
 800dd26:	eba0 0308 	sub.w	r3, r0, r8
 800dd2a:	fa09 f303 	lsl.w	r3, r9, r3
 800dd2e:	4313      	orrs	r3, r2
 800dd30:	9304      	str	r3, [sp, #16]
 800dd32:	46a2      	mov	sl, r4
 800dd34:	e7d2      	b.n	800dcdc <_svfiprintf_r+0x9c>
 800dd36:	9b03      	ldr	r3, [sp, #12]
 800dd38:	1d19      	adds	r1, r3, #4
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	9103      	str	r1, [sp, #12]
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	bfbb      	ittet	lt
 800dd42:	425b      	neglt	r3, r3
 800dd44:	f042 0202 	orrlt.w	r2, r2, #2
 800dd48:	9307      	strge	r3, [sp, #28]
 800dd4a:	9307      	strlt	r3, [sp, #28]
 800dd4c:	bfb8      	it	lt
 800dd4e:	9204      	strlt	r2, [sp, #16]
 800dd50:	7823      	ldrb	r3, [r4, #0]
 800dd52:	2b2e      	cmp	r3, #46	; 0x2e
 800dd54:	d10c      	bne.n	800dd70 <_svfiprintf_r+0x130>
 800dd56:	7863      	ldrb	r3, [r4, #1]
 800dd58:	2b2a      	cmp	r3, #42	; 0x2a
 800dd5a:	d134      	bne.n	800ddc6 <_svfiprintf_r+0x186>
 800dd5c:	9b03      	ldr	r3, [sp, #12]
 800dd5e:	1d1a      	adds	r2, r3, #4
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	9203      	str	r2, [sp, #12]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	bfb8      	it	lt
 800dd68:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800dd6c:	3402      	adds	r4, #2
 800dd6e:	9305      	str	r3, [sp, #20]
 800dd70:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800de38 <_svfiprintf_r+0x1f8>
 800dd74:	7821      	ldrb	r1, [r4, #0]
 800dd76:	2203      	movs	r2, #3
 800dd78:	4650      	mov	r0, sl
 800dd7a:	f7f2 fa29 	bl	80001d0 <memchr>
 800dd7e:	b138      	cbz	r0, 800dd90 <_svfiprintf_r+0x150>
 800dd80:	9b04      	ldr	r3, [sp, #16]
 800dd82:	eba0 000a 	sub.w	r0, r0, sl
 800dd86:	2240      	movs	r2, #64	; 0x40
 800dd88:	4082      	lsls	r2, r0
 800dd8a:	4313      	orrs	r3, r2
 800dd8c:	3401      	adds	r4, #1
 800dd8e:	9304      	str	r3, [sp, #16]
 800dd90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd94:	4825      	ldr	r0, [pc, #148]	; (800de2c <_svfiprintf_r+0x1ec>)
 800dd96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dd9a:	2206      	movs	r2, #6
 800dd9c:	f7f2 fa18 	bl	80001d0 <memchr>
 800dda0:	2800      	cmp	r0, #0
 800dda2:	d038      	beq.n	800de16 <_svfiprintf_r+0x1d6>
 800dda4:	4b22      	ldr	r3, [pc, #136]	; (800de30 <_svfiprintf_r+0x1f0>)
 800dda6:	bb1b      	cbnz	r3, 800ddf0 <_svfiprintf_r+0x1b0>
 800dda8:	9b03      	ldr	r3, [sp, #12]
 800ddaa:	3307      	adds	r3, #7
 800ddac:	f023 0307 	bic.w	r3, r3, #7
 800ddb0:	3308      	adds	r3, #8
 800ddb2:	9303      	str	r3, [sp, #12]
 800ddb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddb6:	4433      	add	r3, r6
 800ddb8:	9309      	str	r3, [sp, #36]	; 0x24
 800ddba:	e768      	b.n	800dc8e <_svfiprintf_r+0x4e>
 800ddbc:	fb0c 3202 	mla	r2, ip, r2, r3
 800ddc0:	460c      	mov	r4, r1
 800ddc2:	2001      	movs	r0, #1
 800ddc4:	e7a6      	b.n	800dd14 <_svfiprintf_r+0xd4>
 800ddc6:	2300      	movs	r3, #0
 800ddc8:	3401      	adds	r4, #1
 800ddca:	9305      	str	r3, [sp, #20]
 800ddcc:	4619      	mov	r1, r3
 800ddce:	f04f 0c0a 	mov.w	ip, #10
 800ddd2:	4620      	mov	r0, r4
 800ddd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ddd8:	3a30      	subs	r2, #48	; 0x30
 800ddda:	2a09      	cmp	r2, #9
 800dddc:	d903      	bls.n	800dde6 <_svfiprintf_r+0x1a6>
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d0c6      	beq.n	800dd70 <_svfiprintf_r+0x130>
 800dde2:	9105      	str	r1, [sp, #20]
 800dde4:	e7c4      	b.n	800dd70 <_svfiprintf_r+0x130>
 800dde6:	fb0c 2101 	mla	r1, ip, r1, r2
 800ddea:	4604      	mov	r4, r0
 800ddec:	2301      	movs	r3, #1
 800ddee:	e7f0      	b.n	800ddd2 <_svfiprintf_r+0x192>
 800ddf0:	ab03      	add	r3, sp, #12
 800ddf2:	9300      	str	r3, [sp, #0]
 800ddf4:	462a      	mov	r2, r5
 800ddf6:	4b0f      	ldr	r3, [pc, #60]	; (800de34 <_svfiprintf_r+0x1f4>)
 800ddf8:	a904      	add	r1, sp, #16
 800ddfa:	4638      	mov	r0, r7
 800ddfc:	f3af 8000 	nop.w
 800de00:	1c42      	adds	r2, r0, #1
 800de02:	4606      	mov	r6, r0
 800de04:	d1d6      	bne.n	800ddb4 <_svfiprintf_r+0x174>
 800de06:	89ab      	ldrh	r3, [r5, #12]
 800de08:	065b      	lsls	r3, r3, #25
 800de0a:	f53f af2d 	bmi.w	800dc68 <_svfiprintf_r+0x28>
 800de0e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800de10:	b01d      	add	sp, #116	; 0x74
 800de12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de16:	ab03      	add	r3, sp, #12
 800de18:	9300      	str	r3, [sp, #0]
 800de1a:	462a      	mov	r2, r5
 800de1c:	4b05      	ldr	r3, [pc, #20]	; (800de34 <_svfiprintf_r+0x1f4>)
 800de1e:	a904      	add	r1, sp, #16
 800de20:	4638      	mov	r0, r7
 800de22:	f000 f919 	bl	800e058 <_printf_i>
 800de26:	e7eb      	b.n	800de00 <_svfiprintf_r+0x1c0>
 800de28:	0800f0fc 	.word	0x0800f0fc
 800de2c:	0800f106 	.word	0x0800f106
 800de30:	00000000 	.word	0x00000000
 800de34:	0800db8d 	.word	0x0800db8d
 800de38:	0800f102 	.word	0x0800f102

0800de3c <sbrk_aligned>:
 800de3c:	b570      	push	{r4, r5, r6, lr}
 800de3e:	4e0e      	ldr	r6, [pc, #56]	; (800de78 <sbrk_aligned+0x3c>)
 800de40:	460c      	mov	r4, r1
 800de42:	6831      	ldr	r1, [r6, #0]
 800de44:	4605      	mov	r5, r0
 800de46:	b911      	cbnz	r1, 800de4e <sbrk_aligned+0x12>
 800de48:	f000 fa7e 	bl	800e348 <_sbrk_r>
 800de4c:	6030      	str	r0, [r6, #0]
 800de4e:	4621      	mov	r1, r4
 800de50:	4628      	mov	r0, r5
 800de52:	f000 fa79 	bl	800e348 <_sbrk_r>
 800de56:	1c43      	adds	r3, r0, #1
 800de58:	d00a      	beq.n	800de70 <sbrk_aligned+0x34>
 800de5a:	1cc4      	adds	r4, r0, #3
 800de5c:	f024 0403 	bic.w	r4, r4, #3
 800de60:	42a0      	cmp	r0, r4
 800de62:	d007      	beq.n	800de74 <sbrk_aligned+0x38>
 800de64:	1a21      	subs	r1, r4, r0
 800de66:	4628      	mov	r0, r5
 800de68:	f000 fa6e 	bl	800e348 <_sbrk_r>
 800de6c:	3001      	adds	r0, #1
 800de6e:	d101      	bne.n	800de74 <sbrk_aligned+0x38>
 800de70:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800de74:	4620      	mov	r0, r4
 800de76:	bd70      	pop	{r4, r5, r6, pc}
 800de78:	20005428 	.word	0x20005428

0800de7c <_malloc_r>:
 800de7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de80:	1ccd      	adds	r5, r1, #3
 800de82:	f025 0503 	bic.w	r5, r5, #3
 800de86:	3508      	adds	r5, #8
 800de88:	2d0c      	cmp	r5, #12
 800de8a:	bf38      	it	cc
 800de8c:	250c      	movcc	r5, #12
 800de8e:	2d00      	cmp	r5, #0
 800de90:	4607      	mov	r7, r0
 800de92:	db01      	blt.n	800de98 <_malloc_r+0x1c>
 800de94:	42a9      	cmp	r1, r5
 800de96:	d905      	bls.n	800dea4 <_malloc_r+0x28>
 800de98:	230c      	movs	r3, #12
 800de9a:	603b      	str	r3, [r7, #0]
 800de9c:	2600      	movs	r6, #0
 800de9e:	4630      	mov	r0, r6
 800dea0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dea4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800df78 <_malloc_r+0xfc>
 800dea8:	f000 f9f8 	bl	800e29c <__malloc_lock>
 800deac:	f8d8 3000 	ldr.w	r3, [r8]
 800deb0:	461c      	mov	r4, r3
 800deb2:	bb5c      	cbnz	r4, 800df0c <_malloc_r+0x90>
 800deb4:	4629      	mov	r1, r5
 800deb6:	4638      	mov	r0, r7
 800deb8:	f7ff ffc0 	bl	800de3c <sbrk_aligned>
 800debc:	1c43      	adds	r3, r0, #1
 800debe:	4604      	mov	r4, r0
 800dec0:	d155      	bne.n	800df6e <_malloc_r+0xf2>
 800dec2:	f8d8 4000 	ldr.w	r4, [r8]
 800dec6:	4626      	mov	r6, r4
 800dec8:	2e00      	cmp	r6, #0
 800deca:	d145      	bne.n	800df58 <_malloc_r+0xdc>
 800decc:	2c00      	cmp	r4, #0
 800dece:	d048      	beq.n	800df62 <_malloc_r+0xe6>
 800ded0:	6823      	ldr	r3, [r4, #0]
 800ded2:	4631      	mov	r1, r6
 800ded4:	4638      	mov	r0, r7
 800ded6:	eb04 0903 	add.w	r9, r4, r3
 800deda:	f000 fa35 	bl	800e348 <_sbrk_r>
 800dede:	4581      	cmp	r9, r0
 800dee0:	d13f      	bne.n	800df62 <_malloc_r+0xe6>
 800dee2:	6821      	ldr	r1, [r4, #0]
 800dee4:	1a6d      	subs	r5, r5, r1
 800dee6:	4629      	mov	r1, r5
 800dee8:	4638      	mov	r0, r7
 800deea:	f7ff ffa7 	bl	800de3c <sbrk_aligned>
 800deee:	3001      	adds	r0, #1
 800def0:	d037      	beq.n	800df62 <_malloc_r+0xe6>
 800def2:	6823      	ldr	r3, [r4, #0]
 800def4:	442b      	add	r3, r5
 800def6:	6023      	str	r3, [r4, #0]
 800def8:	f8d8 3000 	ldr.w	r3, [r8]
 800defc:	2b00      	cmp	r3, #0
 800defe:	d038      	beq.n	800df72 <_malloc_r+0xf6>
 800df00:	685a      	ldr	r2, [r3, #4]
 800df02:	42a2      	cmp	r2, r4
 800df04:	d12b      	bne.n	800df5e <_malloc_r+0xe2>
 800df06:	2200      	movs	r2, #0
 800df08:	605a      	str	r2, [r3, #4]
 800df0a:	e00f      	b.n	800df2c <_malloc_r+0xb0>
 800df0c:	6822      	ldr	r2, [r4, #0]
 800df0e:	1b52      	subs	r2, r2, r5
 800df10:	d41f      	bmi.n	800df52 <_malloc_r+0xd6>
 800df12:	2a0b      	cmp	r2, #11
 800df14:	d917      	bls.n	800df46 <_malloc_r+0xca>
 800df16:	1961      	adds	r1, r4, r5
 800df18:	42a3      	cmp	r3, r4
 800df1a:	6025      	str	r5, [r4, #0]
 800df1c:	bf18      	it	ne
 800df1e:	6059      	strne	r1, [r3, #4]
 800df20:	6863      	ldr	r3, [r4, #4]
 800df22:	bf08      	it	eq
 800df24:	f8c8 1000 	streq.w	r1, [r8]
 800df28:	5162      	str	r2, [r4, r5]
 800df2a:	604b      	str	r3, [r1, #4]
 800df2c:	4638      	mov	r0, r7
 800df2e:	f104 060b 	add.w	r6, r4, #11
 800df32:	f000 f9b9 	bl	800e2a8 <__malloc_unlock>
 800df36:	f026 0607 	bic.w	r6, r6, #7
 800df3a:	1d23      	adds	r3, r4, #4
 800df3c:	1af2      	subs	r2, r6, r3
 800df3e:	d0ae      	beq.n	800de9e <_malloc_r+0x22>
 800df40:	1b9b      	subs	r3, r3, r6
 800df42:	50a3      	str	r3, [r4, r2]
 800df44:	e7ab      	b.n	800de9e <_malloc_r+0x22>
 800df46:	42a3      	cmp	r3, r4
 800df48:	6862      	ldr	r2, [r4, #4]
 800df4a:	d1dd      	bne.n	800df08 <_malloc_r+0x8c>
 800df4c:	f8c8 2000 	str.w	r2, [r8]
 800df50:	e7ec      	b.n	800df2c <_malloc_r+0xb0>
 800df52:	4623      	mov	r3, r4
 800df54:	6864      	ldr	r4, [r4, #4]
 800df56:	e7ac      	b.n	800deb2 <_malloc_r+0x36>
 800df58:	4634      	mov	r4, r6
 800df5a:	6876      	ldr	r6, [r6, #4]
 800df5c:	e7b4      	b.n	800dec8 <_malloc_r+0x4c>
 800df5e:	4613      	mov	r3, r2
 800df60:	e7cc      	b.n	800defc <_malloc_r+0x80>
 800df62:	230c      	movs	r3, #12
 800df64:	603b      	str	r3, [r7, #0]
 800df66:	4638      	mov	r0, r7
 800df68:	f000 f99e 	bl	800e2a8 <__malloc_unlock>
 800df6c:	e797      	b.n	800de9e <_malloc_r+0x22>
 800df6e:	6025      	str	r5, [r4, #0]
 800df70:	e7dc      	b.n	800df2c <_malloc_r+0xb0>
 800df72:	605b      	str	r3, [r3, #4]
 800df74:	deff      	udf	#255	; 0xff
 800df76:	bf00      	nop
 800df78:	20005424 	.word	0x20005424

0800df7c <_printf_common>:
 800df7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df80:	4616      	mov	r6, r2
 800df82:	4699      	mov	r9, r3
 800df84:	688a      	ldr	r2, [r1, #8]
 800df86:	690b      	ldr	r3, [r1, #16]
 800df88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800df8c:	4293      	cmp	r3, r2
 800df8e:	bfb8      	it	lt
 800df90:	4613      	movlt	r3, r2
 800df92:	6033      	str	r3, [r6, #0]
 800df94:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800df98:	4607      	mov	r7, r0
 800df9a:	460c      	mov	r4, r1
 800df9c:	b10a      	cbz	r2, 800dfa2 <_printf_common+0x26>
 800df9e:	3301      	adds	r3, #1
 800dfa0:	6033      	str	r3, [r6, #0]
 800dfa2:	6823      	ldr	r3, [r4, #0]
 800dfa4:	0699      	lsls	r1, r3, #26
 800dfa6:	bf42      	ittt	mi
 800dfa8:	6833      	ldrmi	r3, [r6, #0]
 800dfaa:	3302      	addmi	r3, #2
 800dfac:	6033      	strmi	r3, [r6, #0]
 800dfae:	6825      	ldr	r5, [r4, #0]
 800dfb0:	f015 0506 	ands.w	r5, r5, #6
 800dfb4:	d106      	bne.n	800dfc4 <_printf_common+0x48>
 800dfb6:	f104 0a19 	add.w	sl, r4, #25
 800dfba:	68e3      	ldr	r3, [r4, #12]
 800dfbc:	6832      	ldr	r2, [r6, #0]
 800dfbe:	1a9b      	subs	r3, r3, r2
 800dfc0:	42ab      	cmp	r3, r5
 800dfc2:	dc26      	bgt.n	800e012 <_printf_common+0x96>
 800dfc4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800dfc8:	1e13      	subs	r3, r2, #0
 800dfca:	6822      	ldr	r2, [r4, #0]
 800dfcc:	bf18      	it	ne
 800dfce:	2301      	movne	r3, #1
 800dfd0:	0692      	lsls	r2, r2, #26
 800dfd2:	d42b      	bmi.n	800e02c <_printf_common+0xb0>
 800dfd4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dfd8:	4649      	mov	r1, r9
 800dfda:	4638      	mov	r0, r7
 800dfdc:	47c0      	blx	r8
 800dfde:	3001      	adds	r0, #1
 800dfe0:	d01e      	beq.n	800e020 <_printf_common+0xa4>
 800dfe2:	6823      	ldr	r3, [r4, #0]
 800dfe4:	6922      	ldr	r2, [r4, #16]
 800dfe6:	f003 0306 	and.w	r3, r3, #6
 800dfea:	2b04      	cmp	r3, #4
 800dfec:	bf02      	ittt	eq
 800dfee:	68e5      	ldreq	r5, [r4, #12]
 800dff0:	6833      	ldreq	r3, [r6, #0]
 800dff2:	1aed      	subeq	r5, r5, r3
 800dff4:	68a3      	ldr	r3, [r4, #8]
 800dff6:	bf0c      	ite	eq
 800dff8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dffc:	2500      	movne	r5, #0
 800dffe:	4293      	cmp	r3, r2
 800e000:	bfc4      	itt	gt
 800e002:	1a9b      	subgt	r3, r3, r2
 800e004:	18ed      	addgt	r5, r5, r3
 800e006:	2600      	movs	r6, #0
 800e008:	341a      	adds	r4, #26
 800e00a:	42b5      	cmp	r5, r6
 800e00c:	d11a      	bne.n	800e044 <_printf_common+0xc8>
 800e00e:	2000      	movs	r0, #0
 800e010:	e008      	b.n	800e024 <_printf_common+0xa8>
 800e012:	2301      	movs	r3, #1
 800e014:	4652      	mov	r2, sl
 800e016:	4649      	mov	r1, r9
 800e018:	4638      	mov	r0, r7
 800e01a:	47c0      	blx	r8
 800e01c:	3001      	adds	r0, #1
 800e01e:	d103      	bne.n	800e028 <_printf_common+0xac>
 800e020:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e024:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e028:	3501      	adds	r5, #1
 800e02a:	e7c6      	b.n	800dfba <_printf_common+0x3e>
 800e02c:	18e1      	adds	r1, r4, r3
 800e02e:	1c5a      	adds	r2, r3, #1
 800e030:	2030      	movs	r0, #48	; 0x30
 800e032:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e036:	4422      	add	r2, r4
 800e038:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e03c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e040:	3302      	adds	r3, #2
 800e042:	e7c7      	b.n	800dfd4 <_printf_common+0x58>
 800e044:	2301      	movs	r3, #1
 800e046:	4622      	mov	r2, r4
 800e048:	4649      	mov	r1, r9
 800e04a:	4638      	mov	r0, r7
 800e04c:	47c0      	blx	r8
 800e04e:	3001      	adds	r0, #1
 800e050:	d0e6      	beq.n	800e020 <_printf_common+0xa4>
 800e052:	3601      	adds	r6, #1
 800e054:	e7d9      	b.n	800e00a <_printf_common+0x8e>
	...

0800e058 <_printf_i>:
 800e058:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e05c:	7e0f      	ldrb	r7, [r1, #24]
 800e05e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e060:	2f78      	cmp	r7, #120	; 0x78
 800e062:	4691      	mov	r9, r2
 800e064:	4680      	mov	r8, r0
 800e066:	460c      	mov	r4, r1
 800e068:	469a      	mov	sl, r3
 800e06a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e06e:	d807      	bhi.n	800e080 <_printf_i+0x28>
 800e070:	2f62      	cmp	r7, #98	; 0x62
 800e072:	d80a      	bhi.n	800e08a <_printf_i+0x32>
 800e074:	2f00      	cmp	r7, #0
 800e076:	f000 80d4 	beq.w	800e222 <_printf_i+0x1ca>
 800e07a:	2f58      	cmp	r7, #88	; 0x58
 800e07c:	f000 80c0 	beq.w	800e200 <_printf_i+0x1a8>
 800e080:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e084:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e088:	e03a      	b.n	800e100 <_printf_i+0xa8>
 800e08a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e08e:	2b15      	cmp	r3, #21
 800e090:	d8f6      	bhi.n	800e080 <_printf_i+0x28>
 800e092:	a101      	add	r1, pc, #4	; (adr r1, 800e098 <_printf_i+0x40>)
 800e094:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e098:	0800e0f1 	.word	0x0800e0f1
 800e09c:	0800e105 	.word	0x0800e105
 800e0a0:	0800e081 	.word	0x0800e081
 800e0a4:	0800e081 	.word	0x0800e081
 800e0a8:	0800e081 	.word	0x0800e081
 800e0ac:	0800e081 	.word	0x0800e081
 800e0b0:	0800e105 	.word	0x0800e105
 800e0b4:	0800e081 	.word	0x0800e081
 800e0b8:	0800e081 	.word	0x0800e081
 800e0bc:	0800e081 	.word	0x0800e081
 800e0c0:	0800e081 	.word	0x0800e081
 800e0c4:	0800e209 	.word	0x0800e209
 800e0c8:	0800e131 	.word	0x0800e131
 800e0cc:	0800e1c3 	.word	0x0800e1c3
 800e0d0:	0800e081 	.word	0x0800e081
 800e0d4:	0800e081 	.word	0x0800e081
 800e0d8:	0800e22b 	.word	0x0800e22b
 800e0dc:	0800e081 	.word	0x0800e081
 800e0e0:	0800e131 	.word	0x0800e131
 800e0e4:	0800e081 	.word	0x0800e081
 800e0e8:	0800e081 	.word	0x0800e081
 800e0ec:	0800e1cb 	.word	0x0800e1cb
 800e0f0:	682b      	ldr	r3, [r5, #0]
 800e0f2:	1d1a      	adds	r2, r3, #4
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	602a      	str	r2, [r5, #0]
 800e0f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e0fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e100:	2301      	movs	r3, #1
 800e102:	e09f      	b.n	800e244 <_printf_i+0x1ec>
 800e104:	6820      	ldr	r0, [r4, #0]
 800e106:	682b      	ldr	r3, [r5, #0]
 800e108:	0607      	lsls	r7, r0, #24
 800e10a:	f103 0104 	add.w	r1, r3, #4
 800e10e:	6029      	str	r1, [r5, #0]
 800e110:	d501      	bpl.n	800e116 <_printf_i+0xbe>
 800e112:	681e      	ldr	r6, [r3, #0]
 800e114:	e003      	b.n	800e11e <_printf_i+0xc6>
 800e116:	0646      	lsls	r6, r0, #25
 800e118:	d5fb      	bpl.n	800e112 <_printf_i+0xba>
 800e11a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800e11e:	2e00      	cmp	r6, #0
 800e120:	da03      	bge.n	800e12a <_printf_i+0xd2>
 800e122:	232d      	movs	r3, #45	; 0x2d
 800e124:	4276      	negs	r6, r6
 800e126:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e12a:	485a      	ldr	r0, [pc, #360]	; (800e294 <_printf_i+0x23c>)
 800e12c:	230a      	movs	r3, #10
 800e12e:	e012      	b.n	800e156 <_printf_i+0xfe>
 800e130:	682b      	ldr	r3, [r5, #0]
 800e132:	6820      	ldr	r0, [r4, #0]
 800e134:	1d19      	adds	r1, r3, #4
 800e136:	6029      	str	r1, [r5, #0]
 800e138:	0605      	lsls	r5, r0, #24
 800e13a:	d501      	bpl.n	800e140 <_printf_i+0xe8>
 800e13c:	681e      	ldr	r6, [r3, #0]
 800e13e:	e002      	b.n	800e146 <_printf_i+0xee>
 800e140:	0641      	lsls	r1, r0, #25
 800e142:	d5fb      	bpl.n	800e13c <_printf_i+0xe4>
 800e144:	881e      	ldrh	r6, [r3, #0]
 800e146:	4853      	ldr	r0, [pc, #332]	; (800e294 <_printf_i+0x23c>)
 800e148:	2f6f      	cmp	r7, #111	; 0x6f
 800e14a:	bf0c      	ite	eq
 800e14c:	2308      	moveq	r3, #8
 800e14e:	230a      	movne	r3, #10
 800e150:	2100      	movs	r1, #0
 800e152:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e156:	6865      	ldr	r5, [r4, #4]
 800e158:	60a5      	str	r5, [r4, #8]
 800e15a:	2d00      	cmp	r5, #0
 800e15c:	bfa2      	ittt	ge
 800e15e:	6821      	ldrge	r1, [r4, #0]
 800e160:	f021 0104 	bicge.w	r1, r1, #4
 800e164:	6021      	strge	r1, [r4, #0]
 800e166:	b90e      	cbnz	r6, 800e16c <_printf_i+0x114>
 800e168:	2d00      	cmp	r5, #0
 800e16a:	d04b      	beq.n	800e204 <_printf_i+0x1ac>
 800e16c:	4615      	mov	r5, r2
 800e16e:	fbb6 f1f3 	udiv	r1, r6, r3
 800e172:	fb03 6711 	mls	r7, r3, r1, r6
 800e176:	5dc7      	ldrb	r7, [r0, r7]
 800e178:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e17c:	4637      	mov	r7, r6
 800e17e:	42bb      	cmp	r3, r7
 800e180:	460e      	mov	r6, r1
 800e182:	d9f4      	bls.n	800e16e <_printf_i+0x116>
 800e184:	2b08      	cmp	r3, #8
 800e186:	d10b      	bne.n	800e1a0 <_printf_i+0x148>
 800e188:	6823      	ldr	r3, [r4, #0]
 800e18a:	07de      	lsls	r6, r3, #31
 800e18c:	d508      	bpl.n	800e1a0 <_printf_i+0x148>
 800e18e:	6923      	ldr	r3, [r4, #16]
 800e190:	6861      	ldr	r1, [r4, #4]
 800e192:	4299      	cmp	r1, r3
 800e194:	bfde      	ittt	le
 800e196:	2330      	movle	r3, #48	; 0x30
 800e198:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e19c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800e1a0:	1b52      	subs	r2, r2, r5
 800e1a2:	6122      	str	r2, [r4, #16]
 800e1a4:	f8cd a000 	str.w	sl, [sp]
 800e1a8:	464b      	mov	r3, r9
 800e1aa:	aa03      	add	r2, sp, #12
 800e1ac:	4621      	mov	r1, r4
 800e1ae:	4640      	mov	r0, r8
 800e1b0:	f7ff fee4 	bl	800df7c <_printf_common>
 800e1b4:	3001      	adds	r0, #1
 800e1b6:	d14a      	bne.n	800e24e <_printf_i+0x1f6>
 800e1b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e1bc:	b004      	add	sp, #16
 800e1be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1c2:	6823      	ldr	r3, [r4, #0]
 800e1c4:	f043 0320 	orr.w	r3, r3, #32
 800e1c8:	6023      	str	r3, [r4, #0]
 800e1ca:	4833      	ldr	r0, [pc, #204]	; (800e298 <_printf_i+0x240>)
 800e1cc:	2778      	movs	r7, #120	; 0x78
 800e1ce:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e1d2:	6823      	ldr	r3, [r4, #0]
 800e1d4:	6829      	ldr	r1, [r5, #0]
 800e1d6:	061f      	lsls	r7, r3, #24
 800e1d8:	f851 6b04 	ldr.w	r6, [r1], #4
 800e1dc:	d402      	bmi.n	800e1e4 <_printf_i+0x18c>
 800e1de:	065f      	lsls	r7, r3, #25
 800e1e0:	bf48      	it	mi
 800e1e2:	b2b6      	uxthmi	r6, r6
 800e1e4:	07df      	lsls	r7, r3, #31
 800e1e6:	bf48      	it	mi
 800e1e8:	f043 0320 	orrmi.w	r3, r3, #32
 800e1ec:	6029      	str	r1, [r5, #0]
 800e1ee:	bf48      	it	mi
 800e1f0:	6023      	strmi	r3, [r4, #0]
 800e1f2:	b91e      	cbnz	r6, 800e1fc <_printf_i+0x1a4>
 800e1f4:	6823      	ldr	r3, [r4, #0]
 800e1f6:	f023 0320 	bic.w	r3, r3, #32
 800e1fa:	6023      	str	r3, [r4, #0]
 800e1fc:	2310      	movs	r3, #16
 800e1fe:	e7a7      	b.n	800e150 <_printf_i+0xf8>
 800e200:	4824      	ldr	r0, [pc, #144]	; (800e294 <_printf_i+0x23c>)
 800e202:	e7e4      	b.n	800e1ce <_printf_i+0x176>
 800e204:	4615      	mov	r5, r2
 800e206:	e7bd      	b.n	800e184 <_printf_i+0x12c>
 800e208:	682b      	ldr	r3, [r5, #0]
 800e20a:	6826      	ldr	r6, [r4, #0]
 800e20c:	6961      	ldr	r1, [r4, #20]
 800e20e:	1d18      	adds	r0, r3, #4
 800e210:	6028      	str	r0, [r5, #0]
 800e212:	0635      	lsls	r5, r6, #24
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	d501      	bpl.n	800e21c <_printf_i+0x1c4>
 800e218:	6019      	str	r1, [r3, #0]
 800e21a:	e002      	b.n	800e222 <_printf_i+0x1ca>
 800e21c:	0670      	lsls	r0, r6, #25
 800e21e:	d5fb      	bpl.n	800e218 <_printf_i+0x1c0>
 800e220:	8019      	strh	r1, [r3, #0]
 800e222:	2300      	movs	r3, #0
 800e224:	6123      	str	r3, [r4, #16]
 800e226:	4615      	mov	r5, r2
 800e228:	e7bc      	b.n	800e1a4 <_printf_i+0x14c>
 800e22a:	682b      	ldr	r3, [r5, #0]
 800e22c:	1d1a      	adds	r2, r3, #4
 800e22e:	602a      	str	r2, [r5, #0]
 800e230:	681d      	ldr	r5, [r3, #0]
 800e232:	6862      	ldr	r2, [r4, #4]
 800e234:	2100      	movs	r1, #0
 800e236:	4628      	mov	r0, r5
 800e238:	f7f1 ffca 	bl	80001d0 <memchr>
 800e23c:	b108      	cbz	r0, 800e242 <_printf_i+0x1ea>
 800e23e:	1b40      	subs	r0, r0, r5
 800e240:	6060      	str	r0, [r4, #4]
 800e242:	6863      	ldr	r3, [r4, #4]
 800e244:	6123      	str	r3, [r4, #16]
 800e246:	2300      	movs	r3, #0
 800e248:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e24c:	e7aa      	b.n	800e1a4 <_printf_i+0x14c>
 800e24e:	6923      	ldr	r3, [r4, #16]
 800e250:	462a      	mov	r2, r5
 800e252:	4649      	mov	r1, r9
 800e254:	4640      	mov	r0, r8
 800e256:	47d0      	blx	sl
 800e258:	3001      	adds	r0, #1
 800e25a:	d0ad      	beq.n	800e1b8 <_printf_i+0x160>
 800e25c:	6823      	ldr	r3, [r4, #0]
 800e25e:	079b      	lsls	r3, r3, #30
 800e260:	d413      	bmi.n	800e28a <_printf_i+0x232>
 800e262:	68e0      	ldr	r0, [r4, #12]
 800e264:	9b03      	ldr	r3, [sp, #12]
 800e266:	4298      	cmp	r0, r3
 800e268:	bfb8      	it	lt
 800e26a:	4618      	movlt	r0, r3
 800e26c:	e7a6      	b.n	800e1bc <_printf_i+0x164>
 800e26e:	2301      	movs	r3, #1
 800e270:	4632      	mov	r2, r6
 800e272:	4649      	mov	r1, r9
 800e274:	4640      	mov	r0, r8
 800e276:	47d0      	blx	sl
 800e278:	3001      	adds	r0, #1
 800e27a:	d09d      	beq.n	800e1b8 <_printf_i+0x160>
 800e27c:	3501      	adds	r5, #1
 800e27e:	68e3      	ldr	r3, [r4, #12]
 800e280:	9903      	ldr	r1, [sp, #12]
 800e282:	1a5b      	subs	r3, r3, r1
 800e284:	42ab      	cmp	r3, r5
 800e286:	dcf2      	bgt.n	800e26e <_printf_i+0x216>
 800e288:	e7eb      	b.n	800e262 <_printf_i+0x20a>
 800e28a:	2500      	movs	r5, #0
 800e28c:	f104 0619 	add.w	r6, r4, #25
 800e290:	e7f5      	b.n	800e27e <_printf_i+0x226>
 800e292:	bf00      	nop
 800e294:	0800f10d 	.word	0x0800f10d
 800e298:	0800f11e 	.word	0x0800f11e

0800e29c <__malloc_lock>:
 800e29c:	4801      	ldr	r0, [pc, #4]	; (800e2a4 <__malloc_lock+0x8>)
 800e29e:	f7ff bc65 	b.w	800db6c <__retarget_lock_acquire_recursive>
 800e2a2:	bf00      	nop
 800e2a4:	20005420 	.word	0x20005420

0800e2a8 <__malloc_unlock>:
 800e2a8:	4801      	ldr	r0, [pc, #4]	; (800e2b0 <__malloc_unlock+0x8>)
 800e2aa:	f7ff bc60 	b.w	800db6e <__retarget_lock_release_recursive>
 800e2ae:	bf00      	nop
 800e2b0:	20005420 	.word	0x20005420

0800e2b4 <_realloc_r>:
 800e2b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2b8:	4680      	mov	r8, r0
 800e2ba:	4614      	mov	r4, r2
 800e2bc:	460e      	mov	r6, r1
 800e2be:	b921      	cbnz	r1, 800e2ca <_realloc_r+0x16>
 800e2c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e2c4:	4611      	mov	r1, r2
 800e2c6:	f7ff bdd9 	b.w	800de7c <_malloc_r>
 800e2ca:	b92a      	cbnz	r2, 800e2d8 <_realloc_r+0x24>
 800e2cc:	f000 f84c 	bl	800e368 <_free_r>
 800e2d0:	4625      	mov	r5, r4
 800e2d2:	4628      	mov	r0, r5
 800e2d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2d8:	f000 f892 	bl	800e400 <_malloc_usable_size_r>
 800e2dc:	4284      	cmp	r4, r0
 800e2de:	4607      	mov	r7, r0
 800e2e0:	d802      	bhi.n	800e2e8 <_realloc_r+0x34>
 800e2e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e2e6:	d812      	bhi.n	800e30e <_realloc_r+0x5a>
 800e2e8:	4621      	mov	r1, r4
 800e2ea:	4640      	mov	r0, r8
 800e2ec:	f7ff fdc6 	bl	800de7c <_malloc_r>
 800e2f0:	4605      	mov	r5, r0
 800e2f2:	2800      	cmp	r0, #0
 800e2f4:	d0ed      	beq.n	800e2d2 <_realloc_r+0x1e>
 800e2f6:	42bc      	cmp	r4, r7
 800e2f8:	4622      	mov	r2, r4
 800e2fa:	4631      	mov	r1, r6
 800e2fc:	bf28      	it	cs
 800e2fe:	463a      	movcs	r2, r7
 800e300:	f7ff fc36 	bl	800db70 <memcpy>
 800e304:	4631      	mov	r1, r6
 800e306:	4640      	mov	r0, r8
 800e308:	f000 f82e 	bl	800e368 <_free_r>
 800e30c:	e7e1      	b.n	800e2d2 <_realloc_r+0x1e>
 800e30e:	4635      	mov	r5, r6
 800e310:	e7df      	b.n	800e2d2 <_realloc_r+0x1e>

0800e312 <memmove>:
 800e312:	4288      	cmp	r0, r1
 800e314:	b510      	push	{r4, lr}
 800e316:	eb01 0402 	add.w	r4, r1, r2
 800e31a:	d902      	bls.n	800e322 <memmove+0x10>
 800e31c:	4284      	cmp	r4, r0
 800e31e:	4623      	mov	r3, r4
 800e320:	d807      	bhi.n	800e332 <memmove+0x20>
 800e322:	1e43      	subs	r3, r0, #1
 800e324:	42a1      	cmp	r1, r4
 800e326:	d008      	beq.n	800e33a <memmove+0x28>
 800e328:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e32c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e330:	e7f8      	b.n	800e324 <memmove+0x12>
 800e332:	4402      	add	r2, r0
 800e334:	4601      	mov	r1, r0
 800e336:	428a      	cmp	r2, r1
 800e338:	d100      	bne.n	800e33c <memmove+0x2a>
 800e33a:	bd10      	pop	{r4, pc}
 800e33c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e340:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e344:	e7f7      	b.n	800e336 <memmove+0x24>
	...

0800e348 <_sbrk_r>:
 800e348:	b538      	push	{r3, r4, r5, lr}
 800e34a:	4d06      	ldr	r5, [pc, #24]	; (800e364 <_sbrk_r+0x1c>)
 800e34c:	2300      	movs	r3, #0
 800e34e:	4604      	mov	r4, r0
 800e350:	4608      	mov	r0, r1
 800e352:	602b      	str	r3, [r5, #0]
 800e354:	f7f7 f934 	bl	80055c0 <_sbrk>
 800e358:	1c43      	adds	r3, r0, #1
 800e35a:	d102      	bne.n	800e362 <_sbrk_r+0x1a>
 800e35c:	682b      	ldr	r3, [r5, #0]
 800e35e:	b103      	cbz	r3, 800e362 <_sbrk_r+0x1a>
 800e360:	6023      	str	r3, [r4, #0]
 800e362:	bd38      	pop	{r3, r4, r5, pc}
 800e364:	2000542c 	.word	0x2000542c

0800e368 <_free_r>:
 800e368:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e36a:	2900      	cmp	r1, #0
 800e36c:	d044      	beq.n	800e3f8 <_free_r+0x90>
 800e36e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e372:	9001      	str	r0, [sp, #4]
 800e374:	2b00      	cmp	r3, #0
 800e376:	f1a1 0404 	sub.w	r4, r1, #4
 800e37a:	bfb8      	it	lt
 800e37c:	18e4      	addlt	r4, r4, r3
 800e37e:	f7ff ff8d 	bl	800e29c <__malloc_lock>
 800e382:	4a1e      	ldr	r2, [pc, #120]	; (800e3fc <_free_r+0x94>)
 800e384:	9801      	ldr	r0, [sp, #4]
 800e386:	6813      	ldr	r3, [r2, #0]
 800e388:	b933      	cbnz	r3, 800e398 <_free_r+0x30>
 800e38a:	6063      	str	r3, [r4, #4]
 800e38c:	6014      	str	r4, [r2, #0]
 800e38e:	b003      	add	sp, #12
 800e390:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e394:	f7ff bf88 	b.w	800e2a8 <__malloc_unlock>
 800e398:	42a3      	cmp	r3, r4
 800e39a:	d908      	bls.n	800e3ae <_free_r+0x46>
 800e39c:	6825      	ldr	r5, [r4, #0]
 800e39e:	1961      	adds	r1, r4, r5
 800e3a0:	428b      	cmp	r3, r1
 800e3a2:	bf01      	itttt	eq
 800e3a4:	6819      	ldreq	r1, [r3, #0]
 800e3a6:	685b      	ldreq	r3, [r3, #4]
 800e3a8:	1949      	addeq	r1, r1, r5
 800e3aa:	6021      	streq	r1, [r4, #0]
 800e3ac:	e7ed      	b.n	800e38a <_free_r+0x22>
 800e3ae:	461a      	mov	r2, r3
 800e3b0:	685b      	ldr	r3, [r3, #4]
 800e3b2:	b10b      	cbz	r3, 800e3b8 <_free_r+0x50>
 800e3b4:	42a3      	cmp	r3, r4
 800e3b6:	d9fa      	bls.n	800e3ae <_free_r+0x46>
 800e3b8:	6811      	ldr	r1, [r2, #0]
 800e3ba:	1855      	adds	r5, r2, r1
 800e3bc:	42a5      	cmp	r5, r4
 800e3be:	d10b      	bne.n	800e3d8 <_free_r+0x70>
 800e3c0:	6824      	ldr	r4, [r4, #0]
 800e3c2:	4421      	add	r1, r4
 800e3c4:	1854      	adds	r4, r2, r1
 800e3c6:	42a3      	cmp	r3, r4
 800e3c8:	6011      	str	r1, [r2, #0]
 800e3ca:	d1e0      	bne.n	800e38e <_free_r+0x26>
 800e3cc:	681c      	ldr	r4, [r3, #0]
 800e3ce:	685b      	ldr	r3, [r3, #4]
 800e3d0:	6053      	str	r3, [r2, #4]
 800e3d2:	440c      	add	r4, r1
 800e3d4:	6014      	str	r4, [r2, #0]
 800e3d6:	e7da      	b.n	800e38e <_free_r+0x26>
 800e3d8:	d902      	bls.n	800e3e0 <_free_r+0x78>
 800e3da:	230c      	movs	r3, #12
 800e3dc:	6003      	str	r3, [r0, #0]
 800e3de:	e7d6      	b.n	800e38e <_free_r+0x26>
 800e3e0:	6825      	ldr	r5, [r4, #0]
 800e3e2:	1961      	adds	r1, r4, r5
 800e3e4:	428b      	cmp	r3, r1
 800e3e6:	bf04      	itt	eq
 800e3e8:	6819      	ldreq	r1, [r3, #0]
 800e3ea:	685b      	ldreq	r3, [r3, #4]
 800e3ec:	6063      	str	r3, [r4, #4]
 800e3ee:	bf04      	itt	eq
 800e3f0:	1949      	addeq	r1, r1, r5
 800e3f2:	6021      	streq	r1, [r4, #0]
 800e3f4:	6054      	str	r4, [r2, #4]
 800e3f6:	e7ca      	b.n	800e38e <_free_r+0x26>
 800e3f8:	b003      	add	sp, #12
 800e3fa:	bd30      	pop	{r4, r5, pc}
 800e3fc:	20005424 	.word	0x20005424

0800e400 <_malloc_usable_size_r>:
 800e400:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e404:	1f18      	subs	r0, r3, #4
 800e406:	2b00      	cmp	r3, #0
 800e408:	bfbc      	itt	lt
 800e40a:	580b      	ldrlt	r3, [r1, r0]
 800e40c:	18c0      	addlt	r0, r0, r3
 800e40e:	4770      	bx	lr

0800e410 <_init>:
 800e410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e412:	bf00      	nop
 800e414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e416:	bc08      	pop	{r3}
 800e418:	469e      	mov	lr, r3
 800e41a:	4770      	bx	lr

0800e41c <_fini>:
 800e41c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e41e:	bf00      	nop
 800e420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e422:	bc08      	pop	{r3}
 800e424:	469e      	mov	lr, r3
 800e426:	4770      	bx	lr
