

================================================================
== Vitis HLS Report for 'forwardPropagation_8_8_s'
================================================================
* Date:           Fri Mar 21 12:03:30 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.709 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       94|       94|  0.940 us|  0.940 us|   94|   94|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%C_0 = alloca i64 1" [../layer.h:77->../layer.h:157]   --->   Operation 16 'alloca' 'C_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%net_0 = alloca i64 1" [../layer.h:159]   --->   Operation 17 'alloca' 'net_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_0 = alloca i64 1" [../activation.cpp:12->../layer.h:170]   --->   Operation 18 'alloca' 'output_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i64 %C_0, i64 0, i64 0"   --->   Operation 19 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%C_0_addr_1 = getelementptr i64 %C_0, i64 0, i64 1"   --->   Operation 20 'getelementptr' 'C_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i64 %net_0, i64 0, i64 0"   --->   Operation 23 'getelementptr' 'net_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%net_0_addr_1 = getelementptr i64 %net_0, i64 0, i64 1"   --->   Operation 24 'getelementptr' 'net_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_1"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%C_0_addr_2 = getelementptr i64 %C_0, i64 0, i64 2"   --->   Operation 27 'getelementptr' 'C_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%C_0_addr_3 = getelementptr i64 %C_0, i64 0, i64 3"   --->   Operation 28 'getelementptr' 'C_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_2"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_3"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%net_0_addr_2 = getelementptr i64 %net_0, i64 0, i64 2"   --->   Operation 31 'getelementptr' 'net_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%net_0_addr_3 = getelementptr i64 %net_0, i64 0, i64 3"   --->   Operation 32 'getelementptr' 'net_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_2"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_3"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%C_0_addr_4 = getelementptr i64 %C_0, i64 0, i64 4"   --->   Operation 35 'getelementptr' 'C_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%C_0_addr_5 = getelementptr i64 %C_0, i64 0, i64 5"   --->   Operation 36 'getelementptr' 'C_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_4"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 38 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_5"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%net_0_addr_4 = getelementptr i64 %net_0, i64 0, i64 4"   --->   Operation 39 'getelementptr' 'net_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%net_0_addr_5 = getelementptr i64 %net_0, i64 0, i64 5"   --->   Operation 40 'getelementptr' 'net_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_4"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 42 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_5"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%C_0_addr_6 = getelementptr i64 %C_0, i64 0, i64 6"   --->   Operation 43 'getelementptr' 'C_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%C_0_addr_7 = getelementptr i64 %C_0, i64 0, i64 7"   --->   Operation 44 'getelementptr' 'C_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_6"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 46 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_7"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%net_0_addr_6 = getelementptr i64 %net_0, i64 0, i64 6"   --->   Operation 47 'getelementptr' 'net_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%net_0_addr_7 = getelementptr i64 %net_0, i64 0, i64 7"   --->   Operation 48 'getelementptr' 'net_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_6"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 50 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_7"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%weights_val_read = read i4096 @_ssdm_op_Read.ap_auto.i4096, i4096 %weights_val"   --->   Operation 51 'read' 'weights_val_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read29"   --->   Operation 52 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_8 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read28"   --->   Operation 53 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_9 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read27"   --->   Operation 54 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_10 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read26"   --->   Operation 55 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_11 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read25"   --->   Operation 56 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_12 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read24"   --->   Operation 57 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_13 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read23"   --->   Operation 58 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_14 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read8"   --->   Operation 59 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (2.13ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1, i64 %C_0, i4096 %weights_val_read, i64 %p_read_14, i64 %p_read_13, i64 %p_read_12, i64 %p_read_11, i64 %p_read_10, i64 %p_read_9, i64 %p_read_8, i64 %p_read"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i64 %output_0, i64 0, i64 0"   --->   Operation 61 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%output_0_addr_1 = getelementptr i64 %output_0, i64 0, i64 1"   --->   Operation 62 'getelementptr' 'output_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 64 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_1"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 0.79>
ST_6 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1, i64 %C_0, i4096 %weights_val_read, i64 %p_read_14, i64 %p_read_13, i64 %p_read_12, i64 %p_read_11, i64 %p_read_10, i64 %p_read_9, i64 %p_read_8, i64 %p_read"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%output_0_addr_2 = getelementptr i64 %output_0, i64 0, i64 2"   --->   Operation 66 'getelementptr' 'output_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%output_0_addr_3 = getelementptr i64 %output_0, i64 0, i64 3"   --->   Operation 67 'getelementptr' 'output_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_2"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 69 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_3"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.13>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%biases_val_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %biases_val"   --->   Operation 70 'read' 'biases_val_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [2/2] (2.13ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1, i64 %C_0, i512 %biases_val_read, i64 %net_0"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%output_0_addr_4 = getelementptr i64 %output_0, i64 0, i64 4"   --->   Operation 72 'getelementptr' 'output_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%output_0_addr_5 = getelementptr i64 %output_0, i64 0, i64 5"   --->   Operation 73 'getelementptr' 'output_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_4"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 75 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_5"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 0.79>
ST_8 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1, i64 %C_0, i512 %biases_val_read, i64 %net_0"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%output_0_addr_6 = getelementptr i64 %output_0, i64 0, i64 6"   --->   Operation 77 'getelementptr' 'output_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%output_0_addr_7 = getelementptr i64 %output_0, i64 0, i64 7"   --->   Operation 78 'getelementptr' 'output_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_6"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 80 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_7"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1, i64 %net_0, i64 %output_0"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1, i64 %net_0, i64 %output_0"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.79>
ST_11 : Operation 83 [2/2] (0.79ns)   --->   "%output_0_load = load i3 %output_0_addr" [../layer.h:170]   --->   Operation 83 'load' 'output_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 84 [2/2] (0.79ns)   --->   "%output_0_load_1 = load i3 %output_0_addr_1" [../layer.h:170]   --->   Operation 84 'load' 'output_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 0.79>
ST_12 : Operation 85 [1/2] (0.79ns)   --->   "%output_0_load = load i3 %output_0_addr" [../layer.h:170]   --->   Operation 85 'load' 'output_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 86 [1/2] (0.79ns)   --->   "%output_0_load_1 = load i3 %output_0_addr_1" [../layer.h:170]   --->   Operation 86 'load' 'output_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 87 [2/2] (0.79ns)   --->   "%output_0_load_2 = load i3 %output_0_addr_2" [../layer.h:170]   --->   Operation 87 'load' 'output_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 88 [2/2] (0.79ns)   --->   "%output_0_load_3 = load i3 %output_0_addr_3" [../layer.h:170]   --->   Operation 88 'load' 'output_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 13 <SV = 12> <Delay = 0.79>
ST_13 : Operation 89 [1/2] (0.79ns)   --->   "%output_0_load_2 = load i3 %output_0_addr_2" [../layer.h:170]   --->   Operation 89 'load' 'output_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 90 [1/2] (0.79ns)   --->   "%output_0_load_3 = load i3 %output_0_addr_3" [../layer.h:170]   --->   Operation 90 'load' 'output_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 91 [2/2] (0.79ns)   --->   "%output_0_load_4 = load i3 %output_0_addr_4" [../layer.h:170]   --->   Operation 91 'load' 'output_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 92 [2/2] (0.79ns)   --->   "%output_0_load_5 = load i3 %output_0_addr_5" [../layer.h:170]   --->   Operation 92 'load' 'output_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 14 <SV = 13> <Delay = 0.79>
ST_14 : Operation 93 [1/2] (0.79ns)   --->   "%output_0_load_4 = load i3 %output_0_addr_4" [../layer.h:170]   --->   Operation 93 'load' 'output_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 94 [1/2] (0.79ns)   --->   "%output_0_load_5 = load i3 %output_0_addr_5" [../layer.h:170]   --->   Operation 94 'load' 'output_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 95 [2/2] (0.79ns)   --->   "%output_0_load_6 = load i3 %output_0_addr_6" [../layer.h:170]   --->   Operation 95 'load' 'output_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 96 [2/2] (0.79ns)   --->   "%output_0_load_7 = load i3 %output_0_addr_7" [../layer.h:170]   --->   Operation 96 'load' 'output_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 15 <SV = 14> <Delay = 0.79>
ST_15 : Operation 97 [1/2] (0.79ns)   --->   "%output_0_load_6 = load i3 %output_0_addr_6" [../layer.h:170]   --->   Operation 97 'load' 'output_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 98 [1/2] (0.79ns)   --->   "%output_0_load_7 = load i3 %output_0_addr_7" [../layer.h:170]   --->   Operation 98 'load' 'output_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%mrv = insertvalue i512 <undef>, i64 %output_0_load" [../layer.h:221]   --->   Operation 99 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i512 %mrv, i64 %output_0_load_1" [../layer.h:221]   --->   Operation 100 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i512 %mrv_1, i64 %output_0_load_2" [../layer.h:221]   --->   Operation 101 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i512 %mrv_2, i64 %output_0_load_3" [../layer.h:221]   --->   Operation 102 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i512 %mrv_3, i64 %output_0_load_4" [../layer.h:221]   --->   Operation 103 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i512 %mrv_4, i64 %output_0_load_5" [../layer.h:221]   --->   Operation 104 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i512 %mrv_5, i64 %output_0_load_6" [../layer.h:221]   --->   Operation 105 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i512 %mrv_6, i64 %output_0_load_7" [../layer.h:221]   --->   Operation 106 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln221 = ret i512 %mrv_7" [../layer.h:221]   --->   Operation 107 'ret' 'ret_ln221' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.790ns
The critical path consists of the following:
	'alloca' operation 64 bit ('C[0]', ../layer.h:77->../layer.h:157) [21]  (0.000 ns)
	'getelementptr' operation 3 bit ('C_0_addr') [24]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:157 [32]  (0.790 ns)

 <State 2>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('C_0_addr_2') [26]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:157 [34]  (0.790 ns)

 <State 3>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('C_0_addr_4') [28]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:157 [36]  (0.790 ns)

 <State 4>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('C_0_addr_6') [30]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:157 [38]  (0.790 ns)

 <State 5>: 2.133ns
The critical path consists of the following:
	wire read operation ('weights_val_read') on port 'weights_val' [12]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1' [40]  (2.133 ns)

 <State 6>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('output_0_addr_2') [60]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'output[0]', ../activation.cpp:12->../layer.h:170 [68]  (0.790 ns)

 <State 7>: 2.133ns
The critical path consists of the following:
	wire read operation ('biases_val_read') on port 'biases_val' [11]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1' [57]  (2.133 ns)

 <State 8>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('output_0_addr_6') [64]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'output[0]', ../activation.cpp:12->../layer.h:170 [72]  (0.790 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.790ns
The critical path consists of the following:
	'load' operation 64 bit ('output_0_load', ../layer.h:170) on array 'output[0]', ../activation.cpp:12->../layer.h:170 [75]  (0.790 ns)

 <State 12>: 0.790ns
The critical path consists of the following:
	'load' operation 64 bit ('output_0_load', ../layer.h:170) on array 'output[0]', ../activation.cpp:12->../layer.h:170 [75]  (0.790 ns)

 <State 13>: 0.790ns
The critical path consists of the following:
	'load' operation 64 bit ('output_0_load_2', ../layer.h:170) on array 'output[0]', ../activation.cpp:12->../layer.h:170 [77]  (0.790 ns)

 <State 14>: 0.790ns
The critical path consists of the following:
	'load' operation 64 bit ('output_0_load_4', ../layer.h:170) on array 'output[0]', ../activation.cpp:12->../layer.h:170 [79]  (0.790 ns)

 <State 15>: 0.790ns
The critical path consists of the following:
	'load' operation 64 bit ('output_0_load_6', ../layer.h:170) on array 'output[0]', ../activation.cpp:12->../layer.h:170 [81]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
