# MIPS-Verilog
This project implements MIPS architecture. pipeline . 32 bit 
