// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "mvprod_layer_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic mvprod_layer_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic mvprod_layer_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<2> mvprod_layer_1::ap_ST_fsm_state1 = "1";
const sc_lv<2> mvprod_layer_1::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<32> mvprod_layer_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool mvprod_layer_1::ap_const_boolean_1 = true;
const sc_lv<1> mvprod_layer_1::ap_const_lv1_1 = "1";
const bool mvprod_layer_1::ap_const_boolean_0 = false;
const sc_lv<32> mvprod_layer_1::ap_const_lv32_1 = "1";
const sc_lv<1> mvprod_layer_1::ap_const_lv1_0 = "0";
const sc_lv<9> mvprod_layer_1::ap_const_lv9_0 = "000000000";
const sc_lv<5> mvprod_layer_1::ap_const_lv5_0 = "00000";
const sc_lv<14> mvprod_layer_1::ap_const_lv14_0 = "00000000000000";
const sc_lv<18> mvprod_layer_1::ap_const_lv18_0 = "000000000000000000";
const sc_lv<5> mvprod_layer_1::ap_const_lv5_1 = "1";
const sc_lv<14> mvprod_layer_1::ap_const_lv14_1 = "1";
const sc_lv<9> mvprod_layer_1::ap_const_lv9_1 = "1";
const sc_lv<9> mvprod_layer_1::ap_const_lv9_191 = "110010001";
const sc_lv<14> mvprod_layer_1::ap_const_lv14_2728 = "10011100101000";
const sc_lv<9> mvprod_layer_1::ap_const_lv9_190 = "110010000";
const sc_lv<20> mvprod_layer_1::ap_const_lv20_0 = "00000000000000000000";
const sc_lv<32> mvprod_layer_1::ap_const_lv32_14 = "10100";
const sc_lv<32> mvprod_layer_1::ap_const_lv32_25 = "100101";
const sc_lv<14> mvprod_layer_1::ap_const_lv14_191 = "110010001";

mvprod_layer_1::mvprod_layer_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    mlp_mac_muladd_5nbkb_U3 = new mlp_mac_muladd_5nbkb<1,3,5,10,9,14>("mlp_mac_muladd_5nbkb_U3");
    mlp_mac_muladd_5nbkb_U3->clk(ap_clk);
    mlp_mac_muladd_5nbkb_U3->reset(ap_rst);
    mlp_mac_muladd_5nbkb_U3->din0(grp_fu_288_p0);
    mlp_mac_muladd_5nbkb_U3->din1(grp_fu_288_p1);
    mlp_mac_muladd_5nbkb_U3->din2(grp_fu_288_p2);
    mlp_mac_muladd_5nbkb_U3->ce(grp_fu_288_ce);
    mlp_mac_muladd_5nbkb_U3->dout(grp_fu_288_p3);
    mlp_mac_muladd_18cud_U4 = new mlp_mac_muladd_18cud<1,3,18,18,38,39>("mlp_mac_muladd_18cud_U4");
    mlp_mac_muladd_18cud_U4->clk(ap_clk);
    mlp_mac_muladd_18cud_U4->reset(ap_rst);
    mlp_mac_muladd_18cud_U4->din0(matrix_V_q0);
    mlp_mac_muladd_18cud_U4->din1(input_V_q0);
    mlp_mac_muladd_18cud_U4->din2(grp_fu_296_p2);
    mlp_mac_muladd_18cud_U4->ce(grp_fu_296_ce);
    mlp_mac_muladd_18cud_U4->dout(grp_fu_296_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter5);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter6);

    SC_METHOD(thread_ap_block_state9_pp0_stage0_iter7);

    SC_METHOD(thread_ap_condition_183);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten_reg_339_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_reg_pp0_iter0);
    sensitive << ( rewind_enable );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_ap_idle_pp0_0to6);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter5 );

    SC_METHOD(thread_ap_phi_mux_acc_s_phi_fu_165_p6);
    sensitive << ( acc_s_reg_161 );
    sensitive << ( exitcond_flatten_reg_339_pp0_iter6_reg );
    sensitive << ( acc_V_reg_377 );
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten1_phi_fu_151_p6);
    sensitive << ( exitcond_flatten_reg_339 );
    sensitive << ( indvar_flatten1_reg_147 );
    sensitive << ( indvar_flatten_next_reg_324 );
    sensitive << ( ap_condition_183 );

    SC_METHOD(thread_ap_phi_mux_m2_phi_fu_137_p6);
    sensitive << ( exitcond_flatten_reg_339 );
    sensitive << ( m2_reg_133 );
    sensitive << ( m_mid2_reg_313 );
    sensitive << ( ap_condition_183 );

    SC_METHOD(thread_ap_phi_mux_n4_phi_fu_123_p6);
    sensitive << ( exitcond_flatten_reg_339 );
    sensitive << ( n4_reg_119 );
    sensitive << ( n_reg_329 );
    sensitive << ( ap_condition_183 );

    SC_METHOD(thread_ap_phi_mux_tmp_5_phi_fu_109_p6);
    sensitive << ( exitcond_flatten_reg_339 );
    sensitive << ( tmp_5_reg_105 );
    sensitive << ( tmp_s_reg_334 );
    sensitive << ( ap_condition_183 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_ap_reset_idle_pp0);
    sensitive << ( ap_start );
    sensitive << ( ap_idle_pp0_0to6 );

    SC_METHOD(thread_exitcond_flatten_fu_219_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvar_flatten1_phi_fu_151_p6 );

    SC_METHOD(thread_grp_fu_288_ce);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );

    SC_METHOD(thread_grp_fu_288_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_288_p00 );

    SC_METHOD(thread_grp_fu_288_p00);
    sensitive << ( m_mid2_fu_189_p3 );

    SC_METHOD(thread_grp_fu_288_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_288_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_288_p20 );

    SC_METHOD(thread_grp_fu_288_p20);
    sensitive << ( n_mid2_reg_305_pp0_iter1_reg );

    SC_METHOD(thread_grp_fu_296_ce);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );

    SC_METHOD(thread_grp_fu_296_p2);
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_296_p20 );

    SC_METHOD(thread_grp_fu_296_p20);
    sensitive << ( tmp_11_fu_261_p3 );

    SC_METHOD(thread_indvar_flatten_next_fu_201_p2);
    sensitive << ( ap_phi_mux_indvar_flatten1_phi_fu_151_p6 );

    SC_METHOD(thread_input_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_fu_233_p1 );

    SC_METHOD(thread_input_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( exitcond_flatten_reg_339_pp0_iter3_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_m_fu_175_p2);
    sensitive << ( ap_phi_mux_m2_phi_fu_137_p6 );

    SC_METHOD(thread_m_mid2_fu_189_p3);
    sensitive << ( ap_phi_mux_tmp_5_phi_fu_109_p6 );
    sensitive << ( ap_phi_mux_m2_phi_fu_137_p6 );
    sensitive << ( m_fu_175_p2 );

    SC_METHOD(thread_matrix_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_13_cast_fu_237_p1 );

    SC_METHOD(thread_matrix_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_n_fu_207_p2);
    sensitive << ( n_mid2_fu_181_p3 );

    SC_METHOD(thread_n_mid2_fu_181_p3);
    sensitive << ( ap_phi_mux_tmp_5_phi_fu_109_p6 );
    sensitive << ( ap_phi_mux_n4_phi_fu_123_p6 );

    SC_METHOD(thread_result_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_10_fu_282_p1 );

    SC_METHOD(thread_result_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_result_V_d0);
    sensitive << ( acc_V_reg_377 );
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_result_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_15_reg_363_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_rewind_ap_ready);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( exitcond_flatten_fu_219_p2 );
    sensitive << ( rewind_ap_ready_reg );

    SC_METHOD(thread_rewind_enable);
    sensitive << ( ap_start );
    sensitive << ( rewind_ap_ready_reg );

    SC_METHOD(thread_tmp_10_fu_282_p1);
    sensitive << ( m_mid2_reg_313_pp0_iter6_reg );

    SC_METHOD(thread_tmp_11_fu_261_p3);
    sensitive << ( tmp_14_fu_254_p3 );

    SC_METHOD(thread_tmp_13_cast_fu_237_p1);
    sensitive << ( tmp_13_reg_343 );

    SC_METHOD(thread_tmp_14_fu_254_p3);
    sensitive << ( tmp_8_reg_348_pp0_iter5_reg );
    sensitive << ( ap_phi_mux_acc_s_phi_fu_165_p6 );

    SC_METHOD(thread_tmp_15_fu_241_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( n_mid2_reg_305_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_tmp_8_fu_228_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( n_mid2_reg_305_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_tmp_9_fu_233_p1);
    sensitive << ( n_mid2_reg_305_pp0_iter2_reg );

    SC_METHOD(thread_tmp_s_fu_213_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( n_fu_207_p2 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_reset_idle_pp0 );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "01";
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter6 = SC_LOGIC_0;
    rewind_ap_ready_reg = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter7 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "mvprod_layer_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, matrix_V_address0, "(port)matrix_V_address0");
    sc_trace(mVcdFile, matrix_V_ce0, "(port)matrix_V_ce0");
    sc_trace(mVcdFile, matrix_V_q0, "(port)matrix_V_q0");
    sc_trace(mVcdFile, input_V_address0, "(port)input_V_address0");
    sc_trace(mVcdFile, input_V_ce0, "(port)input_V_ce0");
    sc_trace(mVcdFile, input_V_q0, "(port)input_V_q0");
    sc_trace(mVcdFile, result_V_address0, "(port)result_V_address0");
    sc_trace(mVcdFile, result_V_ce0, "(port)result_V_ce0");
    sc_trace(mVcdFile, result_V_we0, "(port)result_V_we0");
    sc_trace(mVcdFile, result_V_d0, "(port)result_V_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, exitcond_flatten_reg_339, "exitcond_flatten_reg_339");
    sc_trace(mVcdFile, exitcond_flatten_reg_339_pp0_iter3_reg, "exitcond_flatten_reg_339_pp0_iter3_reg");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter5, "ap_block_state7_pp0_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter6, "ap_block_state8_pp0_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage0_iter7, "ap_block_state9_pp0_stage0_iter7");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, tmp_5_reg_105, "tmp_5_reg_105");
    sc_trace(mVcdFile, n4_reg_119, "n4_reg_119");
    sc_trace(mVcdFile, m2_reg_133, "m2_reg_133");
    sc_trace(mVcdFile, indvar_flatten1_reg_147, "indvar_flatten1_reg_147");
    sc_trace(mVcdFile, acc_s_reg_161, "acc_s_reg_161");
    sc_trace(mVcdFile, n_mid2_fu_181_p3, "n_mid2_fu_181_p3");
    sc_trace(mVcdFile, n_mid2_reg_305, "n_mid2_reg_305");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, n_mid2_reg_305_pp0_iter1_reg, "n_mid2_reg_305_pp0_iter1_reg");
    sc_trace(mVcdFile, n_mid2_reg_305_pp0_iter2_reg, "n_mid2_reg_305_pp0_iter2_reg");
    sc_trace(mVcdFile, m_mid2_fu_189_p3, "m_mid2_fu_189_p3");
    sc_trace(mVcdFile, m_mid2_reg_313, "m_mid2_reg_313");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, m_mid2_reg_313_pp0_iter1_reg, "m_mid2_reg_313_pp0_iter1_reg");
    sc_trace(mVcdFile, m_mid2_reg_313_pp0_iter2_reg, "m_mid2_reg_313_pp0_iter2_reg");
    sc_trace(mVcdFile, m_mid2_reg_313_pp0_iter3_reg, "m_mid2_reg_313_pp0_iter3_reg");
    sc_trace(mVcdFile, m_mid2_reg_313_pp0_iter4_reg, "m_mid2_reg_313_pp0_iter4_reg");
    sc_trace(mVcdFile, m_mid2_reg_313_pp0_iter5_reg, "m_mid2_reg_313_pp0_iter5_reg");
    sc_trace(mVcdFile, m_mid2_reg_313_pp0_iter6_reg, "m_mid2_reg_313_pp0_iter6_reg");
    sc_trace(mVcdFile, indvar_flatten_next_fu_201_p2, "indvar_flatten_next_fu_201_p2");
    sc_trace(mVcdFile, indvar_flatten_next_reg_324, "indvar_flatten_next_reg_324");
    sc_trace(mVcdFile, n_fu_207_p2, "n_fu_207_p2");
    sc_trace(mVcdFile, n_reg_329, "n_reg_329");
    sc_trace(mVcdFile, tmp_s_fu_213_p2, "tmp_s_fu_213_p2");
    sc_trace(mVcdFile, tmp_s_reg_334, "tmp_s_reg_334");
    sc_trace(mVcdFile, exitcond_flatten_fu_219_p2, "exitcond_flatten_fu_219_p2");
    sc_trace(mVcdFile, exitcond_flatten_reg_339_pp0_iter1_reg, "exitcond_flatten_reg_339_pp0_iter1_reg");
    sc_trace(mVcdFile, exitcond_flatten_reg_339_pp0_iter2_reg, "exitcond_flatten_reg_339_pp0_iter2_reg");
    sc_trace(mVcdFile, exitcond_flatten_reg_339_pp0_iter4_reg, "exitcond_flatten_reg_339_pp0_iter4_reg");
    sc_trace(mVcdFile, exitcond_flatten_reg_339_pp0_iter5_reg, "exitcond_flatten_reg_339_pp0_iter5_reg");
    sc_trace(mVcdFile, exitcond_flatten_reg_339_pp0_iter6_reg, "exitcond_flatten_reg_339_pp0_iter6_reg");
    sc_trace(mVcdFile, grp_fu_288_p3, "grp_fu_288_p3");
    sc_trace(mVcdFile, tmp_13_reg_343, "tmp_13_reg_343");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, tmp_8_fu_228_p2, "tmp_8_fu_228_p2");
    sc_trace(mVcdFile, tmp_8_reg_348, "tmp_8_reg_348");
    sc_trace(mVcdFile, tmp_8_reg_348_pp0_iter4_reg, "tmp_8_reg_348_pp0_iter4_reg");
    sc_trace(mVcdFile, tmp_8_reg_348_pp0_iter5_reg, "tmp_8_reg_348_pp0_iter5_reg");
    sc_trace(mVcdFile, tmp_15_fu_241_p2, "tmp_15_fu_241_p2");
    sc_trace(mVcdFile, tmp_15_reg_363, "tmp_15_reg_363");
    sc_trace(mVcdFile, tmp_15_reg_363_pp0_iter4_reg, "tmp_15_reg_363_pp0_iter4_reg");
    sc_trace(mVcdFile, tmp_15_reg_363_pp0_iter5_reg, "tmp_15_reg_363_pp0_iter5_reg");
    sc_trace(mVcdFile, tmp_15_reg_363_pp0_iter6_reg, "tmp_15_reg_363_pp0_iter6_reg");
    sc_trace(mVcdFile, acc_V_reg_377, "acc_V_reg_377");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter6, "ap_enable_reg_pp0_iter6");
    sc_trace(mVcdFile, rewind_ap_ready, "rewind_ap_ready");
    sc_trace(mVcdFile, rewind_ap_ready_reg, "rewind_ap_ready_reg");
    sc_trace(mVcdFile, rewind_enable, "rewind_enable");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter7, "ap_enable_reg_pp0_iter7");
    sc_trace(mVcdFile, ap_phi_mux_tmp_5_phi_fu_109_p6, "ap_phi_mux_tmp_5_phi_fu_109_p6");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_n4_phi_fu_123_p6, "ap_phi_mux_n4_phi_fu_123_p6");
    sc_trace(mVcdFile, ap_phi_mux_m2_phi_fu_137_p6, "ap_phi_mux_m2_phi_fu_137_p6");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten1_phi_fu_151_p6, "ap_phi_mux_indvar_flatten1_phi_fu_151_p6");
    sc_trace(mVcdFile, ap_phi_mux_acc_s_phi_fu_165_p6, "ap_phi_mux_acc_s_phi_fu_165_p6");
    sc_trace(mVcdFile, tmp_13_cast_fu_237_p1, "tmp_13_cast_fu_237_p1");
    sc_trace(mVcdFile, tmp_9_fu_233_p1, "tmp_9_fu_233_p1");
    sc_trace(mVcdFile, tmp_10_fu_282_p1, "tmp_10_fu_282_p1");
    sc_trace(mVcdFile, m_fu_175_p2, "m_fu_175_p2");
    sc_trace(mVcdFile, tmp_14_fu_254_p3, "tmp_14_fu_254_p3");
    sc_trace(mVcdFile, tmp_11_fu_261_p3, "tmp_11_fu_261_p3");
    sc_trace(mVcdFile, grp_fu_296_p3, "grp_fu_296_p3");
    sc_trace(mVcdFile, grp_fu_288_p0, "grp_fu_288_p0");
    sc_trace(mVcdFile, grp_fu_288_p1, "grp_fu_288_p1");
    sc_trace(mVcdFile, grp_fu_288_p2, "grp_fu_288_p2");
    sc_trace(mVcdFile, grp_fu_296_p2, "grp_fu_296_p2");
    sc_trace(mVcdFile, grp_fu_288_ce, "grp_fu_288_ce");
    sc_trace(mVcdFile, grp_fu_296_ce, "grp_fu_296_ce");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0_0to6, "ap_idle_pp0_0to6");
    sc_trace(mVcdFile, ap_reset_idle_pp0, "ap_reset_idle_pp0");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_288_p00, "grp_fu_288_p00");
    sc_trace(mVcdFile, grp_fu_288_p20, "grp_fu_288_p20");
    sc_trace(mVcdFile, grp_fu_296_p20, "grp_fu_296_p20");
    sc_trace(mVcdFile, ap_condition_183, "ap_condition_183");
#endif

    }
}

mvprod_layer_1::~mvprod_layer_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete mlp_mac_muladd_5nbkb_U3;
    delete mlp_mac_muladd_18cud_U4;
}

void mvprod_layer_1::thread_ap_clk_no_reset_() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_339_pp0_iter6_reg.read(), ap_const_lv1_0))) {
        acc_s_reg_161 = acc_V_reg_377.read();
    } else if (((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten_reg_339_pp0_iter6_reg.read())))) {
        acc_s_reg_161 = ap_const_lv18_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten_reg_339_pp0_iter6_reg.read()))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()))) {
            ap_enable_reg_pp0_iter1 = rewind_enable.read();
        } else if ((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter6 = ap_enable_reg_pp0_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter7 = ap_enable_reg_pp0_iter6.read();
        } else if ((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter7 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_0))) {
        indvar_flatten1_reg_147 = indvar_flatten_next_reg_324.read();
    } else if (((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_1)))) {
        indvar_flatten1_reg_147 = ap_const_lv14_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_0))) {
        m2_reg_133 = m_mid2_reg_313.read();
    } else if (((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_1)))) {
        m2_reg_133 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_0))) {
        n4_reg_119 = n_reg_329.read();
    } else if (((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_1)))) {
        n4_reg_119 = ap_const_lv9_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        rewind_ap_ready_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()))) {
            rewind_ap_ready_reg = rewind_ap_ready.read();
        } else {
            rewind_ap_ready_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_0))) {
        tmp_5_reg_105 = tmp_s_reg_334.read();
    } else if (((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_1)))) {
        tmp_5_reg_105 = ap_const_lv1_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()))) {
        acc_V_reg_377 = grp_fu_296_p3.read().range(37, 20);
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
        exitcond_flatten_reg_339 = exitcond_flatten_fu_219_p2.read();
        exitcond_flatten_reg_339_pp0_iter1_reg = exitcond_flatten_reg_339.read();
        m_mid2_reg_313_pp0_iter1_reg = m_mid2_reg_313.read();
        n_mid2_reg_305 = n_mid2_fu_181_p3.read();
        n_mid2_reg_305_pp0_iter1_reg = n_mid2_reg_305.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        exitcond_flatten_reg_339_pp0_iter2_reg = exitcond_flatten_reg_339_pp0_iter1_reg.read();
        exitcond_flatten_reg_339_pp0_iter3_reg = exitcond_flatten_reg_339_pp0_iter2_reg.read();
        exitcond_flatten_reg_339_pp0_iter4_reg = exitcond_flatten_reg_339_pp0_iter3_reg.read();
        exitcond_flatten_reg_339_pp0_iter5_reg = exitcond_flatten_reg_339_pp0_iter4_reg.read();
        exitcond_flatten_reg_339_pp0_iter6_reg = exitcond_flatten_reg_339_pp0_iter5_reg.read();
        m_mid2_reg_313_pp0_iter2_reg = m_mid2_reg_313_pp0_iter1_reg.read();
        m_mid2_reg_313_pp0_iter3_reg = m_mid2_reg_313_pp0_iter2_reg.read();
        m_mid2_reg_313_pp0_iter4_reg = m_mid2_reg_313_pp0_iter3_reg.read();
        m_mid2_reg_313_pp0_iter5_reg = m_mid2_reg_313_pp0_iter4_reg.read();
        m_mid2_reg_313_pp0_iter6_reg = m_mid2_reg_313_pp0_iter5_reg.read();
        n_mid2_reg_305_pp0_iter2_reg = n_mid2_reg_305_pp0_iter1_reg.read();
        tmp_15_reg_363 = tmp_15_fu_241_p2.read();
        tmp_15_reg_363_pp0_iter4_reg = tmp_15_reg_363.read();
        tmp_15_reg_363_pp0_iter5_reg = tmp_15_reg_363_pp0_iter4_reg.read();
        tmp_15_reg_363_pp0_iter6_reg = tmp_15_reg_363_pp0_iter5_reg.read();
        tmp_8_reg_348 = tmp_8_fu_228_p2.read();
        tmp_8_reg_348_pp0_iter4_reg = tmp_8_reg_348.read();
        tmp_8_reg_348_pp0_iter5_reg = tmp_8_reg_348_pp0_iter4_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        indvar_flatten_next_reg_324 = indvar_flatten_next_fu_201_p2.read();
        m_mid2_reg_313 = m_mid2_fu_189_p3.read();
        n_reg_329 = n_fu_207_p2.read();
        tmp_s_reg_334 = tmp_s_fu_213_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        tmp_13_reg_343 = grp_fu_288_p3.read();
    }
}

void mvprod_layer_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void mvprod_layer_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void mvprod_layer_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mvprod_layer_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1);
}

void mvprod_layer_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1);
}

void mvprod_layer_1::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void mvprod_layer_1::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mvprod_layer_1::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mvprod_layer_1::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mvprod_layer_1::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mvprod_layer_1::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mvprod_layer_1::thread_ap_block_state7_pp0_stage0_iter5() {
    ap_block_state7_pp0_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mvprod_layer_1::thread_ap_block_state8_pp0_stage0_iter6() {
    ap_block_state8_pp0_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mvprod_layer_1::thread_ap_block_state9_pp0_stage0_iter7() {
    ap_block_state9_pp0_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mvprod_layer_1::thread_ap_condition_183() {
    ap_condition_183 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0));
}

void mvprod_layer_1::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten_reg_339_pp0_iter6_reg.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void mvprod_layer_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void mvprod_layer_1::thread_ap_enable_reg_pp0_iter0() {
    ap_enable_reg_pp0_iter0 = rewind_enable.read();
}

void mvprod_layer_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void mvprod_layer_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter7.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void mvprod_layer_1::thread_ap_idle_pp0_0to6() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter6.read()))) {
        ap_idle_pp0_0to6 = ap_const_logic_1;
    } else {
        ap_idle_pp0_0to6 = ap_const_logic_0;
    }
}

void mvprod_layer_1::thread_ap_phi_mux_acc_s_phi_fu_165_p6() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten_reg_339_pp0_iter6_reg.read())) {
            ap_phi_mux_acc_s_phi_fu_165_p6 = ap_const_lv18_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_339_pp0_iter6_reg.read(), ap_const_lv1_0)) {
            ap_phi_mux_acc_s_phi_fu_165_p6 = acc_V_reg_377.read();
        } else {
            ap_phi_mux_acc_s_phi_fu_165_p6 = acc_s_reg_161.read();
        }
    } else {
        ap_phi_mux_acc_s_phi_fu_165_p6 = acc_s_reg_161.read();
    }
}

void mvprod_layer_1::thread_ap_phi_mux_indvar_flatten1_phi_fu_151_p6() {
    if (esl_seteq<1,1,1>(ap_condition_183.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_1)) {
            ap_phi_mux_indvar_flatten1_phi_fu_151_p6 = ap_const_lv14_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_0)) {
            ap_phi_mux_indvar_flatten1_phi_fu_151_p6 = indvar_flatten_next_reg_324.read();
        } else {
            ap_phi_mux_indvar_flatten1_phi_fu_151_p6 = indvar_flatten1_reg_147.read();
        }
    } else {
        ap_phi_mux_indvar_flatten1_phi_fu_151_p6 = indvar_flatten1_reg_147.read();
    }
}

void mvprod_layer_1::thread_ap_phi_mux_m2_phi_fu_137_p6() {
    if (esl_seteq<1,1,1>(ap_condition_183.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_1)) {
            ap_phi_mux_m2_phi_fu_137_p6 = ap_const_lv5_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_0)) {
            ap_phi_mux_m2_phi_fu_137_p6 = m_mid2_reg_313.read();
        } else {
            ap_phi_mux_m2_phi_fu_137_p6 = m2_reg_133.read();
        }
    } else {
        ap_phi_mux_m2_phi_fu_137_p6 = m2_reg_133.read();
    }
}

void mvprod_layer_1::thread_ap_phi_mux_n4_phi_fu_123_p6() {
    if (esl_seteq<1,1,1>(ap_condition_183.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_1)) {
            ap_phi_mux_n4_phi_fu_123_p6 = ap_const_lv9_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_0)) {
            ap_phi_mux_n4_phi_fu_123_p6 = n_reg_329.read();
        } else {
            ap_phi_mux_n4_phi_fu_123_p6 = n4_reg_119.read();
        }
    } else {
        ap_phi_mux_n4_phi_fu_123_p6 = n4_reg_119.read();
    }
}

void mvprod_layer_1::thread_ap_phi_mux_tmp_5_phi_fu_109_p6() {
    if (esl_seteq<1,1,1>(ap_condition_183.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_1)) {
            ap_phi_mux_tmp_5_phi_fu_109_p6 = ap_const_lv1_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_339.read(), ap_const_lv1_0)) {
            ap_phi_mux_tmp_5_phi_fu_109_p6 = tmp_s_reg_334.read();
        } else {
            ap_phi_mux_tmp_5_phi_fu_109_p6 = tmp_5_reg_105.read();
        }
    } else {
        ap_phi_mux_tmp_5_phi_fu_109_p6 = tmp_5_reg_105.read();
    }
}

void mvprod_layer_1::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void mvprod_layer_1::thread_ap_reset_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_idle_pp0_0to6.read()))) {
        ap_reset_idle_pp0 = ap_const_logic_1;
    } else {
        ap_reset_idle_pp0 = ap_const_logic_0;
    }
}

void mvprod_layer_1::thread_exitcond_flatten_fu_219_p2() {
    exitcond_flatten_fu_219_p2 = (!ap_phi_mux_indvar_flatten1_phi_fu_151_p6.read().is_01() || !ap_const_lv14_2728.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten1_phi_fu_151_p6.read() == ap_const_lv14_2728);
}

void mvprod_layer_1::thread_grp_fu_288_ce() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
        grp_fu_288_ce = ap_const_logic_1;
    } else {
        grp_fu_288_ce = ap_const_logic_0;
    }
}

void mvprod_layer_1::thread_grp_fu_288_p0() {
    grp_fu_288_p0 =  (sc_lv<5>) (grp_fu_288_p00.read());
}

void mvprod_layer_1::thread_grp_fu_288_p00() {
    grp_fu_288_p00 = esl_zext<14,5>(m_mid2_fu_189_p3.read());
}

void mvprod_layer_1::thread_grp_fu_288_p1() {
    grp_fu_288_p1 =  (sc_lv<10>) (ap_const_lv14_191);
}

void mvprod_layer_1::thread_grp_fu_288_p2() {
    grp_fu_288_p2 =  (sc_lv<9>) (grp_fu_288_p20.read());
}

void mvprod_layer_1::thread_grp_fu_288_p20() {
    grp_fu_288_p20 = esl_zext<14,9>(n_mid2_reg_305_pp0_iter1_reg.read());
}

void mvprod_layer_1::thread_grp_fu_296_ce() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
        grp_fu_296_ce = ap_const_logic_1;
    } else {
        grp_fu_296_ce = ap_const_logic_0;
    }
}

void mvprod_layer_1::thread_grp_fu_296_p2() {
    grp_fu_296_p2 =  (sc_lv<38>) (grp_fu_296_p20.read());
}

void mvprod_layer_1::thread_grp_fu_296_p20() {
    grp_fu_296_p20 = esl_zext<39,38>(tmp_11_fu_261_p3.read());
}

void mvprod_layer_1::thread_indvar_flatten_next_fu_201_p2() {
    indvar_flatten_next_fu_201_p2 = (!ap_phi_mux_indvar_flatten1_phi_fu_151_p6.read().is_01() || !ap_const_lv14_1.is_01())? sc_lv<14>(): (sc_biguint<14>(ap_phi_mux_indvar_flatten1_phi_fu_151_p6.read()) + sc_biguint<14>(ap_const_lv14_1));
}

void mvprod_layer_1::thread_input_V_address0() {
    input_V_address0 =  (sc_lv<9>) (tmp_9_fu_233_p1.read());
}

void mvprod_layer_1::thread_input_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        input_V_ce0 = ap_const_logic_1;
    } else {
        input_V_ce0 = ap_const_logic_0;
    }
}

void mvprod_layer_1::thread_internal_ap_ready() {
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_339_pp0_iter3_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void mvprod_layer_1::thread_m_fu_175_p2() {
    m_fu_175_p2 = (!ap_phi_mux_m2_phi_fu_137_p6.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(ap_phi_mux_m2_phi_fu_137_p6.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void mvprod_layer_1::thread_m_mid2_fu_189_p3() {
    m_mid2_fu_189_p3 = (!ap_phi_mux_tmp_5_phi_fu_109_p6.read()[0].is_01())? sc_lv<5>(): ((ap_phi_mux_tmp_5_phi_fu_109_p6.read()[0].to_bool())? m_fu_175_p2.read(): ap_phi_mux_m2_phi_fu_137_p6.read());
}

void mvprod_layer_1::thread_matrix_V_address0() {
    matrix_V_address0 =  (sc_lv<14>) (tmp_13_cast_fu_237_p1.read());
}

void mvprod_layer_1::thread_matrix_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        matrix_V_ce0 = ap_const_logic_1;
    } else {
        matrix_V_ce0 = ap_const_logic_0;
    }
}

void mvprod_layer_1::thread_n_fu_207_p2() {
    n_fu_207_p2 = (!n_mid2_fu_181_p3.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(n_mid2_fu_181_p3.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void mvprod_layer_1::thread_n_mid2_fu_181_p3() {
    n_mid2_fu_181_p3 = (!ap_phi_mux_tmp_5_phi_fu_109_p6.read()[0].is_01())? sc_lv<9>(): ((ap_phi_mux_tmp_5_phi_fu_109_p6.read()[0].to_bool())? ap_const_lv9_0: ap_phi_mux_n4_phi_fu_123_p6.read());
}

void mvprod_layer_1::thread_result_V_address0() {
    result_V_address0 =  (sc_lv<5>) (tmp_10_fu_282_p1.read());
}

void mvprod_layer_1::thread_result_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        result_V_ce0 = ap_const_logic_1;
    } else {
        result_V_ce0 = ap_const_logic_0;
    }
}

void mvprod_layer_1::thread_result_V_d0() {
    result_V_d0 = acc_V_reg_377.read();
}

void mvprod_layer_1::thread_result_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_15_reg_363_pp0_iter6_reg.read()))) {
        result_V_we0 = ap_const_logic_1;
    } else {
        result_V_we0 = ap_const_logic_0;
    }
}

void mvprod_layer_1::thread_rewind_ap_ready() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten_fu_219_p2.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, rewind_ap_ready_reg.read()))) {
        rewind_ap_ready = ap_const_logic_1;
    } else {
        rewind_ap_ready = ap_const_logic_0;
    }
}

void mvprod_layer_1::thread_rewind_enable() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, rewind_ap_ready_reg.read()))) {
        rewind_enable = ap_const_logic_1;
    } else {
        rewind_enable = ap_const_logic_0;
    }
}

void mvprod_layer_1::thread_tmp_10_fu_282_p1() {
    tmp_10_fu_282_p1 = esl_zext<64,5>(m_mid2_reg_313_pp0_iter6_reg.read());
}

void mvprod_layer_1::thread_tmp_11_fu_261_p3() {
    tmp_11_fu_261_p3 = esl_concat<18,20>(tmp_14_fu_254_p3.read(), ap_const_lv20_0);
}

void mvprod_layer_1::thread_tmp_13_cast_fu_237_p1() {
    tmp_13_cast_fu_237_p1 = esl_zext<64,14>(tmp_13_reg_343.read());
}

void mvprod_layer_1::thread_tmp_14_fu_254_p3() {
    tmp_14_fu_254_p3 = (!tmp_8_reg_348_pp0_iter5_reg.read()[0].is_01())? sc_lv<18>(): ((tmp_8_reg_348_pp0_iter5_reg.read()[0].to_bool())? ap_const_lv18_0: ap_phi_mux_acc_s_phi_fu_165_p6.read());
}

void mvprod_layer_1::thread_tmp_15_fu_241_p2() {
    tmp_15_fu_241_p2 = (!n_mid2_reg_305_pp0_iter2_reg.read().is_01() || !ap_const_lv9_190.is_01())? sc_lv<1>(): sc_lv<1>(n_mid2_reg_305_pp0_iter2_reg.read() == ap_const_lv9_190);
}

void mvprod_layer_1::thread_tmp_8_fu_228_p2() {
    tmp_8_fu_228_p2 = (!n_mid2_reg_305_pp0_iter2_reg.read().is_01() || !ap_const_lv9_0.is_01())? sc_lv<1>(): sc_lv<1>(n_mid2_reg_305_pp0_iter2_reg.read() == ap_const_lv9_0);
}

void mvprod_layer_1::thread_tmp_9_fu_233_p1() {
    tmp_9_fu_233_p1 = esl_zext<64,9>(n_mid2_reg_305_pp0_iter2_reg.read());
}

void mvprod_layer_1::thread_tmp_s_fu_213_p2() {
    tmp_s_fu_213_p2 = (!n_fu_207_p2.read().is_01() || !ap_const_lv9_191.is_01())? sc_lv<1>(): sc_lv<1>(n_fu_207_p2.read() == ap_const_lv9_191);
}

void mvprod_layer_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_reset_idle_pp0.read(), ap_const_logic_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_reset_idle_pp0.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        default : 
            ap_NS_fsm = "XX";
            break;
    }
}

}

