# Generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3)
autoidx 432
attribute \src "timer_wb.sv:8.1-125.10"
attribute \top 1
attribute \hdlname "timer_wb"
module \timer_wb
  attribute \src "timer_wb.sv:37.22-37.24"
  wire \we
  attribute \src "timer_wb.sv:17.25-17.32"
  wire input 5 \wb_we_i
  attribute \src "timer_wb.sv:18.25-18.33"
  wire input 6 \wb_stb_i
  attribute \src "timer_wb.sv:21.25-21.33"
  wire width 4 input 8 \wb_sel_i
  attribute \src "timer_wb.sv:10.25-10.33"
  wire input 2 \wb_rst_i
  attribute \src "timer_wb.sv:25.25-25.33"
  wire output 11 \wb_err_o
  attribute \src "timer_wb.sv:23.25-23.33"
  wire width 32 output 9 \wb_dat_o
  attribute \src "timer_wb.sv:16.25-16.33"
  wire width 32 input 4 \wb_dat_i
  attribute \src "timer_wb.sv:19.25-19.33"
  wire input 7 \wb_cyc_i
  attribute \src "timer_wb.sv:9.25-9.33"
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \wb_clk_i
  attribute \src "timer_wb.sv:14.25-14.33"
  wire width 32 input 3 \wb_adr_i
  attribute \src "timer_wb.sv:24.25-24.33"
  wire output 10 \wb_ack_o
  attribute \src "timer_wb.sv:31.25-31.34"
  wire output 15 \trigger_o
  attribute \src "timer_wb.sv:39.18-39.23"
  wire width 32 \rdata
  attribute \src "timer_wb.sv:30.25-30.30"
  wire output 14 \pwm_o
  attribute \src "timer_wb.sv:42.33-42.39"
  wire \pwm_en
  attribute \src "timer_wb.sv:37.26-37.33"
  wire \presetn
  attribute \src "timer_wb.sv:45.18-45.25"
  wire width 16 \pre_val
  attribute \src "timer_wb.sv:42.57-42.63"
  wire \pre_en
  attribute \src "timer_wb.sv:42.22-42.26"
  wire \mode
  attribute \src "timer_wb.sv:46.18-46.26"
  wire width 32 \load_val
  attribute \src "timer_wb.sv:42.65-42.73"
  wire \load_cmd
  attribute \src "timer_wb.sv:33.25-33.28"
  wire output 16 \irq
  attribute \src "timer_wb.sv:28.25-28.35"
  wire input 12 \ext_meas_i
  attribute \src "timer_wb.sv:42.41-42.47"
  wire \ext_en
  attribute \src "timer_wb.sv:42.18-42.20"
  wire \en
  attribute \src "timer_wb.sv:42.28-42.31"
  wire \dir
  attribute \src "timer_wb.sv:46.37-46.48"
  wire width 32 \current_val
  attribute \src "timer_wb.sv:37.18-37.20"
  wire \cs
  attribute \src "timer_wb.sv:44.18-44.32"
  wire \core_irq_pulse
  attribute \src "timer_wb.sv:44.47-44.56"
  wire \core_intr
  attribute \src "timer_wb.sv:46.28-46.35"
  wire width 32 \cmp_val
  attribute \src "timer_wb.sv:46.50-46.61"
  wire width 32 \capture_val
  attribute \src "timer_wb.sv:44.34-44.45"
  wire \capture_stb
  attribute \src "timer_wb.sv:29.25-29.34"
  wire input 13 \capture_i
  attribute \unused_bits "0"
  attribute \src "timer_wb.sv:42.49-42.55"
  wire \cap_en
  attribute \src "timer_wb.sv:38.18-38.22"
  wire width 6 \addr
  attribute \src "timer_wb.sv:47.18-47.23"
  wire \ack_q
  attribute \hdlname "_witness_ anyinit_procdff_322"
  wire \_witness_.anyinit_procdff_322
  attribute \src "timer_wb.sv:65.41-65.47"
  wire $logic_not$timer_wb.sv:65$5_Y
  attribute \src "timer_wb.sv:65.17-65.47"
  wire $logic_and$timer_wb.sv:65$6_Y
  wire $auto$rtlil.cc:3457:Mux$395
  attribute \src "timer_wb.sv:61.5-71.8"
  wire $0\ack_q[0:0]
  attribute \src "timer_wb.sv:74.16-99.6"
  attribute \module_not_derived 1
  cell \timer_regs \u_timer_regs
    connect \we \wb_we_i
    connect \wdata \wb_dat_i
    connect \rst_n \presetn
    connect \rdata \rdata
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \intr_o \core_intr
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cs \cs
    connect \core_irq \core_irq_pulse
    connect \cmp_val \cmp_val
    connect \clk \wb_clk_i
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \cap_en \cap_en
    connect \addr \wb_adr_i [5:0]
  end
  attribute \src "timer_wb.sv:102.16-123.6"
  attribute \module_not_derived 1
  cell \timer_core \u_timer_core
    connect \trigger_o \trigger_o
    connect \rst_n \presetn
    connect \pwm_o \pwm_o
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \irq \core_irq_pulse
    connect \ext_meas_i \ext_meas_i
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cmp_val \cmp_val
    connect \clk \wb_clk_i
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \capture_i \capture_i
  end
  attribute \src "timer_wb.sv:65.17-65.47|timer_wb.sv:65.13-69.16"
  attribute \full_case 1
  cell $mux $procmux$233
    parameter \WIDTH 1
    connect \Y $0\ack_q[0:0]
    connect \S $logic_and$timer_wb.sv:65$6_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_wb.sv:61.5-71.8"
  attribute \always_ff 1
  cell $anyinit $procdff$322
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_322
    connect \D $auto$rtlil.cc:3457:Mux$395
  end
  attribute \src "timer_wb.sv:49.22-49.31"
  cell $not $not$timer_wb.sv:49$1
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \presetn
    connect \A \wb_rst_i
  end
  attribute \src "timer_wb.sv:65.41-65.47"
  cell $logic_not $logic_not$timer_wb.sv:65$5
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_wb.sv:65$5_Y
    connect \A \ack_q
  end
  attribute \src "timer_wb.sv:65.17-65.47"
  cell $logic_and $logic_and$timer_wb.sv:65$6
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_wb.sv:65$6_Y
    connect \B $logic_not$timer_wb.sv:65$5_Y
    connect \A \cs
  end
  attribute \src "timer_wb.sv:54.19-54.39"
  cell $logic_and $logic_and$timer_wb.sv:54$2
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \cs
    connect \B \wb_cyc_i
    connect \A \wb_stb_i
  end
  cell $mux $auto$ff.cc:612:unmap_srst$394
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$395
    connect \S \wb_rst_i
    connect \B 1'0
    connect \A $0\ack_q[0:0]
  end
  cell $mux $auto$async2sync.cc:238:execute$359
    parameter \WIDTH 1
    connect \Y \ack_q
    connect \S \wb_rst_i
    connect \B 1'0
    connect \A \_witness_.anyinit_procdff_322
  end
  connect \addr \wb_adr_i [5:0]
  connect \irq \core_intr
  connect \wb_ack_o \ack_q
  connect \wb_dat_o \rdata
  connect \wb_err_o 1'0
  connect \we \wb_we_i
end
attribute \src "timer_regs.sv:9.1-140.10"
attribute \hdlname "timer_regs"
module \timer_regs
  attribute \src "timer_regs.sv:15.25-15.27"
  wire input 4 \we
  attribute \src "timer_regs.sv:17.25-17.30"
  wire width 32 input 6 \wdata
  attribute \src "timer_regs.sv:11.25-11.30"
  wire input 2 \rst_n
  attribute \src "timer_regs.sv:54.18-54.25"
  wire width 32 \reg_pre
  attribute \src "timer_regs.sv:53.18-53.26"
  wire width 32 \reg_load
  attribute \src "timer_regs.sv:58.18-58.29"
  wire width 32 \reg_int_sts
  attribute \src "timer_regs.sv:57.18-57.28"
  wire width 32 \reg_int_en
  attribute \src "timer_regs.sv:52.18-52.26"
  wire width 32 \reg_ctrl
  attribute \src "timer_regs.sv:55.18-55.25"
  wire width 32 \reg_cmp
  attribute \src "timer_regs.sv:56.18-56.25"
  wire width 32 \reg_cap
  attribute \src "timer_regs.sv:18.25-18.30"
  wire width 32 output 7 \rdata
  attribute \src "timer_regs.sv:24.25-24.31"
  wire output 11 \pwm_en
  attribute \src "timer_regs.sv:28.25-28.32"
  wire width 16 output 15 \pre_val
  attribute \src "timer_regs.sv:27.25-27.31"
  wire output 14 \pre_en
  attribute \src "timer_regs.sv:22.25-22.29"
  wire output 9 \mode
  attribute \src "timer_regs.sv:29.25-29.33"
  wire width 32 output 16 \load_val
  attribute \src "timer_regs.sv:31.25-31.33"
  wire output 18 \load_cmd
  attribute \src "timer_regs.sv:38.25-38.31"
  wire output 23 \intr_o
  attribute \src "timer_regs.sv:25.25-25.31"
  wire output 12 \ext_en
  attribute \src "timer_regs.sv:21.25-21.27"
  wire output 8 \en
  attribute \src "timer_regs.sv:23.25-23.28"
  wire output 10 \dir
  attribute \src "timer_regs.sv:32.25-32.36"
  wire width 32 input 19 \current_val
  attribute \src "timer_regs.sv:14.25-14.27"
  wire input 3 \cs
  attribute \src "timer_regs.sv:35.25-35.33"
  wire input 22 \core_irq
  attribute \src "timer_regs.sv:30.25-30.32"
  wire width 32 output 17 \cmp_val
  attribute \src "timer_regs.sv:10.25-10.28"
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \clk
  attribute \src "timer_regs.sv:33.25-33.36"
  wire width 32 input 20 \capture_val
  attribute \src "timer_regs.sv:34.25-34.36"
  wire input 21 \capture_stb
  attribute \src "timer_regs.sv:26.25-26.31"
  wire output 13 \cap_en
  attribute \src "timer_regs.sv:16.25-16.29"
  wire width 6 input 5 \addr
  attribute \hdlname "_witness_ anyinit_procdff_269"
  wire width 32 \_witness_.anyinit_procdff_269
  attribute \hdlname "_witness_ anyinit_procdff_264"
  wire width 32 \_witness_.anyinit_procdff_264
  attribute \hdlname "_witness_ anyinit_procdff_259"
  wire width 32 \_witness_.anyinit_procdff_259
  attribute \hdlname "_witness_ anyinit_procdff_254"
  wire width 32 \_witness_.anyinit_procdff_254
  attribute \hdlname "_witness_ anyinit_procdff_249"
  wire width 32 \_witness_.anyinit_procdff_249
  attribute \hdlname "_witness_ anyinit_procdff_244"
  wire width 32 \_witness_.anyinit_procdff_244
  attribute \hdlname "_witness_ anyinit_procdff_239"
  wire width 32 \_witness_.anyinit_procdff_239
  wire width 32 $procmux$95_Y
  wire width 32 $procmux$88_Y
  wire width 32 $procmux$80_Y
  wire $procmux$75_Y
  wire $procmux$73_Y
  wire $procmux$71_Y
  wire $procmux$67_Y
  wire $procmux$65_Y
  wire $procmux$63_Y
  wire $procmux$124_CMP
  wire $procmux$123_CMP
  wire $procmux$122_CMP
  wire $procmux$121_CMP
  wire $procmux$120_CMP
  wire $procmux$119_CMP
  wire $procmux$113_CMP
  wire width 32 $procmux$112_Y
  wire width 32 $procmux$103_Y
  attribute \src "timer_regs.sv:122.17-122.25"
  wire $logic_and$timer_regs.sv:122$62_Y
  attribute \src "timer_regs.sv:117.17-117.38"
  wire $logic_and$timer_regs.sv:117$61_Y
  attribute \src "timer_regs.sv:73.37-73.54"
  wire $eq$timer_regs.sv:73$53_Y
  wire width 32 $auto$rtlil.cc:3457:Mux$393
  wire width 32 $auto$rtlil.cc:3457:Mux$391
  wire width 32 $auto$rtlil.cc:3457:Mux$389
  wire width 32 $auto$rtlil.cc:3457:Mux$387
  wire width 32 $auto$rtlil.cc:3457:Mux$385
  wire width 32 $auto$rtlil.cc:3457:Mux$383
  wire width 32 $auto$rtlil.cc:3457:Mux$381
  attribute \src "timer_regs.sv:80.23-80.47"
  wire width 32 $and$timer_regs.sv:80$56_Y
  attribute \src "timer_regs.sv:83.16-83.16"
  wire width 32 $2\rdata[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_pre[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_load[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_int_sts[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_int_en[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_ctrl[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_cmp[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_cap[31:0]
  attribute \src "timer_regs.sv:76.23-76.52"
  cell $mux $ternary$timer_regs.sv:76$55
    parameter \WIDTH 32
    connect \Y \load_val
    connect \S \load_cmd
    connect \B \wdata
    connect \A \reg_load
  end
  attribute \src "timer_regs.sv:80.21-80.48"
  cell $reduce_or $reduce_or$timer_regs.sv:80$57
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \intr_o
    connect \A $and$timer_regs.sv:80$56_Y
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$97
    parameter \WIDTH 32
    connect \Y $0\reg_pre[31:0]
    connect \S $logic_and$timer_regs.sv:122$62_Y
    connect \B $procmux$95_Y
    connect \A \reg_pre
  end
  attribute \src "timer_regs.sv:125.53-125.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$95
    parameter \WIDTH 32
    connect \Y $procmux$95_Y
    connect \S $procmux$123_CMP
    connect \B \wdata
    connect \A \reg_pre
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$90
    parameter \WIDTH 32
    connect \Y $0\reg_cmp[31:0]
    connect \S $logic_and$timer_regs.sv:122$62_Y
    connect \B $procmux$88_Y
    connect \A \reg_cmp
  end
  attribute \src "timer_regs.sv:126.53-126.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$88
    parameter \WIDTH 32
    connect \Y $procmux$88_Y
    connect \S $procmux$120_CMP
    connect \B \wdata
    connect \A \reg_cmp
  end
  attribute \src "timer_regs.sv:117.17-117.38|timer_regs.sv:117.13-119.16"
  cell $mux $procmux$84
    parameter \WIDTH 32
    connect \Y $0\reg_cap[31:0]
    connect \S $logic_and$timer_regs.sv:117$61_Y
    connect \B \capture_val
    connect \A \reg_cap
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$82
    parameter \WIDTH 32
    connect \Y $0\reg_int_en[31:0]
    connect \S $logic_and$timer_regs.sv:122$62_Y
    connect \B $procmux$80_Y
    connect \A \reg_int_en
  end
  attribute \src "timer_regs.sv:127.53-127.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$80
    parameter \WIDTH 32
    connect \Y $procmux$80_Y
    connect \S $procmux$122_CMP
    connect \B \wdata
    connect \A \reg_int_en
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$77
    parameter \WIDTH 1
    connect \Y $0\reg_int_sts[31:0] [0]
    connect \S $logic_and$timer_regs.sv:122$62_Y
    connect \B $procmux$75_Y
    connect \A $procmux$71_Y
  end
  attribute \src "timer_regs.sv:128.55-128.55|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$75
    parameter \WIDTH 1
    connect \Y $procmux$75_Y
    connect \S $procmux$121_CMP
    connect \B $procmux$73_Y
    connect \A $procmux$71_Y
  end
  attribute \src "timer_regs.sv:131.29-131.37|timer_regs.sv:131.25-131.62"
  cell $mux $procmux$73
    parameter \WIDTH 1
    connect \Y $procmux$73_Y
    connect \S \wdata [0]
    connect \B 1'0
    connect \A $procmux$71_Y
  end
  attribute \src "timer_regs.sv:112.17-112.25|timer_regs.sv:112.13-112.55"
  cell $mux $procmux$71
    parameter \WIDTH 1
    connect \Y $procmux$71_Y
    connect \S \core_irq
    connect \B 1'1
    connect \A \reg_int_sts [0]
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$69
    parameter \WIDTH 1
    connect \Y $0\reg_int_sts[31:0] [1]
    connect \S $logic_and$timer_regs.sv:122$62_Y
    connect \B $procmux$67_Y
    connect \A $procmux$63_Y
  end
  attribute \src "timer_regs.sv:128.55-128.55|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$67
    parameter \WIDTH 1
    connect \Y $procmux$67_Y
    connect \S $procmux$121_CMP
    connect \B $procmux$65_Y
    connect \A $procmux$63_Y
  end
  attribute \src "timer_regs.sv:132.29-132.37|timer_regs.sv:132.25-132.62"
  cell $mux $procmux$65
    parameter \WIDTH 1
    connect \Y $procmux$65_Y
    connect \S \wdata [1]
    connect \B 1'0
    connect \A $procmux$63_Y
  end
  attribute \src "timer_regs.sv:113.17-113.28|timer_regs.sv:113.13-113.55"
  cell $mux $procmux$63
    parameter \WIDTH 1
    connect \Y $procmux$63_Y
    connect \S \capture_stb
    connect \B 1'1
    connect \A \reg_int_sts [1]
  end
  attribute \src "timer_regs.sv:85.13-85.15|timer_regs.sv:85.9-97.12"
  attribute \full_case 1
  cell $mux $procmux$130
    parameter \WIDTH 32
    connect \Y \rdata
    connect \S \cs
    connect \B $2\rdata[31:0]
    connect \A 0
  end
  attribute \src "timer_regs.sv:88.48-88.48|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $eq $procmux$124_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$124_CMP
    connect \B 4'1000
    connect \A \addr
  end
  attribute \src "timer_regs.sv:89.51-89.51|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $eq $procmux$123_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$123_CMP
    connect \B 4'1100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:90.47-90.47|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $eq $procmux$122_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$122_CMP
    connect \B 5'10000
    connect \A \addr
  end
  attribute \src "timer_regs.sv:91.50-91.50|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $eq $procmux$121_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$121_CMP
    connect \B 5'10100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:92.51-92.51|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $eq $procmux$120_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$120_CMP
    connect \B 5'11000
    connect \A \addr
  end
  attribute \src "timer_regs.sv:93.47-93.47|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $eq $procmux$119_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$119_CMP
    connect \B 5'11100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:93.47-93.47|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $pmux $procmux$118
    parameter \WIDTH 32
    parameter \S_WIDTH 8
    connect \Y $2\rdata[31:0]
    connect \S { $procmux$113_CMP $eq$timer_regs.sv:73$53_Y $procmux$124_CMP $procmux$123_CMP $procmux$122_CMP $procmux$121_CMP $procmux$120_CMP $procmux$119_CMP }
    connect \B { \reg_ctrl \reg_load \current_val \reg_pre \reg_int_en \reg_int_sts \reg_cmp \reg_cap }
    connect \A 0
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$114
    parameter \WIDTH 32
    connect \Y $0\reg_ctrl[31:0]
    connect \S $logic_and$timer_regs.sv:122$62_Y
    connect \B $procmux$112_Y
    connect \A \reg_ctrl
  end
  attribute \src "timer_regs.sv:123.28-123.28|timer_regs.sv:123.17-135.24"
  cell $logic_not $procmux$113_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$113_CMP
    connect \A \addr
  end
  attribute \src "timer_regs.sv:123.28-123.28|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$112
    parameter \WIDTH 32
    connect \Y $procmux$112_Y
    connect \S $procmux$113_CMP
    connect \B \wdata
    connect \A \reg_ctrl
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$105
    parameter \WIDTH 32
    connect \Y $0\reg_load[31:0]
    connect \S $logic_and$timer_regs.sv:122$62_Y
    connect \B $procmux$103_Y
    connect \A \reg_load
  end
  attribute \src "timer_regs.sv:124.53-124.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$103
    parameter \WIDTH 32
    connect \Y $procmux$103_Y
    connect \S $eq$timer_regs.sv:73$53_Y
    connect \B \wdata
    connect \A \reg_load
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$269
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_269
    connect \D $auto$rtlil.cc:3457:Mux$393
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$264
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_264
    connect \D $auto$rtlil.cc:3457:Mux$391
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$259
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_259
    connect \D $auto$rtlil.cc:3457:Mux$389
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$254
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_254
    connect \D $auto$rtlil.cc:3457:Mux$387
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$249
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_249
    connect \D $auto$rtlil.cc:3457:Mux$385
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$244
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_244
    connect \D $auto$rtlil.cc:3457:Mux$383
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$239
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_239
    connect \D $auto$rtlil.cc:3457:Mux$381
  end
  attribute \src "timer_regs.sv:73.24-73.55"
  cell $logic_and $logic_and$timer_regs.sv:73$54
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \load_cmd
    connect \B $eq$timer_regs.sv:73$53_Y
    connect \A $logic_and$timer_regs.sv:122$62_Y
  end
  attribute \src "timer_regs.sv:122.17-122.25"
  cell $logic_and $logic_and$timer_regs.sv:122$62
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_regs.sv:122$62_Y
    connect \B \we
    connect \A \cs
  end
  attribute \src "timer_regs.sv:117.17-117.38"
  cell $logic_and $logic_and$timer_regs.sv:117$61
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_regs.sv:117$61_Y
    connect \B \reg_ctrl [6]
    connect \A \capture_stb
  end
  attribute \src "timer_regs.sv:73.37-73.54"
  cell $eq $eq$timer_regs.sv:73$53
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $eq$timer_regs.sv:73$53_Y
    connect \B 3'100
    connect \A \addr
  end
  cell $mux $auto$ff.cc:614:unmap_srst$392
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$393
    connect \S \rst_n
    connect \B { \reg_int_sts [31:2] $0\reg_int_sts[31:0] [1:0] }
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$390
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$391
    connect \S \rst_n
    connect \B $0\reg_int_en[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$388
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$389
    connect \S \rst_n
    connect \B $0\reg_cap[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$386
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$387
    connect \S \rst_n
    connect \B $0\reg_cmp[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$384
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$385
    connect \S \rst_n
    connect \B $0\reg_pre[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$382
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$383
    connect \S \rst_n
    connect \B $0\reg_load[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$380
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$381
    connect \S \rst_n
    connect \B $0\reg_ctrl[31:0]
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$357
    parameter \WIDTH 32
    connect \Y \reg_int_sts
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_269
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$355
    parameter \WIDTH 32
    connect \Y \reg_int_en
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_264
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$353
    parameter \WIDTH 32
    connect \Y \reg_cap
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_259
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$351
    parameter \WIDTH 32
    connect \Y \reg_cmp
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_254
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$349
    parameter \WIDTH 32
    connect \Y \reg_pre
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_249
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$347
    parameter \WIDTH 32
    connect \Y \reg_load
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_244
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$345
    parameter \WIDTH 32
    connect \Y \reg_ctrl
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_239
    connect \A 0
  end
  attribute \src "timer_regs.sv:80.23-80.47"
  cell $and $and$timer_regs.sv:80$56
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $and$timer_regs.sv:80$56_Y
    connect \B \reg_int_en
    connect \A \reg_int_sts
  end
  connect $0\reg_int_sts[31:0] [31:2] \reg_int_sts [31:2]
  connect \cap_en \reg_ctrl [6]
  connect \cmp_val \reg_cmp
  connect \dir \reg_ctrl [3]
  connect \en \reg_ctrl [0]
  connect \ext_en \reg_ctrl [5]
  connect \mode \reg_ctrl [1]
  connect \pre_en \reg_ctrl [2]
  connect \pre_val \reg_pre [15:0]
  connect \pwm_en \reg_ctrl [4]
end
attribute \src "timer_core.sv:9.1-192.10"
attribute \hdlname "timer_core"
module \timer_core
  attribute \src "timer_core.sv:34.25-34.34"
  wire output 19 \trigger_o
  attribute \src "timer_core.sv:41.18-41.22"
  wire \tick
  attribute \src "timer_core.sv:11.25-11.30"
  wire input 2 \rst_n
  attribute \src "timer_core.sv:33.25-33.30"
  wire output 18 \pwm_o
  attribute \src "timer_core.sv:17.25-17.31"
  wire input 6 \pwm_en
  attribute \src "timer_core.sv:40.18-40.27"
  wire width 16 \prescaler
  attribute \src "timer_core.sv:20.25-20.32"
  wire width 16 input 9 \pre_val
  attribute \src "timer_core.sv:19.25-19.31"
  wire input 8 \pre_en
  attribute \src "timer_core.sv:110.11-110.18"
  wire \op_done
  attribute \src "timer_core.sv:15.25-15.29"
  wire input 4 \mode
  attribute \src "timer_core.sv:21.25-21.33"
  wire width 32 input 10 \load_val
  attribute \src "timer_core.sv:23.25-23.33"
  wire input 12 \load_cmd
  attribute \src "timer_core.sv:35.25-35.28"
  wire output 20 \irq
  attribute \src "timer_core.sv:43.18-43.26"
  wire \ext_tick
  attribute \src "timer_core.sv:46.23-46.34"
  wire \ext_meas_re
  attribute \src "timer_core.sv:26.25-26.35"
  wire input 13 \ext_meas_i
  attribute \src "timer_core.sv:46.11-46.21"
  wire \ext_meas_d
  attribute \src "timer_core.sv:18.25-18.31"
  wire input 7 \ext_en
  attribute \src "timer_core.sv:14.25-14.27"
  wire input 3 \en
  attribute \src "timer_core.sv:16.25-16.28"
  wire input 5 \dir
  attribute \src "timer_core.sv:30.25-30.36"
  wire width 32 output 15 \current_val
  attribute \src "timer_core.sv:39.18-39.25"
  wire width 32 \counter
  attribute \src "timer_core.sv:22.25-22.32"
  wire width 32 input 11 \cmp_val
  attribute \src "timer_core.sv:42.18-42.26"
  wire \clk_tick
  attribute \src "timer_core.sv:10.25-10.28"
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \clk
  attribute \src "timer_core.sv:31.25-31.36"
  wire width 32 output 16 \capture_val
  attribute \src "timer_core.sv:32.25-32.36"
  wire output 17 \capture_stb
  attribute \src "timer_core.sv:47.22-47.32"
  wire \capture_re
  attribute \src "timer_core.sv:27.25-27.34"
  wire input 14 \capture_i
  attribute \src "timer_core.sv:47.11-47.20"
  wire \capture_d
  attribute \hdlname "_witness_ anyinit_procdff_319"
  wire \_witness_.anyinit_procdff_319
  attribute \hdlname "_witness_ anyinit_procdff_314"
  wire \_witness_.anyinit_procdff_314
  attribute \hdlname "_witness_ anyinit_procdff_309"
  wire width 32 \_witness_.anyinit_procdff_309
  attribute \hdlname "_witness_ anyinit_procdff_304"
  wire \_witness_.anyinit_procdff_304
  attribute \hdlname "_witness_ anyinit_procdff_299"
  wire \_witness_.anyinit_procdff_299
  attribute \hdlname "_witness_ anyinit_procdff_294"
  wire width 16 \_witness_.anyinit_procdff_294
  attribute \hdlname "_witness_ anyinit_procdff_289"
  wire \_witness_.anyinit_procdff_289
  attribute \hdlname "_witness_ anyinit_procdff_284"
  wire width 32 \_witness_.anyinit_procdff_284
  attribute \hdlname "_witness_ anyinit_procdff_279"
  wire \_witness_.anyinit_procdff_279
  attribute \hdlname "_witness_ anyinit_procdff_274"
  wire \_witness_.anyinit_procdff_274
  attribute \src "timer_core.sv:141.34-141.45"
  wire width 32 $sub$timer_core.sv:141$44_Y
  wire width 16 $procmux$221_Y
  wire width 16 $procmux$219_Y
  wire width 16 $procmux$217_Y
  wire $procmux$209_Y
  wire $procmux$207_Y
  wire $procmux$205_Y
  wire $procmux$197_Y
  wire $procmux$195_Y
  wire $procmux$192_Y
  wire width 32 $procmux$187_Y
  wire width 32 $procmux$185_Y
  wire width 32 $procmux$183_Y
  wire width 32 $procmux$181_Y
  wire width 32 $procmux$176_Y
  wire width 32 $procmux$174_Y
  wire $procmux$151_Y
  wire $procmux$149_Y
  wire $procmux$147_Y
  wire $procmux$143_Y
  attribute \src "timer_core.sv:188.26-188.43"
  wire $lt$timer_core.sv:188$51_Y
  attribute \src "timer_core.sv:114.22-114.37"
  wire $logic_or$timer_core.sv:114$25_Y
  attribute \src "timer_core.sv:87.28-87.35"
  wire $logic_not$timer_core.sv:87$17_Y
  attribute \src "timer_core.sv:63.39-63.49"
  wire $logic_not$timer_core.sv:63$11_Y
  attribute \src "timer_core.sv:62.40-62.51"
  wire $logic_not$timer_core.sv:62$9_Y
  attribute \src "timer_core.sv:116.45-116.53"
  wire $logic_not$timer_core.sv:116$29_Y
  attribute \src "timer_core.sv:116.36-116.41"
  wire $logic_not$timer_core.sv:116$27_Y
  attribute \src "timer_core.sv:114.34-114.37"
  wire $logic_not$timer_core.sv:114$24_Y
  attribute \src "timer_core.sv:87.22-87.35"
  wire $logic_and$timer_core.sv:87$18_Y
  attribute \src "timer_core.sv:132.22-132.44"
  wire $logic_and$timer_core.sv:132$41_Y
  attribute \src "timer_core.sv:118.22-118.56"
  wire $logic_and$timer_core.sv:118$36_Y
  attribute \src "timer_core.sv:117.17-117.44"
  wire $logic_and$timer_core.sv:117$33_Y
  attribute \src "timer_core.sv:116.22-116.53"
  wire $logic_and$timer_core.sv:116$30_Y
  attribute \src "timer_core.sv:116.22-116.41"
  wire $logic_and$timer_core.sv:116$28_Y
  attribute \src "timer_core.sv:116.22-116.32"
  wire $logic_and$timer_core.sv:116$26_Y
  attribute \src "timer_core.sv:184.26-184.44"
  wire $le$timer_core.sv:184$50_Y
  attribute \src "timer_core.sv:89.21-89.35"
  wire $eq$timer_core.sv:89$19_Y
  attribute \src "timer_core.sv:118.37-118.56"
  wire $eq$timer_core.sv:118$35_Y
  attribute \src "timer_core.sv:117.32-117.44"
  wire $eq$timer_core.sv:117$32_Y
  attribute \src "timer_core.sv:117.17-117.28"
  wire $eq$timer_core.sv:117$31_Y
  attribute \unused_bits "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  attribute \src "timer_core.sv:93.34-93.47"
  wire width 32 $auto$wreduce.cc:514:run$323
  wire $auto$rtlil.cc:3457:Mux$379
  wire $auto$rtlil.cc:3457:Mux$377
  wire width 32 $auto$rtlil.cc:3457:Mux$375
  wire $auto$rtlil.cc:3457:Mux$373
  wire $auto$rtlil.cc:3457:Mux$371
  wire width 16 $auto$rtlil.cc:3457:Mux$369
  wire $auto$rtlil.cc:3457:Mux$367
  wire width 32 $auto$rtlil.cc:3457:Mux$365
  wire $auto$rtlil.cc:3457:Mux$361
  attribute \src "timer_core.sv:153.34-153.45"
  wire width 32 $add$timer_core.sv:153$46_Y
  attribute \src "timer_core.sv:176.16-176.16"
  wire $2\pwm_o[0:0]
  attribute \src "timer_core.sv:80.5-104.8"
  wire width 16 $0\prescaler[15:0]
  attribute \src "timer_core.sv:111.5-120.8"
  wire $0\op_done[0:0]
  attribute \src "timer_core.sv:123.5-162.8"
  wire $0\irq[0:0]
  attribute \src "timer_core.sv:123.5-162.8"
  wire width 32 $0\counter[31:0]
  attribute \src "timer_core.sv:80.5-104.8"
  wire $0\clk_tick[0:0]
  attribute \src "timer_core.sv:67.5-77.8"
  wire width 32 $0\capture_val[31:0]
  attribute \src "timer_core.sv:67.5-77.8"
  wire $0\capture_stb[0:0]
  attribute \src "timer_core.sv:107.19-107.47"
  cell $mux $ternary$timer_core.sv:107$21
    parameter \WIDTH 1
    connect \Y \tick
    connect \S \ext_en
    connect \B \ext_tick
    connect \A \clk_tick
  end
  attribute \src "timer_core.sv:93.34-93.47"
  cell $sub $sub$timer_core.sv:93$20
    parameter \Y_WIDTH 16
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $auto$wreduce.cc:514:run$323 [15:0]
    connect \B 1'1
    connect \A \prescaler
  end
  attribute \src "timer_core.sv:141.34-141.45"
  cell $sub $sub$timer_core.sv:141$44
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $sub$timer_core.sv:141$44_Y
    connect \B 1'1
    connect \A \counter
  end
  attribute \src "timer_core.sv:71.22-71.32|timer_core.sv:71.18-76.12"
  attribute \full_case 1
  cell $mux $procmux$230
    parameter \WIDTH 32
    connect \Y $0\capture_val[31:0]
    connect \S \capture_re
    connect \B \counter
    connect \A \capture_val
  end
  attribute \src "timer_core.sv:71.22-71.32|timer_core.sv:71.18-76.12"
  attribute \full_case 1
  cell $mux $procmux$227
    parameter \WIDTH 1
    connect \Y $0\capture_stb[0:0]
    connect \S \capture_re
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:84.22-84.30|timer_core.sv:84.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$224
    parameter \WIDTH 16
    connect \Y $0\prescaler[15:0]
    connect \S \load_cmd
    connect \B \pre_val
    connect \A $procmux$221_Y
  end
  attribute \src "timer_core.sv:87.22-87.35|timer_core.sv:87.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$221
    parameter \WIDTH 16
    connect \Y $procmux$221_Y
    connect \S $logic_and$timer_core.sv:87$18_Y
    connect \B $procmux$219_Y
    connect \A \prescaler
  end
  attribute \src "timer_core.sv:88.17-88.23|timer_core.sv:88.13-100.16"
  attribute \full_case 1
  cell $mux $procmux$219
    parameter \WIDTH 16
    connect \Y $procmux$219_Y
    connect \S \pre_en
    connect \B $procmux$217_Y
    connect \A 16'0000000000000000
  end
  attribute \src "timer_core.sv:89.21-89.35|timer_core.sv:89.17-95.20"
  attribute \full_case 1
  cell $mux $procmux$217
    parameter \WIDTH 16
    connect \Y $procmux$217_Y
    connect \S $eq$timer_core.sv:89$19_Y
    connect \B \pre_val
    connect \A $auto$wreduce.cc:514:run$323 [15:0]
  end
  attribute \src "timer_core.sv:84.22-84.30|timer_core.sv:84.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$212
    parameter \WIDTH 1
    connect \Y $0\clk_tick[0:0]
    connect \S \load_cmd
    connect \B 1'0
    connect \A $procmux$209_Y
  end
  attribute \src "timer_core.sv:87.22-87.35|timer_core.sv:87.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$209
    parameter \WIDTH 1
    connect \Y $procmux$209_Y
    connect \S $logic_and$timer_core.sv:87$18_Y
    connect \B $procmux$207_Y
    connect \A 1'0
  end
  attribute \src "timer_core.sv:88.17-88.23|timer_core.sv:88.13-100.16"
  attribute \full_case 1
  cell $mux $procmux$207
    parameter \WIDTH 1
    connect \Y $procmux$207_Y
    connect \S \pre_en
    connect \B $procmux$205_Y
    connect \A 1'1
  end
  attribute \src "timer_core.sv:89.21-89.35|timer_core.sv:89.17-95.20"
  attribute \full_case 1
  cell $mux $procmux$205
    parameter \WIDTH 1
    connect \Y $procmux$205_Y
    connect \S $eq$timer_core.sv:89$19_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:114.22-114.37|timer_core.sv:114.18-119.12"
  attribute \full_case 1
  cell $mux $procmux$200
    parameter \WIDTH 1
    connect \Y $0\op_done[0:0]
    connect \S $logic_or$timer_core.sv:114$25_Y
    connect \B 1'0
    connect \A $procmux$197_Y
  end
  attribute \src "timer_core.sv:116.22-116.53|timer_core.sv:116.18-119.12"
  cell $mux $procmux$197
    parameter \WIDTH 1
    connect \Y $procmux$197_Y
    connect \S $logic_and$timer_core.sv:116$30_Y
    connect \B $procmux$195_Y
    connect \A \op_done
  end
  attribute \src "timer_core.sv:117.17-117.44|timer_core.sv:117.13-118.74"
  attribute \full_case 1
  cell $mux $procmux$195
    parameter \WIDTH 1
    connect \Y $procmux$195_Y
    connect \S $logic_and$timer_core.sv:117$33_Y
    connect \B 1'1
    connect \A $procmux$192_Y
  end
  attribute \src "timer_core.sv:118.22-118.56|timer_core.sv:118.18-118.74"
  cell $mux $procmux$192
    parameter \WIDTH 1
    connect \Y $procmux$192_Y
    connect \S $logic_and$timer_core.sv:118$36_Y
    connect \B 1'1
    connect \A \op_done
  end
  attribute \src "timer_core.sv:128.22-128.30|timer_core.sv:128.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$190
    parameter \WIDTH 32
    connect \Y $0\counter[31:0]
    connect \S \load_cmd
    connect \B \load_val
    connect \A $procmux$187_Y
  end
  attribute \src "timer_core.sv:132.22-132.44|timer_core.sv:132.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$187
    parameter \WIDTH 32
    connect \Y $procmux$187_Y
    connect \S $logic_and$timer_core.sv:132$41_Y
    connect \B $procmux$185_Y
    connect \A \counter
  end
  attribute \src "timer_core.sv:133.17-133.28|timer_core.sv:133.13-157.16"
  attribute \full_case 1
  cell $mux $procmux$185
    parameter \WIDTH 32
    connect \Y $procmux$185_Y
    connect \S \dir
    connect \B $procmux$176_Y
    connect \A $procmux$183_Y
  end
  attribute \src "timer_core.sv:135.21-135.33|timer_core.sv:135.17-144.20"
  attribute \full_case 1
  cell $mux $procmux$183
    parameter \WIDTH 32
    connect \Y $procmux$183_Y
    connect \S $eq$timer_core.sv:117$32_Y
    connect \B $procmux$181_Y
    connect \A $sub$timer_core.sv:141$44_Y
  end
  attribute \src "timer_core.sv:138.25-138.29|timer_core.sv:138.21-139.48"
  attribute \full_case 1
  cell $mux $procmux$181
    parameter \WIDTH 32
    connect \Y $procmux$181_Y
    connect \S \mode
    connect \B \load_val
    connect \A 0
  end
  attribute \src "timer_core.sv:147.21-147.40|timer_core.sv:147.17-156.20"
  attribute \full_case 1
  cell $mux $procmux$176
    parameter \WIDTH 32
    connect \Y $procmux$176_Y
    connect \S $eq$timer_core.sv:118$35_Y
    connect \B $procmux$174_Y
    connect \A $add$timer_core.sv:153$46_Y
  end
  attribute \src "timer_core.sv:150.25-150.29|timer_core.sv:150.21-151.51"
  attribute \full_case 1
  cell $mux $procmux$174
    parameter \WIDTH 32
    connect \Y $procmux$174_Y
    connect \S \mode
    connect \B 0
    connect \A \load_val
  end
  attribute \src "timer_core.sv:128.22-128.30|timer_core.sv:128.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$154
    parameter \WIDTH 1
    connect \Y $0\irq[0:0]
    connect \S \load_cmd
    connect \B 1'0
    connect \A $procmux$151_Y
  end
  attribute \src "timer_core.sv:132.22-132.44|timer_core.sv:132.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$151
    parameter \WIDTH 1
    connect \Y $procmux$151_Y
    connect \S $logic_and$timer_core.sv:132$41_Y
    connect \B $procmux$149_Y
    connect \A 1'0
  end
  attribute \src "timer_core.sv:133.17-133.28|timer_core.sv:133.13-157.16"
  attribute \full_case 1
  cell $mux $procmux$149
    parameter \WIDTH 1
    connect \Y $procmux$149_Y
    connect \S \dir
    connect \B $procmux$143_Y
    connect \A $procmux$147_Y
  end
  attribute \src "timer_core.sv:135.21-135.33|timer_core.sv:135.17-144.20"
  attribute \full_case 1
  cell $mux $procmux$147
    parameter \WIDTH 1
    connect \Y $procmux$147_Y
    connect \S $eq$timer_core.sv:117$32_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:147.21-147.40|timer_core.sv:147.17-156.20"
  attribute \full_case 1
  cell $mux $procmux$143
    parameter \WIDTH 1
    connect \Y $procmux$143_Y
    connect \S $eq$timer_core.sv:118$35_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:177.13-177.20|timer_core.sv:177.9-190.12"
  attribute \full_case 1
  cell $mux $procmux$139
    parameter \WIDTH 1
    connect \Y \pwm_o
    connect \S \pwm_en
    connect \B $2\pwm_o[0:0]
    connect \A 1'0
  end
  attribute \src "timer_core.sv:180.17-180.28|timer_core.sv:180.13-189.16"
  attribute \full_case 1
  cell $mux $procmux$133
    parameter \WIDTH 1
    connect \Y $2\pwm_o[0:0]
    connect \S \dir
    connect \B $lt$timer_core.sv:188$51_Y
    connect \A $le$timer_core.sv:184$50_Y
  end
  attribute \src "timer_core.sv:53.5-61.8"
  attribute \always_ff 1
  cell $anyinit $procdff$319
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_319
    connect \D $auto$rtlil.cc:3457:Mux$379
  end
  attribute \src "timer_core.sv:53.5-61.8"
  attribute \always_ff 1
  cell $anyinit $procdff$314
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_314
    connect \D $auto$rtlil.cc:3457:Mux$377
  end
  attribute \src "timer_core.sv:67.5-77.8"
  attribute \always_ff 1
  cell $anyinit $procdff$309
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_309
    connect \D $auto$rtlil.cc:3457:Mux$375
  end
  attribute \src "timer_core.sv:67.5-77.8"
  attribute \always_ff 1
  cell $anyinit $procdff$304
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_304
    connect \D $auto$rtlil.cc:3457:Mux$373
  end
  attribute \src "timer_core.sv:80.5-104.8"
  attribute \always_ff 1
  cell $anyinit $procdff$299
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_299
    connect \D $auto$rtlil.cc:3457:Mux$371
  end
  attribute \src "timer_core.sv:80.5-104.8"
  attribute \always_ff 1
  cell $anyinit $procdff$294
    parameter \WIDTH 16
    connect \Q \_witness_.anyinit_procdff_294
    connect \D $auto$rtlil.cc:3457:Mux$369
  end
  attribute \src "timer_core.sv:111.5-120.8"
  attribute \always_ff 1
  cell $anyinit $procdff$289
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_289
    connect \D $auto$rtlil.cc:3457:Mux$367
  end
  attribute \src "timer_core.sv:123.5-162.8"
  attribute \always_ff 1
  cell $anyinit $procdff$284
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_284
    connect \D $auto$rtlil.cc:3457:Mux$365
  end
  attribute \src "timer_core.sv:123.5-162.8"
  attribute \always_ff 1
  cell $anyinit $procdff$279
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_279
    connect \D $auto$rtlil.cc:3457:Mux$361
  end
  attribute \src "timer_core.sv:123.5-162.8"
  attribute \always_ff 1
  cell $anyinit $procdff$274
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_274
    connect \D $auto$rtlil.cc:3457:Mux$361
  end
  attribute \src "timer_core.sv:188.26-188.43"
  cell $lt $lt$timer_core.sv:188$51
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $lt$timer_core.sv:188$51_Y
    connect \B \cmp_val
    connect \A \counter
  end
  attribute \src "timer_core.sv:114.22-114.37"
  cell $logic_or $logic_or$timer_core.sv:114$25
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_or$timer_core.sv:114$25_Y
    connect \B $logic_not$timer_core.sv:114$24_Y
    connect \A \load_cmd
  end
  attribute \src "timer_core.sv:87.28-87.35"
  cell $logic_not $logic_not$timer_core.sv:87$17
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:87$17_Y
    connect \A \ext_en
  end
  attribute \src "timer_core.sv:63.39-63.49"
  cell $logic_not $logic_not$timer_core.sv:63$11
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:63$11_Y
    connect \A \capture_d
  end
  attribute \src "timer_core.sv:62.40-62.51"
  cell $logic_not $logic_not$timer_core.sv:62$9
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:62$9_Y
    connect \A \ext_meas_d
  end
  attribute \src "timer_core.sv:116.45-116.53"
  cell $logic_not $logic_not$timer_core.sv:116$29
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:116$29_Y
    connect \A \op_done
  end
  attribute \src "timer_core.sv:116.36-116.41"
  cell $logic_not $logic_not$timer_core.sv:116$27
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:116$27_Y
    connect \A \mode
  end
  attribute \src "timer_core.sv:114.34-114.37"
  cell $logic_not $logic_not$timer_core.sv:114$24
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:114$24_Y
    connect \A \en
  end
  attribute \src "timer_core.sv:87.22-87.35"
  cell $logic_and $logic_and$timer_core.sv:87$18
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:87$18_Y
    connect \B $logic_not$timer_core.sv:87$17_Y
    connect \A \en
  end
  attribute \src "timer_core.sv:63.26-63.49"
  cell $logic_and $logic_and$timer_core.sv:63$12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \capture_re
    connect \B $logic_not$timer_core.sv:63$11_Y
    connect \A \capture_i
  end
  attribute \src "timer_core.sv:62.26-62.51"
  cell $logic_and $logic_and$timer_core.sv:62$10
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \ext_tick
    connect \B $logic_not$timer_core.sv:62$9_Y
    connect \A \ext_meas_i
  end
  attribute \src "timer_core.sv:132.22-132.44"
  cell $logic_and $logic_and$timer_core.sv:132$41
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:132$41_Y
    connect \B $logic_not$timer_core.sv:116$29_Y
    connect \A $logic_and$timer_core.sv:116$26_Y
  end
  attribute \src "timer_core.sv:118.22-118.56"
  cell $logic_and $logic_and$timer_core.sv:118$36
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:118$36_Y
    connect \B $eq$timer_core.sv:118$35_Y
    connect \A \dir
  end
  attribute \src "timer_core.sv:117.17-117.44"
  cell $logic_and $logic_and$timer_core.sv:117$33
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:117$33_Y
    connect \B $eq$timer_core.sv:117$32_Y
    connect \A $eq$timer_core.sv:117$31_Y
  end
  attribute \src "timer_core.sv:116.22-116.53"
  cell $logic_and $logic_and$timer_core.sv:116$30
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:116$30_Y
    connect \B $logic_not$timer_core.sv:116$29_Y
    connect \A $logic_and$timer_core.sv:116$28_Y
  end
  attribute \src "timer_core.sv:116.22-116.41"
  cell $logic_and $logic_and$timer_core.sv:116$28
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:116$28_Y
    connect \B $logic_not$timer_core.sv:116$27_Y
    connect \A $logic_and$timer_core.sv:116$26_Y
  end
  attribute \src "timer_core.sv:116.22-116.32"
  cell $logic_and $logic_and$timer_core.sv:116$26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:116$26_Y
    connect \B \tick
    connect \A \en
  end
  attribute \src "timer_core.sv:184.26-184.44"
  cell $le $le$timer_core.sv:184$50
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $le$timer_core.sv:184$50_Y
    connect \B \cmp_val
    connect \A \counter
  end
  attribute \src "timer_core.sv:89.21-89.35"
  cell $logic_not $eq$timer_core.sv:89$19
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:89$19_Y
    connect \A \prescaler
  end
  attribute \src "timer_core.sv:118.37-118.56"
  cell $eq $eq$timer_core.sv:118$35
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:118$35_Y
    connect \B \load_val
    connect \A \counter
  end
  attribute \src "timer_core.sv:117.32-117.44"
  cell $logic_not $eq$timer_core.sv:117$32
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:117$32_Y
    connect \A \counter
  end
  attribute \src "timer_core.sv:117.17-117.28"
  cell $not $eq$timer_core.sv:117$31
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:117$31_Y
    connect \A \dir
  end
  cell $mux $auto$ff.cc:614:unmap_srst$378
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$379
    connect \S \rst_n
    connect \B \capture_i
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$376
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$377
    connect \S \rst_n
    connect \B \ext_meas_i
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$374
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$375
    connect \S \rst_n
    connect \B $0\capture_val[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$372
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$373
    connect \S \rst_n
    connect \B $0\capture_stb[0:0]
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$370
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$371
    connect \S \rst_n
    connect \B $0\clk_tick[0:0]
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$368
    parameter \WIDTH 16
    connect \Y $auto$rtlil.cc:3457:Mux$369
    connect \S \rst_n
    connect \B $0\prescaler[15:0]
    connect \A 16'0000000000000000
  end
  cell $mux $auto$ff.cc:614:unmap_srst$366
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$367
    connect \S \rst_n
    connect \B $0\op_done[0:0]
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$364
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$365
    connect \S \rst_n
    connect \B $0\counter[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$360
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$361
    connect \S \rst_n
    connect \B $0\irq[0:0]
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$343
    parameter \WIDTH 1
    connect \Y \capture_d
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_319
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$341
    parameter \WIDTH 1
    connect \Y \ext_meas_d
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_314
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$339
    parameter \WIDTH 32
    connect \Y \capture_val
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_309
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$337
    parameter \WIDTH 1
    connect \Y \capture_stb
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_304
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$335
    parameter \WIDTH 1
    connect \Y \clk_tick
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_299
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$333
    parameter \WIDTH 16
    connect \Y \prescaler
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_294
    connect \A 16'0000000000000000
  end
  cell $mux $auto$async2sync.cc:243:execute$331
    parameter \WIDTH 1
    connect \Y \op_done
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_289
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$329
    parameter \WIDTH 32
    connect \Y \counter
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_284
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$327
    parameter \WIDTH 1
    connect \Y \irq
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_279
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$325
    parameter \WIDTH 1
    connect \Y \trigger_o
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_274
    connect \A 1'0
  end
  attribute \src "timer_core.sv:153.34-153.45"
  cell $add $add$timer_core.sv:153$46
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $add$timer_core.sv:153$46_Y
    connect \B 1'1
    connect \A \counter
  end
  connect \current_val \counter
  connect \ext_meas_re \ext_tick
end
