Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/josecoelho/xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a0e53026a3a24fa4a7eb88ba9f1d5309 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot circuit_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.circuit_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "circuit_tb_time_synth.sdf", for root module "circuit_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "circuit_tb_time_synth.sdf", for root module "circuit_tb/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.control
Compiling module simprims_ver.GND
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD1
Compiling module xil_defaultlib.RAM32X1S_HD2
Compiling module xil_defaultlib.RAM32X1S_HD3
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_MASK=2'b11,R...
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD4
Compiling module xil_defaultlib.train_classes_spram
Compiling module xil_defaultlib.train_classes_dist_mem_gen_v8_0_...
Compiling module xil_defaultlib.train_classes_dist_mem_gen_v8_0_...
Compiling module xil_defaultlib.train_classes
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b011110101...
Compiling module xil_defaultlib.train_features_blk_mem_gen_prim_...
Compiling module xil_defaultlib.train_features_blk_mem_gen_prim_...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0101011000...
Compiling module xil_defaultlib.train_features_blk_mem_gen_prim_...
Compiling module xil_defaultlib.train_features_blk_mem_gen_prim_...
Compiling module xil_defaultlib.train_features_blk_mem_gen_gener...
Compiling module xil_defaultlib.train_features_blk_mem_gen_top
Compiling module xil_defaultlib.train_features_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.train_features_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.train_features
Compiling module xil_defaultlib.circuit
Compiling architecture behavioral of entity xil_defaultlib.circuit_tb
Built simulation snapshot circuit_tb_time_synth
