m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time76/sim
vseq_det_overlap
Z0 !s110 1695507661
!i10b 1
!s100 BmgbAAACl6iIL8nLLh9NP2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I?:[9Miiz3aG8N;h=5<R>c0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time77/sim
w1695507574
8C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time77/seq_det_overlap.v
FC:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time77/seq_det_overlap.v
!i122 0
L0 1 51
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1695507661.000000
!s107 C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time77/seq_det_overlap.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time77/seq_det_overlap.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vtb_seq_det_overlap
R0
!i10b 1
!s100 Od>X29PBD0A`MIQZG1naA2
R1
Ik;kTWEBSO7i`Cj4H2:bRj1
R2
R3
w1695507607
8C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time77/tb_seq_det_overlap.v
FC:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time77/tb_seq_det_overlap.v
!i122 1
L0 2 49
R4
r1
!s85 0
31
R5
!s107 C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time77/tb_seq_det_overlap.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time77/tb_seq_det_overlap.v|
!i113 1
R6
R7
