// Seed: 367143020
module module_0 #(
    parameter id_3 = 32'd17
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = -1'b0 ? id_4 : (id_4);
  logic [id_3 : ~  id_3] id_7;
endmodule
module module_1 #(
    parameter id_1  = 32'd87,
    parameter id_11 = 32'd4,
    parameter id_12 = 32'd61,
    parameter id_13 = 32'd56,
    parameter id_3  = 32'd1
) (
    output uwire id_0,
    input wire _id_1,
    output logic id_2,
    input supply0 _id_3,
    output wand id_4,
    output tri0 id_5
);
  logic [id_1 : -1] id_7;
  logic [7:0] id_8;
  logic [7:0] id_9;
  parameter id_10 = 1;
  always @(id_9) begin : LABEL_0
    id_8[id_3] <= -1;
  end
  logic _id_11;
  assign id_4 = id_1 * 1 & id_7;
  final begin : LABEL_1
    id_2 <= id_10[-1];
  end
  assign id_8[id_11] = id_9;
  localparam id_12 = id_10;
  assign id_9[-1|1] = -1;
  wire _id_13;
  logic [7:0][-1  &  id_13 : -1 'h0] id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  assign id_14[id_12+:(1)] = -1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_12,
      id_7,
      id_7,
      id_7
  );
  wire id_21, id_22;
  logic id_23;
endmodule
