{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632593974245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632593974245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 25 20:19:34 2021 " "Processing started: Sat Sep 25 20:19:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632593974245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632593974245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Exercise3 -c four_bit_adder_simple --generate_functional_sim_netlist " "Command: quartus_map Exercise3 -c four_bit_adder_simple --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632593974245 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1632593974617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_simple.vhd 3 1 " "Found 3 design units, including 1 entities, in source file four_bit_adder_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_simple-unsigned_impl " "Found design unit 1: four_bit_adder_simple-unsigned_impl" {  } { { "four_bit_adder_simple.vhd" "" { Text "C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/four_bit_adder_simple.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632593975121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 four_bit_adder_simple-signed_impl " "Found design unit 2: four_bit_adder_simple-signed_impl" {  } { { "four_bit_adder_simple.vhd" "" { Text "C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/four_bit_adder_simple.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632593975121 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_simple " "Found entity 1: four_bit_adder_simple" {  } { { "four_bit_adder_simple.vhd" "" { Text "C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/four_bit_adder_simple.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632593975121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632593975121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file four_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder-unsigned_imp " "Found design unit 1: four_bit_adder-unsigned_imp" {  } { { "four_bit_adder.vhd" "" { Text "C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/four_bit_adder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632593975131 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 four_bit_adder-signed_imp " "Found design unit 2: four_bit_adder-signed_imp" {  } { { "four_bit_adder.vhd" "" { Text "C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/four_bit_adder.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632593975131 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder " "Found entity 1: four_bit_adder" {  } { { "four_bit_adder.vhd" "" { Text "C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/four_bit_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632593975131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632593975131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_tester-implementation " "Found design unit 1: four_bit_adder_tester-implementation" {  } { { "four_bit_adder_tester.vhd" "" { Text "C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/four_bit_adder_tester.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632593975131 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_tester " "Found entity 1: four_bit_adder_tester" {  } { { "four_bit_adder_tester.vhd" "" { Text "C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/four_bit_adder_tester.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632593975131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632593975131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_simple_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_simple_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_simple_tester-implementation " "Found design unit 1: four_bit_adder_simple_tester-implementation" {  } { { "four_bit_adder_simple_tester.vhd" "" { Text "C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/four_bit_adder_simple_tester.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632593975131 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_simple_tester " "Found entity 1: four_bit_adder_simple_tester" {  } { { "four_bit_adder_simple_tester.vhd" "" { Text "C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/four_bit_adder_simple_tester.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632593975131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632593975131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_adder_tester " "Elaborating entity \"four_bit_adder_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1632593975167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "four_bit_adder four_bit_adder:DUT A:signed_imp " "Elaborating entity \"four_bit_adder\" using architecture \"A:signed_imp\" for hierarchy \"four_bit_adder:DUT\"" {  } { { "four_bit_adder_tester.vhd" "DUT" { Text "C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/four_bit_adder_tester.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632593975177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632593975337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 25 20:19:35 2021 " "Processing ended: Sat Sep 25 20:19:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632593975337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632593975337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632593975337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632593975337 ""}
