
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118891                       # Number of seconds simulated
sim_ticks                                118890735509                       # Number of ticks simulated
final_tick                               1176749556822                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 210756                       # Simulator instruction rate (inst/s)
host_op_rate                                   271318                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5806513                       # Simulator tick rate (ticks/s)
host_mem_usage                               16930512                       # Number of bytes of host memory used
host_seconds                                 20475.41                       # Real time elapsed on the host
sim_insts                                  4315313478                       # Number of instructions simulated
sim_ops                                    5555343318                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1345280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1373568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       519808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       859904                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4105472                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1736960                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1736960                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10510                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10731                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4061                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6718                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32074                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13570                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13570                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11315264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11553196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4372149                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7232725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                34531471                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10766                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15073                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17226                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15073                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              58137                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14609717                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14609717                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14609717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10766                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11315264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11553196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4372149                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7232725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               49141188                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142725974                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23166437                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19077129                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931830                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9415956                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8667383                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437184                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87902                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104472310                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128009310                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23166437                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11104567                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27184708                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6256088                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4707991                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12103224                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572700                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140657326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.108589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.550096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113472618     80.67%     80.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782690      1.98%     82.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364856      1.68%     84.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379478      1.69%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2268479      1.61%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124213      0.80%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778528      0.55%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977473      1.41%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13508991      9.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140657326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162314                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.896889                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103306950                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6118595                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26836772                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109130                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4285870                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730072                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6448                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154400547                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51050                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4285870                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103821026                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3636555                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1330101                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26421026                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1162740                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152952396                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1276                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400371                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       621385                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        14273                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    213993880                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    712923878                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    712923878                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45734655                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33673                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17651                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3792597                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15181269                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900265                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308127                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1695721                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149095757                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33673                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139183460                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107460                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25145812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57024576                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1629                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140657326                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.989522                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585342                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83292455     59.22%     59.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23712618     16.86%     76.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11951838      8.50%     84.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7812591      5.55%     90.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6902494      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703555      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3066481      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119596      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95698      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140657326                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976118     74.74%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157048     12.02%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172903     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114950961     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012750      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359559     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844168      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139183460                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.975180                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306069                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009384                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420437775                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174275919                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135071222                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140489529                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201133                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2969140                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1272                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          689                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158595                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          593                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4285870                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2970918                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       248934                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149129430                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165769                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15181269                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900265                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17651                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13042                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          689                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149596                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084183                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233779                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136810769                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14110661                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372691                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953273                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19290602                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842612                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.958556                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135077677                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135071222                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81513629                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221118508                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.946367                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368642                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26714710                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956789                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136371456                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.897709                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713184                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87273403     64.00%     64.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22505799     16.50%     80.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10807611      7.93%     88.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814329      3.53%     91.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766039      2.76%     94.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538776      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564000      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096120      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005379      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136371456                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005379                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282502703                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302559390                       # The number of ROB writes
system.switch_cpus0.timesIdled                  55307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2068648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.427260                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.427260                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.700643                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.700643                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618241305                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186380670                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145782401                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142725974                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21205452                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18585224                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1652161                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10522229                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10240731                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1475200                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51689                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111852617                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117886820                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21205452                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11715931                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23979619                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5399296                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1756959                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12748683                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1041853                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141326675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.948507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.317535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117347056     83.03%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1205285      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2209117      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1851107      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3396372      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3675292      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          800374      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          628303      0.44%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10213769      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141326675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148575                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.825966                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111004611                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2786759                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23778964                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23786                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3732554                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2275270                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4932                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133013990                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3732554                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111447116                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1270516                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       740383                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23348849                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       787256                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132083852                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84204                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       469410                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175390382                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    599285241                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    599285241                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141559273                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33831096                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18834                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9420                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2516947                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22009974                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4266424                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        79149                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       948890                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130550588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18832                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122665763                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98547                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21600808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46404239                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141326675                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867959                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478545                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90277923     63.88%     63.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20782107     14.71%     78.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10434597      7.38%     85.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6855363      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7141525      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3694929      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1652202      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       409816      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78213      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141326675                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         305496     59.98%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        127216     24.98%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76635     15.05%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96812022     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1026383      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9414      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20582030     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4235914      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122665763                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.859449                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             509347                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004152                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387266093                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152170534                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119893444                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123175110                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       229930                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3970795                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       131762                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3732554                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         826192                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48452                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130569420                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45681                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22009974                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4266424                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9420                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32202                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          174                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       798635                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       982023                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1780658                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121349615                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20264222                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1316146                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24499972                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18693967                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4235750                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.850228                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120001413                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119893444                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69253536                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164360762                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.840025                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421351                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95131860                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108046975                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22523310                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18824                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1656659                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137594121                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.785259                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.661160                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97469418     70.84%     70.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15565969     11.31%     82.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11258942      8.18%     90.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2516115      1.83%     92.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2862742      2.08%     94.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1015142      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4251413      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       855419      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1798961      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137594121                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95131860                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108046975                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22173837                       # Number of memory references committed
system.switch_cpus1.commit.loads             18039175                       # Number of loads committed
system.switch_cpus1.commit.membars               9412                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16921960                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94312907                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1458870                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1798961                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266365445                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          264873209                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36540                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1399299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95131860                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108046975                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95131860                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.500296                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.500296                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.666535                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.666535                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       561456275                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157479214                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139573012                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18824                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142725974                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24063219                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19714767                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2041383                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9778107                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9505364                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2462993                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93703                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106762507                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129155717                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24063219                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11968357                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27982828                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6119028                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3400057                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12492231                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1596853                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    142205471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.111520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.536156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114222643     80.32%     80.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2257800      1.59%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3830200      2.69%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2230738      1.57%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1746298      1.23%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1541660      1.08%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          944721      0.66%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2359227      1.66%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13072184      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    142205471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168597                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.904921                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106088160                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4591729                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27393143                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72633                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4059800                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3944343                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155714674                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4059800                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106624814                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         607805                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3068986                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26911665                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       932396                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154653043                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95264                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       537292                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    218339833                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    719501482                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    719501482                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174706460                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43633323                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34766                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17411                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2712034                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14383080                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7340039                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71208                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1669679                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         149564201                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34767                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140357006                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        90615                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22338565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49624701                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    142205471                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.987001                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.547528                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84935753     59.73%     59.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21977798     15.45%     75.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11835206      8.32%     83.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8799480      6.19%     89.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8574102      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3170004      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2409481      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       322134      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       181513      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142205471                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         124619     27.95%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167057     37.47%     65.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       154113     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118466958     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1900097      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17355      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12657581      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7315015      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140357006                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.983402                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             445789                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    423455886                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171937772                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137357391                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140802795                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       286792                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3030872                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       121096                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4059800                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         407259                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54144                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    149598968                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       777799                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14383080                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7340039                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17411                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43773                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1173388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1086508                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2259896                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138167789                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12338782                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2189216                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19653614                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19551680                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7314832                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.968063                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137357449                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137357391                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81211013                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        224998857                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.962385                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360940                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101578971                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125210385                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24388779                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34712                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2058515                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138145671                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.906365                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714799                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     87502822     63.34%     63.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24411920     17.67%     81.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9545814      6.91%     87.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5016432      3.63%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4273919      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2054640      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       966772      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1498783      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2874569      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138145671                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101578971                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125210385                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18571145                       # Number of memory references committed
system.switch_cpus2.commit.loads             11352205                       # Number of loads committed
system.switch_cpus2.commit.membars              17356                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18166638                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112721616                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2589701                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2874569                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           284870266                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          303259925                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 520503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101578971                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125210385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101578971                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.405074                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.405074                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.711706                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.711706                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       621317996                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191782222                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145339467                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34712                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142725974                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22214515                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18311916                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1983895                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9150146                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8525606                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2331438                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87792                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108263941                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122014007                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22214515                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10857044                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25511544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5868383                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2987122                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12561377                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1642680                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140614087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.065523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.485541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115102543     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1331520      0.95%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1884712      1.34%     84.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2463837      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2762290      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2053692      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1184192      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1738110      1.24%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12093191      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140614087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.155645                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.854883                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107070965                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4577932                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25055443                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58501                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3851245                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3549103                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147242646                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1322                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3851245                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107813672                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1053552                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2196861                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24374204                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1324547                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146262878                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          908                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        267251                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       547543                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          736                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    203966864                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683322843                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683322843                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166669383                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37297481                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38641                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22371                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4003110                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13901059                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7223336                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119427                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1576724                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142136961                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38596                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133031424                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26923                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20429751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48192523                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6056                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140614087                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.946075                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.505804                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84313022     59.96%     59.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22680046     16.13%     76.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12566769      8.94%     85.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8099198      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7430189      5.28%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2961305      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1800921      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       513657      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248980      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140614087                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63948     22.75%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93768     33.35%     56.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123415     43.90%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111685709     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2028507      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16270      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12134531      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7166407      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133031424                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.932076                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281131                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    406984989                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162605631                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130487681                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133312555                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       324137                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2902581                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          323                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173645                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           74                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3851245                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         792535                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108650                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142175557                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1361113                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13901059                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7223336                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22326                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          323                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1167201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1118116                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2285317                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131230363                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11969346                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1801061                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19134092                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18390604                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7164746                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.919457                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130487895                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130487681                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76434959                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207620078                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.914253                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368148                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97610050                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    119966877                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22217912                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32540                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2016341                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136762842                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.877189                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.683968                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88131928     64.44%     64.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23383144     17.10%     81.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9184718      6.72%     88.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4722982      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4122927      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1981094      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1715910      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       808399      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2711740      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136762842                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97610050                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     119966877                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18048169                       # Number of memory references committed
system.switch_cpus3.commit.loads             10998478                       # Number of loads committed
system.switch_cpus3.commit.membars              16270                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17205954                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108133960                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2447831                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2711740                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276235891                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288220866                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2111887                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97610050                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            119966877                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97610050                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.462206                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.462206                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.683898                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.683898                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591331146                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181044052                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      137920478                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32540                       # number of misc regfile writes
system.l2.replacements                          32074                       # number of replacements
system.l2.tagsinuse                      65535.988838                       # Cycle average of tags in use
system.l2.total_refs                          1703833                       # Total number of references to valid blocks.
system.l2.sampled_refs                          97610                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.455517                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          3208.290950                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.649583                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5416.465387                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.955466                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5379.463311                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.979855                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2022.375415                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.995893                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3317.099714                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          14641.538429                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              0.090458                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          13765.961521                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6705.681839                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          11026.441020                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.048955                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000147                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.082649                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.082084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.030859                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.050615                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.223412                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000001                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.210052                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.102321                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.168250                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        86463                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        36239                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29383                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        44383                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  196468                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            63650                       # number of Writeback hits
system.l2.Writeback_hits::total                 63650                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        86463                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        36239                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29383                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        44383                       # number of demand (read+write) hits
system.l2.demand_hits::total                   196468                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        86463                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        36239                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29383                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        44383                       # number of overall hits
system.l2.overall_hits::total                  196468                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10510                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10731                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4061                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         6716                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32072                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10510                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10731                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4061                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         6718                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32074                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10510                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10731                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4061                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         6718                       # number of overall misses
system.l2.overall_misses::total                 32074                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1868206                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2140204205                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2379547                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2123701747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2808226                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    845048024                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2408996                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1344348021                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6462766972                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       308497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        308497                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1868206                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2140204205                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2379547                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2123701747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2808226                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    845048024                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2408996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1344656518                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6463075469                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1868206                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2140204205                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2379547                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2123701747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2808226                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    845048024                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2408996                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1344656518                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6463075469                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96973                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        46970                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51099                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              228540                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        63650                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             63650                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96973                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        46970                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33444                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51101                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               228542                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96973                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        46970                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33444                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51101                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              228542                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.108381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.228465                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.121427                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.131431                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.140334                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.108381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.228465                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.121427                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.131465                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.140342                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.108381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.228465                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.121427                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.131465                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.140342                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 186820.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 203635.033777                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 169967.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 197903.433697                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 175514.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 208088.654026                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 172071.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 200170.938207                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 201508.074707                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 154248.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 154248.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 186820.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 203635.033777                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 169967.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 197903.433697                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 175514.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 208088.654026                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 172071.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 200157.266746                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 201505.127798                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 186820.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 203635.033777                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 169967.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 197903.433697                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 175514.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 208088.654026                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 172071.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 200157.266746                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 201505.127798                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13570                       # number of writebacks
system.l2.writebacks::total                     13570                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10510                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10731                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4061                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         6716                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32072                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         6718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32074                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         6718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32074                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1286331                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1528195793                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1565081                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1498427677                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1877242                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    608531651                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1592297                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    952945331                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4594421403                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       192485                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       192485                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1286331                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1528195793                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1565081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1498427677                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1877242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    608531651                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1592297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    953137816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4594613888                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1286331                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1528195793                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1565081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1498427677                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1877242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    608531651                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1592297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    953137816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4594613888                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.108381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.228465                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.121427                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.131431                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.140334                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.108381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.228465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.121427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.131465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.140342                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.108381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.228465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.121427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.131465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140342                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 128633.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145403.976499                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111791.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 139635.418600                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117327.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149847.734794                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 113735.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 141891.800328                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 143253.348809                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 96242.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96242.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 128633.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 145403.976499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 111791.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 139635.418600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 117327.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 149847.734794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 113735.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 141878.210182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 143250.417410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 128633.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 145403.976499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 111791.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 139635.418600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 117327.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 149847.734794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 113735.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 141878.210182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 143250.417410                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.649578                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012110875                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840201.590909                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.649578                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015464                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880849                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12103214                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12103214                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12103214                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12103214                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12103214                       # number of overall hits
system.cpu0.icache.overall_hits::total       12103214                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2056206                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2056206                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2056206                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2056206                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2056206                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2056206                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12103224                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12103224                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12103224                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12103224                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12103224                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12103224                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 205620.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 205620.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 205620.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 205620.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 205620.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 205620.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1951406                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1951406                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1951406                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1951406                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1951406                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1951406                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 195140.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 195140.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 195140.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 195140.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 195140.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 195140.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96973                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191228946                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97229                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1966.789188                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.501138                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.498862                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10964423                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10964423                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709440                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17239                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17239                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18673863                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18673863                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18673863                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18673863                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400591                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400591                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400676                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400676                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400676                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400676                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36755936443                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36755936443                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7511933                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7511933                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36763448376                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36763448376                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36763448376                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36763448376                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365014                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365014                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19074539                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19074539                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19074539                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19074539                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035248                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035248                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021006                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021006                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021006                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021006                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 91754.274167                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91754.274167                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 88375.682353                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88375.682353                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 91753.557428                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91753.557428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 91753.557428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91753.557428                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18845                       # number of writebacks
system.cpu0.dcache.writebacks::total            18845                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303618                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303703                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303703                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303703                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303703                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96973                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96973                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8018288745                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8018288745                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8018288745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8018288745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8018288745                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8018288745                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005084                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005084                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005084                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005084                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82685.786198                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82685.786198                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82685.786198                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82685.786198                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82685.786198                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82685.786198                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.992683                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924214657                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708345.022181                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.992683                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022424                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12748667                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12748667                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12748667                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12748667                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12748667                       # number of overall hits
system.cpu1.icache.overall_hits::total       12748667                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2851918                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2851918                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2851918                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2851918                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2851918                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2851918                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12748683                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12748683                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12748683                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12748683                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12748683                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12748683                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 178244.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 178244.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 178244.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 178244.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 178244.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 178244.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2516347                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2516347                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2516347                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2516347                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2516347                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2516347                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 179739.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 179739.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 179739.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 179739.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 179739.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 179739.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46970                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227446075                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47226                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4816.119828                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.329012                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.670988                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825504                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174496                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18342215                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18342215                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4115822                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4115822                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9422                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9422                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9412                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9412                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22458037                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22458037                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22458037                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22458037                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       170031                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       170031                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       170031                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        170031                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       170031                       # number of overall misses
system.cpu1.dcache.overall_misses::total       170031                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19057322646                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19057322646                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19057322646                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19057322646                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19057322646                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19057322646                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18512246                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18512246                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4115822                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4115822                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9412                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9412                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22628068                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22628068                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22628068                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22628068                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009185                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009185                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007514                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007514                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007514                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007514                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112081.459534                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112081.459534                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112081.459534                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112081.459534                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112081.459534                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112081.459534                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12249                       # number of writebacks
system.cpu1.dcache.writebacks::total            12249                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       123061                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       123061                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       123061                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       123061                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       123061                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       123061                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46970                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46970                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46970                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46970                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4589988321                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4589988321                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4589988321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4589988321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4589988321                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4589988321                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002076                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002076                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002076                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002076                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97721.701533                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97721.701533                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 97721.701533                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97721.701533                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 97721.701533                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97721.701533                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.010757                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018842779                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205287.400433                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.010757                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024056                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738799                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12492214                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12492214                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12492214                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12492214                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12492214                       # number of overall hits
system.cpu2.icache.overall_hits::total       12492214                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3191830                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3191830                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3191830                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3191830                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3191830                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3191830                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12492231                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12492231                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12492231                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12492231                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12492231                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12492231                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 187754.705882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 187754.705882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 187754.705882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 187754.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 187754.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 187754.705882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2941566                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2941566                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2941566                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2941566                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2941566                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2941566                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 183847.875000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 183847.875000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 183847.875000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 183847.875000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 183847.875000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 183847.875000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33444                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163562497                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33700                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4853.486558                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.014716                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.985284                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902401                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097599                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9202824                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9202824                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7184229                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7184229                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17386                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17386                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17356                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17356                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16387053                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16387053                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16387053                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16387053                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85467                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85467                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85467                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85467                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85467                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85467                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7938026306                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7938026306                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7938026306                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7938026306                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7938026306                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7938026306                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9288291                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9288291                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7184229                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7184229                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17356                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17356                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16472520                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16472520                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16472520                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16472520                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009202                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009202                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005188                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005188                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005188                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005188                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 92878.260685                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 92878.260685                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 92878.260685                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92878.260685                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 92878.260685                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92878.260685                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8546                       # number of writebacks
system.cpu2.dcache.writebacks::total             8546                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52023                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52023                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52023                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52023                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52023                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52023                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33444                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33444                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33444                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33444                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33444                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33444                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2806543457                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2806543457                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2806543457                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2806543457                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2806543457                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2806543457                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 83917.696956                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83917.696956                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 83917.696956                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83917.696956                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 83917.696956                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83917.696956                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995886                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015784782                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043832.559356                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995886                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12561361                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12561361                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12561361                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12561361                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12561361                       # number of overall hits
system.cpu3.icache.overall_hits::total       12561361                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2912907                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2912907                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2912907                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2912907                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2912907                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2912907                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12561377                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12561377                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12561377                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12561377                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12561377                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12561377                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 182056.687500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 182056.687500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 182056.687500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 182056.687500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 182056.687500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 182056.687500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2525396                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2525396                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2525396                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2525396                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2525396                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2525396                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 180385.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 180385.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 180385.428571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 180385.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 180385.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 180385.428571                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51101                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172430136                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51357                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3357.480694                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.214800                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.785200                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910995                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089005                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8914219                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8914219                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7013337                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7013337                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17149                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17149                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16270                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16270                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15927556                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15927556                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15927556                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15927556                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       147785                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       147785                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2828                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2828                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       150613                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        150613                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       150613                       # number of overall misses
system.cpu3.dcache.overall_misses::total       150613                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  15080173690                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15080173690                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    439716118                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    439716118                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15519889808                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15519889808                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15519889808                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15519889808                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9062004                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9062004                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7016165                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7016165                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16270                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16270                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16078169                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16078169                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16078169                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16078169                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016308                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016308                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000403                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000403                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009368                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009368                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009368                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009368                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 102041.301147                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102041.301147                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 155486.604668                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 155486.604668                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 103044.822213                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 103044.822213                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 103044.822213                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 103044.822213                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1016121                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 92374.636364                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24010                       # number of writebacks
system.cpu3.dcache.writebacks::total            24010                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        96686                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        96686                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2826                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2826                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        99512                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        99512                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        99512                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        99512                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51099                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51099                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51101                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51101                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51101                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51101                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4319502011                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4319502011                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       325097                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       325097                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4319827108                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4319827108                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4319827108                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4319827108                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 84532.026282                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84532.026282                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 162548.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 162548.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 84535.079705                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84535.079705                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 84535.079705                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84535.079705                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
