<?xml version="1.0" encoding="UTF-8" standalone="no"?>  
<board schema_version="2.0" vendor="redpitaya.com" name="redpitaya" display_name="Red Pitaya" url="www.redpitaya.com/" preset_file="preset.xml" >
<images>
  <image name="Redpitaya.jpg" display_name="Red Pitaya" sub_type="board">
    <description>Red Pitaya File Image</description>
  </image>
</images>
<compatible_board_revisions>
  <revision id="0">1.0</revision>
  <revision id="0">1.1</revision>
</compatible_board_revisions>
<file_version>1.1</file_version>
<description>Red Pitaya development board</description>
<components>
  <component name="part0" display_name="Red Pitaya Zynq 7010 development board" type="fpga" part_name="xc7z010clg400-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.redpitaya.com">
  <interfaces>
    <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset">  
    </interface> 
    <interface mode="master" name="leds_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds_8bits" preset_proc="leds_8bits_preset">
       <description>LED[7:0] Yellow</description>
       <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0" />
       </preferred_ips>
       <port_maps>
          <port_map logical_port="TRI_O" physical_port="led_o" dir="out" left="7" right="0">
             <pin_maps>
                <pin_map port_index="0" component_pin="led_o_0" />
                <pin_map port_index="1" component_pin="led_o_1" />
                <pin_map port_index="2" component_pin="led_o_2" />
                <pin_map port_index="3" component_pin="led_o_3" />
                <pin_map port_index="4" component_pin="led_o_4" />
                <pin_map port_index="5" component_pin="led_o_5" />
                <pin_map port_index="6" component_pin="led_o_6" />
                <pin_map port_index="7" component_pin="led_o_7" />
             </pin_maps>
          </port_map>
       </port_maps>
    </interface>
    <interface mode="master" name="daisy_2bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="daisy_2bits" preset_proc="daisy_2bits_preset">
       <description>DAISY</description>
       <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0" />
       </preferred_ips>
       <port_maps>
          <port_map logical_port="TRI_T" physical_port="daisy_tri_t" dir="out" left="7" right="0">
             <pin_maps>
                <pin_map port_index="0" component_pin="daisy_tri_i_0" />
                <pin_map port_index="1" component_pin="daisy_tri_i_1" />
                <pin_map port_index="2" component_pin="daisy_tri_i_2" />
                <pin_map port_index="3" component_pin="daisy_tri_i_3" />
                <pin_map port_index="4" component_pin="daisy_tri_i_4" />
                <pin_map port_index="5" component_pin="daisy_tri_i_5" />
                <pin_map port_index="6" component_pin="daisy_tri_i_6" />
                <pin_map port_index="7" component_pin="daisy_tri_i_7" />
             </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="daisy_tri_o" dir="out" left="7" right="0">
             <pin_maps>
                <pin_map port_index="0" component_pin="daisy_tri_i_0" />
                <pin_map port_index="1" component_pin="daisy_tri_i_1" />
                <pin_map port_index="2" component_pin="daisy_tri_i_2" />
                <pin_map port_index="3" component_pin="daisy_tri_i_3" />
                <pin_map port_index="4" component_pin="daisy_tri_i_4" />
                <pin_map port_index="5" component_pin="daisy_tri_i_5" />
                <pin_map port_index="6" component_pin="daisy_tri_i_6" />
                <pin_map port_index="7" component_pin="daisy_tri_i_7" />
             </pin_maps>
          </port_map>
          <port_map logical_port="TRI_I" physical_port="daisy_tri_i" dir="in" left="7" right="0">
             <pin_maps>
                <pin_map port_index="0" component_pin="daisy_tri_i_0" />
                <pin_map port_index="1" component_pin="daisy_tri_i_1" />
                <pin_map port_index="2" component_pin="daisy_tri_i_2" />
                <pin_map port_index="3" component_pin="daisy_tri_i_3" />
                <pin_map port_index="4" component_pin="daisy_tri_i_4" />
                <pin_map port_index="5" component_pin="daisy_tri_i_5" />
                <pin_map port_index="6" component_pin="daisy_tri_i_6" />
                <pin_map port_index="7" component_pin="daisy_tri_i_7" />
             </pin_maps>
          </port_map>
       </port_maps>
    </interface>
    <interface mode="master" name="exp_conn1_16bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="exp_16bits" preset_proc="exp_16bits_preset">
       <description>Expansion Connector E1</description>
       <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0" />
       </preferred_ips>
       <port_maps>
          <port_map logical_port="TRI_T" physical_port="exp_tri_t" dir="out" left="15" right="0">
             <pin_maps>
                <pin_map port_index="0" component_pin="exp_tri_i_0" />
                <pin_map port_index="1" component_pin="exp_tri_i_1" />
                <pin_map port_index="2" component_pin="exp_tri_i_2" />
                <pin_map port_index="3" component_pin="exp_tri_i_3" />
                <pin_map port_index="4" component_pin="exp_tri_i_4" />
                <pin_map port_index="5" component_pin="exp_tri_i_5" />
                <pin_map port_index="6" component_pin="exp_tri_i_6" />
                <pin_map port_index="7" component_pin="exp_tri_i_7" />
                <pin_map port_index="8" component_pin="exp_tri_i_8" />
                <pin_map port_index="9" component_pin="exp_tri_i_9" />
                <pin_map port_index="10" component_pin="exp_tri_i_10" />
                <pin_map port_index="11" component_pin="exp_tri_i_11" />
                <pin_map port_index="12" component_pin="exp_tri_i_12" />
                <pin_map port_index="13" component_pin="exp_tri_i_13" />
                <pin_map port_index="14" component_pin="exp_tri_i_14" />
                <pin_map port_index="15" component_pin="exp_tri_i_15" />
             </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="exp_tri_o" dir="out" left="15" right="0">
             <pin_maps>
                <pin_map port_index="0" component_pin="exp_tri_i_0" />
                <pin_map port_index="1" component_pin="exp_tri_i_1" />
                <pin_map port_index="2" component_pin="exp_tri_i_2" />
                <pin_map port_index="3" component_pin="exp_tri_i_3" />
                <pin_map port_index="4" component_pin="exp_tri_i_4" />
                <pin_map port_index="5" component_pin="exp_tri_i_5" />
                <pin_map port_index="6" component_pin="exp_tri_i_6" />
                <pin_map port_index="7" component_pin="exp_tri_i_7" />
                <pin_map port_index="8" component_pin="exp_tri_i_8" />
                <pin_map port_index="9" component_pin="exp_tri_i_9" />
                <pin_map port_index="10" component_pin="exp_tri_i_10" />
                <pin_map port_index="11" component_pin="exp_tri_i_11" />
                <pin_map port_index="12" component_pin="exp_tri_i_12" />
                <pin_map port_index="13" component_pin="exp_tri_i_13" />
                <pin_map port_index="14" component_pin="exp_tri_i_14" />
                <pin_map port_index="15" component_pin="exp_tri_i_15" />
             </pin_maps>
          </port_map>
          <port_map logical_port="TRI_I" physical_port="exp_tri_i" dir="in" left="15" right="0">
             <pin_maps>
                <pin_map port_index="0" component_pin="exp_tri_i_0" />
                <pin_map port_index="1" component_pin="exp_tri_i_1" />
                <pin_map port_index="2" component_pin="exp_tri_i_2" />
                <pin_map port_index="3" component_pin="exp_tri_i_3" />
                <pin_map port_index="4" component_pin="exp_tri_i_4" />
                <pin_map port_index="5" component_pin="exp_tri_i_5" />
                <pin_map port_index="6" component_pin="exp_tri_i_6" />
                <pin_map port_index="7" component_pin="exp_tri_i_7" />
                <pin_map port_index="8" component_pin="exp_tri_i_8" />
                <pin_map port_index="9" component_pin="exp_tri_i_9" />
                <pin_map port_index="10" component_pin="exp_tri_i_10" />
                <pin_map port_index="11" component_pin="exp_tri_i_11" />
                <pin_map port_index="12" component_pin="exp_tri_i_12" />
                <pin_map port_index="13" component_pin="exp_tri_i_13" />
                <pin_map port_index="14" component_pin="exp_tri_i_14" />
                <pin_map port_index="15" component_pin="exp_tri_i_15" />
             </pin_maps>
          </port_map>
       </port_maps>
    </interface>
    <interface mode="slave" name="clk_adc" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk_adc" preset_proc="clk_adc_preset">
     <preferred_ips>
        <preferred_ip vendor="xilinx" library="ip" name="clk_wiz" order="0" />
     </preferred_ips>
     <port_maps>
        <port_map logical_port="CLK_P" physical_port="clk_p" dir="in">
           <pin_maps>
              <pin_map port_index="0" component_pin="adc_clk_p_i" />
           </pin_maps>
        </port_map>
        <port_map logical_port="CLK_N" physical_port="clk_n" dir="in">
           <pin_maps>
              <pin_map port_index="0" component_pin="adc_clk_n_i" />
           </pin_maps>
        </port_map>
     </port_maps>
     <parameters>
        <parameter name="frequency" value="125000000" />
     </parameters>
    </interface>
  </interfaces> 
  </component> 
  <component name="ps7_fixedio" display_name="ps7_fixedio" type="chip" sub_type="fixed_io" major_group=""/> 
  <component name="leds_8bits" display_name="LED" type="chip" sub_type="led" major_group="GPIO" part_name="150060YS75000" vendor="http://www.we-online.com/" spec_url="http://katalog.we-online.com/led/datasheet/150060YS75000.pdf">
     <description>LED, 7 to 0, Active High</description>
  </component>
  <component name="daisy_2bits" display_name="DAISY" type="chip" sub_type="led" major_group="GPIO">
     <description>DAISY SATA connectors</description>
  </component>
  <component name="exp_16bits" display_name="E1 connector" type="chip" sub_type="led" major_group="GPIO">
     <description>Expansion Connector 1</description>
  </component>
  <component name="clk_adc" display_name="ADC clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="BF-125.000MBE-T">
     <description>ADC Clock</description>
     <parameters>
        <parameter name="frequency" value="125000000" />
     </parameters>
  </component>
</components> 
<jtag_chains> 
  <jtag_chain name="chain1"> 
    <position name="0" component="part0"/> 
  </jtag_chain> 
</jtag_chains> 
<connections> 
  <connection name="part0_leds_8bits" component1="part0" component2="leds_8bits">
     <connection_map c1_st_index="0" c1_end_index="7" c2_st_index="0" c2_end_index="7" />
  </connection>
  <connection name="part0_daisy_2bits" component1="part0" component2="daisy_2bits">
     <connection_map c1_st_index="8" c1_end_index="15" c2_st_index="0" c2_end_index="7" />
  </connection>
  <connection name="part0_exp_16bits" component1="part0" component2="exp_16bits">
     <connection_map c1_st_index="18" c1_end_index="33" c2_st_index="0" c2_end_index="15" />
  </connection>
  <connection name="part0_clk_adc" component1="part0" component2="clk_adc">
     <connection_map c1_st_index="16" c1_end_index="17" c2_st_index="0" c2_end_index="1" />
  </connection>
</connections> 
</board> 

<!--<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<board schema_version="2.0" vendor="redpitaya.com" name="pitaya" display_name="Red Pitaya" url="http://www.redpitaya.com" preset_file="preset.xml" >
   <images>
      <image name="Redpitaya.jpg" display_name="Red Pitaya" sub_type="board" >
         <description>Red Pitaya File Image</description>
      </image>
   </images>
   <compatible_board_revisions>
      <revision id="0">1.0</revision>
      <revision id="0">1.1</revision>
   </compatible_board_revisions>
   <file_version>1.1</file_version>
   <description>Red Pitaya development board</description>
   <components>
      <component name="part0" display_name="Red Pitaya Zynq 7010 development board" type="fpga" part_name="xc7z010clg400-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.redpitaya.com" >
         <interfaces>
      			<interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset">  
      			</interface> 
            <interface mode="slave" name="adc_clk_in" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="adc_clk" preset_proc="adc_clk_preset">
               <preferred_ips>
                  <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
               </preferred_ips>
               <port_maps>
                  <port_map logical_port="CLK_P" physical_port="adc_clk_p_i" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="adc_clk_p_i" />
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CLK_N" physical_port="adc_clk_n_i" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="adc_clk_n_i" />
                     </pin_maps>
                  </port_map>
               </port_maps>
               <parameters>
                  <parameter name="frequency" value="125000000" />
               </parameters>
            </interface>
            <interface mode="master" name="led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bit" preset_proc="led_8bit_preset">
               <description>LED[7:0] Yellow</description>
               <parameters />
               <preferred_ips>
                  <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0" />
               </preferred_ips>
               <port_maps>
                  <port_map logical_port="TRI_O" physical_port="led_o" dir="out" left="7" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="led_o_0" />
                        <pin_map port_index="1" component_pin="led_o_1" />
                        <pin_map port_index="2" component_pin="led_o_2" />
                        <pin_map port_index="3" component_pin="led_o_3" />
                        <pin_map port_index="4" component_pin="led_o_4" />
                        <pin_map port_index="5" component_pin="led_o_5" />
                        <pin_map port_index="6" component_pin="led_o_6" />
                        <pin_map port_index="7" component_pin="led_o_7" />
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>
            <interface mode="master" name="gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_16bit">
               <description>GPIO[15:0] connector</description>
               <parameters />
               <preferred_ips>
                  <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0" />
               </preferred_ips>
               <port_maps>
                  <port_map logical_port="TRI_I" physical_port="exp_io_i" dir="in" left="15" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="exp_p_io_0" />
                        <pin_map port_index="1" component_pin="exp_p_io_1" />
                        <pin_map port_index="2" component_pin="exp_p_io_2" />
                        <pin_map port_index="3" component_pin="exp_p_io_3" />
                        <pin_map port_index="4" component_pin="exp_p_io_4" />
                        <pin_map port_index="5" component_pin="exp_p_io_5" />
                        <pin_map port_index="6" component_pin="exp_p_io_6" />
                        <pin_map port_index="7" component_pin="exp_p_io_7" />
                        <pin_map port_index="8" component_pin="exp_n_io_0" />
                        <pin_map port_index="9" component_pin="exp_n_io_1" />
                        <pin_map port_index="10" component_pin="exp_n_io_2" />
                        <pin_map port_index="11" component_pin="exp_n_io_3" />
                        <pin_map port_index="12" component_pin="exp_n_io_4" />
                        <pin_map port_index="13" component_pin="exp_n_io_5" />
                        <pin_map port_index="14" component_pin="exp_n_io_6" />
                        <pin_map port_index="15" component_pin="exp_n_io_7" />
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="TRI_O" physical_port="exp_io_o" dir="out" left="15" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="exp_p_io_0" />
                        <pin_map port_index="1" component_pin="exp_p_io_1" />
                        <pin_map port_index="2" component_pin="exp_p_io_2" />
                        <pin_map port_index="3" component_pin="exp_p_io_3" />
                        <pin_map port_index="4" component_pin="exp_p_io_4" />
                        <pin_map port_index="5" component_pin="exp_p_io_5" />
                        <pin_map port_index="6" component_pin="exp_p_io_6" />
                        <pin_map port_index="7" component_pin="exp_p_io_7" />
                        <pin_map port_index="8" component_pin="exp_n_io_0" />
                        <pin_map port_index="9" component_pin="exp_n_io_1" />
                        <pin_map port_index="10" component_pin="exp_n_io_2" />
                        <pin_map port_index="11" component_pin="exp_n_io_3" />
                        <pin_map port_index="12" component_pin="exp_n_io_4" />
                        <pin_map port_index="13" component_pin="exp_n_io_5" />
                        <pin_map port_index="14" component_pin="exp_n_io_6" />
                        <pin_map port_index="15" component_pin="exp_n_io_7" />
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="TRI_T" physical_port="exp_io_t" dir="out" left="15" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="exp_p_io_0" />
                        <pin_map port_index="1" component_pin="exp_p_io_1" />
                        <pin_map port_index="2" component_pin="exp_p_io_2" />
                        <pin_map port_index="3" component_pin="exp_p_io_3" />
                        <pin_map port_index="4" component_pin="exp_p_io_4" />
                        <pin_map port_index="5" component_pin="exp_p_io_5" />
                        <pin_map port_index="6" component_pin="exp_p_io_6" />
                        <pin_map port_index="7" component_pin="exp_p_io_7" />
                        <pin_map port_index="8" component_pin="exp_n_io_0" />
                        <pin_map port_index="9" component_pin="exp_n_io_1" />
                        <pin_map port_index="10" component_pin="exp_n_io_2" />
                        <pin_map port_index="11" component_pin="exp_n_io_3" />
                        <pin_map port_index="12" component_pin="exp_n_io_4" />
                        <pin_map port_index="13" component_pin="exp_n_io_5" />
                        <pin_map port_index="14" component_pin="exp_n_io_6" />
                        <pin_map port_index="15" component_pin="exp_n_io_7" />
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>
            <interface mode="master" name="daisy" type="xilinx.com:interface:gpio_rtl:1.0" of_component="daisy_2bit">
               <description>DAISY</description>
               <parameters />
               <preferred_ips>
                  <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0" />
               </preferred_ips>
               <port_maps>
                  <port_map logical_port="TRI_I" physical_port="daisy_i" dir="in" left="7" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="daisy_p_i_0" />
                        <pin_map port_index="1" component_pin="daisy_n_i_0" />
                        <pin_map port_index="2" component_pin="daisy_p_i_1" />
                        <pin_map port_index="3" component_pin="daisy_n_i_1" />
                        <pin_map port_index="4" component_pin="daisy_p_o_0" />
                        <pin_map port_index="5" component_pin="daisy_n_o_0" />
                        <pin_map port_index="6" component_pin="daisy_p_o_1" />
                        <pin_map port_index="7" component_pin="daisy_n_o_1" />
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="TRI_O" physical_port="daisy_o" dir="out" left="7" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="daisy_p_i_0" />
                        <pin_map port_index="1" component_pin="daisy_n_i_0" />
                        <pin_map port_index="2" component_pin="daisy_p_i_1" />
                        <pin_map port_index="3" component_pin="daisy_n_i_1" />
                        <pin_map port_index="4" component_pin="daisy_p_o_0" />
                        <pin_map port_index="5" component_pin="daisy_n_o_0" />
                        <pin_map port_index="6" component_pin="daisy_p_o_1" />
                        <pin_map port_index="7" component_pin="daisy_n_o_1" />
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="TRI_T" physical_port="daisy_t" dir="out" left="7" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="daisy_p_i_0" />
                        <pin_map port_index="1" component_pin="daisy_n_i_0" />
                        <pin_map port_index="2" component_pin="daisy_p_i_1" />
                        <pin_map port_index="3" component_pin="daisy_n_i_1" />
                        <pin_map port_index="4" component_pin="daisy_p_o_0" />
                        <pin_map port_index="5" component_pin="daisy_n_o_0" />
                        <pin_map port_index="6" component_pin="daisy_p_o_1" />
                        <pin_map port_index="7" component_pin="daisy_n_o_1" />
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>
            <interface mode="master" name="adc" type="xilinx.com:interface:gpio_rtl:1.0" of_component="adc" preset_proc="adc_preset">
               <description>ADC</description>
               <parameters />
               <preferred_ips>
                  <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0" />
               </preferred_ips>
               <port_maps>
                  <port_map logical_port="TRI_O" physical_port="adc_csn_o" dir="out">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="adc_csn_o" />
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>
         </interfaces>
      </component>
  		<component name="ps7_fixedio" display_name="ps7_fixedio" type="chip" sub_type="fixed_io" major_group=""/> 
      <component name="led_8bit" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="150060YS75000" vendor="http://www.we-online.com/" spec_url="http://katalog.we-online.com/led/datasheet/150060YS75000.pdf">
         <description>LED, 7 to 0, Active High</description>
      </component>
      <component name="gpio_16bit" display_name="GPIO" type="chip" sub_type="connector" major_group="General Purpose Input or Output">
         <description>GPIO, 15 to 0</description>
      </component>
      <component name="daisy_2bit" display_name="DAISY" type="chip" sub_type="connector" major_group="General Purpose Input or Output">
         <description>DAISY SATA connectors</description>
      </component>
      <component name="adc" display_name="ADC_CS" type="chip" sub_type="adc" major_group="General Purpose Input or Output">
         <description>ADC CSN</description>
      </component>
      <component name="clk_sys" display_name="System clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="7C-33.3330MBA-T">
      <description>System Clock</description>
      <parameters>
        <parameter name="frequency" value="33333333" />
      </parameters>
    </component>
      <component name="adc_clk" display_name="ADC clock" type="chip" sub_type="adc_clock" major_group="Clock Sources" part_name="BF-125.000MBE-T">
         <description>ADC Clock</description>
         <parameters>
            <parameter name="frequency" value="125000000" />
         </parameters>
      </component>
   </components>
   <jtag_chains>
      <jtag_chain name="chain1">
         <position name="0" component="part0" />
      </jtag_chain>
   </jtag_chains>
   <connections>
      <connection name="part0_led" component1="part0" component2="led_8bit">
         <connection_map c1_st_index="0" c1_end_index="7" c2_st_index="0" c2_end_index="7" />
      </connection>
      <connection name="part0_gpio_16bit" component1="part0" component2="gpio_16bit">
         <connection_map c1_st_index="8" c1_end_index="23" c2_st_index="0" c2_end_index="15" />
      </connection>
      <connection name="part0_daisy" component1="part0" component2="daisy_2bit">
         <connection_map c1_st_index="24" c1_end_index="31" c2_st_index="0" c2_end_index="7" />
      </connection>
      <connection name="part0_adc_csn" component1="part0" component2="adc">
         <connection_map c1_st_index="32" c1_end_index="32" c2_st_index="0" c2_end_index="0" />
      </connection>
      <connection name="part0_adc_clk" component1="part0" component2="adc_clk">
         <connection_map c1_st_index="33" c1_end_index="34" c2_st_index="0" c2_end_index="1" />
      </connection>
   </connections>
   <ip_associated_rules>
    <ip_associated_rule name="default">
    </ip_associated_rule>
  </ip_associated_rules>
</board>-->
