# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab4_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {lab4_7_1200mv_85c_slow.svo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:25 on Mar 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+." lab4_7_1200mv_85c_slow.svo 
# -- Compiling module lab4_adders_toplevel
# -- Compiling module hard_block
# 
# Top level modules:
# 	lab4_adders_toplevel
# End time: 16:28:25 on Mar 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab4.2 {C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab4.2/testbench_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:26 on Mar 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab4.2" C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab4.2/testbench_adder.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:28:26 on Mar 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:28:26 on Mar 15,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab4_adders_toplevel
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from lab4_7_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from lab4_7_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab4.2/testbench_adder.sv
# 
# source lab4_dump_all_vcd_nodes.tcl
# ** Error: couldn't read file "lab4_dump_all_vcd_nodes.tcl": no such file or directory
# Error in macro ./lab4_run_msim_gate_systemverilog.do line 14
# couldn't read file "lab4_dump_all_vcd_nodes.tcl": no such file or directory
#     while executing
# "source lab4_dump_all_vcd_nodes.tcl"
# End time: 17:00:34 on Mar 15,2024, Elapsed time: 0:32:08
# Errors: 3, Warnings: 0
