<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="single_cycle.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_control_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cs161_processor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cs161_processor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cs161_processor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cs161_processor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cs161_processor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="cs161_processor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cs161_processor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="cs161_processor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="cs161_processor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="cs161_processor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cs161_processor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="cs161_processor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cs161_processor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cs161_processor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="cs161_processor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="cs161_processor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="cs161_processor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="cs161_processor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cs161_processor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cs161_processor_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="cs161_processor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cs161_processor_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cs161_processor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cs161_processor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cs161_processor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="cs161_processor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cs161_processor_map.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="cs161_processor_map_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cs161_processor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="cs161_processor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="cs161_processor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cs161_processor_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cs161_processor_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cs161_processor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="cs161_processor_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cs161_processor_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cs161_processor_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cs161_processor_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cs161_processor_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="cs161_processor_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cs161_processor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1557204028" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1557204028">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557352978" xil_pn:in_ck="6756864334444825227" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1557352978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Lab3/datapath/alu_control.v"/>
      <outfile xil_pn:name="../../Lab3/turnin/control_unit.v"/>
      <outfile xil_pn:name="../given_files/alu.v"/>
      <outfile xil_pn:name="../given_files/cpu_constant_library.v"/>
      <outfile xil_pn:name="../given_files/cpu_registers.v"/>
      <outfile xil_pn:name="../given_files/cpumemory.v"/>
      <outfile xil_pn:name="../given_files/gen_register.v"/>
      <outfile xil_pn:name="../given_files/mux_2_1.v"/>
      <outfile xil_pn:name="../given_files/processor.v"/>
      <outfile xil_pn:name="../given_files/processor_tb.v"/>
      <outfile xil_pn:name="../given_files/sign_extend.v"/>
      <outfile xil_pn:name="../turnin/mux_2_1_5bit.v"/>
      <outfile xil_pn:name="adder.v"/>
    </transform>
    <transform xil_pn:end_ts="1557341653" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8031419433673169795" xil_pn:start_ts="1557341653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557341653" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1922492688729052805" xil_pn:start_ts="1557341653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557352978" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3207285653222216208" xil_pn:start_ts="1557352978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557352978" xil_pn:in_ck="6756864334444825227" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1557352978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Lab3/datapath/alu_control.v"/>
      <outfile xil_pn:name="../../Lab3/turnin/control_unit.v"/>
      <outfile xil_pn:name="../given_files/alu.v"/>
      <outfile xil_pn:name="../given_files/cpu_constant_library.v"/>
      <outfile xil_pn:name="../given_files/cpu_registers.v"/>
      <outfile xil_pn:name="../given_files/cpumemory.v"/>
      <outfile xil_pn:name="../given_files/gen_register.v"/>
      <outfile xil_pn:name="../given_files/mux_2_1.v"/>
      <outfile xil_pn:name="../given_files/processor.v"/>
      <outfile xil_pn:name="../given_files/processor_tb.v"/>
      <outfile xil_pn:name="../given_files/sign_extend.v"/>
      <outfile xil_pn:name="../turnin/mux_2_1_5bit.v"/>
      <outfile xil_pn:name="adder.v"/>
    </transform>
    <transform xil_pn:end_ts="1557352981" xil_pn:in_ck="6756864334444825227" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8596185092110406439" xil_pn:start_ts="1557352978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cs161_processor_testbench_beh.prj"/>
      <outfile xil_pn:name="cs161_processor_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1557352981" xil_pn:in_ck="-2498739913232364536" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2172643540858430602" xil_pn:start_ts="1557352981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cs161_processor_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1557051906" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1557051906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557336843" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7716752782242763674" xil_pn:start_ts="1557336843">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557350016" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3207285653222216208" xil_pn:start_ts="1557350016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557051906" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1557051906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557336843" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8101854343225945244" xil_pn:start_ts="1557336843">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557350016" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969258608911" xil_pn:start_ts="1557350016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557350016" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6043516193441527034" xil_pn:start_ts="1557350016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557350037" xil_pn:in_ck="7629828081894446445" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7209484960911184579" xil_pn:start_ts="1557350016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cs161_processor.lso"/>
      <outfile xil_pn:name="cs161_processor.ngc"/>
      <outfile xil_pn:name="cs161_processor.ngr"/>
      <outfile xil_pn:name="cs161_processor.prj"/>
      <outfile xil_pn:name="cs161_processor.stx"/>
      <outfile xil_pn:name="cs161_processor.syr"/>
      <outfile xil_pn:name="cs161_processor.xst"/>
      <outfile xil_pn:name="cs161_processor_stx_beh.prj"/>
      <outfile xil_pn:name="cs161_processor_testbench_beh.prj"/>
      <outfile xil_pn:name="cs161_processor_testbench_stx_beh.prj"/>
      <outfile xil_pn:name="cs161_processor_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1557336848" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2682533780406847985" xil_pn:start_ts="1557336848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557350042" xil_pn:in_ck="-7816269463283950509" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8513621681273486509" xil_pn:start_ts="1557350037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="cs161_processor.bld"/>
      <outfile xil_pn:name="cs161_processor.ngd"/>
      <outfile xil_pn:name="cs161_processor_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1557350049" xil_pn:in_ck="-7816269463283950508" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="8165606061168094351" xil_pn:start_ts="1557350042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="cs161_processor.pcf"/>
      <outfile xil_pn:name="cs161_processor_map.map"/>
      <outfile xil_pn:name="cs161_processor_map.mrp"/>
      <outfile xil_pn:name="cs161_processor_map.ncd"/>
      <outfile xil_pn:name="cs161_processor_map.ngm"/>
      <outfile xil_pn:name="cs161_processor_map.xrpt"/>
      <outfile xil_pn:name="cs161_processor_summary.xml"/>
      <outfile xil_pn:name="cs161_processor_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1557352146" xil_pn:in_ck="-7647870103099476627" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="6268780068511726196" xil_pn:start_ts="1557350049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="cs161_processor.ncd"/>
      <outfile xil_pn:name="cs161_processor.pad"/>
      <outfile xil_pn:name="cs161_processor.par"/>
      <outfile xil_pn:name="cs161_processor.ptwx"/>
      <outfile xil_pn:name="cs161_processor.unroutes"/>
      <outfile xil_pn:name="cs161_processor.xpi"/>
      <outfile xil_pn:name="cs161_processor_pad.csv"/>
      <outfile xil_pn:name="cs161_processor_pad.txt"/>
      <outfile xil_pn:name="cs161_processor_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1557352146" xil_pn:in_ck="-7816269463283950640" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1557352096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="cs161_processor.twr"/>
      <outfile xil_pn:name="cs161_processor.twx"/>
    </transform>
    <transform xil_pn:end_ts="1557203570" xil_pn:in_ck="-7816269463283950508" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1557203564">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
  </transforms>

</generated_project>
