Classic Timing Analyzer report for FIFO
Mon May 24 18:27:25 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'rdclk'
  7. Clock Setup: 'wrclk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                    ; To                                                                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.373 ns                                       ; rdreq                                                                                   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56]                        ; --         ; rdclk    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.364 ns                                      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] ; wrfull                                                                                                                              ; wrclk      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.168 ns                                       ; data[2]                                                                                 ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2 ; --         ; wrclk    ; 0            ;
; Clock Setup: 'wrclk'         ; N/A   ; None          ; 160.75 MHz ( period = 6.221 ns )               ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7]             ; wrclk      ; wrclk    ; 0            ;
; Clock Setup: 'rdclk'         ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56]                        ; rdclk      ; rdclk    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                         ;                                                                                                                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C5T144C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe7|dffe8a   ; dcfifo_acf1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a ; dcfifo_acf1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; rdclk           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; wrclk           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'rdclk'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                   ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[1]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[2]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[3]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[4]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[5]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[6]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[16] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[17] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[18] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[19] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[20] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[21] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[22] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[32] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[33] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[34] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[35] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[36] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[37] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[38] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[48] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[49] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[50] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[51] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[52] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[53] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[54] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[1]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[2]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[3]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[4]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[5]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[6]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[16] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[17] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[18] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[19] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[20] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[21] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[22] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[32] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[33] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[34] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[35] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[36] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[37] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[38] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[48] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[49] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[50] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[51] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[52] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[53] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[54] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[1]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[2]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[3]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[4]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[5]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[6]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[16] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[17] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[18] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[19] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[20] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[21] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[22] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[32] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[33] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[34] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[35] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[36] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[37] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[38] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[48] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[49] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[50] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[51] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[52] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[53] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[54] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[1]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[2]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[3]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[4]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[5]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[6]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[16] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[17] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[18] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[19] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[20] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[21] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[22] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[32] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[33] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[34] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[35] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[36] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[37] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[38] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[48] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[49] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[50] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[51] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[52] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[53] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[54] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[1]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[2]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[3]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[4]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[5]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[6]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]  ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[16] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[17] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[18] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[19] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[20] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[21] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[22] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[32] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[33] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[34] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[35] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[36] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[37] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[38] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[48] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[49] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[50] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[51] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[52] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[53] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[54] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62] ; rdclk      ; rdclk    ; None                        ; None                      ; 5.343 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                        ;                                                                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'wrclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                     ; To                                                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 160.75 MHz ( period = 6.221 ns )                    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7]              ; wrclk      ; wrclk    ; None                        ; None                      ; 5.958 ns                ;
; N/A                                     ; 161.84 MHz ( period = 6.179 ns )                    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7]              ; wrclk      ; wrclk    ; None                        ; None                      ; 5.916 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[6]              ; wrclk      ; wrclk    ; None                        ; None                      ; 5.872 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 5.205 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.204 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.205 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.205 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.205 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.205 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.205 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.205 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.205 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.205 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.205 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.204 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.204 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.204 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.204 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.204 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.204 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.204 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.204 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk      ; wrclk    ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.961 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.961 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.961 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.961 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.961 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.961 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.961 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.961 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.961 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.920 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.920 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.920 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.920 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.920 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.920 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.920 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_we_reg       ; wrclk      ; wrclk    ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.755 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg0 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg1 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg2 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.755 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.755 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.755 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.755 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.755 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.755 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.755 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.755 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg3 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.682 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.682 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.682 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.682 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.682 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wrclk      ; wrclk    ; None                        ; None                      ; 4.682 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.681 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.681 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.681 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.681 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.681 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.681 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                                  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk      ; wrclk    ; None                        ; None                      ; 4.681 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                          ;                                                                                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                            ;
+-------+--------------+------------+----------+--------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                                                                                   ; To Clock ;
+-------+--------------+------------+----------+--------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]                          ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[1]                          ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[2]                          ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[3]                          ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[4]                          ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[5]                          ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[6]                          ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]                          ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]                          ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[16]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[17]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[18]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[19]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[20]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[21]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[22]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[32]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[33]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[34]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[35]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[36]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[37]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[38]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[48]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[49]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[50]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[51]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[52]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[53]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[54]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55]                         ; rdclk    ;
; N/A   ; None         ; 8.373 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56]                         ; rdclk    ;
; N/A   ; None         ; 8.323 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[7]              ; rdclk    ;
; N/A   ; None         ; 8.237 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[6]              ; rdclk    ;
; N/A   ; None         ; 8.151 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[5]              ; rdclk    ;
; N/A   ; None         ; 8.065 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[4]              ; rdclk    ;
; N/A   ; None         ; 7.979 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[3]              ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]                          ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62]                         ; rdclk    ;
; N/A   ; None         ; 7.969 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63]                         ; rdclk    ;
; N/A   ; None         ; 7.893 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[2]              ; rdclk    ;
; N/A   ; None         ; 7.844 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                              ; rdclk    ;
; N/A   ; None         ; 7.844 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                              ; rdclk    ;
; N/A   ; None         ; 7.807 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[1]              ; rdclk    ;
; N/A   ; None         ; 7.757 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg0 ; rdclk    ;
; N/A   ; None         ; 7.757 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg1 ; rdclk    ;
; N/A   ; None         ; 7.757 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg2 ; rdclk    ;
; N/A   ; None         ; 7.757 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg3 ; rdclk    ;
; N/A   ; None         ; 7.757 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg4 ; rdclk    ;
; N/A   ; None         ; 7.757 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg5 ; rdclk    ;
; N/A   ; None         ; 7.757 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg6 ; rdclk    ;
; N/A   ; None         ; 7.680 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7]              ; wrclk    ;
; N/A   ; None         ; 7.617 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[0]              ; rdclk    ;
; N/A   ; None         ; 7.594 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[6]              ; wrclk    ;
; N/A   ; None         ; 7.457 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                              ; rdclk    ;
; N/A   ; None         ; 7.457 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[6]                                              ; rdclk    ;
; N/A   ; None         ; 7.457 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                              ; rdclk    ;
; N/A   ; None         ; 7.457 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[1]                                              ; rdclk    ;
; N/A   ; None         ; 7.457 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[0]                                              ; rdclk    ;
; N/A   ; None         ; 7.457 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[4]                                              ; rdclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_we_reg       ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg0 ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg1 ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg2 ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg3 ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk    ;
; N/A   ; None         ; 7.429 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk    ;
; N/A   ; None         ; 7.404 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[5]              ; wrclk    ;
; N/A   ; None         ; 7.318 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[4]              ; wrclk    ;
; N/A   ; None         ; 7.232 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[3]              ; wrclk    ;
; N/A   ; None         ; 7.146 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[2]              ; wrclk    ;
; N/A   ; None         ; 7.139 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|parity_ff                   ; rdclk    ;
; N/A   ; None         ; 7.060 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[1]              ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg       ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg0 ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg1 ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg2 ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg3 ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg4 ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg5 ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg6 ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk    ;
; N/A   ; None         ; 7.015 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk    ;
; N/A   ; None         ; 6.974 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[0]              ; wrclk    ;
; N/A   ; None         ; 6.946 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg0 ; rdclk    ;
; N/A   ; None         ; 6.946 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg1 ; rdclk    ;
; N/A   ; None         ; 6.946 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg2 ; rdclk    ;
; N/A   ; None         ; 6.946 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg3 ; rdclk    ;
; N/A   ; None         ; 6.946 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg4 ; rdclk    ;
; N/A   ; None         ; 6.946 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg5 ; rdclk    ;
; N/A   ; None         ; 6.946 ns   ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg6 ; rdclk    ;
; N/A   ; None         ; 6.868 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[0]                                              ; wrclk    ;
; N/A   ; None         ; 6.868 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[1]                                              ; wrclk    ;
; N/A   ; None         ; 6.868 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                              ; wrclk    ;
; N/A   ; None         ; 6.868 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                              ; wrclk    ;
; N/A   ; None         ; 6.868 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                              ; wrclk    ;
; N/A   ; None         ; 6.868 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[5]                                              ; wrclk    ;
; N/A   ; None         ; 6.868 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                              ; wrclk    ;
; N/A   ; None         ; 6.868 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                              ; wrclk    ;
; N/A   ; None         ; 6.868 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cntr_7hd:cntr_b|safe_q[1]                               ; wrclk    ;
; N/A   ; None         ; 6.868 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[8]                                              ; wrclk    ;
; N/A   ; None         ; 6.868 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                              ; wrclk    ;
; N/A   ; None         ; 6.868 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cntr_7hd:cntr_b|counter_reg_bit13a[0]                   ; wrclk    ;
; N/A   ; None         ; 6.496 ns   ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|parity_ff                   ; wrclk    ;
; N/A   ; None         ; 5.890 ns   ; data[3]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk    ;
; N/A   ; None         ; 5.604 ns   ; data[5]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk    ;
; N/A   ; None         ; 5.465 ns   ; data[4]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk    ;
; N/A   ; None         ; 5.253 ns   ; data[6]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk    ;
; N/A   ; None         ; 5.153 ns   ; data[8]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk    ;
; N/A   ; None         ; 5.000 ns   ; data[11] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk    ;
; N/A   ; None         ; 4.767 ns   ; data[0]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk    ;
; N/A   ; None         ; 4.723 ns   ; data[9]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk    ;
; N/A   ; None         ; 4.717 ns   ; data[10] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk    ;
; N/A   ; None         ; 4.687 ns   ; data[7]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk    ;
; N/A   ; None         ; 0.350 ns   ; data[12] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk    ;
; N/A   ; None         ; 0.334 ns   ; data[13] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk    ;
; N/A   ; None         ; 0.330 ns   ; data[14] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk    ;
; N/A   ; None         ; 0.323 ns   ; data[15] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk    ;
; N/A   ; None         ; 0.174 ns   ; data[1]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk    ;
; N/A   ; None         ; 0.145 ns   ; data[2]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk    ;
+-------+--------------+------------+----------+--------------------------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                 ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                     ; To      ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 11.364 ns  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 11.322 ns  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 11.244 ns  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 11.111 ns  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 11.052 ns  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 11.008 ns  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 10.797 ns  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 10.723 ns  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 10.662 ns  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 10.626 ns  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[8]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 10.586 ns  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[5]                                                  ; wrfull  ; wrclk      ;
; N/A   ; None         ; 10.584 ns  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 10.338 ns  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[2] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 10.059 ns  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[4] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 10.036 ns  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[19]                             ; q[19]   ; rdclk      ;
; N/A   ; None         ; 9.934 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]                              ; q[7]    ; rdclk      ;
; N/A   ; None         ; 9.875 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56]                             ; q[56]   ; rdclk      ;
; N/A   ; None         ; 9.843 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 9.832 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30]                             ; q[30]   ; rdclk      ;
; N/A   ; None         ; 9.822 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40]                             ; q[40]   ; rdclk      ;
; N/A   ; None         ; 9.821 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 9.780 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[37]                             ; q[37]   ; rdclk      ;
; N/A   ; None         ; 9.765 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[5]                              ; q[5]    ; rdclk      ;
; N/A   ; None         ; 9.748 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 9.684 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46]                             ; q[46]   ; rdclk      ;
; N/A   ; None         ; 9.635 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[6] ; wrfull  ; wrclk      ;
; N/A   ; None         ; 9.598 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27]                             ; q[27]   ; rdclk      ;
; N/A   ; None         ; 9.579 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 9.557 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 9.552 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31]                             ; q[31]   ; rdclk      ;
; N/A   ; None         ; 9.486 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 9.409 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[2]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 9.259 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[18]                             ; q[18]   ; rdclk      ;
; N/A   ; None         ; 9.251 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[34]                             ; q[34]   ; rdclk      ;
; N/A   ; None         ; 9.238 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23]                             ; q[23]   ; rdclk      ;
; N/A   ; None         ; 9.170 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[54]                             ; q[54]   ; rdclk      ;
; N/A   ; None         ; 9.160 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57]                             ; q[57]   ; rdclk      ;
; N/A   ; None         ; 9.156 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[1]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 9.146 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[1]                              ; q[1]    ; rdclk      ;
; N/A   ; None         ; 9.140 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28]                             ; q[28]   ; rdclk      ;
; N/A   ; None         ; 9.100 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[7]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 9.095 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45]                             ; q[45]   ; rdclk      ;
; N/A   ; None         ; 9.086 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15]                             ; q[15]   ; rdclk      ;
; N/A   ; None         ; 9.081 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[6]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 9.072 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42]                             ; q[42]   ; rdclk      ;
; N/A   ; None         ; 9.053 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[0]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 9.029 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[0]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 8.998 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[4]                              ; q[4]    ; rdclk      ;
; N/A   ; None         ; 8.997 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60]                             ; q[60]   ; rdclk      ;
; N/A   ; None         ; 8.978 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[2]                              ; q[2]    ; rdclk      ;
; N/A   ; None         ; 8.962 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26]                             ; q[26]   ; rdclk      ;
; N/A   ; None         ; 8.818 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[33]                             ; q[33]   ; rdclk      ;
; N/A   ; None         ; 8.815 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[3]                              ; q[3]    ; rdclk      ;
; N/A   ; None         ; 8.779 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63]                             ; q[63]   ; rdclk      ;
; N/A   ; None         ; 8.768 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55]                             ; q[55]   ; rdclk      ;
; N/A   ; None         ; 8.763 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58]                             ; q[58]   ; rdclk      ;
; N/A   ; None         ; 8.752 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[17]                             ; q[17]   ; rdclk      ;
; N/A   ; None         ; 8.692 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[52]                             ; q[52]   ; rdclk      ;
; N/A   ; None         ; 8.601 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[4]                                                  ; rdempty ; rdclk      ;
; N/A   ; None         ; 8.563 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[53]                             ; q[53]   ; rdclk      ;
; N/A   ; None         ; 8.539 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]                              ; q[9]    ; rdclk      ;
; N/A   ; None         ; 8.521 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 8.510 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[50]                             ; q[50]   ; rdclk      ;
; N/A   ; None         ; 8.488 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[38]                             ; q[38]   ; rdclk      ;
; N/A   ; None         ; 8.473 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 8.444 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[49]                             ; q[49]   ; rdclk      ;
; N/A   ; None         ; 8.429 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12]                             ; q[12]   ; rdclk      ;
; N/A   ; None         ; 8.427 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62]                             ; q[62]   ; rdclk      ;
; N/A   ; None         ; 8.374 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43]                             ; q[43]   ; rdclk      ;
; N/A   ; None         ; 8.282 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[22]                             ; q[22]   ; rdclk      ;
; N/A   ; None         ; 8.273 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[20]                             ; q[20]   ; rdclk      ;
; N/A   ; None         ; 8.173 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[1]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 8.160 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[35]                             ; q[35]   ; rdclk      ;
; N/A   ; None         ; 8.138 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[36]                             ; q[36]   ; rdclk      ;
; N/A   ; None         ; 8.120 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[48]                             ; q[48]   ; rdclk      ;
; N/A   ; None         ; 8.117 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[21]                             ; q[21]   ; rdclk      ;
; N/A   ; None         ; 8.113 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39]                             ; q[39]   ; rdclk      ;
; N/A   ; None         ; 8.098 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[51]                             ; q[51]   ; rdclk      ;
; N/A   ; None         ; 8.095 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47]                             ; q[47]   ; rdclk      ;
; N/A   ; None         ; 8.054 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[32]                             ; q[32]   ; rdclk      ;
; N/A   ; None         ; 8.045 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[4]   ; rdempty ; rdclk      ;
; N/A   ; None         ; 8.029 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44]                             ; q[44]   ; rdclk      ;
; N/A   ; None         ; 7.953 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14]                             ; q[14]   ; rdclk      ;
; N/A   ; None         ; 7.942 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25]                             ; q[25]   ; rdclk      ;
; N/A   ; None         ; 7.938 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61]                             ; q[61]   ; rdclk      ;
; N/A   ; None         ; 7.931 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29]                             ; q[29]   ; rdclk      ;
; N/A   ; None         ; 7.899 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41]                             ; q[41]   ; rdclk      ;
; N/A   ; None         ; 7.877 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[16]                             ; q[16]   ; rdclk      ;
; N/A   ; None         ; 7.863 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]                              ; q[8]    ; rdclk      ;
; N/A   ; None         ; 7.859 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24]                             ; q[24]   ; rdclk      ;
; N/A   ; None         ; 7.667 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10]                             ; q[10]   ; rdclk      ;
; N/A   ; None         ; 7.666 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11]                             ; q[11]   ; rdclk      ;
; N/A   ; None         ; 7.561 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]                              ; q[0]    ; rdclk      ;
; N/A   ; None         ; 7.554 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59]                             ; q[59]   ; rdclk      ;
; N/A   ; None         ; 7.536 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[6]                              ; q[6]    ; rdclk      ;
; N/A   ; None         ; 7.526 ns   ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13]                             ; q[13]   ; rdclk      ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                   ;
+---------------+-------------+-----------+----------+--------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                                                                                   ; To Clock ;
+---------------+-------------+-----------+----------+--------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.168 ns  ; data[2]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk    ;
; N/A           ; None        ; 0.139 ns  ; data[1]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk    ;
; N/A           ; None        ; -0.010 ns ; data[15] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk    ;
; N/A           ; None        ; -0.017 ns ; data[14] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk    ;
; N/A           ; None        ; -0.021 ns ; data[13] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk    ;
; N/A           ; None        ; -0.037 ns ; data[12] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk    ;
; N/A           ; None        ; -4.374 ns ; data[7]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk    ;
; N/A           ; None        ; -4.404 ns ; data[10] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk    ;
; N/A           ; None        ; -4.410 ns ; data[9]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk    ;
; N/A           ; None        ; -4.454 ns ; data[0]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk    ;
; N/A           ; None        ; -4.687 ns ; data[11] ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk    ;
; N/A           ; None        ; -4.840 ns ; data[8]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk    ;
; N/A           ; None        ; -4.940 ns ; data[6]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk    ;
; N/A           ; None        ; -5.152 ns ; data[4]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk    ;
; N/A           ; None        ; -5.291 ns ; data[5]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk    ;
; N/A           ; None        ; -5.577 ns ; data[3]  ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk    ;
; N/A           ; None        ; -6.228 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[0]              ; wrclk    ;
; N/A           ; None        ; -6.230 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|parity_ff                   ; wrclk    ;
; N/A           ; None        ; -6.304 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_we_reg       ; wrclk    ;
; N/A           ; None        ; -6.602 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[0]                                              ; wrclk    ;
; N/A           ; None        ; -6.602 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[1]                                              ; wrclk    ;
; N/A           ; None        ; -6.602 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[2]                                              ; wrclk    ;
; N/A           ; None        ; -6.602 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[3]                                              ; wrclk    ;
; N/A           ; None        ; -6.602 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[4]                                              ; wrclk    ;
; N/A           ; None        ; -6.602 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[5]                                              ; wrclk    ;
; N/A           ; None        ; -6.602 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[6]                                              ; wrclk    ;
; N/A           ; None        ; -6.602 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]                                              ; wrclk    ;
; N/A           ; None        ; -6.602 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cntr_7hd:cntr_b|safe_q[1]                               ; wrclk    ;
; N/A           ; None        ; -6.602 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[8]                                              ; wrclk    ;
; N/A           ; None        ; -6.602 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[9]                                              ; wrclk    ;
; N/A           ; None        ; -6.602 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cntr_7hd:cntr_b|counter_reg_bit13a[0]                   ; wrclk    ;
; N/A           ; None        ; -6.633 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg0 ; rdclk    ;
; N/A           ; None        ; -6.633 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg1 ; rdclk    ;
; N/A           ; None        ; -6.633 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg2 ; rdclk    ;
; N/A           ; None        ; -6.633 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg3 ; rdclk    ;
; N/A           ; None        ; -6.633 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg4 ; rdclk    ;
; N/A           ; None        ; -6.633 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg5 ; rdclk    ;
; N/A           ; None        ; -6.633 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~portb_address_reg6 ; rdclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg0  ; wrclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg0 ; wrclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg1 ; wrclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg2 ; wrclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg3 ; wrclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg4 ; wrclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg5 ; wrclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg6 ; wrclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg7 ; wrclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_address_reg8 ; wrclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg1  ; wrclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg2  ; wrclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg3  ; wrclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg4  ; wrclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg5  ; wrclk    ;
; N/A           ; None        ; -6.702 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a9~porta_datain_reg6  ; wrclk    ;
; N/A           ; None        ; -6.707 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[1]              ; wrclk    ;
; N/A           ; None        ; -6.718 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_we_reg       ; wrclk    ;
; N/A           ; None        ; -6.793 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[2]              ; wrclk    ;
; N/A           ; None        ; -6.872 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[0]              ; rdclk    ;
; N/A           ; None        ; -6.873 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|parity_ff                   ; rdclk    ;
; N/A           ; None        ; -6.879 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[3]              ; wrclk    ;
; N/A           ; None        ; -6.965 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[4]              ; wrclk    ;
; N/A           ; None        ; -7.051 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[5]              ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0  ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg0 ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg1 ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg2 ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg3 ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6  ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg7  ; wrclk    ;
; N/A           ; None        ; -7.116 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg8  ; wrclk    ;
; N/A           ; None        ; -7.191 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[3]                                              ; rdclk    ;
; N/A           ; None        ; -7.191 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[6]                                              ; rdclk    ;
; N/A           ; None        ; -7.191 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[7]                                              ; rdclk    ;
; N/A           ; None        ; -7.191 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[1]                                              ; rdclk    ;
; N/A           ; None        ; -7.191 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[0]                                              ; rdclk    ;
; N/A           ; None        ; -7.191 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[4]                                              ; rdclk    ;
; N/A           ; None        ; -7.241 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[6]              ; wrclk    ;
; N/A           ; None        ; -7.327 ns ; wrreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7]              ; wrclk    ;
; N/A           ; None        ; -7.444 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg0 ; rdclk    ;
; N/A           ; None        ; -7.444 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg1 ; rdclk    ;
; N/A           ; None        ; -7.444 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg2 ; rdclk    ;
; N/A           ; None        ; -7.444 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg3 ; rdclk    ;
; N/A           ; None        ; -7.444 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg4 ; rdclk    ;
; N/A           ; None        ; -7.444 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg5 ; rdclk    ;
; N/A           ; None        ; -7.444 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~portb_address_reg6 ; rdclk    ;
; N/A           ; None        ; -7.461 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[1]              ; rdclk    ;
; N/A           ; None        ; -7.547 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[2]              ; rdclk    ;
; N/A           ; None        ; -7.578 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]                                              ; rdclk    ;
; N/A           ; None        ; -7.578 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[5]                                              ; rdclk    ;
; N/A           ; None        ; -7.633 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[3]              ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]                          ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62]                         ; rdclk    ;
; N/A           ; None        ; -7.656 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63]                         ; rdclk    ;
; N/A           ; None        ; -7.719 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[4]              ; rdclk    ;
; N/A           ; None        ; -7.805 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[5]              ; rdclk    ;
; N/A           ; None        ; -7.891 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[6]              ; rdclk    ;
; N/A           ; None        ; -7.977 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[7]              ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]                          ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[1]                          ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[2]                          ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[3]                          ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[4]                          ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[5]                          ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[6]                          ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]                          ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]                          ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[16]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[17]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[18]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[19]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[20]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[21]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[22]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[32]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[33]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[34]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[35]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[36]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[37]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[38]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[48]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[49]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[50]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[51]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[52]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[53]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[54]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55]                         ; rdclk    ;
; N/A           ; None        ; -8.060 ns ; rdreq    ; dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56]                         ; rdclk    ;
+---------------+-------------+-----------+----------+--------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 24 18:27:25 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FIFO -c FIFO --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "rdclk" is an undefined clock
    Info: Assuming node "wrclk" is an undefined clock
Info: Clock "rdclk" Internal fmax is restricted to 163.03 MHz between source register "dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]" and destination memory "dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 5.735 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y5_N11; Fanout = 2; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]'
            Info: 2: + IC(1.119 ns) + CELL(0.651 ns) = 1.770 ns; Loc. = LCCOMB_X24_Y5_N4; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~3'
            Info: 3: + IC(0.370 ns) + CELL(0.624 ns) = 2.764 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 3; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5'
            Info: 4: + IC(0.376 ns) + CELL(0.206 ns) = 3.346 ns; Loc. = LCCOMB_X24_Y5_N6; Fanout = 72; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|valid_rdreq'
            Info: 5: + IC(1.621 ns) + CELL(0.768 ns) = 5.735 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]'
            Info: Total cell delay = 2.249 ns ( 39.22 % )
            Info: Total interconnect delay = 3.486 ns ( 60.78 % )
        Info: - Smallest clock skew is 0.077 ns
            Info: + Shortest clock path from clock "rdclk" to destination memory is 2.808 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'rdclk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 113; COMB Node = 'rdclk~clkctrl'
                Info: 3: + IC(0.754 ns) + CELL(0.821 ns) = 2.808 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]'
                Info: Total cell delay = 1.911 ns ( 68.06 % )
                Info: Total interconnect delay = 0.897 ns ( 31.94 % )
            Info: - Longest clock path from clock "rdclk" to source register is 2.731 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'rdclk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 113; COMB Node = 'rdclk~clkctrl'
                Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X20_Y5_N11; Fanout = 2; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdptr_g[2]'
                Info: Total cell delay = 1.756 ns ( 64.30 % )
                Info: Total interconnect delay = 0.975 ns ( 35.70 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: Clock "wrclk" has Internal fmax of 160.75 MHz between source register "dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]" and destination register "dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7]" (period= 6.221 ns)
    Info: + Longest register to register delay is 5.958 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 4; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]'
        Info: 2: + IC(0.769 ns) + CELL(0.651 ns) = 1.420 ns; Loc. = LCCOMB_X22_Y5_N30; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~3'
        Info: 3: + IC(0.621 ns) + CELL(0.651 ns) = 2.692 ns; Loc. = LCCOMB_X22_Y5_N26; Fanout = 3; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5'
        Info: 4: + IC(0.383 ns) + CELL(0.589 ns) = 3.664 ns; Loc. = LCCOMB_X22_Y5_N22; Fanout = 4; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|_~1'
        Info: 5: + IC(0.378 ns) + CELL(0.596 ns) = 4.638 ns; Loc. = LCCOMB_X22_Y5_N2; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.724 ns; Loc. = LCCOMB_X22_Y5_N4; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.810 ns; Loc. = LCCOMB_X22_Y5_N6; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.896 ns; Loc. = LCCOMB_X22_Y5_N8; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.982 ns; Loc. = LCCOMB_X22_Y5_N10; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.068 ns; Loc. = LCCOMB_X22_Y5_N12; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.190 ns) = 5.258 ns; Loc. = LCCOMB_X22_Y5_N14; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.344 ns; Loc. = LCCOMB_X22_Y5_N16; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 5.850 ns; Loc. = LCCOMB_X22_Y5_N18; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7'
        Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 5.958 ns; Loc. = LCFF_X22_Y5_N19; Fanout = 2; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7]'
        Info: Total cell delay = 3.807 ns ( 63.90 % )
        Info: Total interconnect delay = 2.151 ns ( 36.10 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "wrclk" to destination register is 2.744 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'wrclk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'
            Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X22_Y5_N19; Fanout = 2; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7]'
            Info: Total cell delay = 1.766 ns ( 64.36 % )
            Info: Total interconnect delay = 0.978 ns ( 35.64 % )
        Info: - Longest clock path from clock "wrclk" to source register is 2.743 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'wrclk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'
            Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 4; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]'
            Info: Total cell delay = 1.766 ns ( 64.38 % )
            Info: Total interconnect delay = 0.977 ns ( 35.62 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for memory "dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]" (data pin = "rdreq", clock pin = "rdclk") is 8.373 ns
    Info: + Longest pin to memory delay is 11.135 ns
        Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_4; Fanout = 2; PIN Node = 'rdreq'
        Info: 2: + IC(7.176 ns) + CELL(0.615 ns) = 8.746 ns; Loc. = LCCOMB_X24_Y5_N6; Fanout = 72; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|valid_rdreq'
        Info: 3: + IC(1.621 ns) + CELL(0.768 ns) = 11.135 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]'
        Info: Total cell delay = 2.338 ns ( 21.00 % )
        Info: Total interconnect delay = 8.797 ns ( 79.00 % )
    Info: + Micro setup delay of destination is 0.046 ns
    Info: - Shortest clock path from clock "rdclk" to destination memory is 2.808 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'rdclk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 113; COMB Node = 'rdclk~clkctrl'
        Info: 3: + IC(0.754 ns) + CELL(0.821 ns) = 2.808 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]'
        Info: Total cell delay = 1.911 ns ( 68.06 % )
        Info: Total interconnect delay = 0.897 ns ( 31.94 % )
Info: tco from clock "wrclk" to destination pin "wrfull" through register "dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]" is 11.364 ns
    Info: + Longest clock path from clock "wrclk" to source register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'wrclk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'
        Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 4; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]'
        Info: Total cell delay = 1.766 ns ( 64.38 % )
        Info: Total interconnect delay = 0.977 ns ( 35.62 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 8.317 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 4; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|wrptr_g[7]'
        Info: 2: + IC(0.769 ns) + CELL(0.651 ns) = 1.420 ns; Loc. = LCCOMB_X22_Y5_N30; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~3'
        Info: 3: + IC(0.621 ns) + CELL(0.651 ns) = 2.692 ns; Loc. = LCCOMB_X22_Y5_N26; Fanout = 3; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5'
        Info: 4: + IC(2.389 ns) + CELL(3.236 ns) = 8.317 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'wrfull'
        Info: Total cell delay = 4.538 ns ( 54.56 % )
        Info: Total interconnect delay = 3.779 ns ( 45.44 % )
Info: th for memory "dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2" (data pin = "data[2]", clock pin = "wrclk") is 0.168 ns
    Info: + Longest clock path from clock "wrclk" to destination memory is 2.831 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'wrclk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 97; COMB Node = 'wrclk~clkctrl'
        Info: 3: + IC(0.754 ns) + CELL(0.834 ns) = 2.831 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2'
        Info: Total cell delay = 1.934 ns ( 68.32 % )
        Info: Total interconnect delay = 0.897 ns ( 31.68 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: - Shortest pin to memory delay is 2.930 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'data[2]'
        Info: 2: + IC(1.702 ns) + CELL(0.128 ns) = 2.930 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2'
        Info: Total cell delay = 1.228 ns ( 41.91 % )
        Info: Total interconnect delay = 1.702 ns ( 58.09 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Mon May 24 18:27:25 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


