-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sub_ln1179 : IN STD_LOGIC_VECTOR (7 downto 0);
    exp_x_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_ce0 : OUT STD_LOGIC;
    exp_x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_1_ce0 : OUT STD_LOGIC;
    exp_x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_2_ce0 : OUT STD_LOGIC;
    exp_x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_3_ce0 : OUT STD_LOGIC;
    exp_x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_4_ce0 : OUT STD_LOGIC;
    exp_x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_5_ce0 : OUT STD_LOGIC;
    exp_x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_6_ce0 : OUT STD_LOGIC;
    exp_x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_7_ce0 : OUT STD_LOGIC;
    exp_x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_8_ce0 : OUT STD_LOGIC;
    exp_x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_9_ce0 : OUT STD_LOGIC;
    exp_x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_10_ce0 : OUT STD_LOGIC;
    exp_x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_11_ce0 : OUT STD_LOGIC;
    exp_x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_12_ce0 : OUT STD_LOGIC;
    exp_x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_13_ce0 : OUT STD_LOGIC;
    exp_x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_14_ce0 : OUT STD_LOGIC;
    exp_x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_15_ce0 : OUT STD_LOGIC;
    exp_x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_16_ce0 : OUT STD_LOGIC;
    exp_x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_17_ce0 : OUT STD_LOGIC;
    exp_x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_18_ce0 : OUT STD_LOGIC;
    exp_x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_19_ce0 : OUT STD_LOGIC;
    exp_x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_20_ce0 : OUT STD_LOGIC;
    exp_x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_21_ce0 : OUT STD_LOGIC;
    exp_x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_22_ce0 : OUT STD_LOGIC;
    exp_x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_23_ce0 : OUT STD_LOGIC;
    exp_x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_24_ce0 : OUT STD_LOGIC;
    exp_x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_25_ce0 : OUT STD_LOGIC;
    exp_x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_26_ce0 : OUT STD_LOGIC;
    exp_x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_27_ce0 : OUT STD_LOGIC;
    exp_x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_28_ce0 : OUT STD_LOGIC;
    exp_x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_29_ce0 : OUT STD_LOGIC;
    exp_x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_30_ce0 : OUT STD_LOGIC;
    exp_x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_x_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_x_31_ce0 : OUT STD_LOGIC;
    exp_x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    sum : IN STD_LOGIC_VECTOR (31 downto 0);
    select_ln1256 : IN STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv10_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1212_fu_1320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal lshr_ln4_reg_1678 : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln4_reg_1678_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln4_reg_1678_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln4_reg_1678_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln4_reg_1678_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln4_reg_1678_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln4_reg_1678_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln4_reg_1678_pp0_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln4_reg_1678_pp0_iter8_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln4_reg_1678_pp0_iter9_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln4_reg_1678_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal exp_x_load_reg_1684 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_1_load_reg_1689 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_2_load_reg_1694 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_3_load_reg_1699 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_4_load_reg_1704 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_5_load_reg_1709 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_6_load_reg_1714 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_7_load_reg_1719 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_8_load_reg_1724 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_9_load_reg_1729 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_10_load_reg_1734 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_11_load_reg_1739 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_12_load_reg_1744 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_13_load_reg_1749 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_14_load_reg_1754 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_15_load_reg_1759 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_16_load_reg_1764 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_17_load_reg_1769 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_18_load_reg_1774 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_19_load_reg_1779 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_20_load_reg_1784 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_21_load_reg_1789 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_22_load_reg_1794 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_23_load_reg_1799 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_24_load_reg_1804 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_25_load_reg_1809 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_26_load_reg_1814 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_27_load_reg_1819 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_28_load_reg_1824 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_29_load_reg_1829 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_30_load_reg_1834 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_31_load_reg_1839 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1184_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_reg_1844 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1188_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_reg_1849 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1192_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_2_reg_1854 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1196_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_3_reg_1859 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1200_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_4_reg_1864 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1204_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_5_reg_1869 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1208_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_6_reg_1874 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1212_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_7_reg_1879 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1216_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_8_reg_1884 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1220_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_9_reg_1889 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1224_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_10_reg_1894 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1228_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_11_reg_1899 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1232_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_12_reg_1904 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1236_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_13_reg_1909 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1240_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_14_reg_1914 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1244_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_15_reg_1919 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1248_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_16_reg_1924 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1252_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_17_reg_1929 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_18_reg_1934 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_19_reg_1939 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1264_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_20_reg_1944 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1268_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_21_reg_1949 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_22_reg_1954 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1276_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_23_reg_1959 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1280_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_24_reg_1964 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1284_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_25_reg_1969 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1288_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_26_reg_1974 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1292_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_27_reg_1979 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1296_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_28_reg_1984 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1300_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_29_reg_1989 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1304_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_30_reg_1994 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1308_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_31_reg_1999 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_round_float32_to_bf16_ieee_fu_992_ap_ready : STD_LOGIC;
    signal tmp_round_float32_to_bf16_ieee_fu_992_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_round_float32_to_bf16_ieee_fu_998_ap_ready : STD_LOGIC;
    signal tmp_1_round_float32_to_bf16_ieee_fu_998_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_round_float32_to_bf16_ieee_fu_1004_ap_ready : STD_LOGIC;
    signal tmp_2_round_float32_to_bf16_ieee_fu_1004_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_round_float32_to_bf16_ieee_fu_1010_ap_ready : STD_LOGIC;
    signal tmp_3_round_float32_to_bf16_ieee_fu_1010_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_round_float32_to_bf16_ieee_fu_1016_ap_ready : STD_LOGIC;
    signal tmp_4_round_float32_to_bf16_ieee_fu_1016_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_round_float32_to_bf16_ieee_fu_1022_ap_ready : STD_LOGIC;
    signal tmp_5_round_float32_to_bf16_ieee_fu_1022_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_round_float32_to_bf16_ieee_fu_1028_ap_ready : STD_LOGIC;
    signal tmp_6_round_float32_to_bf16_ieee_fu_1028_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_round_float32_to_bf16_ieee_fu_1034_ap_ready : STD_LOGIC;
    signal tmp_7_round_float32_to_bf16_ieee_fu_1034_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_round_float32_to_bf16_ieee_fu_1040_ap_ready : STD_LOGIC;
    signal tmp_8_round_float32_to_bf16_ieee_fu_1040_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_round_float32_to_bf16_ieee_fu_1046_ap_ready : STD_LOGIC;
    signal tmp_9_round_float32_to_bf16_ieee_fu_1046_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_round_float32_to_bf16_ieee_fu_1052_ap_ready : STD_LOGIC;
    signal tmp_s_round_float32_to_bf16_ieee_fu_1052_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_round_float32_to_bf16_ieee_fu_1058_ap_ready : STD_LOGIC;
    signal tmp_10_round_float32_to_bf16_ieee_fu_1058_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_round_float32_to_bf16_ieee_fu_1064_ap_ready : STD_LOGIC;
    signal tmp_11_round_float32_to_bf16_ieee_fu_1064_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_round_float32_to_bf16_ieee_fu_1070_ap_ready : STD_LOGIC;
    signal tmp_12_round_float32_to_bf16_ieee_fu_1070_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_round_float32_to_bf16_ieee_fu_1076_ap_ready : STD_LOGIC;
    signal tmp_13_round_float32_to_bf16_ieee_fu_1076_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_round_float32_to_bf16_ieee_fu_1082_ap_ready : STD_LOGIC;
    signal tmp_14_round_float32_to_bf16_ieee_fu_1082_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_round_float32_to_bf16_ieee_fu_1088_ap_ready : STD_LOGIC;
    signal tmp_15_round_float32_to_bf16_ieee_fu_1088_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_round_float32_to_bf16_ieee_fu_1094_ap_ready : STD_LOGIC;
    signal tmp_16_round_float32_to_bf16_ieee_fu_1094_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_round_float32_to_bf16_ieee_fu_1100_ap_ready : STD_LOGIC;
    signal tmp_17_round_float32_to_bf16_ieee_fu_1100_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_round_float32_to_bf16_ieee_fu_1106_ap_ready : STD_LOGIC;
    signal tmp_18_round_float32_to_bf16_ieee_fu_1106_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_round_float32_to_bf16_ieee_fu_1112_ap_ready : STD_LOGIC;
    signal tmp_19_round_float32_to_bf16_ieee_fu_1112_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_round_float32_to_bf16_ieee_fu_1118_ap_ready : STD_LOGIC;
    signal tmp_20_round_float32_to_bf16_ieee_fu_1118_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_round_float32_to_bf16_ieee_fu_1124_ap_ready : STD_LOGIC;
    signal tmp_21_round_float32_to_bf16_ieee_fu_1124_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_round_float32_to_bf16_ieee_fu_1130_ap_ready : STD_LOGIC;
    signal tmp_22_round_float32_to_bf16_ieee_fu_1130_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_round_float32_to_bf16_ieee_fu_1136_ap_ready : STD_LOGIC;
    signal tmp_23_round_float32_to_bf16_ieee_fu_1136_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_round_float32_to_bf16_ieee_fu_1142_ap_ready : STD_LOGIC;
    signal tmp_24_round_float32_to_bf16_ieee_fu_1142_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_round_float32_to_bf16_ieee_fu_1148_ap_ready : STD_LOGIC;
    signal tmp_25_round_float32_to_bf16_ieee_fu_1148_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_round_float32_to_bf16_ieee_fu_1154_ap_ready : STD_LOGIC;
    signal tmp_26_round_float32_to_bf16_ieee_fu_1154_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_round_float32_to_bf16_ieee_fu_1160_ap_ready : STD_LOGIC;
    signal tmp_27_round_float32_to_bf16_ieee_fu_1160_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_round_float32_to_bf16_ieee_fu_1166_ap_ready : STD_LOGIC;
    signal tmp_28_round_float32_to_bf16_ieee_fu_1166_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_round_float32_to_bf16_ieee_fu_1172_ap_ready : STD_LOGIC;
    signal tmp_29_round_float32_to_bf16_ieee_fu_1172_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_round_float32_to_bf16_ieee_fu_1178_ap_ready : STD_LOGIC;
    signal tmp_30_round_float32_to_bf16_ieee_fu_1178_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln1219_1_fu_1346_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1220_1_fu_1411_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1220_3_fu_1445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idx_fu_154 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1212_fu_1392_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln3_fu_1326_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1219_fu_1336_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1219_fu_1340_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1220_fu_1403_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1220_fu_1406_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln1220_fu_1431_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1220_2_fu_1436_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1220_1_fu_1440_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_round_float32_to_bf16_ieee IS
    port (
        ap_ready : OUT STD_LOGIC;
        x_in : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    tmp_round_float32_to_bf16_ieee_fu_992 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_round_float32_to_bf16_ieee_fu_992_ap_ready,
        x_in => y_reg_1844,
        ap_return => tmp_round_float32_to_bf16_ieee_fu_992_ap_return);

    tmp_1_round_float32_to_bf16_ieee_fu_998 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_1_round_float32_to_bf16_ieee_fu_998_ap_ready,
        x_in => y_1_reg_1849,
        ap_return => tmp_1_round_float32_to_bf16_ieee_fu_998_ap_return);

    tmp_2_round_float32_to_bf16_ieee_fu_1004 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_2_round_float32_to_bf16_ieee_fu_1004_ap_ready,
        x_in => y_2_reg_1854,
        ap_return => tmp_2_round_float32_to_bf16_ieee_fu_1004_ap_return);

    tmp_3_round_float32_to_bf16_ieee_fu_1010 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_3_round_float32_to_bf16_ieee_fu_1010_ap_ready,
        x_in => y_3_reg_1859,
        ap_return => tmp_3_round_float32_to_bf16_ieee_fu_1010_ap_return);

    tmp_4_round_float32_to_bf16_ieee_fu_1016 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_4_round_float32_to_bf16_ieee_fu_1016_ap_ready,
        x_in => y_4_reg_1864,
        ap_return => tmp_4_round_float32_to_bf16_ieee_fu_1016_ap_return);

    tmp_5_round_float32_to_bf16_ieee_fu_1022 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_5_round_float32_to_bf16_ieee_fu_1022_ap_ready,
        x_in => y_5_reg_1869,
        ap_return => tmp_5_round_float32_to_bf16_ieee_fu_1022_ap_return);

    tmp_6_round_float32_to_bf16_ieee_fu_1028 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_6_round_float32_to_bf16_ieee_fu_1028_ap_ready,
        x_in => y_6_reg_1874,
        ap_return => tmp_6_round_float32_to_bf16_ieee_fu_1028_ap_return);

    tmp_7_round_float32_to_bf16_ieee_fu_1034 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_7_round_float32_to_bf16_ieee_fu_1034_ap_ready,
        x_in => y_7_reg_1879,
        ap_return => tmp_7_round_float32_to_bf16_ieee_fu_1034_ap_return);

    tmp_8_round_float32_to_bf16_ieee_fu_1040 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_8_round_float32_to_bf16_ieee_fu_1040_ap_ready,
        x_in => y_8_reg_1884,
        ap_return => tmp_8_round_float32_to_bf16_ieee_fu_1040_ap_return);

    tmp_9_round_float32_to_bf16_ieee_fu_1046 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_9_round_float32_to_bf16_ieee_fu_1046_ap_ready,
        x_in => y_9_reg_1889,
        ap_return => tmp_9_round_float32_to_bf16_ieee_fu_1046_ap_return);

    tmp_s_round_float32_to_bf16_ieee_fu_1052 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_s_round_float32_to_bf16_ieee_fu_1052_ap_ready,
        x_in => y_10_reg_1894,
        ap_return => tmp_s_round_float32_to_bf16_ieee_fu_1052_ap_return);

    tmp_10_round_float32_to_bf16_ieee_fu_1058 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_10_round_float32_to_bf16_ieee_fu_1058_ap_ready,
        x_in => y_11_reg_1899,
        ap_return => tmp_10_round_float32_to_bf16_ieee_fu_1058_ap_return);

    tmp_11_round_float32_to_bf16_ieee_fu_1064 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_11_round_float32_to_bf16_ieee_fu_1064_ap_ready,
        x_in => y_12_reg_1904,
        ap_return => tmp_11_round_float32_to_bf16_ieee_fu_1064_ap_return);

    tmp_12_round_float32_to_bf16_ieee_fu_1070 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_12_round_float32_to_bf16_ieee_fu_1070_ap_ready,
        x_in => y_13_reg_1909,
        ap_return => tmp_12_round_float32_to_bf16_ieee_fu_1070_ap_return);

    tmp_13_round_float32_to_bf16_ieee_fu_1076 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_13_round_float32_to_bf16_ieee_fu_1076_ap_ready,
        x_in => y_14_reg_1914,
        ap_return => tmp_13_round_float32_to_bf16_ieee_fu_1076_ap_return);

    tmp_14_round_float32_to_bf16_ieee_fu_1082 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_14_round_float32_to_bf16_ieee_fu_1082_ap_ready,
        x_in => y_15_reg_1919,
        ap_return => tmp_14_round_float32_to_bf16_ieee_fu_1082_ap_return);

    tmp_15_round_float32_to_bf16_ieee_fu_1088 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_15_round_float32_to_bf16_ieee_fu_1088_ap_ready,
        x_in => y_16_reg_1924,
        ap_return => tmp_15_round_float32_to_bf16_ieee_fu_1088_ap_return);

    tmp_16_round_float32_to_bf16_ieee_fu_1094 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_16_round_float32_to_bf16_ieee_fu_1094_ap_ready,
        x_in => y_17_reg_1929,
        ap_return => tmp_16_round_float32_to_bf16_ieee_fu_1094_ap_return);

    tmp_17_round_float32_to_bf16_ieee_fu_1100 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_17_round_float32_to_bf16_ieee_fu_1100_ap_ready,
        x_in => y_18_reg_1934,
        ap_return => tmp_17_round_float32_to_bf16_ieee_fu_1100_ap_return);

    tmp_18_round_float32_to_bf16_ieee_fu_1106 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_18_round_float32_to_bf16_ieee_fu_1106_ap_ready,
        x_in => y_19_reg_1939,
        ap_return => tmp_18_round_float32_to_bf16_ieee_fu_1106_ap_return);

    tmp_19_round_float32_to_bf16_ieee_fu_1112 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_19_round_float32_to_bf16_ieee_fu_1112_ap_ready,
        x_in => y_20_reg_1944,
        ap_return => tmp_19_round_float32_to_bf16_ieee_fu_1112_ap_return);

    tmp_20_round_float32_to_bf16_ieee_fu_1118 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_20_round_float32_to_bf16_ieee_fu_1118_ap_ready,
        x_in => y_21_reg_1949,
        ap_return => tmp_20_round_float32_to_bf16_ieee_fu_1118_ap_return);

    tmp_21_round_float32_to_bf16_ieee_fu_1124 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_21_round_float32_to_bf16_ieee_fu_1124_ap_ready,
        x_in => y_22_reg_1954,
        ap_return => tmp_21_round_float32_to_bf16_ieee_fu_1124_ap_return);

    tmp_22_round_float32_to_bf16_ieee_fu_1130 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_22_round_float32_to_bf16_ieee_fu_1130_ap_ready,
        x_in => y_23_reg_1959,
        ap_return => tmp_22_round_float32_to_bf16_ieee_fu_1130_ap_return);

    tmp_23_round_float32_to_bf16_ieee_fu_1136 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_23_round_float32_to_bf16_ieee_fu_1136_ap_ready,
        x_in => y_24_reg_1964,
        ap_return => tmp_23_round_float32_to_bf16_ieee_fu_1136_ap_return);

    tmp_24_round_float32_to_bf16_ieee_fu_1142 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_24_round_float32_to_bf16_ieee_fu_1142_ap_ready,
        x_in => y_25_reg_1969,
        ap_return => tmp_24_round_float32_to_bf16_ieee_fu_1142_ap_return);

    tmp_25_round_float32_to_bf16_ieee_fu_1148 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_25_round_float32_to_bf16_ieee_fu_1148_ap_ready,
        x_in => y_26_reg_1974,
        ap_return => tmp_25_round_float32_to_bf16_ieee_fu_1148_ap_return);

    tmp_26_round_float32_to_bf16_ieee_fu_1154 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_26_round_float32_to_bf16_ieee_fu_1154_ap_ready,
        x_in => y_27_reg_1979,
        ap_return => tmp_26_round_float32_to_bf16_ieee_fu_1154_ap_return);

    tmp_27_round_float32_to_bf16_ieee_fu_1160 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_27_round_float32_to_bf16_ieee_fu_1160_ap_ready,
        x_in => y_28_reg_1984,
        ap_return => tmp_27_round_float32_to_bf16_ieee_fu_1160_ap_return);

    tmp_28_round_float32_to_bf16_ieee_fu_1166 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_28_round_float32_to_bf16_ieee_fu_1166_ap_ready,
        x_in => y_29_reg_1989,
        ap_return => tmp_28_round_float32_to_bf16_ieee_fu_1166_ap_return);

    tmp_29_round_float32_to_bf16_ieee_fu_1172 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_29_round_float32_to_bf16_ieee_fu_1172_ap_ready,
        x_in => y_30_reg_1994,
        ap_return => tmp_29_round_float32_to_bf16_ieee_fu_1172_ap_return);

    tmp_30_round_float32_to_bf16_ieee_fu_1178 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_30_round_float32_to_bf16_ieee_fu_1178_ap_ready,
        x_in => y_31_reg_1999,
        ap_return => tmp_30_round_float32_to_bf16_ieee_fu_1178_ap_return);

    fdiv_32ns_32ns_32_9_no_dsp_1_U203 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_load_reg_1684,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1184_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U204 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_1_load_reg_1689,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1188_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U205 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_2_load_reg_1694,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1192_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U206 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_3_load_reg_1699,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1196_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U207 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_4_load_reg_1704,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1200_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U208 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_5_load_reg_1709,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1204_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U209 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_6_load_reg_1714,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1208_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U210 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_7_load_reg_1719,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1212_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U211 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_8_load_reg_1724,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1216_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U212 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_9_load_reg_1729,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1220_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U213 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_10_load_reg_1734,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1224_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U214 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_11_load_reg_1739,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1228_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U215 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_12_load_reg_1744,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1232_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U216 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_13_load_reg_1749,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1236_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U217 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_14_load_reg_1754,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1240_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U218 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_15_load_reg_1759,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1244_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U219 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_16_load_reg_1764,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1248_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U220 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_17_load_reg_1769,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1252_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U221 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_18_load_reg_1774,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1256_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U222 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_19_load_reg_1779,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1260_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U223 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_20_load_reg_1784,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1264_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U224 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_21_load_reg_1789,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1268_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U225 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_22_load_reg_1794,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1272_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U226 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_23_load_reg_1799,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1276_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U227 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_24_load_reg_1804,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1280_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U228 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_25_load_reg_1809,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1284_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U229 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_26_load_reg_1814,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1288_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U230 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_27_load_reg_1819,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1292_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U231 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_28_load_reg_1824,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1296_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U232 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_29_load_reg_1829,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1300_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U233 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_30_load_reg_1834,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1304_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U234 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => exp_x_31_load_reg_1839,
        din1 => sum,
        ce => ap_const_logic_1,
        dout => grp_fu_1308_p2);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln1212_fu_1320_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    idx_fu_154 <= add_ln1212_fu_1392_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_154 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                lshr_ln4_reg_1678_pp0_iter10_reg <= lshr_ln4_reg_1678_pp0_iter9_reg;
                lshr_ln4_reg_1678_pp0_iter2_reg <= lshr_ln4_reg_1678_pp0_iter1_reg;
                lshr_ln4_reg_1678_pp0_iter3_reg <= lshr_ln4_reg_1678_pp0_iter2_reg;
                lshr_ln4_reg_1678_pp0_iter4_reg <= lshr_ln4_reg_1678_pp0_iter3_reg;
                lshr_ln4_reg_1678_pp0_iter5_reg <= lshr_ln4_reg_1678_pp0_iter4_reg;
                lshr_ln4_reg_1678_pp0_iter6_reg <= lshr_ln4_reg_1678_pp0_iter5_reg;
                lshr_ln4_reg_1678_pp0_iter7_reg <= lshr_ln4_reg_1678_pp0_iter6_reg;
                lshr_ln4_reg_1678_pp0_iter8_reg <= lshr_ln4_reg_1678_pp0_iter7_reg;
                lshr_ln4_reg_1678_pp0_iter9_reg <= lshr_ln4_reg_1678_pp0_iter8_reg;
                y_10_reg_1894 <= grp_fu_1224_p2;
                y_11_reg_1899 <= grp_fu_1228_p2;
                y_12_reg_1904 <= grp_fu_1232_p2;
                y_13_reg_1909 <= grp_fu_1236_p2;
                y_14_reg_1914 <= grp_fu_1240_p2;
                y_15_reg_1919 <= grp_fu_1244_p2;
                y_16_reg_1924 <= grp_fu_1248_p2;
                y_17_reg_1929 <= grp_fu_1252_p2;
                y_18_reg_1934 <= grp_fu_1256_p2;
                y_19_reg_1939 <= grp_fu_1260_p2;
                y_1_reg_1849 <= grp_fu_1188_p2;
                y_20_reg_1944 <= grp_fu_1264_p2;
                y_21_reg_1949 <= grp_fu_1268_p2;
                y_22_reg_1954 <= grp_fu_1272_p2;
                y_23_reg_1959 <= grp_fu_1276_p2;
                y_24_reg_1964 <= grp_fu_1280_p2;
                y_25_reg_1969 <= grp_fu_1284_p2;
                y_26_reg_1974 <= grp_fu_1288_p2;
                y_27_reg_1979 <= grp_fu_1292_p2;
                y_28_reg_1984 <= grp_fu_1296_p2;
                y_29_reg_1989 <= grp_fu_1300_p2;
                y_2_reg_1854 <= grp_fu_1192_p2;
                y_30_reg_1994 <= grp_fu_1304_p2;
                y_31_reg_1999 <= grp_fu_1308_p2;
                y_3_reg_1859 <= grp_fu_1196_p2;
                y_4_reg_1864 <= grp_fu_1200_p2;
                y_5_reg_1869 <= grp_fu_1204_p2;
                y_6_reg_1874 <= grp_fu_1208_p2;
                y_7_reg_1879 <= grp_fu_1212_p2;
                y_8_reg_1884 <= grp_fu_1216_p2;
                y_9_reg_1889 <= grp_fu_1220_p2;
                y_reg_1844 <= grp_fu_1184_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                exp_x_10_load_reg_1734 <= exp_x_10_q0;
                exp_x_11_load_reg_1739 <= exp_x_11_q0;
                exp_x_12_load_reg_1744 <= exp_x_12_q0;
                exp_x_13_load_reg_1749 <= exp_x_13_q0;
                exp_x_14_load_reg_1754 <= exp_x_14_q0;
                exp_x_15_load_reg_1759 <= exp_x_15_q0;
                exp_x_16_load_reg_1764 <= exp_x_16_q0;
                exp_x_17_load_reg_1769 <= exp_x_17_q0;
                exp_x_18_load_reg_1774 <= exp_x_18_q0;
                exp_x_19_load_reg_1779 <= exp_x_19_q0;
                exp_x_1_load_reg_1689 <= exp_x_1_q0;
                exp_x_20_load_reg_1784 <= exp_x_20_q0;
                exp_x_21_load_reg_1789 <= exp_x_21_q0;
                exp_x_22_load_reg_1794 <= exp_x_22_q0;
                exp_x_23_load_reg_1799 <= exp_x_23_q0;
                exp_x_24_load_reg_1804 <= exp_x_24_q0;
                exp_x_25_load_reg_1809 <= exp_x_25_q0;
                exp_x_26_load_reg_1814 <= exp_x_26_q0;
                exp_x_27_load_reg_1819 <= exp_x_27_q0;
                exp_x_28_load_reg_1824 <= exp_x_28_q0;
                exp_x_29_load_reg_1829 <= exp_x_29_q0;
                exp_x_2_load_reg_1694 <= exp_x_2_q0;
                exp_x_30_load_reg_1834 <= exp_x_30_q0;
                exp_x_31_load_reg_1839 <= exp_x_31_q0;
                exp_x_3_load_reg_1699 <= exp_x_3_q0;
                exp_x_4_load_reg_1704 <= exp_x_4_q0;
                exp_x_5_load_reg_1709 <= exp_x_5_q0;
                exp_x_6_load_reg_1714 <= exp_x_6_q0;
                exp_x_7_load_reg_1719 <= exp_x_7_q0;
                exp_x_8_load_reg_1724 <= exp_x_8_q0;
                exp_x_9_load_reg_1729 <= exp_x_9_q0;
                exp_x_load_reg_1684 <= exp_x_q0;
                lshr_ln4_reg_1678_pp0_iter1_reg <= lshr_ln4_reg_1678;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1212_fu_1320_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lshr_ln4_reg_1678 <= ap_sig_allocacmp_i(9 downto 4);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 <= tmp_23_round_float32_to_bf16_ieee_fu_1136_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 <= tmp_8_round_float32_to_bf16_ieee_fu_1040_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 <= tmp_22_round_float32_to_bf16_ieee_fu_1130_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 <= tmp_7_round_float32_to_bf16_ieee_fu_1034_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 <= tmp_21_round_float32_to_bf16_ieee_fu_1124_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 <= tmp_6_round_float32_to_bf16_ieee_fu_1028_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 <= tmp_20_round_float32_to_bf16_ieee_fu_1118_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 <= tmp_5_round_float32_to_bf16_ieee_fu_1022_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 <= tmp_19_round_float32_to_bf16_ieee_fu_1112_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 <= tmp_4_round_float32_to_bf16_ieee_fu_1016_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 <= tmp_18_round_float32_to_bf16_ieee_fu_1106_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 <= tmp_3_round_float32_to_bf16_ieee_fu_1010_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 <= tmp_17_round_float32_to_bf16_ieee_fu_1100_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 <= tmp_2_round_float32_to_bf16_ieee_fu_1004_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 <= tmp_16_round_float32_to_bf16_ieee_fu_1094_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 <= tmp_1_round_float32_to_bf16_ieee_fu_998_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 <= tmp_15_round_float32_to_bf16_ieee_fu_1088_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 <= tmp_round_float32_to_bf16_ieee_fu_992_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= tmp_24_round_float32_to_bf16_ieee_fu_1142_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 <= tmp_9_round_float32_to_bf16_ieee_fu_1046_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1212_fu_1392_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv10_20));
    add_ln1219_fu_1340_p2 <= std_logic_vector(unsigned(sub_ln1179) + unsigned(zext_ln1219_fu_1336_p1));
    add_ln1220_1_fu_1440_p2 <= std_logic_vector(unsigned(zext_ln1220_2_fu_1436_p1) + unsigned(select_ln1256));
    add_ln1220_fu_1406_p2 <= std_logic_vector(unsigned(zext_ln1220_fu_1403_p1) + unsigned(select_ln1256));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln1212_fu_1320_p2)
    begin
        if (((icmp_ln1212_fu_1320_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, idx_fu_154, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i <= idx_fu_154;
        end if; 
    end process;

    exp_x_10_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_10_ce0 <= ap_const_logic_1;
        else 
            exp_x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_11_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_11_ce0 <= ap_const_logic_1;
        else 
            exp_x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_12_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_12_ce0 <= ap_const_logic_1;
        else 
            exp_x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_13_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_13_ce0 <= ap_const_logic_1;
        else 
            exp_x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_14_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_14_ce0 <= ap_const_logic_1;
        else 
            exp_x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_15_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_15_ce0 <= ap_const_logic_1;
        else 
            exp_x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_16_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_16_ce0 <= ap_const_logic_1;
        else 
            exp_x_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_17_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_17_ce0 <= ap_const_logic_1;
        else 
            exp_x_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_18_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_18_ce0 <= ap_const_logic_1;
        else 
            exp_x_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_19_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_19_ce0 <= ap_const_logic_1;
        else 
            exp_x_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_1_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_1_ce0 <= ap_const_logic_1;
        else 
            exp_x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_20_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_20_ce0 <= ap_const_logic_1;
        else 
            exp_x_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_21_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_21_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_21_ce0 <= ap_const_logic_1;
        else 
            exp_x_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_22_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_22_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_22_ce0 <= ap_const_logic_1;
        else 
            exp_x_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_23_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_23_ce0 <= ap_const_logic_1;
        else 
            exp_x_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_24_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_24_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_24_ce0 <= ap_const_logic_1;
        else 
            exp_x_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_25_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_25_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_25_ce0 <= ap_const_logic_1;
        else 
            exp_x_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_26_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_26_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_26_ce0 <= ap_const_logic_1;
        else 
            exp_x_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_27_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_27_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_27_ce0 <= ap_const_logic_1;
        else 
            exp_x_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_28_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_28_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_28_ce0 <= ap_const_logic_1;
        else 
            exp_x_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_29_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_29_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_29_ce0 <= ap_const_logic_1;
        else 
            exp_x_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_2_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_2_ce0 <= ap_const_logic_1;
        else 
            exp_x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_30_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_30_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_30_ce0 <= ap_const_logic_1;
        else 
            exp_x_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_31_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_31_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_31_ce0 <= ap_const_logic_1;
        else 
            exp_x_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_3_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_3_ce0 <= ap_const_logic_1;
        else 
            exp_x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_4_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_4_ce0 <= ap_const_logic_1;
        else 
            exp_x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_5_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_5_ce0 <= ap_const_logic_1;
        else 
            exp_x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_6_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_6_ce0 <= ap_const_logic_1;
        else 
            exp_x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_7_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_7_ce0 <= ap_const_logic_1;
        else 
            exp_x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_8_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_8_ce0 <= ap_const_logic_1;
        else 
            exp_x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_9_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_9_ce0 <= ap_const_logic_1;
        else 
            exp_x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_address0 <= zext_ln1219_1_fu_1346_p1(8 - 1 downto 0);

    exp_x_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_ce0 <= ap_const_logic_1;
        else 
            exp_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1212_fu_1320_p2 <= "1" when (unsigned(ap_sig_allocacmp_i) < unsigned(ap_const_lv10_300)) else "0";
    lshr_ln3_fu_1326_p4 <= ap_sig_allocacmp_i(9 downto 5);
    or_ln1220_fu_1431_p2 <= (lshr_ln4_reg_1678_pp0_iter10_reg or ap_const_lv6_1);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 <= tmp_25_round_float32_to_bf16_ieee_fu_1148_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 <= tmp_s_round_float32_to_bf16_ieee_fu_1052_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 <= tmp_26_round_float32_to_bf16_ieee_fu_1154_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 <= tmp_10_round_float32_to_bf16_ieee_fu_1058_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 <= tmp_27_round_float32_to_bf16_ieee_fu_1160_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 <= tmp_11_round_float32_to_bf16_ieee_fu_1064_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 <= tmp_28_round_float32_to_bf16_ieee_fu_1166_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 <= tmp_12_round_float32_to_bf16_ieee_fu_1070_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 <= tmp_29_round_float32_to_bf16_ieee_fu_1172_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 <= tmp_13_round_float32_to_bf16_ieee_fu_1076_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 <= zext_ln1220_3_fu_1445_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 <= zext_ln1220_1_fu_1411_p1(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 <= tmp_30_round_float32_to_bf16_ieee_fu_1178_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 <= tmp_14_round_float32_to_bf16_ieee_fu_1082_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1219_1_fu_1346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1219_fu_1340_p2),64));
    zext_ln1219_fu_1336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_fu_1326_p4),8));
    zext_ln1220_1_fu_1411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1220_fu_1406_p2),64));
    zext_ln1220_2_fu_1436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1220_fu_1431_p2),12));
    zext_ln1220_3_fu_1445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1220_1_fu_1440_p2),64));
    zext_ln1220_fu_1403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln4_reg_1678_pp0_iter10_reg),12));
end behav;
