{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1572447060753 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO_SDRAM_Nios_Test EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO_SDRAM_Nios_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572447060816 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1572447060863 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1572447060863 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] port" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 1308 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1572447060925 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] 2 1 -60 -1667 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] port" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 1309 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1572447060925 ""}  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 1308 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1572447060925 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1572447061079 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572447061095 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1572447061360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1572447061360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1572447061360 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572447061360 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572447061377 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572447061393 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1572447061455 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1572447063258 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1572447063258 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_SDRAM_Nios_Test.SDC " "Reading SDC File: 'DE0_NANO_SDRAM_Nios_Test.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1572447063374 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063374 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{u0\|altpll\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{u0\|altpll\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063374 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1572447063374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1572447063374 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_NANO_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1572447063374 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.sdc " "Reading SDC File: 'DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1572447063374 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1572447063483 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1572447063483 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll\|sd1\|pll7\|clk\[0\] " "  10.000 u0\|altpll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll\|sd1\|pll7\|clk\[1\] " "  10.000 u0\|altpll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1572447063483 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1572447063483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""}  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 115 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 15589 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572447063897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""}  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 192 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 1308 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572447063897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""}  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 192 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 1308 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572447063897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 6544 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572447063897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "d:/quartus/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 15003 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1572447063897 ""}  } { { "pzdyqx.vhd" "" { Text "d:/quartus/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 14841 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572447063897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""}  } { { "pzdyqx.vhd" "" { Text "d:/quartus/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 14863 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572447063897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 2920 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1572447063897 ""}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 6536 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572447063897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_NANO_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE0_NANO_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sdram:sdram\|active_rnw~3 " "Destination node DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sdram:sdram\|active_rnw~3" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" 213 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 7392 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sdram:sdram\|active_cs_n~1 " "Destination node DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sdram:sdram\|active_cs_n~1" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" 210 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 7407 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 6536 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sdram:sdram\|i_refs\[0\] " "Destination node DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sdram:sdram\|i_refs\[0\]" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" 354 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 1523 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sdram:sdram\|i_refs\[2\] " "Destination node DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sdram:sdram\|i_refs\[2\]" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" 354 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 1521 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sdram:sdram\|i_refs\[1\] " "Destination node DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sdram:sdram\|i_refs\[1\]" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" 354 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 1522 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1572447063897 ""}  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 984 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572447063897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_NANO_QSYS:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE0_NANO_QSYS:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572447063897 ""}  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 6318 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572447063897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug\|resetrequest  " "Automatically promoted node DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572447063912 ""}  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 571 -1 0 } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug\|resetrequest" } } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 2926 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572447063912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|prev_reset  " "Automatically promoted node DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572447063912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|readdata\[0\]~2 " "Destination node DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|readdata\[0\]~2" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 239 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|readdata[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 10287 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572447063912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1572447063912 ""}  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 250 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 1339 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572447063912 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572447065091 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572447065107 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572447065107 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572447065123 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1572447066671 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1572447066671 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1572447066671 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572447066671 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572447066671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572447068483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1572447068498 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1572447068498 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1572447068498 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1572447068498 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1572447068498 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1572447068498 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572447068498 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 150 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 270 0 0 } } { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 680 0 0 } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 188 0 0 } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 131 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1572447068692 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572447068785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572447071060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572447073592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572447073646 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572447083493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572447083493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572447085068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1572447090071 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572447090071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572447094220 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.03 " "Total time spent on timing analysis during the Fitter is 6.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1572447094597 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572447094662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572447095570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572447095626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572447096440 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572447097801 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1572447098388 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 140 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EPCS_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1572447098435 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "114 Cyclone IV E " "114 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 124 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 124 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 124 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 124 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 146 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G_SENSOR_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 585 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 154 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 591 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 158 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 158 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 158 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 162 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 162 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 166 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 166 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 148 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 587 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0_D\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[0\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0_D\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[1\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0_D\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[2] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[2\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0_D\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[3] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[3\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0_D\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[4] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[4\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0_D\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[5] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[5\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0_D\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[6] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[6\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0_D\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[7] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[7\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0_D\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[8] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[8\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0_D\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[9] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[9\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0_D\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[10] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[10\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0_D\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[11] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[11\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0_D\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[12] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[12\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0_D\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[13] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[13\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0_D\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[14] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[14\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0_D\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[15] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[15\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0_D\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[16] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[16\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0_D\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[17] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[17\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0_D\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[18] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[18\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0_D\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[19] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[19\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0_D\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[20] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[20\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0_D\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[21] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[21\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0_D\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[22] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[22\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0_D\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[23] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[23\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0_D\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[24] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[24\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0_D\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[25] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[25\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0_D\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[26] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[26\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0_D\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[27] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[27\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0_D\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[28] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[28\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0_D\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[29] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[29\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0_D\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[30] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[30\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0_D\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[31] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[31\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0_D\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[32] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[32\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 533 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0_D\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[33] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[33\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1_D\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[0\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1_D\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[1\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1_D\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[2] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[2\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1_D\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[3] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[3\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1_D\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[4] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[4\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1_D\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[5] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[5\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 542 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1_D\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[6] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[6\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 543 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1_D\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[7] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[7\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 544 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1_D\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[8] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[8\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 545 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1_D\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[9] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[9\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1_D\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[10] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[10\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1_D\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[11] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[11\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1_D\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[12] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[12\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1_D\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[13] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[13\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1_D\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[14] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[14\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1_D\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[15] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[15\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1_D\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[16] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[16\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1_D\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[17] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[17\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1_D\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[18] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[18\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1_D\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[19] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[19\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1_D\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[20] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[20\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 557 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1_D\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[21] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[21\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 558 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1_D\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[22] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[22\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 559 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1_D\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[23] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[23\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1_D\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[24] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[24\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1_D\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[25] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[25\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1_D\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[26] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[26\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1_D\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[27] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[27\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1_D\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[28] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[28\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1_D\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[29] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[29\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1_D\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[30] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[30\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1_D\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[31] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[31\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1_D\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[32] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[32\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1_D\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[33] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[33\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 469 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 133 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 115 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 121 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 121 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098435 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1572447098435 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 140 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EPCS_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572447098451 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1572447098451 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "82 " "Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 148 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 587 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[0\] a permanently disabled " "Pin GPIO_0_D\[0\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[0\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[1\] a permanently disabled " "Pin GPIO_0_D\[1\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[1\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[2\] a permanently disabled " "Pin GPIO_0_D\[2\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[2] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[2\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[3\] a permanently disabled " "Pin GPIO_0_D\[3\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[3] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[3\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[4\] a permanently disabled " "Pin GPIO_0_D\[4\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[4] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[4\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[5\] a permanently disabled " "Pin GPIO_0_D\[5\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[5] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[5\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[6\] a permanently disabled " "Pin GPIO_0_D\[6\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[6] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[6\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[7\] a permanently disabled " "Pin GPIO_0_D\[7\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[7] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[7\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[8\] a permanently disabled " "Pin GPIO_0_D\[8\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[8] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[8\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[9\] a permanently disabled " "Pin GPIO_0_D\[9\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[9] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[9\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[10\] a permanently disabled " "Pin GPIO_0_D\[10\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[10] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[10\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[11\] a permanently disabled " "Pin GPIO_0_D\[11\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[11] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[11\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[12\] a permanently disabled " "Pin GPIO_0_D\[12\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[12] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[12\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[13\] a permanently disabled " "Pin GPIO_0_D\[13\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[13] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[13\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[14\] a permanently disabled " "Pin GPIO_0_D\[14\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[14] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[14\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[15\] a permanently disabled " "Pin GPIO_0_D\[15\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[15] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[15\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[16\] a permanently disabled " "Pin GPIO_0_D\[16\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[16] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[16\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[17\] a permanently disabled " "Pin GPIO_0_D\[17\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[17] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[17\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[18\] a permanently disabled " "Pin GPIO_0_D\[18\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[18] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[18\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[19\] a permanently disabled " "Pin GPIO_0_D\[19\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[19] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[19\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[20\] a permanently disabled " "Pin GPIO_0_D\[20\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[20] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[20\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[21\] a permanently disabled " "Pin GPIO_0_D\[21\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[21] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[21\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[22\] a permanently disabled " "Pin GPIO_0_D\[22\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[22] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[22\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[23\] a permanently disabled " "Pin GPIO_0_D\[23\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[23] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[23\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[24\] a permanently disabled " "Pin GPIO_0_D\[24\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[24] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[24\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[25\] a permanently disabled " "Pin GPIO_0_D\[25\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[25] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[25\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[26\] a permanently disabled " "Pin GPIO_0_D\[26\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[26] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[26\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[27\] a permanently disabled " "Pin GPIO_0_D\[27\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[27] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[27\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[28\] a permanently disabled " "Pin GPIO_0_D\[28\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[28] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[28\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[29\] a permanently disabled " "Pin GPIO_0_D\[29\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[29] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[29\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[30\] a permanently disabled " "Pin GPIO_0_D\[30\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[30] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[30\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[31\] a permanently disabled " "Pin GPIO_0_D\[31\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[31] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[31\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[32\] a permanently disabled " "Pin GPIO_0_D\[32\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[32] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[32\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 533 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[33\] a permanently disabled " "Pin GPIO_0_D\[33\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_D[33] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[33\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[0\] a permanently disabled " "Pin GPIO_1_D\[0\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[0\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[1\] a permanently disabled " "Pin GPIO_1_D\[1\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[1\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[2\] a permanently disabled " "Pin GPIO_1_D\[2\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[2] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[2\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[3\] a permanently disabled " "Pin GPIO_1_D\[3\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[3] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[3\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[4\] a permanently disabled " "Pin GPIO_1_D\[4\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[4] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[4\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[5\] a permanently disabled " "Pin GPIO_1_D\[5\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[5] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[5\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 542 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[6\] a permanently disabled " "Pin GPIO_1_D\[6\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[6] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[6\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 543 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[7\] a permanently disabled " "Pin GPIO_1_D\[7\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[7] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[7\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 544 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[8\] a permanently disabled " "Pin GPIO_1_D\[8\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[8] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[8\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 545 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[9\] a permanently disabled " "Pin GPIO_1_D\[9\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[9] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[9\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[10\] a permanently disabled " "Pin GPIO_1_D\[10\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[10] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[10\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[11\] a permanently disabled " "Pin GPIO_1_D\[11\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[11] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[11\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[12\] a permanently disabled " "Pin GPIO_1_D\[12\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[12] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[12\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[13\] a permanently disabled " "Pin GPIO_1_D\[13\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[13] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[13\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[14\] a permanently disabled " "Pin GPIO_1_D\[14\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[14] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[14\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[15\] a permanently disabled " "Pin GPIO_1_D\[15\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[15] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[15\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[16\] a permanently disabled " "Pin GPIO_1_D\[16\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[16] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[16\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[17\] a permanently disabled " "Pin GPIO_1_D\[17\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[17] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[17\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[18\] a permanently disabled " "Pin GPIO_1_D\[18\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[18] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[18\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[19\] a permanently disabled " "Pin GPIO_1_D\[19\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[19] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[19\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[20\] a permanently disabled " "Pin GPIO_1_D\[20\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[20] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[20\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 557 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[21\] a permanently disabled " "Pin GPIO_1_D\[21\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[21] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[21\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 558 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[22\] a permanently disabled " "Pin GPIO_1_D\[22\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[22] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[22\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 559 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[23\] a permanently disabled " "Pin GPIO_1_D\[23\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[23] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[23\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[24\] a permanently disabled " "Pin GPIO_1_D\[24\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[24] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[24\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[25\] a permanently disabled " "Pin GPIO_1_D\[25\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[25] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[25\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[26\] a permanently disabled " "Pin GPIO_1_D\[26\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[26] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[26\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[27\] a permanently disabled " "Pin GPIO_1_D\[27\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[27] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[27\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[28\] a permanently disabled " "Pin GPIO_1_D\[28\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[28] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[28\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[29\] a permanently disabled " "Pin GPIO_1_D\[29\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[29] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[29\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[30\] a permanently disabled " "Pin GPIO_1_D\[30\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[30] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[30\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[31\] a permanently disabled " "Pin GPIO_1_D\[31\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[31] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[31\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[32\] a permanently disabled " "Pin GPIO_1_D\[32\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[32] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[32\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[33\] a permanently disabled " "Pin GPIO_1_D\[33\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_D[33] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[33\]" } } } } { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572447098451 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1572447098451 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.fit.smsg " "Generated suppressed messages file C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572447099014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572447100675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 15:51:40 2019 " "Processing ended: Wed Oct 30 15:51:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572447100675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572447100675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572447100675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572447100675 ""}
