(set-info :smt-lib-version 2.6)
(set-logic BV)
(set-info :source | 
Hardware fixpoint check problems.
These benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.
The hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/).
 |)
(set-info :category "industrial")
(set-info :status sat)
(assert (forall ((Verilog__main.send_en_64_0 Bool)) (forall ((Verilog__main.tre_64_0 Bool)) (forall ((Verilog__main.out_reg_64_0 (_ BitVec 8))) (forall ((Verilog__main.tx_end_64_0 Bool)) (forall ((Verilog__main.send_64_0 Bool)) (forall ((Verilog__main.load_64_0 Bool)) (forall ((Verilog__main.tx_conta_64_0 (_ BitVec 10))) (forall ((Verilog__main.conta_tmp_64_0 (_ BitVec 4))) (forall ((Verilog__main.soc_64_0 Bool)) (forall ((Verilog__main.load_dato_64_0 Bool)) (forall ((Verilog__main.add_mpx2_64_0 Bool)) (forall ((Verilog__main.canale_64_0 (_ BitVec 4))) (forall ((Verilog__main.mux_en_64_0 Bool)) (forall ((Verilog__main.error_64_0 Bool)) (forall ((Verilog__main.data_out_64_0 Bool)) (forall ((Verilog__main.S1_64_0 Bool)) (forall ((Verilog__main.S2_64_0 Bool)) (forall ((Verilog__main.itfc_state_64_0 Bool)) (forall ((Verilog__main.next_bit_64_0 Bool)) (forall ((Verilog__main.mpx_64_0 Bool)) (forall ((Verilog__main.rdy_64_0 Bool)) (forall ((Verilog__main.send_data_64_0 Bool)) (forall ((Verilog__main.confirm_64_0 Bool)) (forall ((Verilog__main.shot_64_0 Bool)) (forall ((Verilog__main.send_en_64_1 Bool)) (forall ((Verilog__main.dsr_64_0 Bool)) (forall ((Verilog__main.tre_64_1 Bool)) (forall ((Verilog__main.out_reg_64_1 (_ BitVec 8))) (forall ((Verilog__main.data_in_64_0 (_ BitVec 8))) (forall ((Verilog__main.tx_end_64_1 Bool)) (forall ((Verilog__main.send_64_1 Bool)) (forall ((Verilog__main.load_64_1 Bool)) (forall ((Verilog__main.tx_conta_64_1 (_ BitVec 10))) (forall ((Verilog__main.conta_tmp_64_1 (_ BitVec 4))) (forall ((Verilog__main.soc_64_1 Bool)) (forall ((Verilog__main.load_dato_64_1 Bool)) (forall ((Verilog__main.eoc_64_0 Bool)) (forall ((Verilog__main.add_mpx2_64_1 Bool)) (forall ((Verilog__main.canale_64_1 (_ BitVec 4))) (forall ((Verilog__main.mux_en_64_1 Bool)) (forall ((Verilog__main.error_64_1 Bool)) (forall ((Verilog__main.data_out_64_1 Bool)) (forall ((Verilog__main.S1_64_1 Bool)) (forall ((Verilog__main.S2_64_1 Bool)) (forall ((Verilog__main.itfc_state_64_1 Bool)) (forall ((Verilog__main.next_bit_64_1 Bool)) (forall ((Verilog__main.mpx_64_1 Bool)) (forall ((Verilog__main.rdy_64_1 Bool)) (forall ((Verilog__main.send_data_64_1 Bool)) (forall ((Verilog__main.confirm_64_1 Bool)) (forall ((Verilog__main.shot_64_1 Bool)) (forall ((Verilog__main.send_en_64_2 Bool)) (forall ((Verilog__main.dsr_64_1 Bool)) (forall ((Verilog__main.tre_64_2 Bool)) (forall ((Verilog__main.out_reg_64_2 (_ BitVec 8))) (forall ((Verilog__main.data_in_64_1 (_ BitVec 8))) (forall ((Verilog__main.tx_end_64_2 Bool)) (forall ((Verilog__main.send_64_2 Bool)) (forall ((Verilog__main.load_64_2 Bool)) (forall ((Verilog__main.tx_conta_64_2 (_ BitVec 10))) (forall ((Verilog__main.conta_tmp_64_2 (_ BitVec 4))) (forall ((Verilog__main.soc_64_2 Bool)) (forall ((Verilog__main.load_dato_64_2 Bool)) (forall ((Verilog__main.eoc_64_1 Bool)) (forall ((Verilog__main.add_mpx2_64_2 Bool)) (forall ((Verilog__main.canale_64_2 (_ BitVec 4))) (forall ((Verilog__main.mux_en_64_2 Bool)) (forall ((Verilog__main.error_64_2 Bool)) (forall ((Verilog__main.data_out_64_2 Bool)) (forall ((Verilog__main.S1_64_2 Bool)) (forall ((Verilog__main.S2_64_2 Bool)) (forall ((Verilog__main.itfc_state_64_2 Bool)) (forall ((Verilog__main.next_bit_64_2 Bool)) (forall ((Verilog__main.mpx_64_2 Bool)) (forall ((Verilog__main.rdy_64_2 Bool)) (forall ((Verilog__main.send_data_64_2 Bool)) (forall ((Verilog__main.confirm_64_2 Bool)) (forall ((Verilog__main.shot_64_2 Bool)) (forall ((Verilog__main.send_en_64_3 Bool)) (forall ((Verilog__main.dsr_64_2 Bool)) (forall ((Verilog__main.tre_64_3 Bool)) (forall ((Verilog__main.out_reg_64_3 (_ BitVec 8))) (forall ((Verilog__main.data_in_64_2 (_ BitVec 8))) (forall ((Verilog__main.tx_end_64_3 Bool)) (forall ((Verilog__main.send_64_3 Bool)) (forall ((Verilog__main.load_64_3 Bool)) (forall ((Verilog__main.tx_conta_64_3 (_ BitVec 10))) (forall ((Verilog__main.conta_tmp_64_3 (_ BitVec 4))) (forall ((Verilog__main.soc_64_3 Bool)) (forall ((Verilog__main.load_dato_64_3 Bool)) (forall ((Verilog__main.eoc_64_2 Bool)) (forall ((Verilog__main.add_mpx2_64_3 Bool)) (forall ((Verilog__main.canale_64_3 (_ BitVec 4))) (forall ((Verilog__main.mux_en_64_3 Bool)) (forall ((Verilog__main.error_64_3 Bool)) (forall ((Verilog__main.data_out_64_3 Bool)) (forall ((Verilog__main.S1_64_3 Bool)) (forall ((Verilog__main.S2_64_3 Bool)) (forall ((Verilog__main.itfc_state_64_3 Bool)) (forall ((Verilog__main.next_bit_64_3 Bool)) (forall ((Verilog__main.mpx_64_3 Bool)) (forall ((Verilog__main.rdy_64_3 Bool)) (forall ((Verilog__main.send_data_64_3 Bool)) (forall ((Verilog__main.confirm_64_3 Bool)) (forall ((Verilog__main.shot_64_3 Bool)) (exists ((Verilog__main.send_en_64_0_39_ Bool)) (exists ((Verilog__main.tre_64_0_39_ Bool)) (exists ((Verilog__main.out_reg_64_0_39_ (_ BitVec 8))) (exists ((Verilog__main.tx_end_64_0_39_ Bool)) (exists ((Verilog__main.send_64_0_39_ Bool)) (exists ((Verilog__main.load_64_0_39_ Bool)) (exists ((Verilog__main.tx_conta_64_0_39_ (_ BitVec 10))) (exists ((Verilog__main.conta_tmp_64_0_39_ (_ BitVec 4))) (exists ((Verilog__main.soc_64_0_39_ Bool)) (exists ((Verilog__main.load_dato_64_0_39_ Bool)) (exists ((Verilog__main.add_mpx2_64_0_39_ Bool)) (exists ((Verilog__main.canale_64_0_39_ (_ BitVec 4))) (exists ((Verilog__main.mux_en_64_0_39_ Bool)) (exists ((Verilog__main.error_64_0_39_ Bool)) (exists ((Verilog__main.data_out_64_0_39_ Bool)) (exists ((Verilog__main.S1_64_0_39_ Bool)) (exists ((Verilog__main.S2_64_0_39_ Bool)) (exists ((Verilog__main.itfc_state_64_0_39_ Bool)) (exists ((Verilog__main.next_bit_64_0_39_ Bool)) (exists ((Verilog__main.mpx_64_0_39_ Bool)) (exists ((Verilog__main.rdy_64_0_39_ Bool)) (exists ((Verilog__main.send_data_64_0_39_ Bool)) (exists ((Verilog__main.confirm_64_0_39_ Bool)) (exists ((Verilog__main.shot_64_0_39_ Bool)) (exists ((Verilog__main.send_en_64_1_39_ Bool)) (exists ((Verilog__main.dsr_64_0_39_ Bool)) (exists ((Verilog__main.tre_64_1_39_ Bool)) (exists ((Verilog__main.out_reg_64_1_39_ (_ BitVec 8))) (exists ((Verilog__main.data_in_64_0_39_ (_ BitVec 8))) (exists ((Verilog__main.tx_end_64_1_39_ Bool)) (exists ((Verilog__main.send_64_1_39_ Bool)) (exists ((Verilog__main.load_64_1_39_ Bool)) (exists ((Verilog__main.tx_conta_64_1_39_ (_ BitVec 10))) (exists ((Verilog__main.conta_tmp_64_1_39_ (_ BitVec 4))) (exists ((Verilog__main.soc_64_1_39_ Bool)) (exists ((Verilog__main.load_dato_64_1_39_ Bool)) (exists ((Verilog__main.eoc_64_0_39_ Bool)) (exists ((Verilog__main.add_mpx2_64_1_39_ Bool)) (exists ((Verilog__main.canale_64_1_39_ (_ BitVec 4))) (exists ((Verilog__main.mux_en_64_1_39_ Bool)) (exists ((Verilog__main.error_64_1_39_ Bool)) (exists ((Verilog__main.data_out_64_1_39_ Bool)) (exists ((Verilog__main.S1_64_1_39_ Bool)) (exists ((Verilog__main.S2_64_1_39_ Bool)) (exists ((Verilog__main.itfc_state_64_1_39_ Bool)) (exists ((Verilog__main.next_bit_64_1_39_ Bool)) (exists ((Verilog__main.mpx_64_1_39_ Bool)) (exists ((Verilog__main.rdy_64_1_39_ Bool)) (exists ((Verilog__main.send_data_64_1_39_ Bool)) (exists ((Verilog__main.confirm_64_1_39_ Bool)) (exists ((Verilog__main.shot_64_1_39_ Bool)) (exists ((Verilog__main.send_en_64_2_39_ Bool)) (exists ((Verilog__main.dsr_64_1_39_ Bool)) (exists ((Verilog__main.tre_64_2_39_ Bool)) (exists ((Verilog__main.out_reg_64_2_39_ (_ BitVec 8))) (exists ((Verilog__main.data_in_64_1_39_ (_ BitVec 8))) (exists ((Verilog__main.tx_end_64_2_39_ Bool)) (exists ((Verilog__main.send_64_2_39_ Bool)) (exists ((Verilog__main.load_64_2_39_ Bool)) (exists ((Verilog__main.tx_conta_64_2_39_ (_ BitVec 10))) (exists ((Verilog__main.conta_tmp_64_2_39_ (_ BitVec 4))) (exists ((Verilog__main.soc_64_2_39_ Bool)) (exists ((Verilog__main.load_dato_64_2_39_ Bool)) (exists ((Verilog__main.eoc_64_1_39_ Bool)) (exists ((Verilog__main.add_mpx2_64_2_39_ Bool)) (exists ((Verilog__main.canale_64_2_39_ (_ BitVec 4))) (exists ((Verilog__main.mux_en_64_2_39_ Bool)) (exists ((Verilog__main.error_64_2_39_ Bool)) (exists ((Verilog__main.data_out_64_2_39_ Bool)) (exists ((Verilog__main.S1_64_2_39_ Bool)) (exists ((Verilog__main.S2_64_2_39_ Bool)) (exists ((Verilog__main.itfc_state_64_2_39_ Bool)) (exists ((Verilog__main.next_bit_64_2_39_ Bool)) (exists ((Verilog__main.mpx_64_2_39_ Bool)) (exists ((Verilog__main.rdy_64_2_39_ Bool)) (exists ((Verilog__main.send_data_64_2_39_ Bool)) (exists ((Verilog__main.confirm_64_2_39_ Bool)) (exists ((Verilog__main.shot_64_2_39_ Bool)) (=> (and (and (= Verilog__main.send_en_64_0 false) (= Verilog__main.tre_64_0 false) (= Verilog__main.out_reg_64_0 (_ bv0 8)) (= Verilog__main.tx_end_64_0 false) (= Verilog__main.send_64_0 false) (= Verilog__main.load_64_0 false) (= Verilog__main.tx_conta_64_0 (_ bv0 10)) (= Verilog__main.conta_tmp_64_0 (_ bv0 4)) (= Verilog__main.soc_64_0 false) (= Verilog__main.load_dato_64_0 false) (= Verilog__main.add_mpx2_64_0 false) (= Verilog__main.canale_64_0 (_ bv0 4)) (= Verilog__main.mux_en_64_0 false) (= Verilog__main.error_64_0 false) (= Verilog__main.data_out_64_0 false) (= Verilog__main.S1_64_0 false) (= Verilog__main.S2_64_0 false) (= Verilog__main.itfc_state_64_0 false) (= Verilog__main.next_bit_64_0 true) (= Verilog__main.mpx_64_0 false) (= Verilog__main.rdy_64_0 false) (= Verilog__main.send_data_64_0 false) (= Verilog__main.confirm_64_0 false) (= Verilog__main.shot_64_0 false)) (and (= Verilog__main.send_en_64_1 (ite Verilog__main.send_64_0 (ite (or (not (ite Verilog__main.load_64_0 (ite (not (ite Verilog__main.tx_end_64_0 true Verilog__main.tre_64_0)) true (ite Verilog__main.tx_end_64_0 true Verilog__main.tre_64_0)) (ite Verilog__main.tx_end_64_0 true Verilog__main.tre_64_0))) (not Verilog__main.dsr_64_0)) (ite Verilog__main.tx_end_64_0 false Verilog__main.send_en_64_0) true) (ite Verilog__main.tx_end_64_0 false Verilog__main.send_en_64_0))) (= Verilog__main.tre_64_1 (ite Verilog__main.load_64_0 (ite (not (ite Verilog__main.tx_end_64_0 true Verilog__main.tre_64_0)) true (ite Verilog__main.tx_end_64_0 true Verilog__main.tre_64_0)) (ite Verilog__main.tx_end_64_0 true Verilog__main.tre_64_0))) (= Verilog__main.out_reg_64_1 (ite Verilog__main.load_64_0 (ite (not (ite Verilog__main.tx_end_64_0 true Verilog__main.tre_64_0)) Verilog__main.data_in_64_0 Verilog__main.out_reg_64_0) Verilog__main.out_reg_64_0)) (= Verilog__main.tx_end_64_1 (ite Verilog__main.send_en_64_0 (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_0) (_ bv104 32)) (ite (= Verilog__main.next_bit_64_0 true) false (ite (= Verilog__main.next_bit_64_0 true) false (ite (= Verilog__main.next_bit_64_0 false) false (ite (= Verilog__main.next_bit_64_0 true) false (ite (= Verilog__main.next_bit_64_0 false) false (ite (= Verilog__main.next_bit_64_0 true) false (ite (= Verilog__main.next_bit_64_0 false) false (ite (= Verilog__main.next_bit_64_0 true) false (ite (= Verilog__main.next_bit_64_0 false) false (ite (= Verilog__main.next_bit_64_0 false) true false)))))))))) false) false)) (= Verilog__main.send_64_1 (ite (= Verilog__main.itfc_state_64_0 false) Verilog__main.send_64_0 (ite (= Verilog__main.itfc_state_64_0 true) true (ite (= Verilog__main.itfc_state_64_0 false) false Verilog__main.send_64_0)))) (= Verilog__main.load_64_1 (ite (= Verilog__main.itfc_state_64_0 false) (ite Verilog__main.shot_64_0 true Verilog__main.load_64_0) (ite (= Verilog__main.itfc_state_64_0 true) false Verilog__main.load_64_0))) (= Verilog__main.tx_conta_64_1 (ite Verilog__main.send_en_64_0 (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_0) (_ bv104 32)) (_ bv0 10) (bvadd ((_ extract 9 0) ((_ zero_extend 22) Verilog__main.tx_conta_64_0)) (_ bv1 10))) Verilog__main.tx_conta_64_0)) (= Verilog__main.conta_tmp_64_1 (ite (= Verilog__main.S1_64_0 false) Verilog__main.conta_tmp_64_0 (ite (= Verilog__main.S1_64_0 true) Verilog__main.conta_tmp_64_0 (ite (= Verilog__main.S1_64_0 false) Verilog__main.conta_tmp_64_0 (ite (= Verilog__main.S1_64_0 true) Verilog__main.conta_tmp_64_0 (ite (= Verilog__main.S1_64_0 false) (ite (= ((_ zero_extend 28) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_0)) (_ bv1 4))) (_ bv8 32)) (_ bv0 4) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_0)) (_ bv1 4))) Verilog__main.conta_tmp_64_0)))))) (= Verilog__main.soc_64_1 (ite (= Verilog__main.S1_64_0 false) Verilog__main.soc_64_0 (ite (= Verilog__main.S1_64_0 true) Verilog__main.soc_64_0 (ite (= Verilog__main.S1_64_0 false) true (ite (= Verilog__main.S1_64_0 true) Verilog__main.soc_64_0 (ite (= Verilog__main.S1_64_0 false) false Verilog__main.soc_64_0)))))) (= Verilog__main.load_dato_64_1 (ite (= Verilog__main.S1_64_0 false) Verilog__main.load_dato_64_0 (ite (= Verilog__main.S1_64_0 true) Verilog__main.load_dato_64_0 (ite (= Verilog__main.S1_64_0 false) Verilog__main.load_dato_64_0 (ite (= Verilog__main.S1_64_0 true) (ite Verilog__main.eoc_64_0 Verilog__main.load_dato_64_0 true) (ite (= Verilog__main.S1_64_0 false) false Verilog__main.load_dato_64_0)))))) (= Verilog__main.add_mpx2_64_1 (ite (= Verilog__main.S2_64_0 false) Verilog__main.add_mpx2_64_0 (ite (= Verilog__main.S2_64_0 true) Verilog__main.add_mpx2_64_0 (ite (= Verilog__main.S2_64_0 false) (ite (not Verilog__main.confirm_64_0) Verilog__main.add_mpx2_64_0 (ite (not Verilog__main.mpx_64_0) true Verilog__main.add_mpx2_64_0)) Verilog__main.add_mpx2_64_0)))) (= Verilog__main.canale_64_1 (ite (= Verilog__main.S1_64_0 false) Verilog__main.canale_64_0 (ite (= Verilog__main.S1_64_0 true) Verilog__main.canale_64_0 (ite (= Verilog__main.S1_64_0 false) Verilog__main.canale_64_0 (ite (= Verilog__main.S1_64_0 true) Verilog__main.canale_64_0 (ite (= Verilog__main.S1_64_0 false) (ite (= ((_ zero_extend 28) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_0)) (_ bv1 4))) (_ bv8 32)) (_ bv0 4) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_0)) (_ bv1 4))) Verilog__main.canale_64_0)))))) (= Verilog__main.mux_en_64_1 (ite (= Verilog__main.S1_64_0 false) true (ite (= Verilog__main.S1_64_0 true) Verilog__main.mux_en_64_0 (ite (= Verilog__main.S1_64_0 false) Verilog__main.mux_en_64_0 (ite (= Verilog__main.S1_64_0 true) (ite Verilog__main.eoc_64_0 Verilog__main.mux_en_64_0 false) Verilog__main.mux_en_64_0))))) (= Verilog__main.error_64_1 (ite Verilog__main.send_64_0 (ite (or (not (ite Verilog__main.load_64_0 (ite (not (ite Verilog__main.tx_end_64_0 true Verilog__main.tre_64_0)) true (ite Verilog__main.tx_end_64_0 true Verilog__main.tre_64_0)) (ite Verilog__main.tx_end_64_0 true Verilog__main.tre_64_0))) (not Verilog__main.dsr_64_0)) true false) (ite Verilog__main.load_64_0 (ite (not (ite Verilog__main.tx_end_64_0 true Verilog__main.tre_64_0)) false true) Verilog__main.error_64_0))) (= Verilog__main.data_out_64_1 (ite Verilog__main.send_en_64_0 (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_0) (_ bv104 32)) (ite (= Verilog__main.next_bit_64_0 true) false (ite (= Verilog__main.next_bit_64_0 true) (= ((_ extract 7 7) Verilog__main.out_reg_64_0) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0 false) (= ((_ extract 6 6) Verilog__main.out_reg_64_0) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0 true) (= ((_ extract 5 5) Verilog__main.out_reg_64_0) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0 false) (= ((_ extract 4 4) Verilog__main.out_reg_64_0) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0 true) (= ((_ extract 3 3) Verilog__main.out_reg_64_0) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0 false) (= ((_ extract 2 2) Verilog__main.out_reg_64_0) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0 true) (= ((_ extract 1 1) Verilog__main.out_reg_64_0) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0 false) (= ((_ extract 0 0) Verilog__main.out_reg_64_0) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0 false) true true)))))))))) true) true)) (= Verilog__main.S1_64_1 (ite (= Verilog__main.S1_64_0 false) true (ite (= Verilog__main.S1_64_0 true) false (ite (= Verilog__main.S1_64_0 false) true (ite (= Verilog__main.S1_64_0 true) (ite Verilog__main.eoc_64_0 true false) (ite (= Verilog__main.S1_64_0 false) true (ite (= Verilog__main.S1_64_0 true) false (ite (= Verilog__main.S1_64_0 false) true (ite (= Verilog__main.S1_64_0 true) (ite (not Verilog__main.rdy_64_0) true false) Verilog__main.S1_64_0))))))))) (= Verilog__main.S2_64_1 (ite (= Verilog__main.S2_64_0 false) (ite Verilog__main.send_data_64_0 true false) (ite (= Verilog__main.S2_64_0 true) false (ite (= Verilog__main.S2_64_0 false) (ite (not Verilog__main.confirm_64_0) false (ite (not Verilog__main.mpx_64_0) true true)) (ite (= Verilog__main.S2_64_0 true) false Verilog__main.S2_64_0))))) (= Verilog__main.itfc_state_64_1 (ite (= Verilog__main.itfc_state_64_0 false) (ite Verilog__main.shot_64_0 true false) (ite (= Verilog__main.itfc_state_64_0 true) false (ite (= Verilog__main.itfc_state_64_0 false) true (ite (= Verilog__main.itfc_state_64_0 true) (ite Verilog__main.tx_end_64_0 false Verilog__main.itfc_state_64_0) Verilog__main.itfc_state_64_0))))) (= Verilog__main.next_bit_64_1 (ite Verilog__main.send_en_64_0 (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_0) (_ bv104 32)) (ite (= Verilog__main.next_bit_64_0 true) true (ite (= Verilog__main.next_bit_64_0 true) false (ite (= Verilog__main.next_bit_64_0 false) true (ite (= Verilog__main.next_bit_64_0 true) false (ite (= Verilog__main.next_bit_64_0 false) true (ite (= Verilog__main.next_bit_64_0 true) false (ite (= Verilog__main.next_bit_64_0 false) true (ite (= Verilog__main.next_bit_64_0 true) false (ite (= Verilog__main.next_bit_64_0 false) false (ite (= Verilog__main.next_bit_64_0 false) true Verilog__main.next_bit_64_0)))))))))) Verilog__main.next_bit_64_0) Verilog__main.next_bit_64_0)) (= Verilog__main.mpx_64_1 (ite (= Verilog__main.S2_64_0 false) Verilog__main.mpx_64_0 (ite (= Verilog__main.S2_64_0 true) Verilog__main.mpx_64_0 (ite (= Verilog__main.S2_64_0 false) (ite (not Verilog__main.confirm_64_0) Verilog__main.mpx_64_0 (ite (not Verilog__main.mpx_64_0) true false)) Verilog__main.mpx_64_0)))) (= Verilog__main.rdy_64_1 (ite (= Verilog__main.S2_64_0 false) (ite Verilog__main.send_data_64_0 true Verilog__main.rdy_64_0) (ite (= Verilog__main.S2_64_0 true) Verilog__main.rdy_64_0 (ite (= Verilog__main.S2_64_0 false) (ite (not Verilog__main.confirm_64_0) Verilog__main.rdy_64_0 (ite (not Verilog__main.mpx_64_0) Verilog__main.rdy_64_0 false)) Verilog__main.rdy_64_0)))) (= Verilog__main.send_data_64_1 (ite (= Verilog__main.S1_64_0 false) Verilog__main.send_data_64_0 (ite (= Verilog__main.S1_64_0 true) Verilog__main.send_data_64_0 (ite (= Verilog__main.S1_64_0 false) Verilog__main.send_data_64_0 (ite (= Verilog__main.S1_64_0 true) Verilog__main.send_data_64_0 (ite (= Verilog__main.S1_64_0 false) Verilog__main.send_data_64_0 (ite (= Verilog__main.S1_64_0 true) true (ite (= Verilog__main.S1_64_0 false) Verilog__main.send_data_64_0 (ite (= Verilog__main.S1_64_0 true) (ite (not Verilog__main.rdy_64_0) Verilog__main.send_data_64_0 false) Verilog__main.send_data_64_0))))))))) (= Verilog__main.confirm_64_1 (ite (= Verilog__main.itfc_state_64_0 false) (ite Verilog__main.shot_64_0 false false) (ite (= Verilog__main.itfc_state_64_0 true) Verilog__main.confirm_64_0 (ite (= Verilog__main.itfc_state_64_0 false) Verilog__main.confirm_64_0 (ite (= Verilog__main.itfc_state_64_0 true) (ite Verilog__main.tx_end_64_0 true Verilog__main.confirm_64_0) Verilog__main.confirm_64_0))))) (= Verilog__main.shot_64_1 (ite (= Verilog__main.S2_64_0 false) Verilog__main.shot_64_0 (ite (= Verilog__main.S2_64_0 true) true (ite (= Verilog__main.S2_64_0 false) (ite (not Verilog__main.confirm_64_0) false Verilog__main.shot_64_0) Verilog__main.shot_64_0))))) (and (= Verilog__main.send_en_64_2 (ite Verilog__main.send_64_1 (ite (or (not (ite Verilog__main.load_64_1 (ite (not (ite Verilog__main.tx_end_64_1 true Verilog__main.tre_64_1)) true (ite Verilog__main.tx_end_64_1 true Verilog__main.tre_64_1)) (ite Verilog__main.tx_end_64_1 true Verilog__main.tre_64_1))) (not Verilog__main.dsr_64_1)) (ite Verilog__main.tx_end_64_1 false Verilog__main.send_en_64_1) true) (ite Verilog__main.tx_end_64_1 false Verilog__main.send_en_64_1))) (= Verilog__main.tre_64_2 (ite Verilog__main.load_64_1 (ite (not (ite Verilog__main.tx_end_64_1 true Verilog__main.tre_64_1)) true (ite Verilog__main.tx_end_64_1 true Verilog__main.tre_64_1)) (ite Verilog__main.tx_end_64_1 true Verilog__main.tre_64_1))) (= Verilog__main.out_reg_64_2 (ite Verilog__main.load_64_1 (ite (not (ite Verilog__main.tx_end_64_1 true Verilog__main.tre_64_1)) Verilog__main.data_in_64_1 Verilog__main.out_reg_64_1) Verilog__main.out_reg_64_1)) (= Verilog__main.tx_end_64_2 (ite Verilog__main.send_en_64_1 (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_1) (_ bv104 32)) (ite (= Verilog__main.next_bit_64_1 true) false (ite (= Verilog__main.next_bit_64_1 true) false (ite (= Verilog__main.next_bit_64_1 false) false (ite (= Verilog__main.next_bit_64_1 true) false (ite (= Verilog__main.next_bit_64_1 false) false (ite (= Verilog__main.next_bit_64_1 true) false (ite (= Verilog__main.next_bit_64_1 false) false (ite (= Verilog__main.next_bit_64_1 true) false (ite (= Verilog__main.next_bit_64_1 false) false (ite (= Verilog__main.next_bit_64_1 false) true false)))))))))) false) false)) (= Verilog__main.send_64_2 (ite (= Verilog__main.itfc_state_64_1 false) Verilog__main.send_64_1 (ite (= Verilog__main.itfc_state_64_1 true) true (ite (= Verilog__main.itfc_state_64_1 false) false Verilog__main.send_64_1)))) (= Verilog__main.load_64_2 (ite (= Verilog__main.itfc_state_64_1 false) (ite Verilog__main.shot_64_1 true Verilog__main.load_64_1) (ite (= Verilog__main.itfc_state_64_1 true) false Verilog__main.load_64_1))) (= Verilog__main.tx_conta_64_2 (ite Verilog__main.send_en_64_1 (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_1) (_ bv104 32)) (_ bv0 10) (bvadd ((_ extract 9 0) ((_ zero_extend 22) Verilog__main.tx_conta_64_1)) (_ bv1 10))) Verilog__main.tx_conta_64_1)) (= Verilog__main.conta_tmp_64_2 (ite (= Verilog__main.S1_64_1 false) Verilog__main.conta_tmp_64_1 (ite (= Verilog__main.S1_64_1 true) Verilog__main.conta_tmp_64_1 (ite (= Verilog__main.S1_64_1 false) Verilog__main.conta_tmp_64_1 (ite (= Verilog__main.S1_64_1 true) Verilog__main.conta_tmp_64_1 (ite (= Verilog__main.S1_64_1 false) (ite (= ((_ zero_extend 28) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_1)) (_ bv1 4))) (_ bv8 32)) (_ bv0 4) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_1)) (_ bv1 4))) Verilog__main.conta_tmp_64_1)))))) (= Verilog__main.soc_64_2 (ite (= Verilog__main.S1_64_1 false) Verilog__main.soc_64_1 (ite (= Verilog__main.S1_64_1 true) Verilog__main.soc_64_1 (ite (= Verilog__main.S1_64_1 false) true (ite (= Verilog__main.S1_64_1 true) Verilog__main.soc_64_1 (ite (= Verilog__main.S1_64_1 false) false Verilog__main.soc_64_1)))))) (= Verilog__main.load_dato_64_2 (ite (= Verilog__main.S1_64_1 false) Verilog__main.load_dato_64_1 (ite (= Verilog__main.S1_64_1 true) Verilog__main.load_dato_64_1 (ite (= Verilog__main.S1_64_1 false) Verilog__main.load_dato_64_1 (ite (= Verilog__main.S1_64_1 true) (ite Verilog__main.eoc_64_1 Verilog__main.load_dato_64_1 true) (ite (= Verilog__main.S1_64_1 false) false Verilog__main.load_dato_64_1)))))) (= Verilog__main.add_mpx2_64_2 (ite (= Verilog__main.S2_64_1 false) Verilog__main.add_mpx2_64_1 (ite (= Verilog__main.S2_64_1 true) Verilog__main.add_mpx2_64_1 (ite (= Verilog__main.S2_64_1 false) (ite (not Verilog__main.confirm_64_1) Verilog__main.add_mpx2_64_1 (ite (not Verilog__main.mpx_64_1) true Verilog__main.add_mpx2_64_1)) Verilog__main.add_mpx2_64_1)))) (= Verilog__main.canale_64_2 (ite (= Verilog__main.S1_64_1 false) Verilog__main.canale_64_1 (ite (= Verilog__main.S1_64_1 true) Verilog__main.canale_64_1 (ite (= Verilog__main.S1_64_1 false) Verilog__main.canale_64_1 (ite (= Verilog__main.S1_64_1 true) Verilog__main.canale_64_1 (ite (= Verilog__main.S1_64_1 false) (ite (= ((_ zero_extend 28) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_1)) (_ bv1 4))) (_ bv8 32)) (_ bv0 4) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_1)) (_ bv1 4))) Verilog__main.canale_64_1)))))) (= Verilog__main.mux_en_64_2 (ite (= Verilog__main.S1_64_1 false) true (ite (= Verilog__main.S1_64_1 true) Verilog__main.mux_en_64_1 (ite (= Verilog__main.S1_64_1 false) Verilog__main.mux_en_64_1 (ite (= Verilog__main.S1_64_1 true) (ite Verilog__main.eoc_64_1 Verilog__main.mux_en_64_1 false) Verilog__main.mux_en_64_1))))) (= Verilog__main.error_64_2 (ite Verilog__main.send_64_1 (ite (or (not (ite Verilog__main.load_64_1 (ite (not (ite Verilog__main.tx_end_64_1 true Verilog__main.tre_64_1)) true (ite Verilog__main.tx_end_64_1 true Verilog__main.tre_64_1)) (ite Verilog__main.tx_end_64_1 true Verilog__main.tre_64_1))) (not Verilog__main.dsr_64_1)) true false) (ite Verilog__main.load_64_1 (ite (not (ite Verilog__main.tx_end_64_1 true Verilog__main.tre_64_1)) false true) Verilog__main.error_64_1))) (= Verilog__main.data_out_64_2 (ite Verilog__main.send_en_64_1 (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_1) (_ bv104 32)) (ite (= Verilog__main.next_bit_64_1 true) false (ite (= Verilog__main.next_bit_64_1 true) (= ((_ extract 7 7) Verilog__main.out_reg_64_1) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1 false) (= ((_ extract 6 6) Verilog__main.out_reg_64_1) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1 true) (= ((_ extract 5 5) Verilog__main.out_reg_64_1) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1 false) (= ((_ extract 4 4) Verilog__main.out_reg_64_1) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1 true) (= ((_ extract 3 3) Verilog__main.out_reg_64_1) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1 false) (= ((_ extract 2 2) Verilog__main.out_reg_64_1) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1 true) (= ((_ extract 1 1) Verilog__main.out_reg_64_1) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1 false) (= ((_ extract 0 0) Verilog__main.out_reg_64_1) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1 false) true true)))))))))) true) true)) (= Verilog__main.S1_64_2 (ite (= Verilog__main.S1_64_1 false) true (ite (= Verilog__main.S1_64_1 true) false (ite (= Verilog__main.S1_64_1 false) true (ite (= Verilog__main.S1_64_1 true) (ite Verilog__main.eoc_64_1 true false) (ite (= Verilog__main.S1_64_1 false) true (ite (= Verilog__main.S1_64_1 true) false (ite (= Verilog__main.S1_64_1 false) true (ite (= Verilog__main.S1_64_1 true) (ite (not Verilog__main.rdy_64_1) true false) Verilog__main.S1_64_1))))))))) (= Verilog__main.S2_64_2 (ite (= Verilog__main.S2_64_1 false) (ite Verilog__main.send_data_64_1 true false) (ite (= Verilog__main.S2_64_1 true) false (ite (= Verilog__main.S2_64_1 false) (ite (not Verilog__main.confirm_64_1) false (ite (not Verilog__main.mpx_64_1) true true)) (ite (= Verilog__main.S2_64_1 true) false Verilog__main.S2_64_1))))) (= Verilog__main.itfc_state_64_2 (ite (= Verilog__main.itfc_state_64_1 false) (ite Verilog__main.shot_64_1 true false) (ite (= Verilog__main.itfc_state_64_1 true) false (ite (= Verilog__main.itfc_state_64_1 false) true (ite (= Verilog__main.itfc_state_64_1 true) (ite Verilog__main.tx_end_64_1 false Verilog__main.itfc_state_64_1) Verilog__main.itfc_state_64_1))))) (= Verilog__main.next_bit_64_2 (ite Verilog__main.send_en_64_1 (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_1) (_ bv104 32)) (ite (= Verilog__main.next_bit_64_1 true) true (ite (= Verilog__main.next_bit_64_1 true) false (ite (= Verilog__main.next_bit_64_1 false) true (ite (= Verilog__main.next_bit_64_1 true) false (ite (= Verilog__main.next_bit_64_1 false) true (ite (= Verilog__main.next_bit_64_1 true) false (ite (= Verilog__main.next_bit_64_1 false) true (ite (= Verilog__main.next_bit_64_1 true) false (ite (= Verilog__main.next_bit_64_1 false) false (ite (= Verilog__main.next_bit_64_1 false) true Verilog__main.next_bit_64_1)))))))))) Verilog__main.next_bit_64_1) Verilog__main.next_bit_64_1)) (= Verilog__main.mpx_64_2 (ite (= Verilog__main.S2_64_1 false) Verilog__main.mpx_64_1 (ite (= Verilog__main.S2_64_1 true) Verilog__main.mpx_64_1 (ite (= Verilog__main.S2_64_1 false) (ite (not Verilog__main.confirm_64_1) Verilog__main.mpx_64_1 (ite (not Verilog__main.mpx_64_1) true false)) Verilog__main.mpx_64_1)))) (= Verilog__main.rdy_64_2 (ite (= Verilog__main.S2_64_1 false) (ite Verilog__main.send_data_64_1 true Verilog__main.rdy_64_1) (ite (= Verilog__main.S2_64_1 true) Verilog__main.rdy_64_1 (ite (= Verilog__main.S2_64_1 false) (ite (not Verilog__main.confirm_64_1) Verilog__main.rdy_64_1 (ite (not Verilog__main.mpx_64_1) Verilog__main.rdy_64_1 false)) Verilog__main.rdy_64_1)))) (= Verilog__main.send_data_64_2 (ite (= Verilog__main.S1_64_1 false) Verilog__main.send_data_64_1 (ite (= Verilog__main.S1_64_1 true) Verilog__main.send_data_64_1 (ite (= Verilog__main.S1_64_1 false) Verilog__main.send_data_64_1 (ite (= Verilog__main.S1_64_1 true) Verilog__main.send_data_64_1 (ite (= Verilog__main.S1_64_1 false) Verilog__main.send_data_64_1 (ite (= Verilog__main.S1_64_1 true) true (ite (= Verilog__main.S1_64_1 false) Verilog__main.send_data_64_1 (ite (= Verilog__main.S1_64_1 true) (ite (not Verilog__main.rdy_64_1) Verilog__main.send_data_64_1 false) Verilog__main.send_data_64_1))))))))) (= Verilog__main.confirm_64_2 (ite (= Verilog__main.itfc_state_64_1 false) (ite Verilog__main.shot_64_1 false false) (ite (= Verilog__main.itfc_state_64_1 true) Verilog__main.confirm_64_1 (ite (= Verilog__main.itfc_state_64_1 false) Verilog__main.confirm_64_1 (ite (= Verilog__main.itfc_state_64_1 true) (ite Verilog__main.tx_end_64_1 true Verilog__main.confirm_64_1) Verilog__main.confirm_64_1))))) (= Verilog__main.shot_64_2 (ite (= Verilog__main.S2_64_1 false) Verilog__main.shot_64_1 (ite (= Verilog__main.S2_64_1 true) true (ite (= Verilog__main.S2_64_1 false) (ite (not Verilog__main.confirm_64_1) false Verilog__main.shot_64_1) Verilog__main.shot_64_1))))) (and (= Verilog__main.send_en_64_3 (ite Verilog__main.send_64_2 (ite (or (not (ite Verilog__main.load_64_2 (ite (not (ite Verilog__main.tx_end_64_2 true Verilog__main.tre_64_2)) true (ite Verilog__main.tx_end_64_2 true Verilog__main.tre_64_2)) (ite Verilog__main.tx_end_64_2 true Verilog__main.tre_64_2))) (not Verilog__main.dsr_64_2)) (ite Verilog__main.tx_end_64_2 false Verilog__main.send_en_64_2) true) (ite Verilog__main.tx_end_64_2 false Verilog__main.send_en_64_2))) (= Verilog__main.tre_64_3 (ite Verilog__main.load_64_2 (ite (not (ite Verilog__main.tx_end_64_2 true Verilog__main.tre_64_2)) true (ite Verilog__main.tx_end_64_2 true Verilog__main.tre_64_2)) (ite Verilog__main.tx_end_64_2 true Verilog__main.tre_64_2))) (= Verilog__main.out_reg_64_3 (ite Verilog__main.load_64_2 (ite (not (ite Verilog__main.tx_end_64_2 true Verilog__main.tre_64_2)) Verilog__main.data_in_64_2 Verilog__main.out_reg_64_2) Verilog__main.out_reg_64_2)) (= Verilog__main.tx_end_64_3 (ite Verilog__main.send_en_64_2 (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_2) (_ bv104 32)) (ite (= Verilog__main.next_bit_64_2 true) false (ite (= Verilog__main.next_bit_64_2 true) false (ite (= Verilog__main.next_bit_64_2 false) false (ite (= Verilog__main.next_bit_64_2 true) false (ite (= Verilog__main.next_bit_64_2 false) false (ite (= Verilog__main.next_bit_64_2 true) false (ite (= Verilog__main.next_bit_64_2 false) false (ite (= Verilog__main.next_bit_64_2 true) false (ite (= Verilog__main.next_bit_64_2 false) false (ite (= Verilog__main.next_bit_64_2 false) true false)))))))))) false) false)) (= Verilog__main.send_64_3 (ite (= Verilog__main.itfc_state_64_2 false) Verilog__main.send_64_2 (ite (= Verilog__main.itfc_state_64_2 true) true (ite (= Verilog__main.itfc_state_64_2 false) false Verilog__main.send_64_2)))) (= Verilog__main.load_64_3 (ite (= Verilog__main.itfc_state_64_2 false) (ite Verilog__main.shot_64_2 true Verilog__main.load_64_2) (ite (= Verilog__main.itfc_state_64_2 true) false Verilog__main.load_64_2))) (= Verilog__main.tx_conta_64_3 (ite Verilog__main.send_en_64_2 (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_2) (_ bv104 32)) (_ bv0 10) (bvadd ((_ extract 9 0) ((_ zero_extend 22) Verilog__main.tx_conta_64_2)) (_ bv1 10))) Verilog__main.tx_conta_64_2)) (= Verilog__main.conta_tmp_64_3 (ite (= Verilog__main.S1_64_2 false) Verilog__main.conta_tmp_64_2 (ite (= Verilog__main.S1_64_2 true) Verilog__main.conta_tmp_64_2 (ite (= Verilog__main.S1_64_2 false) Verilog__main.conta_tmp_64_2 (ite (= Verilog__main.S1_64_2 true) Verilog__main.conta_tmp_64_2 (ite (= Verilog__main.S1_64_2 false) (ite (= ((_ zero_extend 28) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_2)) (_ bv1 4))) (_ bv8 32)) (_ bv0 4) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_2)) (_ bv1 4))) Verilog__main.conta_tmp_64_2)))))) (= Verilog__main.soc_64_3 (ite (= Verilog__main.S1_64_2 false) Verilog__main.soc_64_2 (ite (= Verilog__main.S1_64_2 true) Verilog__main.soc_64_2 (ite (= Verilog__main.S1_64_2 false) true (ite (= Verilog__main.S1_64_2 true) Verilog__main.soc_64_2 (ite (= Verilog__main.S1_64_2 false) false Verilog__main.soc_64_2)))))) (= Verilog__main.load_dato_64_3 (ite (= Verilog__main.S1_64_2 false) Verilog__main.load_dato_64_2 (ite (= Verilog__main.S1_64_2 true) Verilog__main.load_dato_64_2 (ite (= Verilog__main.S1_64_2 false) Verilog__main.load_dato_64_2 (ite (= Verilog__main.S1_64_2 true) (ite Verilog__main.eoc_64_2 Verilog__main.load_dato_64_2 true) (ite (= Verilog__main.S1_64_2 false) false Verilog__main.load_dato_64_2)))))) (= Verilog__main.add_mpx2_64_3 (ite (= Verilog__main.S2_64_2 false) Verilog__main.add_mpx2_64_2 (ite (= Verilog__main.S2_64_2 true) Verilog__main.add_mpx2_64_2 (ite (= Verilog__main.S2_64_2 false) (ite (not Verilog__main.confirm_64_2) Verilog__main.add_mpx2_64_2 (ite (not Verilog__main.mpx_64_2) true Verilog__main.add_mpx2_64_2)) Verilog__main.add_mpx2_64_2)))) (= Verilog__main.canale_64_3 (ite (= Verilog__main.S1_64_2 false) Verilog__main.canale_64_2 (ite (= Verilog__main.S1_64_2 true) Verilog__main.canale_64_2 (ite (= Verilog__main.S1_64_2 false) Verilog__main.canale_64_2 (ite (= Verilog__main.S1_64_2 true) Verilog__main.canale_64_2 (ite (= Verilog__main.S1_64_2 false) (ite (= ((_ zero_extend 28) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_2)) (_ bv1 4))) (_ bv8 32)) (_ bv0 4) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_2)) (_ bv1 4))) Verilog__main.canale_64_2)))))) (= Verilog__main.mux_en_64_3 (ite (= Verilog__main.S1_64_2 false) true (ite (= Verilog__main.S1_64_2 true) Verilog__main.mux_en_64_2 (ite (= Verilog__main.S1_64_2 false) Verilog__main.mux_en_64_2 (ite (= Verilog__main.S1_64_2 true) (ite Verilog__main.eoc_64_2 Verilog__main.mux_en_64_2 false) Verilog__main.mux_en_64_2))))) (= Verilog__main.error_64_3 (ite Verilog__main.send_64_2 (ite (or (not (ite Verilog__main.load_64_2 (ite (not (ite Verilog__main.tx_end_64_2 true Verilog__main.tre_64_2)) true (ite Verilog__main.tx_end_64_2 true Verilog__main.tre_64_2)) (ite Verilog__main.tx_end_64_2 true Verilog__main.tre_64_2))) (not Verilog__main.dsr_64_2)) true false) (ite Verilog__main.load_64_2 (ite (not (ite Verilog__main.tx_end_64_2 true Verilog__main.tre_64_2)) false true) Verilog__main.error_64_2))) (= Verilog__main.data_out_64_3 (ite Verilog__main.send_en_64_2 (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_2) (_ bv104 32)) (ite (= Verilog__main.next_bit_64_2 true) false (ite (= Verilog__main.next_bit_64_2 true) (= ((_ extract 7 7) Verilog__main.out_reg_64_2) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_2 false) (= ((_ extract 6 6) Verilog__main.out_reg_64_2) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_2 true) (= ((_ extract 5 5) Verilog__main.out_reg_64_2) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_2 false) (= ((_ extract 4 4) Verilog__main.out_reg_64_2) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_2 true) (= ((_ extract 3 3) Verilog__main.out_reg_64_2) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_2 false) (= ((_ extract 2 2) Verilog__main.out_reg_64_2) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_2 true) (= ((_ extract 1 1) Verilog__main.out_reg_64_2) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_2 false) (= ((_ extract 0 0) Verilog__main.out_reg_64_2) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_2 false) true true)))))))))) true) true)) (= Verilog__main.S1_64_3 (ite (= Verilog__main.S1_64_2 false) true (ite (= Verilog__main.S1_64_2 true) false (ite (= Verilog__main.S1_64_2 false) true (ite (= Verilog__main.S1_64_2 true) (ite Verilog__main.eoc_64_2 true false) (ite (= Verilog__main.S1_64_2 false) true (ite (= Verilog__main.S1_64_2 true) false (ite (= Verilog__main.S1_64_2 false) true (ite (= Verilog__main.S1_64_2 true) (ite (not Verilog__main.rdy_64_2) true false) Verilog__main.S1_64_2))))))))) (= Verilog__main.S2_64_3 (ite (= Verilog__main.S2_64_2 false) (ite Verilog__main.send_data_64_2 true false) (ite (= Verilog__main.S2_64_2 true) false (ite (= Verilog__main.S2_64_2 false) (ite (not Verilog__main.confirm_64_2) false (ite (not Verilog__main.mpx_64_2) true true)) (ite (= Verilog__main.S2_64_2 true) false Verilog__main.S2_64_2))))) (= Verilog__main.itfc_state_64_3 (ite (= Verilog__main.itfc_state_64_2 false) (ite Verilog__main.shot_64_2 true false) (ite (= Verilog__main.itfc_state_64_2 true) false (ite (= Verilog__main.itfc_state_64_2 false) true (ite (= Verilog__main.itfc_state_64_2 true) (ite Verilog__main.tx_end_64_2 false Verilog__main.itfc_state_64_2) Verilog__main.itfc_state_64_2))))) (= Verilog__main.next_bit_64_3 (ite Verilog__main.send_en_64_2 (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_2) (_ bv104 32)) (ite (= Verilog__main.next_bit_64_2 true) true (ite (= Verilog__main.next_bit_64_2 true) false (ite (= Verilog__main.next_bit_64_2 false) true (ite (= Verilog__main.next_bit_64_2 true) false (ite (= Verilog__main.next_bit_64_2 false) true (ite (= Verilog__main.next_bit_64_2 true) false (ite (= Verilog__main.next_bit_64_2 false) true (ite (= Verilog__main.next_bit_64_2 true) false (ite (= Verilog__main.next_bit_64_2 false) false (ite (= Verilog__main.next_bit_64_2 false) true Verilog__main.next_bit_64_2)))))))))) Verilog__main.next_bit_64_2) Verilog__main.next_bit_64_2)) (= Verilog__main.mpx_64_3 (ite (= Verilog__main.S2_64_2 false) Verilog__main.mpx_64_2 (ite (= Verilog__main.S2_64_2 true) Verilog__main.mpx_64_2 (ite (= Verilog__main.S2_64_2 false) (ite (not Verilog__main.confirm_64_2) Verilog__main.mpx_64_2 (ite (not Verilog__main.mpx_64_2) true false)) Verilog__main.mpx_64_2)))) (= Verilog__main.rdy_64_3 (ite (= Verilog__main.S2_64_2 false) (ite Verilog__main.send_data_64_2 true Verilog__main.rdy_64_2) (ite (= Verilog__main.S2_64_2 true) Verilog__main.rdy_64_2 (ite (= Verilog__main.S2_64_2 false) (ite (not Verilog__main.confirm_64_2) Verilog__main.rdy_64_2 (ite (not Verilog__main.mpx_64_2) Verilog__main.rdy_64_2 false)) Verilog__main.rdy_64_2)))) (= Verilog__main.send_data_64_3 (ite (= Verilog__main.S1_64_2 false) Verilog__main.send_data_64_2 (ite (= Verilog__main.S1_64_2 true) Verilog__main.send_data_64_2 (ite (= Verilog__main.S1_64_2 false) Verilog__main.send_data_64_2 (ite (= Verilog__main.S1_64_2 true) Verilog__main.send_data_64_2 (ite (= Verilog__main.S1_64_2 false) Verilog__main.send_data_64_2 (ite (= Verilog__main.S1_64_2 true) true (ite (= Verilog__main.S1_64_2 false) Verilog__main.send_data_64_2 (ite (= Verilog__main.S1_64_2 true) (ite (not Verilog__main.rdy_64_2) Verilog__main.send_data_64_2 false) Verilog__main.send_data_64_2))))))))) (= Verilog__main.confirm_64_3 (ite (= Verilog__main.itfc_state_64_2 false) (ite Verilog__main.shot_64_2 false false) (ite (= Verilog__main.itfc_state_64_2 true) Verilog__main.confirm_64_2 (ite (= Verilog__main.itfc_state_64_2 false) Verilog__main.confirm_64_2 (ite (= Verilog__main.itfc_state_64_2 true) (ite Verilog__main.tx_end_64_2 true Verilog__main.confirm_64_2) Verilog__main.confirm_64_2))))) (= Verilog__main.shot_64_3 (ite (= Verilog__main.S2_64_2 false) Verilog__main.shot_64_2 (ite (= Verilog__main.S2_64_2 true) true (ite (= Verilog__main.S2_64_2 false) (ite (not Verilog__main.confirm_64_2) false Verilog__main.shot_64_2) Verilog__main.shot_64_2)))))) (and (and (and (= Verilog__main.send_en_64_0_39_ false) (= Verilog__main.tre_64_0_39_ false) (= Verilog__main.out_reg_64_0_39_ (_ bv0 8)) (= Verilog__main.tx_end_64_0_39_ false) (= Verilog__main.send_64_0_39_ false) (= Verilog__main.load_64_0_39_ false) (= Verilog__main.tx_conta_64_0_39_ (_ bv0 10)) (= Verilog__main.conta_tmp_64_0_39_ (_ bv0 4)) (= Verilog__main.soc_64_0_39_ false) (= Verilog__main.load_dato_64_0_39_ false) (= Verilog__main.add_mpx2_64_0_39_ false) (= Verilog__main.canale_64_0_39_ (_ bv0 4)) (= Verilog__main.mux_en_64_0_39_ false) (= Verilog__main.error_64_0_39_ false) (= Verilog__main.data_out_64_0_39_ false) (= Verilog__main.S1_64_0_39_ false) (= Verilog__main.S2_64_0_39_ false) (= Verilog__main.itfc_state_64_0_39_ false) (= Verilog__main.next_bit_64_0_39_ true) (= Verilog__main.mpx_64_0_39_ false) (= Verilog__main.rdy_64_0_39_ false) (= Verilog__main.send_data_64_0_39_ false) (= Verilog__main.confirm_64_0_39_ false) (= Verilog__main.shot_64_0_39_ false)) (and (= Verilog__main.send_en_64_1_39_ (ite Verilog__main.send_64_0_39_ (ite (or (not (ite Verilog__main.load_64_0_39_ (ite (not (ite Verilog__main.tx_end_64_0_39_ true Verilog__main.tre_64_0_39_)) true (ite Verilog__main.tx_end_64_0_39_ true Verilog__main.tre_64_0_39_)) (ite Verilog__main.tx_end_64_0_39_ true Verilog__main.tre_64_0_39_))) (not Verilog__main.dsr_64_0_39_)) (ite Verilog__main.tx_end_64_0_39_ false Verilog__main.send_en_64_0_39_) true) (ite Verilog__main.tx_end_64_0_39_ false Verilog__main.send_en_64_0_39_))) (= Verilog__main.tre_64_1_39_ (ite Verilog__main.load_64_0_39_ (ite (not (ite Verilog__main.tx_end_64_0_39_ true Verilog__main.tre_64_0_39_)) true (ite Verilog__main.tx_end_64_0_39_ true Verilog__main.tre_64_0_39_)) (ite Verilog__main.tx_end_64_0_39_ true Verilog__main.tre_64_0_39_))) (= Verilog__main.out_reg_64_1_39_ (ite Verilog__main.load_64_0_39_ (ite (not (ite Verilog__main.tx_end_64_0_39_ true Verilog__main.tre_64_0_39_)) Verilog__main.data_in_64_0_39_ Verilog__main.out_reg_64_0_39_) Verilog__main.out_reg_64_0_39_)) (= Verilog__main.tx_end_64_1_39_ (ite Verilog__main.send_en_64_0_39_ (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_0_39_) (_ bv104 32)) (ite (= Verilog__main.next_bit_64_0_39_ true) false (ite (= Verilog__main.next_bit_64_0_39_ true) false (ite (= Verilog__main.next_bit_64_0_39_ false) false (ite (= Verilog__main.next_bit_64_0_39_ true) false (ite (= Verilog__main.next_bit_64_0_39_ false) false (ite (= Verilog__main.next_bit_64_0_39_ true) false (ite (= Verilog__main.next_bit_64_0_39_ false) false (ite (= Verilog__main.next_bit_64_0_39_ true) false (ite (= Verilog__main.next_bit_64_0_39_ false) false (ite (= Verilog__main.next_bit_64_0_39_ false) true false)))))))))) false) false)) (= Verilog__main.send_64_1_39_ (ite (= Verilog__main.itfc_state_64_0_39_ false) Verilog__main.send_64_0_39_ (ite (= Verilog__main.itfc_state_64_0_39_ true) true (ite (= Verilog__main.itfc_state_64_0_39_ false) false Verilog__main.send_64_0_39_)))) (= Verilog__main.load_64_1_39_ (ite (= Verilog__main.itfc_state_64_0_39_ false) (ite Verilog__main.shot_64_0_39_ true Verilog__main.load_64_0_39_) (ite (= Verilog__main.itfc_state_64_0_39_ true) false Verilog__main.load_64_0_39_))) (= Verilog__main.tx_conta_64_1_39_ (ite Verilog__main.send_en_64_0_39_ (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_0_39_) (_ bv104 32)) (_ bv0 10) (bvadd ((_ extract 9 0) ((_ zero_extend 22) Verilog__main.tx_conta_64_0_39_)) (_ bv1 10))) Verilog__main.tx_conta_64_0_39_)) (= Verilog__main.conta_tmp_64_1_39_ (ite (= Verilog__main.S1_64_0_39_ false) Verilog__main.conta_tmp_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ true) Verilog__main.conta_tmp_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ false) Verilog__main.conta_tmp_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ true) Verilog__main.conta_tmp_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ false) (ite (= ((_ zero_extend 28) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_0_39_)) (_ bv1 4))) (_ bv8 32)) (_ bv0 4) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_0_39_)) (_ bv1 4))) Verilog__main.conta_tmp_64_0_39_)))))) (= Verilog__main.soc_64_1_39_ (ite (= Verilog__main.S1_64_0_39_ false) Verilog__main.soc_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ true) Verilog__main.soc_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ false) true (ite (= Verilog__main.S1_64_0_39_ true) Verilog__main.soc_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ false) false Verilog__main.soc_64_0_39_)))))) (= Verilog__main.load_dato_64_1_39_ (ite (= Verilog__main.S1_64_0_39_ false) Verilog__main.load_dato_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ true) Verilog__main.load_dato_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ false) Verilog__main.load_dato_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ true) (ite Verilog__main.eoc_64_0_39_ Verilog__main.load_dato_64_0_39_ true) (ite (= Verilog__main.S1_64_0_39_ false) false Verilog__main.load_dato_64_0_39_)))))) (= Verilog__main.add_mpx2_64_1_39_ (ite (= Verilog__main.S2_64_0_39_ false) Verilog__main.add_mpx2_64_0_39_ (ite (= Verilog__main.S2_64_0_39_ true) Verilog__main.add_mpx2_64_0_39_ (ite (= Verilog__main.S2_64_0_39_ false) (ite (not Verilog__main.confirm_64_0_39_) Verilog__main.add_mpx2_64_0_39_ (ite (not Verilog__main.mpx_64_0_39_) true Verilog__main.add_mpx2_64_0_39_)) Verilog__main.add_mpx2_64_0_39_)))) (= Verilog__main.canale_64_1_39_ (ite (= Verilog__main.S1_64_0_39_ false) Verilog__main.canale_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ true) Verilog__main.canale_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ false) Verilog__main.canale_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ true) Verilog__main.canale_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ false) (ite (= ((_ zero_extend 28) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_0_39_)) (_ bv1 4))) (_ bv8 32)) (_ bv0 4) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_0_39_)) (_ bv1 4))) Verilog__main.canale_64_0_39_)))))) (= Verilog__main.mux_en_64_1_39_ (ite (= Verilog__main.S1_64_0_39_ false) true (ite (= Verilog__main.S1_64_0_39_ true) Verilog__main.mux_en_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ false) Verilog__main.mux_en_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ true) (ite Verilog__main.eoc_64_0_39_ Verilog__main.mux_en_64_0_39_ false) Verilog__main.mux_en_64_0_39_))))) (= Verilog__main.error_64_1_39_ (ite Verilog__main.send_64_0_39_ (ite (or (not (ite Verilog__main.load_64_0_39_ (ite (not (ite Verilog__main.tx_end_64_0_39_ true Verilog__main.tre_64_0_39_)) true (ite Verilog__main.tx_end_64_0_39_ true Verilog__main.tre_64_0_39_)) (ite Verilog__main.tx_end_64_0_39_ true Verilog__main.tre_64_0_39_))) (not Verilog__main.dsr_64_0_39_)) true false) (ite Verilog__main.load_64_0_39_ (ite (not (ite Verilog__main.tx_end_64_0_39_ true Verilog__main.tre_64_0_39_)) false true) Verilog__main.error_64_0_39_))) (= Verilog__main.data_out_64_1_39_ (ite Verilog__main.send_en_64_0_39_ (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_0_39_) (_ bv104 32)) (ite (= Verilog__main.next_bit_64_0_39_ true) false (ite (= Verilog__main.next_bit_64_0_39_ true) (= ((_ extract 7 7) Verilog__main.out_reg_64_0_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0_39_ false) (= ((_ extract 6 6) Verilog__main.out_reg_64_0_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0_39_ true) (= ((_ extract 5 5) Verilog__main.out_reg_64_0_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0_39_ false) (= ((_ extract 4 4) Verilog__main.out_reg_64_0_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0_39_ true) (= ((_ extract 3 3) Verilog__main.out_reg_64_0_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0_39_ false) (= ((_ extract 2 2) Verilog__main.out_reg_64_0_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0_39_ true) (= ((_ extract 1 1) Verilog__main.out_reg_64_0_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0_39_ false) (= ((_ extract 0 0) Verilog__main.out_reg_64_0_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_0_39_ false) true true)))))))))) true) true)) (= Verilog__main.S1_64_1_39_ (ite (= Verilog__main.S1_64_0_39_ false) true (ite (= Verilog__main.S1_64_0_39_ true) false (ite (= Verilog__main.S1_64_0_39_ false) true (ite (= Verilog__main.S1_64_0_39_ true) (ite Verilog__main.eoc_64_0_39_ true false) (ite (= Verilog__main.S1_64_0_39_ false) true (ite (= Verilog__main.S1_64_0_39_ true) false (ite (= Verilog__main.S1_64_0_39_ false) true (ite (= Verilog__main.S1_64_0_39_ true) (ite (not Verilog__main.rdy_64_0_39_) true false) Verilog__main.S1_64_0_39_))))))))) (= Verilog__main.S2_64_1_39_ (ite (= Verilog__main.S2_64_0_39_ false) (ite Verilog__main.send_data_64_0_39_ true false) (ite (= Verilog__main.S2_64_0_39_ true) false (ite (= Verilog__main.S2_64_0_39_ false) (ite (not Verilog__main.confirm_64_0_39_) false (ite (not Verilog__main.mpx_64_0_39_) true true)) (ite (= Verilog__main.S2_64_0_39_ true) false Verilog__main.S2_64_0_39_))))) (= Verilog__main.itfc_state_64_1_39_ (ite (= Verilog__main.itfc_state_64_0_39_ false) (ite Verilog__main.shot_64_0_39_ true false) (ite (= Verilog__main.itfc_state_64_0_39_ true) false (ite (= Verilog__main.itfc_state_64_0_39_ false) true (ite (= Verilog__main.itfc_state_64_0_39_ true) (ite Verilog__main.tx_end_64_0_39_ false Verilog__main.itfc_state_64_0_39_) Verilog__main.itfc_state_64_0_39_))))) (= Verilog__main.next_bit_64_1_39_ (ite Verilog__main.send_en_64_0_39_ (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_0_39_) (_ bv104 32)) (ite (= Verilog__main.next_bit_64_0_39_ true) true (ite (= Verilog__main.next_bit_64_0_39_ true) false (ite (= Verilog__main.next_bit_64_0_39_ false) true (ite (= Verilog__main.next_bit_64_0_39_ true) false (ite (= Verilog__main.next_bit_64_0_39_ false) true (ite (= Verilog__main.next_bit_64_0_39_ true) false (ite (= Verilog__main.next_bit_64_0_39_ false) true (ite (= Verilog__main.next_bit_64_0_39_ true) false (ite (= Verilog__main.next_bit_64_0_39_ false) false (ite (= Verilog__main.next_bit_64_0_39_ false) true Verilog__main.next_bit_64_0_39_)))))))))) Verilog__main.next_bit_64_0_39_) Verilog__main.next_bit_64_0_39_)) (= Verilog__main.mpx_64_1_39_ (ite (= Verilog__main.S2_64_0_39_ false) Verilog__main.mpx_64_0_39_ (ite (= Verilog__main.S2_64_0_39_ true) Verilog__main.mpx_64_0_39_ (ite (= Verilog__main.S2_64_0_39_ false) (ite (not Verilog__main.confirm_64_0_39_) Verilog__main.mpx_64_0_39_ (ite (not Verilog__main.mpx_64_0_39_) true false)) Verilog__main.mpx_64_0_39_)))) (= Verilog__main.rdy_64_1_39_ (ite (= Verilog__main.S2_64_0_39_ false) (ite Verilog__main.send_data_64_0_39_ true Verilog__main.rdy_64_0_39_) (ite (= Verilog__main.S2_64_0_39_ true) Verilog__main.rdy_64_0_39_ (ite (= Verilog__main.S2_64_0_39_ false) (ite (not Verilog__main.confirm_64_0_39_) Verilog__main.rdy_64_0_39_ (ite (not Verilog__main.mpx_64_0_39_) Verilog__main.rdy_64_0_39_ false)) Verilog__main.rdy_64_0_39_)))) (= Verilog__main.send_data_64_1_39_ (ite (= Verilog__main.S1_64_0_39_ false) Verilog__main.send_data_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ true) Verilog__main.send_data_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ false) Verilog__main.send_data_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ true) Verilog__main.send_data_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ false) Verilog__main.send_data_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ true) true (ite (= Verilog__main.S1_64_0_39_ false) Verilog__main.send_data_64_0_39_ (ite (= Verilog__main.S1_64_0_39_ true) (ite (not Verilog__main.rdy_64_0_39_) Verilog__main.send_data_64_0_39_ false) Verilog__main.send_data_64_0_39_))))))))) (= Verilog__main.confirm_64_1_39_ (ite (= Verilog__main.itfc_state_64_0_39_ false) (ite Verilog__main.shot_64_0_39_ false false) (ite (= Verilog__main.itfc_state_64_0_39_ true) Verilog__main.confirm_64_0_39_ (ite (= Verilog__main.itfc_state_64_0_39_ false) Verilog__main.confirm_64_0_39_ (ite (= Verilog__main.itfc_state_64_0_39_ true) (ite Verilog__main.tx_end_64_0_39_ true Verilog__main.confirm_64_0_39_) Verilog__main.confirm_64_0_39_))))) (= Verilog__main.shot_64_1_39_ (ite (= Verilog__main.S2_64_0_39_ false) Verilog__main.shot_64_0_39_ (ite (= Verilog__main.S2_64_0_39_ true) true (ite (= Verilog__main.S2_64_0_39_ false) (ite (not Verilog__main.confirm_64_0_39_) false Verilog__main.shot_64_0_39_) Verilog__main.shot_64_0_39_))))) (and (= Verilog__main.send_en_64_2_39_ (ite Verilog__main.send_64_1_39_ (ite (or (not (ite Verilog__main.load_64_1_39_ (ite (not (ite Verilog__main.tx_end_64_1_39_ true Verilog__main.tre_64_1_39_)) true (ite Verilog__main.tx_end_64_1_39_ true Verilog__main.tre_64_1_39_)) (ite Verilog__main.tx_end_64_1_39_ true Verilog__main.tre_64_1_39_))) (not Verilog__main.dsr_64_1_39_)) (ite Verilog__main.tx_end_64_1_39_ false Verilog__main.send_en_64_1_39_) true) (ite Verilog__main.tx_end_64_1_39_ false Verilog__main.send_en_64_1_39_))) (= Verilog__main.tre_64_2_39_ (ite Verilog__main.load_64_1_39_ (ite (not (ite Verilog__main.tx_end_64_1_39_ true Verilog__main.tre_64_1_39_)) true (ite Verilog__main.tx_end_64_1_39_ true Verilog__main.tre_64_1_39_)) (ite Verilog__main.tx_end_64_1_39_ true Verilog__main.tre_64_1_39_))) (= Verilog__main.out_reg_64_2_39_ (ite Verilog__main.load_64_1_39_ (ite (not (ite Verilog__main.tx_end_64_1_39_ true Verilog__main.tre_64_1_39_)) Verilog__main.data_in_64_1_39_ Verilog__main.out_reg_64_1_39_) Verilog__main.out_reg_64_1_39_)) (= Verilog__main.tx_end_64_2_39_ (ite Verilog__main.send_en_64_1_39_ (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_1_39_) (_ bv104 32)) (ite (= Verilog__main.next_bit_64_1_39_ true) false (ite (= Verilog__main.next_bit_64_1_39_ true) false (ite (= Verilog__main.next_bit_64_1_39_ false) false (ite (= Verilog__main.next_bit_64_1_39_ true) false (ite (= Verilog__main.next_bit_64_1_39_ false) false (ite (= Verilog__main.next_bit_64_1_39_ true) false (ite (= Verilog__main.next_bit_64_1_39_ false) false (ite (= Verilog__main.next_bit_64_1_39_ true) false (ite (= Verilog__main.next_bit_64_1_39_ false) false (ite (= Verilog__main.next_bit_64_1_39_ false) true false)))))))))) false) false)) (= Verilog__main.send_64_2_39_ (ite (= Verilog__main.itfc_state_64_1_39_ false) Verilog__main.send_64_1_39_ (ite (= Verilog__main.itfc_state_64_1_39_ true) true (ite (= Verilog__main.itfc_state_64_1_39_ false) false Verilog__main.send_64_1_39_)))) (= Verilog__main.load_64_2_39_ (ite (= Verilog__main.itfc_state_64_1_39_ false) (ite Verilog__main.shot_64_1_39_ true Verilog__main.load_64_1_39_) (ite (= Verilog__main.itfc_state_64_1_39_ true) false Verilog__main.load_64_1_39_))) (= Verilog__main.tx_conta_64_2_39_ (ite Verilog__main.send_en_64_1_39_ (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_1_39_) (_ bv104 32)) (_ bv0 10) (bvadd ((_ extract 9 0) ((_ zero_extend 22) Verilog__main.tx_conta_64_1_39_)) (_ bv1 10))) Verilog__main.tx_conta_64_1_39_)) (= Verilog__main.conta_tmp_64_2_39_ (ite (= Verilog__main.S1_64_1_39_ false) Verilog__main.conta_tmp_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ true) Verilog__main.conta_tmp_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ false) Verilog__main.conta_tmp_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ true) Verilog__main.conta_tmp_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ false) (ite (= ((_ zero_extend 28) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_1_39_)) (_ bv1 4))) (_ bv8 32)) (_ bv0 4) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_1_39_)) (_ bv1 4))) Verilog__main.conta_tmp_64_1_39_)))))) (= Verilog__main.soc_64_2_39_ (ite (= Verilog__main.S1_64_1_39_ false) Verilog__main.soc_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ true) Verilog__main.soc_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ false) true (ite (= Verilog__main.S1_64_1_39_ true) Verilog__main.soc_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ false) false Verilog__main.soc_64_1_39_)))))) (= Verilog__main.load_dato_64_2_39_ (ite (= Verilog__main.S1_64_1_39_ false) Verilog__main.load_dato_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ true) Verilog__main.load_dato_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ false) Verilog__main.load_dato_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ true) (ite Verilog__main.eoc_64_1_39_ Verilog__main.load_dato_64_1_39_ true) (ite (= Verilog__main.S1_64_1_39_ false) false Verilog__main.load_dato_64_1_39_)))))) (= Verilog__main.add_mpx2_64_2_39_ (ite (= Verilog__main.S2_64_1_39_ false) Verilog__main.add_mpx2_64_1_39_ (ite (= Verilog__main.S2_64_1_39_ true) Verilog__main.add_mpx2_64_1_39_ (ite (= Verilog__main.S2_64_1_39_ false) (ite (not Verilog__main.confirm_64_1_39_) Verilog__main.add_mpx2_64_1_39_ (ite (not Verilog__main.mpx_64_1_39_) true Verilog__main.add_mpx2_64_1_39_)) Verilog__main.add_mpx2_64_1_39_)))) (= Verilog__main.canale_64_2_39_ (ite (= Verilog__main.S1_64_1_39_ false) Verilog__main.canale_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ true) Verilog__main.canale_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ false) Verilog__main.canale_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ true) Verilog__main.canale_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ false) (ite (= ((_ zero_extend 28) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_1_39_)) (_ bv1 4))) (_ bv8 32)) (_ bv0 4) (bvadd ((_ extract 3 0) ((_ zero_extend 28) Verilog__main.conta_tmp_64_1_39_)) (_ bv1 4))) Verilog__main.canale_64_1_39_)))))) (= Verilog__main.mux_en_64_2_39_ (ite (= Verilog__main.S1_64_1_39_ false) true (ite (= Verilog__main.S1_64_1_39_ true) Verilog__main.mux_en_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ false) Verilog__main.mux_en_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ true) (ite Verilog__main.eoc_64_1_39_ Verilog__main.mux_en_64_1_39_ false) Verilog__main.mux_en_64_1_39_))))) (= Verilog__main.error_64_2_39_ (ite Verilog__main.send_64_1_39_ (ite (or (not (ite Verilog__main.load_64_1_39_ (ite (not (ite Verilog__main.tx_end_64_1_39_ true Verilog__main.tre_64_1_39_)) true (ite Verilog__main.tx_end_64_1_39_ true Verilog__main.tre_64_1_39_)) (ite Verilog__main.tx_end_64_1_39_ true Verilog__main.tre_64_1_39_))) (not Verilog__main.dsr_64_1_39_)) true false) (ite Verilog__main.load_64_1_39_ (ite (not (ite Verilog__main.tx_end_64_1_39_ true Verilog__main.tre_64_1_39_)) false true) Verilog__main.error_64_1_39_))) (= Verilog__main.data_out_64_2_39_ (ite Verilog__main.send_en_64_1_39_ (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_1_39_) (_ bv104 32)) (ite (= Verilog__main.next_bit_64_1_39_ true) false (ite (= Verilog__main.next_bit_64_1_39_ true) (= ((_ extract 7 7) Verilog__main.out_reg_64_1_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1_39_ false) (= ((_ extract 6 6) Verilog__main.out_reg_64_1_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1_39_ true) (= ((_ extract 5 5) Verilog__main.out_reg_64_1_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1_39_ false) (= ((_ extract 4 4) Verilog__main.out_reg_64_1_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1_39_ true) (= ((_ extract 3 3) Verilog__main.out_reg_64_1_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1_39_ false) (= ((_ extract 2 2) Verilog__main.out_reg_64_1_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1_39_ true) (= ((_ extract 1 1) Verilog__main.out_reg_64_1_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1_39_ false) (= ((_ extract 0 0) Verilog__main.out_reg_64_1_39_) (_ bv1 1)) (ite (= Verilog__main.next_bit_64_1_39_ false) true true)))))))))) true) true)) (= Verilog__main.S1_64_2_39_ (ite (= Verilog__main.S1_64_1_39_ false) true (ite (= Verilog__main.S1_64_1_39_ true) false (ite (= Verilog__main.S1_64_1_39_ false) true (ite (= Verilog__main.S1_64_1_39_ true) (ite Verilog__main.eoc_64_1_39_ true false) (ite (= Verilog__main.S1_64_1_39_ false) true (ite (= Verilog__main.S1_64_1_39_ true) false (ite (= Verilog__main.S1_64_1_39_ false) true (ite (= Verilog__main.S1_64_1_39_ true) (ite (not Verilog__main.rdy_64_1_39_) true false) Verilog__main.S1_64_1_39_))))))))) (= Verilog__main.S2_64_2_39_ (ite (= Verilog__main.S2_64_1_39_ false) (ite Verilog__main.send_data_64_1_39_ true false) (ite (= Verilog__main.S2_64_1_39_ true) false (ite (= Verilog__main.S2_64_1_39_ false) (ite (not Verilog__main.confirm_64_1_39_) false (ite (not Verilog__main.mpx_64_1_39_) true true)) (ite (= Verilog__main.S2_64_1_39_ true) false Verilog__main.S2_64_1_39_))))) (= Verilog__main.itfc_state_64_2_39_ (ite (= Verilog__main.itfc_state_64_1_39_ false) (ite Verilog__main.shot_64_1_39_ true false) (ite (= Verilog__main.itfc_state_64_1_39_ true) false (ite (= Verilog__main.itfc_state_64_1_39_ false) true (ite (= Verilog__main.itfc_state_64_1_39_ true) (ite Verilog__main.tx_end_64_1_39_ false Verilog__main.itfc_state_64_1_39_) Verilog__main.itfc_state_64_1_39_))))) (= Verilog__main.next_bit_64_2_39_ (ite Verilog__main.send_en_64_1_39_ (ite (bvugt ((_ zero_extend 22) Verilog__main.tx_conta_64_1_39_) (_ bv104 32)) (ite (= Verilog__main.next_bit_64_1_39_ true) true (ite (= Verilog__main.next_bit_64_1_39_ true) false (ite (= Verilog__main.next_bit_64_1_39_ false) true (ite (= Verilog__main.next_bit_64_1_39_ true) false (ite (= Verilog__main.next_bit_64_1_39_ false) true (ite (= Verilog__main.next_bit_64_1_39_ true) false (ite (= Verilog__main.next_bit_64_1_39_ false) true (ite (= Verilog__main.next_bit_64_1_39_ true) false (ite (= Verilog__main.next_bit_64_1_39_ false) false (ite (= Verilog__main.next_bit_64_1_39_ false) true Verilog__main.next_bit_64_1_39_)))))))))) Verilog__main.next_bit_64_1_39_) Verilog__main.next_bit_64_1_39_)) (= Verilog__main.mpx_64_2_39_ (ite (= Verilog__main.S2_64_1_39_ false) Verilog__main.mpx_64_1_39_ (ite (= Verilog__main.S2_64_1_39_ true) Verilog__main.mpx_64_1_39_ (ite (= Verilog__main.S2_64_1_39_ false) (ite (not Verilog__main.confirm_64_1_39_) Verilog__main.mpx_64_1_39_ (ite (not Verilog__main.mpx_64_1_39_) true false)) Verilog__main.mpx_64_1_39_)))) (= Verilog__main.rdy_64_2_39_ (ite (= Verilog__main.S2_64_1_39_ false) (ite Verilog__main.send_data_64_1_39_ true Verilog__main.rdy_64_1_39_) (ite (= Verilog__main.S2_64_1_39_ true) Verilog__main.rdy_64_1_39_ (ite (= Verilog__main.S2_64_1_39_ false) (ite (not Verilog__main.confirm_64_1_39_) Verilog__main.rdy_64_1_39_ (ite (not Verilog__main.mpx_64_1_39_) Verilog__main.rdy_64_1_39_ false)) Verilog__main.rdy_64_1_39_)))) (= Verilog__main.send_data_64_2_39_ (ite (= Verilog__main.S1_64_1_39_ false) Verilog__main.send_data_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ true) Verilog__main.send_data_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ false) Verilog__main.send_data_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ true) Verilog__main.send_data_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ false) Verilog__main.send_data_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ true) true (ite (= Verilog__main.S1_64_1_39_ false) Verilog__main.send_data_64_1_39_ (ite (= Verilog__main.S1_64_1_39_ true) (ite (not Verilog__main.rdy_64_1_39_) Verilog__main.send_data_64_1_39_ false) Verilog__main.send_data_64_1_39_))))))))) (= Verilog__main.confirm_64_2_39_ (ite (= Verilog__main.itfc_state_64_1_39_ false) (ite Verilog__main.shot_64_1_39_ false false) (ite (= Verilog__main.itfc_state_64_1_39_ true) Verilog__main.confirm_64_1_39_ (ite (= Verilog__main.itfc_state_64_1_39_ false) Verilog__main.confirm_64_1_39_ (ite (= Verilog__main.itfc_state_64_1_39_ true) (ite Verilog__main.tx_end_64_1_39_ true Verilog__main.confirm_64_1_39_) Verilog__main.confirm_64_1_39_))))) (= Verilog__main.shot_64_2_39_ (ite (= Verilog__main.S2_64_1_39_ false) Verilog__main.shot_64_1_39_ (ite (= Verilog__main.S2_64_1_39_ true) true (ite (= Verilog__main.S2_64_1_39_ false) (ite (not Verilog__main.confirm_64_1_39_) false Verilog__main.shot_64_1_39_) Verilog__main.shot_64_1_39_)))))) (or (and (= Verilog__main.send_en_64_3 Verilog__main.send_en_64_0_39_) (= Verilog__main.tre_64_3 Verilog__main.tre_64_0_39_) (= Verilog__main.out_reg_64_3 Verilog__main.out_reg_64_0_39_) (= Verilog__main.tx_end_64_3 Verilog__main.tx_end_64_0_39_) (= Verilog__main.send_64_3 Verilog__main.send_64_0_39_) (= Verilog__main.load_64_3 Verilog__main.load_64_0_39_) (= Verilog__main.tx_conta_64_3 Verilog__main.tx_conta_64_0_39_) (= Verilog__main.conta_tmp_64_3 Verilog__main.conta_tmp_64_0_39_) (= Verilog__main.soc_64_3 Verilog__main.soc_64_0_39_) (= Verilog__main.load_dato_64_3 Verilog__main.load_dato_64_0_39_) (= Verilog__main.add_mpx2_64_3 Verilog__main.add_mpx2_64_0_39_) (= Verilog__main.canale_64_3 Verilog__main.canale_64_0_39_) (= Verilog__main.mux_en_64_3 Verilog__main.mux_en_64_0_39_) (= Verilog__main.error_64_3 Verilog__main.error_64_0_39_) (= Verilog__main.data_out_64_3 Verilog__main.data_out_64_0_39_) (= Verilog__main.S1_64_3 Verilog__main.S1_64_0_39_) (= Verilog__main.S2_64_3 Verilog__main.S2_64_0_39_) (= Verilog__main.itfc_state_64_3 Verilog__main.itfc_state_64_0_39_) (= Verilog__main.next_bit_64_3 Verilog__main.next_bit_64_0_39_) (= Verilog__main.mpx_64_3 Verilog__main.mpx_64_0_39_) (= Verilog__main.rdy_64_3 Verilog__main.rdy_64_0_39_) (= Verilog__main.send_data_64_3 Verilog__main.send_data_64_0_39_) (= Verilog__main.confirm_64_3 Verilog__main.confirm_64_0_39_) (= Verilog__main.shot_64_3 Verilog__main.shot_64_0_39_)) (and (= Verilog__main.send_en_64_3 Verilog__main.send_en_64_1_39_) (= Verilog__main.tre_64_3 Verilog__main.tre_64_1_39_) (= Verilog__main.out_reg_64_3 Verilog__main.out_reg_64_1_39_) (= Verilog__main.tx_end_64_3 Verilog__main.tx_end_64_1_39_) (= Verilog__main.send_64_3 Verilog__main.send_64_1_39_) (= Verilog__main.load_64_3 Verilog__main.load_64_1_39_) (= Verilog__main.tx_conta_64_3 Verilog__main.tx_conta_64_1_39_) (= Verilog__main.conta_tmp_64_3 Verilog__main.conta_tmp_64_1_39_) (= Verilog__main.soc_64_3 Verilog__main.soc_64_1_39_) (= Verilog__main.load_dato_64_3 Verilog__main.load_dato_64_1_39_) (= Verilog__main.add_mpx2_64_3 Verilog__main.add_mpx2_64_1_39_) (= Verilog__main.canale_64_3 Verilog__main.canale_64_1_39_) (= Verilog__main.mux_en_64_3 Verilog__main.mux_en_64_1_39_) (= Verilog__main.error_64_3 Verilog__main.error_64_1_39_) (= Verilog__main.data_out_64_3 Verilog__main.data_out_64_1_39_) (= Verilog__main.S1_64_3 Verilog__main.S1_64_1_39_) (= Verilog__main.S2_64_3 Verilog__main.S2_64_1_39_) (= Verilog__main.itfc_state_64_3 Verilog__main.itfc_state_64_1_39_) (= Verilog__main.next_bit_64_3 Verilog__main.next_bit_64_1_39_) (= Verilog__main.mpx_64_3 Verilog__main.mpx_64_1_39_) (= Verilog__main.rdy_64_3 Verilog__main.rdy_64_1_39_) (= Verilog__main.send_data_64_3 Verilog__main.send_data_64_1_39_) (= Verilog__main.confirm_64_3 Verilog__main.confirm_64_1_39_) (= Verilog__main.shot_64_3 Verilog__main.shot_64_1_39_)) (and (= Verilog__main.send_en_64_3 Verilog__main.send_en_64_2_39_) (= Verilog__main.tre_64_3 Verilog__main.tre_64_2_39_) (= Verilog__main.out_reg_64_3 Verilog__main.out_reg_64_2_39_) (= Verilog__main.tx_end_64_3 Verilog__main.tx_end_64_2_39_) (= Verilog__main.send_64_3 Verilog__main.send_64_2_39_) (= Verilog__main.load_64_3 Verilog__main.load_64_2_39_) (= Verilog__main.tx_conta_64_3 Verilog__main.tx_conta_64_2_39_) (= Verilog__main.conta_tmp_64_3 Verilog__main.conta_tmp_64_2_39_) (= Verilog__main.soc_64_3 Verilog__main.soc_64_2_39_) (= Verilog__main.load_dato_64_3 Verilog__main.load_dato_64_2_39_) (= Verilog__main.add_mpx2_64_3 Verilog__main.add_mpx2_64_2_39_) (= Verilog__main.canale_64_3 Verilog__main.canale_64_2_39_) (= Verilog__main.mux_en_64_3 Verilog__main.mux_en_64_2_39_) (= Verilog__main.error_64_3 Verilog__main.error_64_2_39_) (= Verilog__main.data_out_64_3 Verilog__main.data_out_64_2_39_) (= Verilog__main.S1_64_3 Verilog__main.S1_64_2_39_) (= Verilog__main.S2_64_3 Verilog__main.S2_64_2_39_) (= Verilog__main.itfc_state_64_3 Verilog__main.itfc_state_64_2_39_) (= Verilog__main.next_bit_64_3 Verilog__main.next_bit_64_2_39_) (= Verilog__main.mpx_64_3 Verilog__main.mpx_64_2_39_) (= Verilog__main.rdy_64_3 Verilog__main.rdy_64_2_39_) (= Verilog__main.send_data_64_3 Verilog__main.send_data_64_2_39_) (= Verilog__main.confirm_64_3 Verilog__main.confirm_64_2_39_) (= Verilog__main.shot_64_3 Verilog__main.shot_64_2_39_))))) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ))
(check-sat)
(exit)
