Classic Timing Analyzer report for Contador
Tue Aug 27 22:29:15 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                         ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------+------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.576 ns                                       ; limpa                        ; flip_flop_D:Contador_1|q_not ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.212 ns                                      ; flip_flop_D:Contador_5|q     ; saida[4]                     ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.456 ns                                       ; limpa                        ; flip_flop_D:Contador_6|q_not ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_D:Contador_4|q_not ; flip_flop_D:Contador_4|q     ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; flip_flop_D:Contador_2|q_not ; flip_flop_D:Contador_2|q     ; clock      ; clock    ; 2            ;
; Total number of failed paths ;                                          ;               ;                                                ;                              ;                              ;            ;          ; 2            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_D:Contador_4|q_not ; flip_flop_D:Contador_4|q     ; clock      ; clock    ; None                        ; None                      ; 0.530 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_D:Contador_1|q_not ; flip_flop_D:Contador_1|q     ; clock      ; clock    ; None                        ; None                      ; 0.517 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_D:Contador_1|q_not ; flip_flop_D:Contador_1|q_not ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_D:Contador_4|q_not ; flip_flop_D:Contador_4|q_not ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_D:Contador_6|q_not ; flip_flop_D:Contador_6|q_not ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_D:Contador_3|q_not ; flip_flop_D:Contador_3|q     ; clock      ; clock    ; None                        ; None                      ; 0.420 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_D:Contador_6|q_not ; flip_flop_D:Contador_6|q     ; clock      ; clock    ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_D:Contador_2|q_not ; flip_flop_D:Contador_2|q_not ; clock      ; clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_D:Contador_3|q_not ; flip_flop_D:Contador_3|q_not ; clock      ; clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_D:Contador_5|q_not ; flip_flop_D:Contador_5|q_not ; clock      ; clock    ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                             ;
+------------------------------------------+------------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; flip_flop_D:Contador_2|q_not ; flip_flop_D:Contador_2|q ; clock      ; clock    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; flip_flop_D:Contador_5|q_not ; flip_flop_D:Contador_5|q ; clock      ; clock    ; None                       ; None                       ; 0.933 ns                 ;
+------------------------------------------+------------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------+
; tsu                                                                                 ;
+-------+--------------+------------+-------+------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                           ; To Clock ;
+-------+--------------+------------+-------+------------------------------+----------+
; N/A   ; None         ; 2.576 ns   ; limpa ; flip_flop_D:Contador_1|q_not ; clock    ;
; N/A   ; None         ; 1.628 ns   ; limpa ; flip_flop_D:Contador_2|q_not ; clock    ;
; N/A   ; None         ; 0.604 ns   ; limpa ; flip_flop_D:Contador_3|q_not ; clock    ;
; N/A   ; None         ; -0.975 ns  ; limpa ; flip_flop_D:Contador_4|q_not ; clock    ;
; N/A   ; None         ; -1.919 ns  ; limpa ; flip_flop_D:Contador_5|q_not ; clock    ;
; N/A   ; None         ; -4.217 ns  ; limpa ; flip_flop_D:Contador_6|q_not ; clock    ;
+-------+--------------+------------+-------+------------------------------+----------+


+--------------------------------------------------------------------------------------+
; tco                                                                                  ;
+-------+--------------+------------+--------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                     ; To       ; From Clock ;
+-------+--------------+------------+--------------------------+----------+------------+
; N/A   ; None         ; 14.212 ns  ; flip_flop_D:Contador_5|q ; saida[4] ; clock      ;
; N/A   ; None         ; 14.059 ns  ; flip_flop_D:Contador_2|q ; saida[1] ; clock      ;
; N/A   ; None         ; 13.596 ns  ; flip_flop_D:Contador_6|q ; saida[5] ; clock      ;
; N/A   ; None         ; 10.811 ns  ; flip_flop_D:Contador_4|q ; saida[3] ; clock      ;
; N/A   ; None         ; 9.347 ns   ; flip_flop_D:Contador_3|q ; saida[2] ; clock      ;
; N/A   ; None         ; 7.885 ns   ; flip_flop_D:Contador_1|q ; saida[0] ; clock      ;
+-------+--------------+------------+--------------------------+----------+------------+


+-------------------------------------------------------------------------------------------+
; th                                                                                        ;
+---------------+-------------+-----------+-------+------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                           ; To Clock ;
+---------------+-------------+-----------+-------+------------------------------+----------+
; N/A           ; None        ; 4.456 ns  ; limpa ; flip_flop_D:Contador_6|q_not ; clock    ;
; N/A           ; None        ; 2.158 ns  ; limpa ; flip_flop_D:Contador_5|q_not ; clock    ;
; N/A           ; None        ; 1.214 ns  ; limpa ; flip_flop_D:Contador_4|q_not ; clock    ;
; N/A           ; None        ; -0.365 ns ; limpa ; flip_flop_D:Contador_3|q_not ; clock    ;
; N/A           ; None        ; -1.389 ns ; limpa ; flip_flop_D:Contador_2|q_not ; clock    ;
; N/A           ; None        ; -2.337 ns ; limpa ; flip_flop_D:Contador_1|q_not ; clock    ;
+---------------+-------------+-----------+-------+------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Aug 27 22:29:15 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Contador -c Contador --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "flip_flop_D:Contador_5|q_not" as buffer
    Info: Detected ripple clock "flip_flop_D:Contador_4|q_not" as buffer
    Info: Detected ripple clock "flip_flop_D:Contador_3|q_not" as buffer
    Info: Detected ripple clock "flip_flop_D:Contador_2|q_not" as buffer
    Info: Detected ripple clock "flip_flop_D:Contador_1|q_not" as buffer
Info: Clock "clock" Internal fmax is restricted to 500.0 MHz between source register "flip_flop_D:Contador_4|q_not" and destination register "flip_flop_D:Contador_4|q"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.530 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N23; Fanout = 4; REG Node = 'flip_flop_D:Contador_4|q_not'
            Info: 2: + IC(0.322 ns) + CELL(0.053 ns) = 0.375 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 1; COMB Node = 'flip_flop_D:Contador_4|q~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.530 ns; Loc. = LCFF_X19_Y10_N21; Fanout = 1; REG Node = 'flip_flop_D:Contador_4|q'
            Info: Total cell delay = 0.208 ns ( 39.25 % )
            Info: Total interconnect delay = 0.322 ns ( 60.75 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 6.647 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'clock'
                Info: 2: + IC(1.700 ns) + CELL(0.712 ns) = 3.269 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1|q_not'
                Info: 3: + IC(0.236 ns) + CELL(0.712 ns) = 4.217 ns; Loc. = LCFF_X14_Y7_N29; Fanout = 4; REG Node = 'flip_flop_D:Contador_2|q_not'
                Info: 4: + IC(0.482 ns) + CELL(0.712 ns) = 5.411 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 4; REG Node = 'flip_flop_D:Contador_3|q_not'
                Info: 5: + IC(0.618 ns) + CELL(0.618 ns) = 6.647 ns; Loc. = LCFF_X19_Y10_N21; Fanout = 1; REG Node = 'flip_flop_D:Contador_4|q'
                Info: Total cell delay = 3.611 ns ( 54.33 % )
                Info: Total interconnect delay = 3.036 ns ( 45.67 % )
            Info: - Longest clock path from clock "clock" to source register is 6.647 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'clock'
                Info: 2: + IC(1.700 ns) + CELL(0.712 ns) = 3.269 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1|q_not'
                Info: 3: + IC(0.236 ns) + CELL(0.712 ns) = 4.217 ns; Loc. = LCFF_X14_Y7_N29; Fanout = 4; REG Node = 'flip_flop_D:Contador_2|q_not'
                Info: 4: + IC(0.482 ns) + CELL(0.712 ns) = 5.411 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 4; REG Node = 'flip_flop_D:Contador_3|q_not'
                Info: 5: + IC(0.618 ns) + CELL(0.618 ns) = 6.647 ns; Loc. = LCFF_X19_Y10_N23; Fanout = 4; REG Node = 'flip_flop_D:Contador_4|q_not'
                Info: Total cell delay = 3.611 ns ( 54.33 % )
                Info: Total interconnect delay = 3.036 ns ( 45.67 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "flip_flop_D:Contador_2|q_not" and destination pin or register "flip_flop_D:Contador_2|q" for clock "clock" (Hold time is 5.268 ns)
    Info: + Largest clock skew is 5.893 ns
        Info: + Longest clock path from clock "clock" to destination register is 10.016 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'clock'
            Info: 2: + IC(1.700 ns) + CELL(0.712 ns) = 3.269 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1|q_not'
            Info: 3: + IC(6.129 ns) + CELL(0.618 ns) = 10.016 ns; Loc. = LCFF_X18_Y7_N11; Fanout = 1; REG Node = 'flip_flop_D:Contador_2|q'
            Info: Total cell delay = 2.187 ns ( 21.84 % )
            Info: Total interconnect delay = 7.829 ns ( 78.16 % )
        Info: - Shortest clock path from clock "clock" to source register is 4.123 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'clock'
            Info: 2: + IC(1.700 ns) + CELL(0.712 ns) = 3.269 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1|q_not'
            Info: 3: + IC(0.236 ns) + CELL(0.618 ns) = 4.123 ns; Loc. = LCFF_X14_Y7_N29; Fanout = 4; REG Node = 'flip_flop_D:Contador_2|q_not'
            Info: Total cell delay = 2.187 ns ( 53.04 % )
            Info: Total interconnect delay = 1.936 ns ( 46.96 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y7_N29; Fanout = 4; REG Node = 'flip_flop_D:Contador_2|q_not'
        Info: 2: + IC(0.472 ns) + CELL(0.053 ns) = 0.525 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 1; COMB Node = 'flip_flop_D:Contador_2|q~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.680 ns; Loc. = LCFF_X18_Y7_N11; Fanout = 1; REG Node = 'flip_flop_D:Contador_2|q'
        Info: Total cell delay = 0.208 ns ( 30.59 % )
        Info: Total interconnect delay = 0.472 ns ( 69.41 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "flip_flop_D:Contador_1|q_not" (data pin = "limpa", clock pin = "clock") is 2.576 ns
    Info: + Longest pin to register delay is 5.661 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; PIN Node = 'limpa'
        Info: 2: + IC(4.061 ns) + CELL(0.746 ns) = 5.661 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1|q_not'
        Info: Total cell delay = 1.600 ns ( 28.26 % )
        Info: Total interconnect delay = 4.061 ns ( 71.74 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.175 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(1.700 ns) + CELL(0.618 ns) = 3.175 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1|q_not'
        Info: Total cell delay = 1.475 ns ( 46.46 % )
        Info: Total interconnect delay = 1.700 ns ( 53.54 % )
Info: tco from clock "clock" to destination pin "saida[4]" through register "flip_flop_D:Contador_5|q" is 14.212 ns
    Info: + Longest clock path from clock "clock" to source register is 10.425 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(1.700 ns) + CELL(0.712 ns) = 3.269 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1|q_not'
        Info: 3: + IC(0.236 ns) + CELL(0.712 ns) = 4.217 ns; Loc. = LCFF_X14_Y7_N29; Fanout = 4; REG Node = 'flip_flop_D:Contador_2|q_not'
        Info: 4: + IC(0.482 ns) + CELL(0.712 ns) = 5.411 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 4; REG Node = 'flip_flop_D:Contador_3|q_not'
        Info: 5: + IC(0.618 ns) + CELL(0.712 ns) = 6.741 ns; Loc. = LCFF_X19_Y10_N23; Fanout = 4; REG Node = 'flip_flop_D:Contador_4|q_not'
        Info: 6: + IC(3.066 ns) + CELL(0.618 ns) = 10.425 ns; Loc. = LCFF_X25_Y10_N19; Fanout = 1; REG Node = 'flip_flop_D:Contador_5|q'
        Info: Total cell delay = 4.323 ns ( 41.47 % )
        Info: Total interconnect delay = 6.102 ns ( 58.53 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.693 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y10_N19; Fanout = 1; REG Node = 'flip_flop_D:Contador_5|q'
        Info: 2: + IC(1.711 ns) + CELL(1.982 ns) = 3.693 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'saida[4]'
        Info: Total cell delay = 1.982 ns ( 53.67 % )
        Info: Total interconnect delay = 1.711 ns ( 46.33 % )
Info: th for register "flip_flop_D:Contador_6|q_not" (data pin = "limpa", clock pin = "clock") is 4.456 ns
    Info: + Longest clock path from clock "clock" to destination register is 10.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(1.700 ns) + CELL(0.712 ns) = 3.269 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1|q_not'
        Info: 3: + IC(0.236 ns) + CELL(0.712 ns) = 4.217 ns; Loc. = LCFF_X14_Y7_N29; Fanout = 4; REG Node = 'flip_flop_D:Contador_2|q_not'
        Info: 4: + IC(0.482 ns) + CELL(0.712 ns) = 5.411 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 4; REG Node = 'flip_flop_D:Contador_3|q_not'
        Info: 5: + IC(0.618 ns) + CELL(0.712 ns) = 6.741 ns; Loc. = LCFF_X19_Y10_N23; Fanout = 4; REG Node = 'flip_flop_D:Contador_4|q_not'
        Info: 6: + IC(0.236 ns) + CELL(0.712 ns) = 7.689 ns; Loc. = LCFF_X19_Y10_N1; Fanout = 3; REG Node = 'flip_flop_D:Contador_5|q_not'
        Info: 7: + IC(1.614 ns) + CELL(0.000 ns) = 9.303 ns; Loc. = CLKCTRL_G13; Fanout = 2; COMB Node = 'flip_flop_D:Contador_5|q_not~clkctrl'
        Info: 8: + IC(0.632 ns) + CELL(0.618 ns) = 10.553 ns; Loc. = LCFF_X13_Y22_N1; Fanout = 2; REG Node = 'flip_flop_D:Contador_6|q_not'
        Info: Total cell delay = 5.035 ns ( 47.71 % )
        Info: Total interconnect delay = 5.518 ns ( 52.29 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 6.246 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; PIN Node = 'limpa'
        Info: 2: + IC(4.646 ns) + CELL(0.746 ns) = 6.246 ns; Loc. = LCFF_X13_Y22_N1; Fanout = 2; REG Node = 'flip_flop_D:Contador_6|q_not'
        Info: Total cell delay = 1.600 ns ( 25.62 % )
        Info: Total interconnect delay = 4.646 ns ( 74.38 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Tue Aug 27 22:29:15 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


