Timing Analyzer report for VGA_Test
Sun May 07 11:37:57 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 85C Model Setup Summary
  8. Slow 1100mV 85C Model Hold Summary
  9. Slow 1100mV 85C Model Recovery Summary
 10. Slow 1100mV 85C Model Removal Summary
 11. Slow 1100mV 85C Model Minimum Pulse Width Summary
 12. Slow 1100mV 85C Model Metastability Summary
 13. Slow 1100mV 0C Model Fmax Summary
 14. Slow 1100mV 0C Model Setup Summary
 15. Slow 1100mV 0C Model Hold Summary
 16. Slow 1100mV 0C Model Recovery Summary
 17. Slow 1100mV 0C Model Removal Summary
 18. Slow 1100mV 0C Model Minimum Pulse Width Summary
 19. Slow 1100mV 0C Model Metastability Summary
 20. Fast 1100mV 85C Model Setup Summary
 21. Fast 1100mV 85C Model Hold Summary
 22. Fast 1100mV 85C Model Recovery Summary
 23. Fast 1100mV 85C Model Removal Summary
 24. Fast 1100mV 85C Model Minimum Pulse Width Summary
 25. Fast 1100mV 85C Model Metastability Summary
 26. Fast 1100mV 0C Model Setup Summary
 27. Fast 1100mV 0C Model Hold Summary
 28. Fast 1100mV 0C Model Recovery Summary
 29. Fast 1100mV 0C Model Removal Summary
 30. Fast 1100mV 0C Model Minimum Pulse Width Summary
 31. Fast 1100mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1100mv 0c Model)
 36. Signal Integrity Metrics (Slow 1100mv 85c Model)
 37. Signal Integrity Metrics (Fast 1100mv 0c Model)
 38. Signal Integrity Metrics (Fast 1100mv 85c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths Summary
 46. Clock Status Summary
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Unconstrained Input Ports
 50. Unconstrained Output Ports
 51. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; VGA_Test                                            ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CEBA4F23C7                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.74        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.0%      ;
;     Processor 3            ;   5.9%      ;
;     Processor 4            ;   5.8%      ;
;     Processor 5            ;   4.7%      ;
;     Processor 6            ;   4.7%      ;
;     Processor 7            ;   4.7%      ;
;     Processor 8            ;   4.7%      ;
;     Processor 9            ;   4.7%      ;
;     Processor 10           ;   4.7%      ;
;     Processor 11           ;   4.7%      ;
;     Processor 12           ;   4.7%      ;
;     Processor 13           ;   4.7%      ;
;     Processor 14           ;   4.7%      ;
;     Processor 15           ;   4.6%      ;
;     Processor 16           ;   4.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; CLK                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                ;
; Div:div_design|t_clkDiv            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Div:div_design|t_clkDiv }            ;
; pb2                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pb2 }                                ;
; VGA_SYNC:vga_design|horiz_sync_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { VGA_SYNC:vga_design|horiz_sync_out } ;
; VGA_SYNC:vga_design|vert_sync_out  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { VGA_SYNC:vga_design|vert_sync_out }  ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+--------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                       ;
+------------+-----------------+------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note ;
+------------+-----------------+------------------------------------+------+
; 143.72 MHz ; 143.72 MHz      ; VGA_SYNC:vga_design|vert_sync_out  ;      ;
; 156.03 MHz ; 156.03 MHz      ; Div:div_design|t_clkDiv            ;      ;
; 183.32 MHz ; 183.32 MHz      ; VGA_SYNC:vga_design|horiz_sync_out ;      ;
+------------+-----------------+------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                         ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; VGA_SYNC:vga_design|vert_sync_out  ; -5.958 ; -131.063      ;
; Div:div_design|t_clkDiv            ; -5.409 ; -295.753      ;
; VGA_SYNC:vga_design|horiz_sync_out ; -4.503 ; -379.149      ;
; pb2                                ; -3.710 ; -30.974       ;
; CLK                                ; -2.437 ; -2.437        ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                         ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; Div:div_design|t_clkDiv            ; 0.616 ; 0.000         ;
; VGA_SYNC:vga_design|horiz_sync_out ; 0.640 ; 0.000         ;
; pb2                                ; 0.642 ; 0.000         ;
; CLK                                ; 0.669 ; 0.000         ;
; VGA_SYNC:vga_design|vert_sync_out  ; 0.969 ; 0.000         ;
+------------------------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; Div:div_design|t_clkDiv ; -2.815 ; -21.041       ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1100mV 85C Model Removal Summary           ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; Div:div_design|t_clkDiv ; 1.390 ; 0.000         ;
+-------------------------+-------+---------------+


+-------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary           ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; VGA_SYNC:vga_design|horiz_sync_out ; -0.538 ; -79.718       ;
; Div:div_design|t_clkDiv            ; -0.538 ; -72.790       ;
; VGA_SYNC:vga_design|vert_sync_out  ; -0.538 ; -24.613       ;
; CLK                                ; -0.538 ; -0.930        ;
; pb2                                ; 0.093  ; 0.000         ;
+------------------------------------+--------+---------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                        ;
+------------+-----------------+------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note ;
+------------+-----------------+------------------------------------+------+
; 136.44 MHz ; 136.44 MHz      ; VGA_SYNC:vga_design|vert_sync_out  ;      ;
; 155.4 MHz  ; 155.4 MHz       ; Div:div_design|t_clkDiv            ;      ;
; 184.3 MHz  ; 184.3 MHz       ; VGA_SYNC:vga_design|horiz_sync_out ;      ;
+------------+-----------------+------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                          ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; VGA_SYNC:vga_design|vert_sync_out  ; -6.329 ; -136.769      ;
; Div:div_design|t_clkDiv            ; -5.435 ; -289.769      ;
; VGA_SYNC:vga_design|horiz_sync_out ; -4.553 ; -363.795      ;
; pb2                                ; -3.465 ; -29.057       ;
; CLK                                ; -2.322 ; -2.322        ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                          ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; pb2                                ; 0.301 ; 0.000         ;
; CLK                                ; 0.601 ; 0.000         ;
; Div:div_design|t_clkDiv            ; 0.610 ; 0.000         ;
; VGA_SYNC:vga_design|horiz_sync_out ; 0.617 ; 0.000         ;
; VGA_SYNC:vga_design|vert_sync_out  ; 1.001 ; 0.000         ;
+------------------------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary            ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; Div:div_design|t_clkDiv ; -2.790 ; -20.965       ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1100mV 0C Model Removal Summary            ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; Div:div_design|t_clkDiv ; 1.417 ; 0.000         ;
+-------------------------+-------+---------------+


+-------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary            ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; VGA_SYNC:vga_design|horiz_sync_out ; -0.538 ; -78.567       ;
; Div:div_design|t_clkDiv            ; -0.538 ; -70.688       ;
; VGA_SYNC:vga_design|vert_sync_out  ; -0.538 ; -24.443       ;
; CLK                                ; -0.538 ; -0.923        ;
; pb2                                ; 0.157  ; 0.000         ;
+------------------------------------+--------+---------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                         ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; VGA_SYNC:vga_design|vert_sync_out  ; -2.740 ; -54.510       ;
; VGA_SYNC:vga_design|horiz_sync_out ; -2.605 ; -176.359      ;
; Div:div_design|t_clkDiv            ; -2.468 ; -135.348      ;
; pb2                                ; -2.024 ; -16.556       ;
; CLK                                ; -1.700 ; -1.700        ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                         ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; VGA_SYNC:vga_design|horiz_sync_out ; 0.072 ; 0.000         ;
; Div:div_design|t_clkDiv            ; 0.148 ; 0.000         ;
; pb2                                ; 0.335 ; 0.000         ;
; VGA_SYNC:vga_design|vert_sync_out  ; 0.401 ; 0.000         ;
; CLK                                ; 0.672 ; 0.000         ;
+------------------------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; Div:div_design|t_clkDiv ; -1.709 ; -12.688       ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast 1100mV 85C Model Removal Summary           ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; Div:div_design|t_clkDiv ; 0.495 ; 0.000         ;
+-------------------------+-------+---------------+


+-------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary           ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLK                                ; -0.392 ; -0.433        ;
; pb2                                ; -0.120 ; -1.406        ;
; Div:div_design|t_clkDiv            ; -0.059 ; -0.771        ;
; VGA_SYNC:vga_design|horiz_sync_out ; -0.043 ; -0.546        ;
; VGA_SYNC:vga_design|vert_sync_out  ; 0.066  ; 0.000         ;
+------------------------------------+--------+---------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                          ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; VGA_SYNC:vga_design|horiz_sync_out ; -2.480 ; -157.900      ;
; VGA_SYNC:vga_design|vert_sync_out  ; -2.379 ; -48.128       ;
; Div:div_design|t_clkDiv            ; -2.201 ; -120.217      ;
; pb2                                ; -1.605 ; -12.845       ;
; CLK                                ; -1.410 ; -1.410        ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                          ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; VGA_SYNC:vga_design|horiz_sync_out ; 0.027 ; 0.000         ;
; Div:div_design|t_clkDiv            ; 0.080 ; 0.000         ;
; pb2                                ; 0.088 ; 0.000         ;
; VGA_SYNC:vga_design|vert_sync_out  ; 0.374 ; 0.000         ;
; CLK                                ; 0.456 ; 0.000         ;
+------------------------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary            ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; Div:div_design|t_clkDiv ; -1.652 ; -12.510       ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast 1100mV 0C Model Removal Summary            ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; Div:div_design|t_clkDiv ; 0.515 ; 0.000         ;
+-------------------------+-------+---------------+


+-------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary            ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLK                                ; -0.364 ; -0.387        ;
; pb2                                ; -0.084 ; -0.901        ;
; Div:div_design|t_clkDiv            ; -0.006 ; -0.006        ;
; VGA_SYNC:vga_design|horiz_sync_out ; 0.003  ; 0.000         ;
; VGA_SYNC:vga_design|vert_sync_out  ; 0.084  ; 0.000         ;
+------------------------------------+--------+---------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+-------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                               ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                    ; -6.329   ; 0.027 ; -2.815   ; 0.495   ; -0.538              ;
;  CLK                                ; -2.437   ; 0.456 ; N/A      ; N/A     ; -0.538              ;
;  Div:div_design|t_clkDiv            ; -5.435   ; 0.080 ; -2.815   ; 0.495   ; -0.538              ;
;  VGA_SYNC:vga_design|horiz_sync_out ; -4.553   ; 0.027 ; N/A      ; N/A     ; -0.538              ;
;  VGA_SYNC:vga_design|vert_sync_out  ; -6.329   ; 0.374 ; N/A      ; N/A     ; -0.538              ;
;  pb2                                ; -3.710   ; 0.088 ; N/A      ; N/A     ; -0.120              ;
; Design-wide TNS                     ; -839.376 ; 0.0   ; -21.041  ; 0.0     ; -178.051            ;
;  CLK                                ; -2.437   ; 0.000 ; N/A      ; N/A     ; -0.930              ;
;  Div:div_design|t_clkDiv            ; -295.753 ; 0.000 ; -21.041  ; 0.000   ; -72.790             ;
;  VGA_SYNC:vga_design|horiz_sync_out ; -379.149 ; 0.000 ; N/A      ; N/A     ; -79.718             ;
;  VGA_SYNC:vga_design|vert_sync_out  ; -136.769 ; 0.000 ; N/A      ; N/A     ; -24.613             ;
;  pb2                                ; -30.974  ; 0.000 ; N/A      ; N/A     ; -1.406              ;
+-------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; red_out        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green_out      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue_out       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; horiz_sync_out ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vert_sync_out  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------+
; Input Transition Times                                 ;
+-----+--------------+-----------------+-----------------+
; Pin ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----+--------------+-----------------+-----------------+
; CLK ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb2 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pb1 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; red_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.15e-07 V                   ; 2.41 V              ; -0.0492 V           ; 0.181 V                              ; 0.116 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.15e-07 V                  ; 2.41 V             ; -0.0492 V          ; 0.181 V                             ; 0.116 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; No                        ; Yes                       ;
; green_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.88e-07 V                   ; 2.35 V              ; -0.0185 V           ; 0.153 V                              ; 0.099 V                              ; 4.6e-10 s                   ; 4.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.88e-07 V                  ; 2.35 V             ; -0.0185 V          ; 0.153 V                             ; 0.099 V                             ; 4.6e-10 s                  ; 4.48e-10 s                 ; No                        ; Yes                       ;
; blue_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.88e-07 V                   ; 2.35 V              ; -0.0185 V           ; 0.153 V                              ; 0.099 V                              ; 4.6e-10 s                   ; 4.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.88e-07 V                  ; 2.35 V             ; -0.0185 V          ; 0.153 V                             ; 0.099 V                             ; 4.6e-10 s                  ; 4.48e-10 s                 ; No                        ; Yes                       ;
; horiz_sync_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.15e-07 V                   ; 2.41 V              ; -0.0492 V           ; 0.181 V                              ; 0.116 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.15e-07 V                  ; 2.41 V             ; -0.0492 V          ; 0.181 V                             ; 0.116 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; No                        ; Yes                       ;
; vert_sync_out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.15e-07 V                   ; 2.41 V              ; -0.0495 V           ; 0.18 V                               ; 0.115 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.15e-07 V                  ; 2.41 V             ; -0.0495 V          ; 0.18 V                              ; 0.115 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; red_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.52e-05 V                   ; 2.38 V              ; -0.032 V            ; 0.204 V                              ; 0.181 V                              ; 4.74e-10 s                  ; 4.85e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.52e-05 V                  ; 2.38 V             ; -0.032 V           ; 0.204 V                             ; 0.181 V                             ; 4.74e-10 s                 ; 4.85e-10 s                 ; No                        ; Yes                       ;
; green_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.27e-05 V                   ; 2.34 V              ; -0.0089 V           ; 0.206 V                              ; 0.058 V                              ; 4.97e-10 s                  ; 5.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.27e-05 V                  ; 2.34 V             ; -0.0089 V          ; 0.206 V                             ; 0.058 V                             ; 4.97e-10 s                 ; 5.13e-10 s                 ; Yes                       ; Yes                       ;
; blue_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.27e-05 V                   ; 2.34 V              ; -0.0089 V           ; 0.206 V                              ; 0.058 V                              ; 4.97e-10 s                  ; 5.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.27e-05 V                  ; 2.34 V             ; -0.0089 V          ; 0.206 V                             ; 0.058 V                             ; 4.97e-10 s                 ; 5.13e-10 s                 ; Yes                       ; Yes                       ;
; horiz_sync_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.52e-05 V                   ; 2.38 V              ; -0.032 V            ; 0.204 V                              ; 0.181 V                              ; 4.74e-10 s                  ; 4.85e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.52e-05 V                  ; 2.38 V             ; -0.032 V           ; 0.204 V                             ; 0.181 V                             ; 4.74e-10 s                 ; 4.85e-10 s                 ; No                        ; Yes                       ;
; vert_sync_out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.52e-05 V                   ; 2.38 V              ; -0.0315 V           ; 0.205 V                              ; 0.182 V                              ; 4.74e-10 s                  ; 4.85e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.52e-05 V                  ; 2.38 V             ; -0.0315 V          ; 0.205 V                             ; 0.182 V                             ; 4.74e-10 s                 ; 4.85e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; red_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; green_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; blue_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; horiz_sync_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; vert_sync_out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; red_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; green_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; blue_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; horiz_sync_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; vert_sync_out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; Div:div_design|t_clkDiv            ; CLK                                ; 1        ; 1        ; 0        ; 0        ;
; Div:div_design|t_clkDiv            ; Div:div_design|t_clkDiv            ; 1854     ; 0        ; 0        ; 0        ;
; pb2                                ; Div:div_design|t_clkDiv            ; 42       ; 21       ; 0        ; 0        ;
; VGA_SYNC:vga_design|horiz_sync_out ; Div:div_design|t_clkDiv            ; 396      ; 0        ; 0        ; 0        ;
; VGA_SYNC:vga_design|vert_sync_out  ; Div:div_design|t_clkDiv            ; 130      ; 0        ; 0        ; 0        ;
; Div:div_design|t_clkDiv            ; pb2                                ; 9        ; 0        ; 0        ; 0        ;
; Div:div_design|t_clkDiv            ; VGA_SYNC:vga_design|horiz_sync_out ; 54       ; 0        ; 0        ; 0        ;
; pb2                                ; VGA_SYNC:vga_design|horiz_sync_out ; 54       ; 27       ; 0        ; 0        ;
; VGA_SYNC:vga_design|horiz_sync_out ; VGA_SYNC:vga_design|horiz_sync_out ; 2415     ; 0        ; 0        ; 0        ;
; VGA_SYNC:vga_design|vert_sync_out  ; VGA_SYNC:vga_design|vert_sync_out  ; 16743    ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; Div:div_design|t_clkDiv            ; CLK                                ; 1        ; 1        ; 0        ; 0        ;
; Div:div_design|t_clkDiv            ; Div:div_design|t_clkDiv            ; 1854     ; 0        ; 0        ; 0        ;
; pb2                                ; Div:div_design|t_clkDiv            ; 42       ; 21       ; 0        ; 0        ;
; VGA_SYNC:vga_design|horiz_sync_out ; Div:div_design|t_clkDiv            ; 396      ; 0        ; 0        ; 0        ;
; VGA_SYNC:vga_design|vert_sync_out  ; Div:div_design|t_clkDiv            ; 130      ; 0        ; 0        ; 0        ;
; Div:div_design|t_clkDiv            ; pb2                                ; 9        ; 0        ; 0        ; 0        ;
; Div:div_design|t_clkDiv            ; VGA_SYNC:vga_design|horiz_sync_out ; 54       ; 0        ; 0        ; 0        ;
; pb2                                ; VGA_SYNC:vga_design|horiz_sync_out ; 54       ; 27       ; 0        ; 0        ;
; VGA_SYNC:vga_design|horiz_sync_out ; VGA_SYNC:vga_design|horiz_sync_out ; 2415     ; 0        ; 0        ; 0        ;
; VGA_SYNC:vga_design|vert_sync_out  ; VGA_SYNC:vga_design|vert_sync_out  ; 16743    ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------+
; Recovery Transfers                                                               ;
+------------+-------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------+----------+----------+----------+----------+
; pb2        ; Div:div_design|t_clkDiv ; 9        ; 9        ; 0        ; 0        ;
+------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------+
; Removal Transfers                                                                ;
+------------+-------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------+----------+----------+----------+----------+
; pb2        ; Div:div_design|t_clkDiv ; 9        ; 9        ; 0        ; 0        ;
+------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                         ;
+------------------------------------+------------------------------------+------+-------------+
; Target                             ; Clock                              ; Type ; Status      ;
+------------------------------------+------------------------------------+------+-------------+
; CLK                                ; CLK                                ; Base ; Constrained ;
; Div:div_design|t_clkDiv            ; Div:div_design|t_clkDiv            ; Base ; Constrained ;
; VGA_SYNC:vga_design|horiz_sync_out ; VGA_SYNC:vga_design|horiz_sync_out ; Base ; Constrained ;
; VGA_SYNC:vga_design|vert_sync_out  ; VGA_SYNC:vga_design|vert_sync_out  ; Base ; Constrained ;
; pb2                                ; pb2                                ; Base ; Constrained ;
+------------------------------------+------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; pb1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; blue_out       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green_out      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; horiz_sync_out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red_out        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vert_sync_out  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; pb1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; blue_out       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green_out      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; horiz_sync_out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red_out        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vert_sync_out  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 07 11:37:52 2023
Info: Command: quartus_sta VGA_Test -c VGA_Test
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 24 assignments for entity "DE0_CV_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Div:div_design|t_clkDiv Div:div_design|t_clkDiv
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name VGA_SYNC:vga_design|vert_sync_out VGA_SYNC:vga_design|vert_sync_out
    Info (332105): create_clock -period 1.000 -name VGA_SYNC:vga_design|horiz_sync_out VGA_SYNC:vga_design|horiz_sync_out
    Info (332105): create_clock -period 1.000 -name pb2 pb2
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.958
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.958            -131.063 VGA_SYNC:vga_design|vert_sync_out 
    Info (332119):    -5.409            -295.753 Div:div_design|t_clkDiv 
    Info (332119):    -4.503            -379.149 VGA_SYNC:vga_design|horiz_sync_out 
    Info (332119):    -3.710             -30.974 pb2 
    Info (332119):    -2.437              -2.437 CLK 
Info (332146): Worst-case hold slack is 0.616
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.616               0.000 Div:div_design|t_clkDiv 
    Info (332119):     0.640               0.000 VGA_SYNC:vga_design|horiz_sync_out 
    Info (332119):     0.642               0.000 pb2 
    Info (332119):     0.669               0.000 CLK 
    Info (332119):     0.969               0.000 VGA_SYNC:vga_design|vert_sync_out 
Info (332146): Worst-case recovery slack is -2.815
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.815             -21.041 Div:div_design|t_clkDiv 
Info (332146): Worst-case removal slack is 1.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.390               0.000 Div:div_design|t_clkDiv 
Info (332146): Worst-case minimum pulse width slack is -0.538
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.538             -79.718 VGA_SYNC:vga_design|horiz_sync_out 
    Info (332119):    -0.538             -72.790 Div:div_design|t_clkDiv 
    Info (332119):    -0.538             -24.613 VGA_SYNC:vga_design|vert_sync_out 
    Info (332119):    -0.538              -0.930 CLK 
    Info (332119):     0.093               0.000 pb2 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.329            -136.769 VGA_SYNC:vga_design|vert_sync_out 
    Info (332119):    -5.435            -289.769 Div:div_design|t_clkDiv 
    Info (332119):    -4.553            -363.795 VGA_SYNC:vga_design|horiz_sync_out 
    Info (332119):    -3.465             -29.057 pb2 
    Info (332119):    -2.322              -2.322 CLK 
Info (332146): Worst-case hold slack is 0.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.301               0.000 pb2 
    Info (332119):     0.601               0.000 CLK 
    Info (332119):     0.610               0.000 Div:div_design|t_clkDiv 
    Info (332119):     0.617               0.000 VGA_SYNC:vga_design|horiz_sync_out 
    Info (332119):     1.001               0.000 VGA_SYNC:vga_design|vert_sync_out 
Info (332146): Worst-case recovery slack is -2.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.790             -20.965 Div:div_design|t_clkDiv 
Info (332146): Worst-case removal slack is 1.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.417               0.000 Div:div_design|t_clkDiv 
Info (332146): Worst-case minimum pulse width slack is -0.538
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.538             -78.567 VGA_SYNC:vga_design|horiz_sync_out 
    Info (332119):    -0.538             -70.688 Div:div_design|t_clkDiv 
    Info (332119):    -0.538             -24.443 VGA_SYNC:vga_design|vert_sync_out 
    Info (332119):    -0.538              -0.923 CLK 
    Info (332119):     0.157               0.000 pb2 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.740
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.740             -54.510 VGA_SYNC:vga_design|vert_sync_out 
    Info (332119):    -2.605            -176.359 VGA_SYNC:vga_design|horiz_sync_out 
    Info (332119):    -2.468            -135.348 Div:div_design|t_clkDiv 
    Info (332119):    -2.024             -16.556 pb2 
    Info (332119):    -1.700              -1.700 CLK 
Info (332146): Worst-case hold slack is 0.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.072               0.000 VGA_SYNC:vga_design|horiz_sync_out 
    Info (332119):     0.148               0.000 Div:div_design|t_clkDiv 
    Info (332119):     0.335               0.000 pb2 
    Info (332119):     0.401               0.000 VGA_SYNC:vga_design|vert_sync_out 
    Info (332119):     0.672               0.000 CLK 
Info (332146): Worst-case recovery slack is -1.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.709             -12.688 Div:div_design|t_clkDiv 
Info (332146): Worst-case removal slack is 0.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.495               0.000 Div:div_design|t_clkDiv 
Info (332146): Worst-case minimum pulse width slack is -0.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.392              -0.433 CLK 
    Info (332119):    -0.120              -1.406 pb2 
    Info (332119):    -0.059              -0.771 Div:div_design|t_clkDiv 
    Info (332119):    -0.043              -0.546 VGA_SYNC:vga_design|horiz_sync_out 
    Info (332119):     0.066               0.000 VGA_SYNC:vga_design|vert_sync_out 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.480
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.480            -157.900 VGA_SYNC:vga_design|horiz_sync_out 
    Info (332119):    -2.379             -48.128 VGA_SYNC:vga_design|vert_sync_out 
    Info (332119):    -2.201            -120.217 Div:div_design|t_clkDiv 
    Info (332119):    -1.605             -12.845 pb2 
    Info (332119):    -1.410              -1.410 CLK 
Info (332146): Worst-case hold slack is 0.027
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.027               0.000 VGA_SYNC:vga_design|horiz_sync_out 
    Info (332119):     0.080               0.000 Div:div_design|t_clkDiv 
    Info (332119):     0.088               0.000 pb2 
    Info (332119):     0.374               0.000 VGA_SYNC:vga_design|vert_sync_out 
    Info (332119):     0.456               0.000 CLK 
Info (332146): Worst-case recovery slack is -1.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.652             -12.510 Div:div_design|t_clkDiv 
Info (332146): Worst-case removal slack is 0.515
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.515               0.000 Div:div_design|t_clkDiv 
Info (332146): Worst-case minimum pulse width slack is -0.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.364              -0.387 CLK 
    Info (332119):    -0.084              -0.901 pb2 
    Info (332119):    -0.006              -0.006 Div:div_design|t_clkDiv 
    Info (332119):     0.003               0.000 VGA_SYNC:vga_design|horiz_sync_out 
    Info (332119):     0.084               0.000 VGA_SYNC:vga_design|vert_sync_out 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 5210 megabytes
    Info: Processing ended: Sun May 07 11:37:57 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:08


