

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out'
================================================================
* Date:           Thu Sep 12 16:26:55 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.067 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1777|     1777|  8.885 us|  8.885 us|  1777|  1777|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_953_1_VITIS_LOOP_954_2  |     1776|     1776|       111|          -|          -|    16|        no|
        | + VITIS_LOOP_882_1                  |       40|       40|        20|          -|          -|     2|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_C_drain_PE_0_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_0_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%local_C = alloca i64 1" [src/kernel_kernel.cpp:949]   --->   Operation 14 'alloca' 'local_C' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln950 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_C, i64 666, i64 22, i64 18446744073709551615" [src/kernel_kernel.cpp:950]   --->   Operation 15 'specmemcore' 'specmemcore_ln950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln953 = store i5 0, i5 %indvar_flatten20" [src/kernel_kernel.cpp:953]   --->   Operation 16 'store' 'store_ln953' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln953 = br void %entry2.i" [src/kernel_kernel.cpp:953]   --->   Operation 17 'br' 'br_ln953' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i5 %indvar_flatten20" [src/kernel_kernel.cpp:953]   --->   Operation 18 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.70ns)   --->   "%icmp_ln953 = icmp_eq  i5 %indvar_flatten20_load, i5 16" [src/kernel_kernel.cpp:953]   --->   Operation 19 'icmp' 'icmp_ln953' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln953 = add i5 %indvar_flatten20_load, i5 1" [src/kernel_kernel.cpp:953]   --->   Operation 20 'add' 'add_ln953' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln953 = br i1 %icmp_ln953, void %for.inc22, void %for.end24" [src/kernel_kernel.cpp:953]   --->   Operation 21 'br' 'br_ln953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_138 = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty_138' <Predicate = (!icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_, i128 %local_C, i32 %fifo_C_drain_PE_0_1"   --->   Operation 23 'call' 'call_ln0' <Predicate = (!icmp_ln953)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln976 = ret" [src/kernel_kernel.cpp:976]   --->   Operation 24 'ret' 'ret_ln976' <Predicate = (icmp_ln953)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_, i128 %local_C, i32 %fifo_C_drain_PE_0_1"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_953_1_VITIS_LOOP_954_2_str"   --->   Operation 26 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln954 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/kernel_kernel.cpp:954]   --->   Operation 28 'specloopname' 'specloopname_ln954' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_139 = wait i32 @_ssdm_op_Wait"   --->   Operation 29 'wait' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln882 = br void %for.body.i" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966]   --->   Operation 30 'br' 'br_ln882' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.82>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%c4 = phi i2 %c4_1, void %if.end.i, i2 0, void %for.inc22"   --->   Operation 31 'phi' 'c4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.43ns)   --->   "%icmp_ln882 = icmp_eq  i2 %c4, i2 2" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966]   --->   Operation 32 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.43ns)   --->   "%c4_1 = add i2 %c4, i2 1" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966]   --->   Operation 33 'add' 'c4_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln882 = br i1 %icmp_ln882, void %for.body.i.split, void %for.inc" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966]   --->   Operation 34 'br' 'br_ln882' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln882 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln882' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln882 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966]   --->   Operation 36 'specloopname' 'specloopname_ln882' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.43ns)   --->   "%icmp_ln884 = icmp_eq  i2 %c4, i2 0" [src/kernel_kernel.cpp:884->src/kernel_kernel.cpp:966]   --->   Operation 37 'icmp' 'icmp_ln884' <Predicate = (!icmp_ln882)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 38 'wait' 'empty' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln884 = br i1 %icmp_ln884, void %for.body26.i.preheader, void %for.body9.i.preheader" [src/kernel_kernel.cpp:884->src/kernel_kernel.cpp:966]   --->   Operation 39 'br' 'br_ln884' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0"   --->   Operation 40 'call' 'call_ln0' <Predicate = (!icmp_ln882 & !icmp_ln884)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_, i128 %local_C, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0"   --->   Operation 41 'call' 'call_ln0' <Predicate = (!icmp_ln882 & icmp_ln884)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln954 = store i5 %add_ln953, i5 %indvar_flatten20" [src/kernel_kernel.cpp:954]   --->   Operation 42 'store' 'store_ln954' <Predicate = (icmp_ln882)> <Delay = 0.38>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln954 = br void %entry2.i" [src/kernel_kernel.cpp:954]   --->   Operation 43 'br' 'br_ln954' <Predicate = (icmp_ln882)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0"   --->   Operation 44 'call' 'call_ln0' <Predicate = (!icmp_ln884)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!icmp_ln884)> <Delay = 0.00>
ST_6 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_, i128 %local_C, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0"   --->   Operation 46 'call' 'call_ln0' <Predicate = (icmp_ln884)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = (icmp_ln884)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln882 = br void %for.body.i" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966]   --->   Operation 48 'br' 'br_ln882' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten20') [4]  (0.000 ns)
	'store' operation ('store_ln953', src/kernel_kernel.cpp:953) of constant 0 on local variable 'indvar_flatten20' [13]  (0.387 ns)

 <State 2>: 0.707ns
The critical path consists of the following:
	'load' operation ('indvar_flatten20_load', src/kernel_kernel.cpp:953) on local variable 'indvar_flatten20' [16]  (0.000 ns)
	'icmp' operation ('icmp_ln953', src/kernel_kernel.cpp:953) [17]  (0.707 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c4') with incoming values : ('c4', src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966) [29]  (0.387 ns)

 <State 5>: 0.823ns
The critical path consists of the following:
	'phi' operation ('c4') with incoming values : ('c4', src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966) [29]  (0.000 ns)
	'icmp' operation ('icmp_ln882', src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966) [30]  (0.436 ns)
	blocking operation 0.387 ns on control path)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
