==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.stbtestsprereleasestb_lib.h_stb_from_utf8_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:02:48 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 9045 ; free virtual = 38805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:02:48 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 9045 ; free virtual = 38805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:02:56 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 9044 ; free virtual = 38804
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-75] extr_.stbtestsprereleasestb_lib.h_stb_from_utf8_with_main.c:17: function 'stb_from_utf8' returns a pointer value; please inline this function or change return to an argument.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
ERROR: [HLS 200-70] The name 'proj_extr_.stbtools..stb.h_stb_from_utf8_with_main/' contains illegal character '/' 
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.stbtestsprereleasestb_lib.h_stb_from_utf8_with_main.c/sol'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file extr_.stbtestsprereleasestb_lib.h_stb_from_utf8_with_main.c; skipping it.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.tenginesrccorengx_parse.c_ngx_parse_time_with_main.c'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.tenginesrccorengx_parse.c_ngx_parse_time_with_main.c/sol'.
