=====
SETUP
19.311
6.535
25.846
u_msx_slot/ff_address_1_s0
2.601
2.833
u_msx_slot/n124_s2
3.787
4.158
u_test_controller/n44_s0
5.623
6.172
u_test_controller/ff_latch_0_s0
6.535
=====
SETUP
19.311
6.535
25.846
u_msx_slot/ff_address_1_s0
2.601
2.833
u_msx_slot/n124_s2
3.787
4.158
u_test_controller/n44_s0
5.623
6.172
u_test_controller/ff_latch_1_s0
6.535
=====
SETUP
19.311
6.535
25.846
u_msx_slot/ff_address_1_s0
2.601
2.833
u_msx_slot/n124_s2
3.787
4.158
u_test_controller/n44_s0
5.623
6.172
u_test_controller/ff_latch_2_s0
6.535
=====
SETUP
19.311
6.535
25.846
u_msx_slot/ff_address_1_s0
2.601
2.833
u_msx_slot/n124_s2
3.787
4.158
u_test_controller/n44_s0
5.623
6.172
u_test_controller/ff_latch_3_s0
6.535
=====
SETUP
19.311
6.535
25.846
u_msx_slot/ff_address_1_s0
2.601
2.833
u_msx_slot/n124_s2
3.787
4.158
u_test_controller/n44_s0
5.623
6.172
u_test_controller/ff_latch_4_s0
6.535
=====
SETUP
19.469
6.377
25.846
u_msx_slot/ff_address_1_s0
2.601
2.833
u_msx_slot/n124_s2
3.787
4.158
u_msx_slot/n124_s0
5.906
6.233
u_msx_slot/ff_valid_s1
6.377
=====
SETUP
19.569
6.277
25.846
u_msx_slot/ff_address_0_s0
2.601
2.833
u_test_controller/n25_s1
4.964
5.481
u_test_controller/n25_s0
5.728
6.277
u_test_controller/ff_rdata_4_s0
6.277
=====
SETUP
19.597
6.249
25.846
u_msx_slot/ff_address_0_s0
2.601
2.833
u_test_controller/n27_s1
4.964
5.481
u_test_controller/n27_s0
5.878
6.249
u_test_controller/ff_rdata_2_s0
6.249
=====
SETUP
19.673
6.173
25.846
u_msx_slot/ff_address_7_s0
2.601
2.833
u_test_controller/n25_s2
4.606
5.161
u_test_controller/n26_s0
5.603
6.173
u_test_controller/ff_rdata_3_s0
6.173
=====
SETUP
19.700
6.147
25.846
u_msx_slot/ff_address_7_s0
2.601
2.833
u_test_controller/n25_s2
4.606
5.161
u_test_controller/n28_s0
5.598
6.147
u_test_controller/ff_rdata_1_s0
6.147
=====
SETUP
19.775
6.071
25.846
u_msx_slot/ff_address_1_s0
2.601
2.833
u_msx_slot/n124_s2
3.787
4.158
u_test_controller/n30_s1
5.700
6.071
u_test_controller/ff_rdata_en_s0
6.071
=====
SETUP
19.775
6.071
25.846
u_msx_slot/ff_address_1_s0
2.601
2.833
u_msx_slot/n124_s2
3.787
4.158
u_test_controller/n29_s0
5.700
6.071
u_test_controller/ff_rdata_0_s0
6.071
=====
SETUP
21.247
4.599
25.846
u_test_controller/ff_rdata_4_s0
2.601
2.833
u_msx_slot/ff_rdata_4_s0
4.599
=====
SETUP
21.275
4.571
25.846
u_test_controller/ff_rdata_3_s0
2.601
2.833
u_msx_slot/ff_rdata_3_s0
4.571
=====
SETUP
21.413
4.433
25.846
u_test_controller/ff_rdata_2_s0
2.601
2.833
u_msx_slot/ff_rdata_2_s0
4.433
=====
SETUP
21.518
4.328
25.846
u_test_controller/ff_rdata_0_s0
2.601
2.833
u_msx_slot/ff_rdata_0_s0
4.328
=====
SETUP
21.518
4.328
25.846
u_test_controller/ff_rdata_1_s0
2.601
2.833
u_msx_slot/ff_rdata_1_s0
4.328
=====
SETUP
21.566
4.280
25.846
u_test_controller/ff_rdata_en_s0
2.601
2.832
u_msx_slot/ff_rdata_4_s0
4.280
=====
SETUP
21.746
4.100
25.846
u_test_controller/ff_rdata_en_s0
2.601
2.832
u_msx_slot/ff_rdata_2_s0
4.100
=====
SETUP
21.746
4.100
25.846
u_test_controller/ff_rdata_en_s0
2.601
2.832
u_msx_slot/ff_rdata_3_s0
4.100
=====
SETUP
21.791
4.056
25.846
u_test_controller/ff_rdata_en_s0
2.601
2.832
u_msx_slot/ff_rdata_0_s0
4.056
=====
SETUP
21.791
4.056
25.846
u_test_controller/ff_rdata_en_s0
2.601
2.832
u_msx_slot/ff_rdata_1_s0
4.056
=====
SETUP
22.231
3.616
25.846
u_msx_slot/ff_wdata_1_s0
2.601
2.833
u_test_controller/ff_latch_1_s0
3.616
=====
SETUP
22.231
3.616
25.846
u_msx_slot/ff_wdata_3_s0
2.601
2.833
u_test_controller/ff_latch_3_s0
3.616
=====
SETUP
22.247
3.600
25.846
u_msx_slot/ff_wdata_0_s0
2.601
2.833
u_test_controller/ff_latch_0_s0
3.600
=====
HOLD
0.542
2.394
1.852
u_msx_slot/ff_active_s0
1.841
2.042
u_msx_slot/n125_s3
2.162
2.394
u_msx_slot/ff_valid_s1
2.394
=====
HOLD
0.544
2.396
1.852
u_msx_slot/ff_wdata_4_s0
1.841
2.042
u_test_controller/ff_latch_4_s0
2.396
=====
HOLD
0.549
2.401
1.852
u_msx_slot/ff_wdata_2_s0
1.841
2.043
u_test_controller/ff_latch_2_s0
2.401
=====
HOLD
0.675
2.527
1.852
u_msx_slot/ff_wdata_0_s0
1.841
2.043
u_test_controller/ff_latch_0_s0
2.527
=====
HOLD
0.686
2.538
1.852
u_msx_slot/ff_wdata_3_s0
1.841
2.043
u_test_controller/ff_latch_3_s0
2.538
=====
HOLD
0.686
2.538
1.852
u_msx_slot/ff_wdata_1_s0
1.841
2.043
u_test_controller/ff_latch_1_s0
2.538
=====
HOLD
0.824
2.675
1.852
u_msx_slot/ff_write_s0
1.841
2.043
u_test_controller/n44_s0
2.174
2.409
u_test_controller/ff_latch_4_s0
2.675
=====
HOLD
0.824
2.675
1.852
u_msx_slot/ff_write_s0
1.841
2.043
u_test_controller/n44_s0
2.174
2.409
u_test_controller/ff_latch_3_s0
2.675
=====
HOLD
0.824
2.675
1.852
u_msx_slot/ff_write_s0
1.841
2.043
u_test_controller/n44_s0
2.174
2.409
u_test_controller/ff_latch_2_s0
2.675
=====
HOLD
0.824
2.675
1.852
u_msx_slot/ff_write_s0
1.841
2.043
u_test_controller/n44_s0
2.174
2.409
u_test_controller/ff_latch_1_s0
2.675
=====
HOLD
0.824
2.675
1.852
u_msx_slot/ff_write_s0
1.841
2.043
u_test_controller/n44_s0
2.174
2.409
u_test_controller/ff_latch_0_s0
2.675
=====
HOLD
0.833
2.685
1.852
u_msx_slot/ff_active_s0
1.841
2.042
u_msx_slot/n124_s0
2.167
2.558
u_msx_slot/ff_valid_s1
2.685
=====
HOLD
0.898
2.749
1.852
u_test_controller/ff_latch_0_s0
1.841
2.043
u_test_controller/n29_s1
2.166
2.456
u_test_controller/n29_s0
2.459
2.749
u_test_controller/ff_rdata_0_s0
2.749
=====
HOLD
0.951
2.803
1.852
u_test_controller/ff_latch_1_s0
1.841
2.042
u_test_controller/n28_s1
2.159
2.449
u_test_controller/n28_s0
2.571
2.803
u_test_controller/ff_rdata_1_s0
2.803
=====
HOLD
1.003
2.855
1.852
u_test_controller/ff_latch_3_s0
1.841
2.042
u_test_controller/n26_s1
2.164
2.508
u_test_controller/n26_s0
2.511
2.855
u_test_controller/ff_rdata_3_s0
2.855
=====
HOLD
1.009
2.861
1.852
u_test_controller/ff_latch_4_s0
1.841
2.042
u_test_controller/n25_s1
2.159
2.394
u_test_controller/n25_s0
2.517
2.861
u_test_controller/ff_rdata_4_s0
2.861
=====
HOLD
1.048
2.900
1.852
u_test_controller/ff_rdata_1_s0
1.841
2.043
u_msx_slot/ff_rdata_1_s0
2.900
=====
HOLD
1.048
2.900
1.852
u_test_controller/ff_rdata_0_s0
1.841
2.043
u_msx_slot/ff_rdata_0_s0
2.900
=====
HOLD
1.053
2.904
1.852
u_test_controller/ff_rdata_en_s0
1.841
2.043
u_msx_slot/ff_rdata_1_s0
2.904
=====
HOLD
1.053
2.904
1.852
u_test_controller/ff_rdata_en_s0
1.841
2.043
u_msx_slot/ff_rdata_0_s0
2.904
=====
HOLD
1.060
2.912
1.852
u_test_controller/ff_rdata_2_s0
1.841
2.043
u_msx_slot/ff_rdata_2_s0
2.912
=====
HOLD
1.065
2.916
1.852
u_test_controller/ff_rdata_en_s0
1.841
2.043
u_msx_slot/ff_rdata_3_s0
2.916
=====
HOLD
1.065
2.916
1.852
u_test_controller/ff_rdata_en_s0
1.841
2.043
u_msx_slot/ff_rdata_2_s0
2.916
=====
HOLD
1.095
2.947
1.852
u_test_controller/ff_latch_2_s0
1.841
2.042
u_test_controller/n27_s1
2.159
2.449
u_test_controller/n27_s0
2.715
2.947
u_test_controller/ff_rdata_2_s0
2.947
=====
HOLD
1.137
2.988
1.852
u_msx_slot/ff_valid_s1
1.841
2.042
u_test_controller/n25_s3
2.169
2.513
u_test_controller/n30_s1
2.644
2.988
u_test_controller/ff_rdata_en_s0
2.988
