{
  "module_name": "gfxhub_v1_0.c",
  "hash_id": "6370eab768a4994664762564b4154088a7cef2ef63ad04b86918533ec603aec5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/gfxhub_v1_0.c",
  "human_readable_source": " \n#include \"amdgpu.h\"\n#include \"gfxhub_v1_0.h\"\n#include \"gfxhub_v1_1.h\"\n\n#include \"gc/gc_9_0_offset.h\"\n#include \"gc/gc_9_0_sh_mask.h\"\n#include \"gc/gc_9_0_default.h\"\n#include \"vega10_enum.h\"\n\n#include \"soc15_common.h\"\n\nstatic u64 gfxhub_v1_0_get_mc_fb_offset(struct amdgpu_device *adev)\n{\n\treturn (u64)RREG32_SOC15(GC, 0, mmMC_VM_FB_OFFSET) << 24;\n}\n\nstatic void gfxhub_v1_0_setup_vm_pt_regs(struct amdgpu_device *adev,\n\t\t\t\t\t uint32_t vmid,\n\t\t\t\t\t uint64_t page_table_base)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_GFXHUB(0)];\n\n\tWREG32_SOC15_OFFSET(GC, 0, mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32,\n\t\t\t    hub->ctx_addr_distance * vmid,\n\t\t\t    lower_32_bits(page_table_base));\n\n\tWREG32_SOC15_OFFSET(GC, 0, mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32,\n\t\t\t    hub->ctx_addr_distance * vmid,\n\t\t\t    upper_32_bits(page_table_base));\n}\n\nstatic void gfxhub_v1_0_init_gart_aperture_regs(struct amdgpu_device *adev)\n{\n\tuint64_t pt_base;\n\n\tif (adev->gmc.pdb0_bo)\n\t\tpt_base = amdgpu_gmc_pd_addr(adev->gmc.pdb0_bo);\n\telse\n\t\tpt_base = amdgpu_gmc_pd_addr(adev->gart.bo);\n\n\tgfxhub_v1_0_setup_vm_pt_regs(adev, 0, pt_base);\n\n\t \n\tif (adev->gmc.pdb0_bo) {\n\t\tWREG32_SOC15(GC, 0, mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32,\n\t\t\t\t(u32)(adev->gmc.fb_start >> 12));\n\t\tWREG32_SOC15(GC, 0, mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32,\n\t\t\t\t(u32)(adev->gmc.fb_start >> 44));\n\n\t\tWREG32_SOC15(GC, 0, mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32,\n\t\t\t\t(u32)(adev->gmc.gart_end >> 12));\n\t\tWREG32_SOC15(GC, 0, mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32,\n\t\t\t\t(u32)(adev->gmc.gart_end >> 44));\n\t} else {\n\t\tWREG32_SOC15(GC, 0, mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32,\n\t\t\t\t(u32)(adev->gmc.gart_start >> 12));\n\t\tWREG32_SOC15(GC, 0, mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32,\n\t\t\t\t(u32)(adev->gmc.gart_start >> 44));\n\n\t\tWREG32_SOC15(GC, 0, mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32,\n\t\t\t\t(u32)(adev->gmc.gart_end >> 12));\n\t\tWREG32_SOC15(GC, 0, mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32,\n\t\t\t\t(u32)(adev->gmc.gart_end >> 44));\n\t}\n}\n\nstatic void gfxhub_v1_0_init_system_aperture_regs(struct amdgpu_device *adev)\n{\n\tuint64_t value;\n\n\t \n\tWREG32_SOC15_RLC(GC, 0, mmMC_VM_AGP_BASE, 0);\n\tWREG32_SOC15_RLC(GC, 0, mmMC_VM_AGP_BOT, adev->gmc.agp_start >> 24);\n\tWREG32_SOC15_RLC(GC, 0, mmMC_VM_AGP_TOP, adev->gmc.agp_end >> 24);\n\n\tif (!amdgpu_sriov_vf(adev) || adev->asic_type <= CHIP_VEGA10) {\n\t\t \n\t\tWREG32_SOC15_RLC(GC, 0, mmMC_VM_SYSTEM_APERTURE_LOW_ADDR,\n\t\t\tmin(adev->gmc.fb_start, adev->gmc.agp_start) >> 18);\n\n\t\tif (adev->apu_flags & AMD_APU_IS_RAVEN2)\n\t\t        \n\t\t\tWREG32_SOC15_RLC(GC, 0,\n\t\t\t\t\t mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR,\n\t\t\t\t\t max((adev->gmc.fb_end >> 18) + 0x1,\n\t\t\t\t\t     adev->gmc.agp_end >> 18));\n\t\telse\n\t\t\tWREG32_SOC15_RLC(\n\t\t\t\tGC, 0, mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR,\n\t\t\t\tmax(adev->gmc.fb_end, adev->gmc.agp_end) >> 18);\n\n\t\t \n\t\tvalue = amdgpu_gmc_vram_mc2pa(adev, adev->mem_scratch.gpu_addr);\n\t\tWREG32_SOC15(GC, 0, mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB,\n\t\t\t     (u32)(value >> 12));\n\t\tWREG32_SOC15(GC, 0, mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB,\n\t\t\t     (u32)(value >> 44));\n\n\t\t \n\t\tWREG32_SOC15(GC, 0, mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32,\n\t\t\t     (u32)(adev->dummy_page_addr >> 12));\n\t\tWREG32_SOC15(GC, 0, mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32,\n\t\t\t     (u32)((u64)adev->dummy_page_addr >> 44));\n\n\t\tWREG32_FIELD15(GC, 0, VM_L2_PROTECTION_FAULT_CNTL2,\n\t\t\t       ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY, 1);\n\t}\n\n\t \n\tif (adev->gmc.pdb0_bo) {\n\t\tWREG32_SOC15(GC, 0, mmMC_VM_FB_LOCATION_TOP, 0);\n\t\tWREG32_SOC15(GC, 0, mmMC_VM_FB_LOCATION_BASE, 0x00FFFFFF);\n\t\tWREG32_SOC15(GC, 0, mmMC_VM_AGP_TOP, 0);\n\t\tWREG32_SOC15(GC, 0, mmMC_VM_AGP_BOT, 0xFFFFFF);\n\t\tWREG32_SOC15(GC, 0, mmMC_VM_SYSTEM_APERTURE_LOW_ADDR, 0x3FFFFFFF);\n\t\tWREG32_SOC15(GC, 0, mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR, 0);\n\t}\n}\n\nstatic void gfxhub_v1_0_init_tlb_regs(struct amdgpu_device *adev)\n{\n\tuint32_t tmp;\n\n\t \n\ttmp = RREG32_SOC15(GC, 0, mmMC_VM_MX_L1_TLB_CNTL);\n\n\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1);\n\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, SYSTEM_ACCESS_MODE, 3);\n\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t    ENABLE_ADVANCED_DRIVER_MODEL, 1);\n\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t    SYSTEM_APERTURE_UNMAPPED_ACCESS, 0);\n\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t    MTYPE, MTYPE_UC); \n\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ATC_EN, 1);\n\n\tWREG32_SOC15_RLC(GC, 0, mmMC_VM_MX_L1_TLB_CNTL, tmp);\n}\n\nstatic void gfxhub_v1_0_init_cache_regs(struct amdgpu_device *adev)\n{\n\tuint32_t tmp;\n\n\t \n\ttmp = RREG32_SOC15(GC, 0, mmVM_L2_CNTL);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 1);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING, 1);\n\t \n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, L2_PDE0_CACHE_TAG_GENERATION_MODE,\n\t\t\t    0);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, PDE_FAULT_CLASSIFICATION, 0);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, CONTEXT1_IDENTITY_ACCESS_MODE, 1);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, IDENTITY_MODE_FRAGMENT_SIZE, 0);\n\tWREG32_SOC15_RLC(GC, 0, mmVM_L2_CNTL, tmp);\n\n\ttmp = RREG32_SOC15(GC, 0, mmVM_L2_CNTL2);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1);\n\tWREG32_SOC15_RLC(GC, 0, mmVM_L2_CNTL2, tmp);\n\n\ttmp = mmVM_L2_CNTL3_DEFAULT;\n\tif (adev->gmc.translate_further) {\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3,\n\t\t\t\t    L2_CACHE_BIGK_FRAGMENT_SIZE, 9);\n\t} else {\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3,\n\t\t\t\t    L2_CACHE_BIGK_FRAGMENT_SIZE, 6);\n\t}\n\tWREG32_SOC15_RLC(GC, 0, mmVM_L2_CNTL3, tmp);\n\n\ttmp = mmVM_L2_CNTL4_DEFAULT;\n\tif (adev->gmc.xgmi.connected_to_cpu) {\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_PDE_REQUEST_PHYSICAL, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_PTE_REQUEST_PHYSICAL, 1);\n\t} else {\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_PDE_REQUEST_PHYSICAL, 0);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_PTE_REQUEST_PHYSICAL, 0);\n\t}\n\tWREG32_SOC15_RLC(GC, 0, mmVM_L2_CNTL4, tmp);\n}\n\nstatic void gfxhub_v1_0_enable_system_domain(struct amdgpu_device *adev)\n{\n\tuint32_t tmp;\n\n\ttmp = RREG32_SOC15(GC, 0, mmVM_CONTEXT0_CNTL);\n\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, ENABLE_CONTEXT, 1);\n\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH,\n\t\t\tadev->gmc.vmid0_page_table_depth);\n\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_BLOCK_SIZE,\n\t\t\tadev->gmc.vmid0_page_table_block_size);\n\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL,\n\t\t\t    RETRY_PERMISSION_OR_INVALID_PAGE_FAULT, 0);\n\tWREG32_SOC15(GC, 0, mmVM_CONTEXT0_CNTL, tmp);\n}\n\nstatic void gfxhub_v1_0_disable_identity_aperture(struct amdgpu_device *adev)\n{\n\tWREG32_SOC15(GC, 0, mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32,\n\t\t     0XFFFFFFFF);\n\tWREG32_SOC15(GC, 0, mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32,\n\t\t     0x0000000F);\n\n\tWREG32_SOC15(GC, 0, mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32,\n\t\t     0);\n\tWREG32_SOC15(GC, 0, mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32,\n\t\t     0);\n\n\tWREG32_SOC15(GC, 0, mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32, 0);\n\tWREG32_SOC15(GC, 0, mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32, 0);\n\n}\n\nstatic void gfxhub_v1_0_setup_vmid_config(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_GFXHUB(0)];\n\tunsigned int num_level, block_size;\n\tuint32_t tmp;\n\tint i;\n\n\tnum_level = adev->vm_manager.num_level;\n\tblock_size = adev->vm_manager.block_size;\n\tif (adev->gmc.translate_further)\n\t\tnum_level -= 1;\n\telse\n\t\tblock_size -= 9;\n\n\tfor (i = 0; i <= 14; i++) {\n\t\ttmp = RREG32_SOC15_OFFSET(GC, 0, mmVM_CONTEXT1_CNTL, i);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, ENABLE_CONTEXT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH,\n\t\t\t\t    num_level);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT,\n\t\t\t\t    1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    VALID_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    READ_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    PAGE_TABLE_BLOCK_SIZE,\n\t\t\t\t    block_size);\n\t\t \n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    RETRY_PERMISSION_OR_INVALID_PAGE_FAULT,\n\t\t\t\t    !adev->gmc.noretry ||\n\t\t\t\t    adev->asic_type == CHIP_ALDEBARAN);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmVM_CONTEXT1_CNTL,\n\t\t\t\t    i * hub->ctx_distance, tmp);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32,\n\t\t\t\t    i * hub->ctx_addr_distance, 0);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32,\n\t\t\t\t    i * hub->ctx_addr_distance, 0);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32,\n\t\t\t\t    i * hub->ctx_addr_distance,\n\t\t\t\t    lower_32_bits(adev->vm_manager.max_pfn - 1));\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32,\n\t\t\t\t    i * hub->ctx_addr_distance,\n\t\t\t\t    upper_32_bits(adev->vm_manager.max_pfn - 1));\n\t}\n}\n\nstatic void gfxhub_v1_0_program_invalidation(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_GFXHUB(0)];\n\tunsigned int i;\n\n\tfor (i = 0 ; i < 18; ++i) {\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32,\n\t\t\t\t    i * hub->eng_addr_distance, 0xffffffff);\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmVM_INVALIDATE_ENG0_ADDR_RANGE_HI32,\n\t\t\t\t    i * hub->eng_addr_distance, 0x1f);\n\t}\n}\n\nstatic int gfxhub_v1_0_gart_enable(struct amdgpu_device *adev)\n{\n\t \n\tgfxhub_v1_0_init_gart_aperture_regs(adev);\n\tgfxhub_v1_0_init_system_aperture_regs(adev);\n\tgfxhub_v1_0_init_tlb_regs(adev);\n\tif (!amdgpu_sriov_vf(adev))\n\t\tgfxhub_v1_0_init_cache_regs(adev);\n\n\tgfxhub_v1_0_enable_system_domain(adev);\n\tif (!amdgpu_sriov_vf(adev))\n\t\tgfxhub_v1_0_disable_identity_aperture(adev);\n\tgfxhub_v1_0_setup_vmid_config(adev);\n\tgfxhub_v1_0_program_invalidation(adev);\n\n\treturn 0;\n}\n\nstatic void gfxhub_v1_0_gart_disable(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_GFXHUB(0)];\n\tu32 tmp;\n\tu32 i;\n\n\t \n\tfor (i = 0; i < 16; i++)\n\t\tWREG32_SOC15_OFFSET(GC, 0, mmVM_CONTEXT0_CNTL,\n\t\t\t\t    i * hub->ctx_distance, 0);\n\n\tif (amdgpu_sriov_vf(adev))\n\t\t \n\t\treturn;\n\n\t \n\ttmp = RREG32_SOC15(GC, 0, mmMC_VM_MX_L1_TLB_CNTL);\n\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0);\n\ttmp = REG_SET_FIELD(tmp,\n\t\t\t\tMC_VM_MX_L1_TLB_CNTL,\n\t\t\t\tENABLE_ADVANCED_DRIVER_MODEL,\n\t\t\t\t0);\n\tWREG32_SOC15_RLC(GC, 0, mmMC_VM_MX_L1_TLB_CNTL, tmp);\n\n\t \n\tWREG32_FIELD15(GC, 0, VM_L2_CNTL, ENABLE_L2_CACHE, 0);\n\tWREG32_SOC15(GC, 0, mmVM_L2_CNTL3, 0);\n}\n\n \nstatic void gfxhub_v1_0_set_fault_enable_default(struct amdgpu_device *adev,\n\t\t\t\t\t\t bool value)\n{\n\tu32 tmp;\n\n\ttmp = RREG32_SOC15(GC, 0, mmVM_L2_PROTECTION_FAULT_CNTL);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tRANGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tPDE0_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tPDE1_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tPDE2_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp,\n\t\t\tVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tTRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT,\n\t\t\tvalue);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tNACK_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tDUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tVALID_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tREAD_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tWRITE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tEXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\tif (!value) {\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tCRASH_ON_NO_RETRY_FAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tCRASH_ON_RETRY_FAULT, 1);\n\t}\n\tWREG32_SOC15(GC, 0, mmVM_L2_PROTECTION_FAULT_CNTL, tmp);\n}\n\nstatic void gfxhub_v1_0_init(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_GFXHUB(0)];\n\n\thub->ctx0_ptb_addr_lo32 =\n\t\tSOC15_REG_OFFSET(GC, 0,\n\t\t\t\t mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32);\n\thub->ctx0_ptb_addr_hi32 =\n\t\tSOC15_REG_OFFSET(GC, 0,\n\t\t\t\t mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32);\n\thub->vm_inv_eng0_sem =\n\t\tSOC15_REG_OFFSET(GC, 0, mmVM_INVALIDATE_ENG0_SEM);\n\thub->vm_inv_eng0_req =\n\t\tSOC15_REG_OFFSET(GC, 0, mmVM_INVALIDATE_ENG0_REQ);\n\thub->vm_inv_eng0_ack =\n\t\tSOC15_REG_OFFSET(GC, 0, mmVM_INVALIDATE_ENG0_ACK);\n\thub->vm_context0_cntl =\n\t\tSOC15_REG_OFFSET(GC, 0, mmVM_CONTEXT0_CNTL);\n\thub->vm_l2_pro_fault_status =\n\t\tSOC15_REG_OFFSET(GC, 0, mmVM_L2_PROTECTION_FAULT_STATUS);\n\thub->vm_l2_pro_fault_cntl =\n\t\tSOC15_REG_OFFSET(GC, 0, mmVM_L2_PROTECTION_FAULT_CNTL);\n\n\thub->ctx_distance = mmVM_CONTEXT1_CNTL - mmVM_CONTEXT0_CNTL;\n\thub->ctx_addr_distance = mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 -\n\t\tmmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32;\n\thub->eng_distance = mmVM_INVALIDATE_ENG1_REQ - mmVM_INVALIDATE_ENG0_REQ;\n\thub->eng_addr_distance = mmVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 -\n\t\tmmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32;\n}\n\n\nconst struct amdgpu_gfxhub_funcs gfxhub_v1_0_funcs = {\n\t.get_mc_fb_offset = gfxhub_v1_0_get_mc_fb_offset,\n\t.setup_vm_pt_regs = gfxhub_v1_0_setup_vm_pt_regs,\n\t.gart_enable = gfxhub_v1_0_gart_enable,\n\t.gart_disable = gfxhub_v1_0_gart_disable,\n\t.set_fault_enable_default = gfxhub_v1_0_set_fault_enable_default,\n\t.init = gfxhub_v1_0_init,\n\t.get_xgmi_info = gfxhub_v1_1_get_xgmi_info,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}