<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='336' ll='339' type='iterator_range&lt;llvm::MachineRegisterInfo::reg_nodbg_iterator&gt; llvm::MachineRegisterInfo::reg_nodbg_operands(llvm::Register Reg) const'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='64' u='c' c='_ZN4llvm16LiveIntervalCalc9calculateERNS_12LiveIntervalEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='156' u='c' c='_ZN4llvm16LiveIntervalCalc12extendToUsesERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskEPNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='190' u='c' c='_ZN4llvm13LiveRangeEdit10foldAsLoadEPNS_12LiveIntervalERNS_15SmallVectorImplIPNS_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='133' u='c' c='_ZN4llvm19MachineRegisterInfo17recomputeRegClassENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1654' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='179' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs14findComponentsERN4llvm12IntEqClassesERNS1_15SmallVectorImplINS0_12SubRangeInfoEEERNS1_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='345' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs25computeMainRangesFixFlagsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='185' u='c' c='_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegColoring.cpp' l='69' u='c' c='_ZL13computeWeightPKN4llvm19MachineRegisterInfoEPKNS_25MachineBlockFrequencyInfoEj'/>
