verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../LineFollowerSimple.gen/sources_1/bd/robot_design/ipshared/7698" \
"../../../bd/robot_design/ip/robot_design_Clock_divider_0_0/sim/robot_design_Clock_divider_0_0.v" \

sv xil_defaultlib --include "/opt/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../LineFollowerSimple.gen/sources_1/bd/robot_design/ipshared/7698" \
"../../../bd/robot_design/ip/robot_design_rst_vip_0_0/sim/robot_design_rst_vip_0_0.sv" \

verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../LineFollowerSimple.gen/sources_1/bd/robot_design/ipshared/7698" \
"../../../bd/robot_design/ip/robot_design_PWM_0_0/sim/robot_design_PWM_0_0.v" \
"../../../bd/robot_design/ip/robot_design_PWM_1_0/sim/robot_design_PWM_1_0.v" \
"../../../bd/robot_design/ip/robot_design_clk_wiz_0/robot_design_clk_wiz_0_clk_wiz.v" \
"../../../bd/robot_design/ip/robot_design_clk_wiz_0/robot_design_clk_wiz_0.v" \
"../../../bd/robot_design/sim/robot_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
