/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 192 240)
	(text "MX12_3" (rect 5 0 64 20)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 201 31 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "X0_[11..0]" (rect 0 0 71 20)(font "Intel Clear" (font_size 8)))
		(text "X0_[11..0]" (rect 21 27 92 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "X1_[11..0]" (rect 0 0 71 20)(font "Intel Clear" (font_size 8)))
		(text "X1_[11..0]" (rect 21 43 92 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "X2_[11..0]" (rect 0 0 71 20)(font "Intel Clear" (font_size 8)))
		(text "X2_[11..0]" (rect 21 59 92 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "X3_[11..0]" (rect 0 0 71 20)(font "Intel Clear" (font_size 8)))
		(text "X3_[11..0]" (rect 21 75 92 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "X4_[11..0]" (rect 0 0 71 20)(font "Intel Clear" (font_size 8)))
		(text "X4_[11..0]" (rect 21 91 92 111)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "X5_[11..0]" (rect 0 0 71 20)(font "Intel Clear" (font_size 8)))
		(text "X5_[11..0]" (rect 21 107 92 127)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "X6_[11..0]" (rect 0 0 71 20)(font "Intel Clear" (font_size 8)))
		(text "X6_[11..0]" (rect 21 123 92 143)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "X7_[11..0]" (rect 0 0 71 20)(font "Intel Clear" (font_size 8)))
		(text "X7_[11..0]" (rect 21 139 92 159)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "S2" (rect 0 0 18 20)(font "Intel Clear" (font_size 8)))
		(text "S2" (rect 21 155 39 175)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "S1" (rect 0 0 18 20)(font "Intel Clear" (font_size 8)))
		(text "S1" (rect 21 171 39 191)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 0 192)
		(input)
		(text "S0" (rect 0 0 18 20)(font "Intel Clear" (font_size 8)))
		(text "S0" (rect 21 187 39 207)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 176 32)
		(output)
		(text "Y[11..0]" (rect 0 0 54 20)(font "Intel Clear" (font_size 8)))
		(text "Y[11..0]" (rect 101 27 155 47)(font "Intel Clear" (font_size 8)))
		(line (pt 176 32)(pt 160 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 160 208))
	)
)
