Analysis & Synthesis report for ic_tester
Tue Sep 26 23:08:18 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|next_command
  9. State Machine - |ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|state
 10. State Machine - |ic_tester|testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|state
 11. State Machine - |ic_tester|testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|state
 12. State Machine - |ic_tester|testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|state
 13. State Machine - |ic_tester|testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|state
 14. State Machine - |ic_tester|Input_Reciver:comb_3|IR_RECEIVE:u1|state
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Parameter Settings for User Entity Instance: Input_Reciver:comb_3|pll1:u0|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: Input_Reciver:comb_3|IR_RECEIVE:u1
 23. Parameter Settings for User Entity Instance: Input_Reciver:comb_3|State_machine:u2
 24. Parameter Settings for User Entity Instance: testing_logic:tl1|logical_function_check:lfc1
 25. Parameter Settings for User Entity Instance: testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst
 26. Parameter Settings for User Entity Instance: testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst
 27. Parameter Settings for User Entity Instance: testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst
 28. Parameter Settings for User Entity Instance: testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst
 29. Parameter Settings for User Entity Instance: testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst
 30. Parameter Settings for Inferred Entity Instance: Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult0
 31. Parameter Settings for Inferred Entity Instance: Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult1
 32. altpll Parameter Settings by Entity Instance
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|mux_gate:m_gate2"
 35. Port Connectivity Checks: "testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|mux_gate:m_gate3"
 36. Port Connectivity Checks: "Input_Reciver:comb_3|pll1:u0"
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 26 23:08:18 2023      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; ic_tester                                  ;
; Top-level Entity Name              ; ic_tester                                  ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,449                                      ;
;     Total combinational functions  ; 1,248                                      ;
;     Dedicated logic registers      ; 727                                        ;
; Total registers                    ; 727                                        ;
; Total pins                         ; 88                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; ic_tester          ; ic_tester          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+---------+
; two_input_and.v                  ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/two_input_and.v                   ;         ;
; two_input_or.v                   ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/two_input_or.v                    ;         ;
; two_input_checker.v              ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/two_input_checker.v               ;         ;
; ic_tester.v                      ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/ic_tester.v                       ;         ;
; not_gate.v                       ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/not_gate.v                        ;         ;
; three_input_and.v                ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/three_input_and.v                 ;         ;
; three_input_or.v                 ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/three_input_or.v                  ;         ;
; two_input_nand.v                 ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/two_input_nand.v                  ;         ;
; two_input_nor.v                  ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/two_input_nor.v                   ;         ;
; three_input_nor.v                ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/three_input_nor.v                 ;         ;
; three_input_nand.v               ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/three_input_nand.v                ;         ;
; three_input_checker.v            ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/three_input_checker.v             ;         ;
; not_gate_checker.v               ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/not_gate_checker.v                ;         ;
; two_input_xor.v                  ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/two_input_xor.v                   ;         ;
; four_input_nand.v                ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/four_input_nand.v                 ;         ;
; four_input_and.v                 ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/four_input_and.v                  ;         ;
; eight_input_nand.v               ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/eight_input_nand.v                ;         ;
; four_input_checker.v             ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/four_input_checker.v              ;         ;
; eight_input_checker.v            ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/eight_input_checker.v             ;         ;
; mux_gate.v                       ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/mux_gate.v                        ;         ;
; mux_test.v                       ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/mux_test.v                        ;         ;
; logical_function_check.v         ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/logical_function_check.v          ;         ;
; two_input_xnor.v                 ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/two_input_xnor.v                  ;         ;
; three_input_xor.v                ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/three_input_xor.v                 ;         ;
; icNumber_decoder.v               ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/icNumber_decoder.v                ;         ;
; testing_logic.v                  ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/testing_logic.v                   ;         ;
; pll1.v                           ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/pll1.v                            ;         ;
; IR_RECEIVE.v                     ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/IR_RECEIVE.v                      ;         ;
; State_machine.v                  ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/State_machine.v                   ;         ;
; Input_Reciver.v                  ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/Input_Reciver.v                   ;         ;
; generate_ic_number.v             ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/generate_ic_number.v              ;         ;
; LCD_MUX.v                        ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/LCD_MUX.v                         ;         ;
; LCD_DISPLAY_nty.vhd              ; yes             ; User VHDL File               ; D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd               ;         ;
; LCD_DISPLAY1.v                   ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY1.v                    ;         ;
; LCD_DISPLAY.v                    ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v                     ;         ;
; PFCount.v                        ; yes             ; User Verilog HDL File        ; D:/Projects/FPGA Test/ic_tester/PFCount.v                         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf         ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc     ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc    ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc  ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc  ;         ;
; db/pll1_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; D:/Projects/FPGA Test/ic_tester/db/pll1_altpll.v                  ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc    ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc       ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc       ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc       ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf       ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc        ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc       ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc        ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc       ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc     ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc   ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc        ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf       ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,449     ;
;                                             ;           ;
; Total combinational functions               ; 1248      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 574       ;
;     -- 3 input functions                    ; 201       ;
;     -- <=2 input functions                  ; 473       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 943       ;
;     -- arithmetic mode                      ; 305       ;
;                                             ;           ;
; Total registers                             ; 727       ;
;     -- Dedicated logic registers            ; 727       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 88        ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 592       ;
; Total fan-out                               ; 6223      ;
; Average fan-out                             ; 2.88      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; |ic_tester                                              ; 1248 (0)          ; 727 (0)      ; 0           ; 0            ; 0       ; 0         ; 88   ; 0            ; |ic_tester                                                                                                              ; work         ;
;    |Input_Reciver:comb_3|                               ; 297 (0)           ; 168 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|Input_Reciver:comb_3                                                                                         ; work         ;
;       |IR_RECEIVE:u1|                                   ; 127 (127)         ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|Input_Reciver:comb_3|IR_RECEIVE:u1                                                                           ; work         ;
;       |State_machine:u2|                                ; 59 (59)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|Input_Reciver:comb_3|State_machine:u2                                                                        ; work         ;
;       |generate_ic_number:gin1|                         ; 111 (96)          ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|Input_Reciver:comb_3|generate_ic_number:gin1                                                                 ; work         ;
;          |lpm_mult:Mult0|                               ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult0                                                  ; work         ;
;             |multcore:mult_core|                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult0|multcore:mult_core                               ; work         ;
;          |lpm_mult:Mult1|                               ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult1                                                  ; work         ;
;             |multcore:mult_core|                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult1|multcore:mult_core                               ; work         ;
;       |pll1:u0|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|Input_Reciver:comb_3|pll1:u0                                                                                 ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|Input_Reciver:comb_3|pll1:u0|altpll:altpll_component                                                         ; work         ;
;             |pll1_altpll:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|Input_Reciver:comb_3|pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated                              ; work         ;
;    |LCD_DISPLAY:lcddisplay1|                            ; 256 (0)           ; 69 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|LCD_DISPLAY:lcddisplay1                                                                                      ; work         ;
;       |LCD_DISPLAY1:LCD_WRAPPER_INST|                   ; 256 (0)           ; 69 (7)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST                                                        ; work         ;
;          |LCD_DISPLAY_nty:LCD_WRAPPER_INST|             ; 256 (256)         ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST                       ; work         ;
;    |LCD_MUX:lcdmux1|                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|LCD_MUX:lcdmux1                                                                                              ; work         ;
;    |PFCount:pfcount1|                                   ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|PFCount:pfcount1                                                                                             ; work         ;
;    |testing_logic:tl1|                                  ; 670 (0)           ; 490 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|testing_logic:tl1                                                                                            ; work         ;
;       |icNumber_decoder:icd1|                           ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|testing_logic:tl1|icNumber_decoder:icd1                                                                      ; work         ;
;       |logical_function_check:lfc1|                     ; 636 (112)         ; 490 (56)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1                                                                ; work         ;
;          |eight_input_checker:eight_input_checker_inst| ; 127 (127)         ; 110 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst                   ; work         ;
;          |four_input_checker:four_input_checker_inst|   ; 117 (116)         ; 110 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst                     ; work         ;
;             |four_input_and:and3|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|four_input_and:and3 ; work         ;
;          |mux_test:mt1|                                 ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1                                                   ; work         ;
;          |not_gate_checker:not_gate_checker_inst|       ; 79 (79)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst                         ; work         ;
;          |three_input_checker:three_input_checker_inst| ; 100 (97)          ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst                   ; work         ;
;             |mux_gate:m_gate2|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|mux_gate:m_gate2  ; work         ;
;          |two_input_checker:two_input_checker_inst|     ; 90 (88)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst                       ; work         ;
;             |mux_gate:m_gate1|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|mux_gate:m_gate1      ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|next_command                                                                                                                                                                                                       ;
+----------------------------+----------------------------+--------------------------+---------------------+-----------------------+---------------------+-------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+---------------------+
; Name                       ; next_command.display_clear ; next_command.display_off ; next_command.reset3 ; next_command.func_set ; next_command.reset1 ; next_command.drop_lcd_e ; next_command.return_home ; next_command.line2 ; next_command.print_string ; next_command.mode_set ; next_command.display_on ; next_command.reset2 ;
+----------------------------+----------------------------+--------------------------+---------------------+-----------------------+---------------------+-------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+---------------------+
; next_command.reset2        ; 0                          ; 0                        ; 0                   ; 0                     ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                   ;
; next_command.display_on    ; 0                          ; 0                        ; 0                   ; 0                     ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 1                       ; 1                   ;
; next_command.mode_set      ; 0                          ; 0                        ; 0                   ; 0                     ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 1                     ; 0                       ; 1                   ;
; next_command.print_string  ; 0                          ; 0                        ; 0                   ; 0                     ; 0                   ; 0                       ; 0                        ; 0                  ; 1                         ; 0                     ; 0                       ; 1                   ;
; next_command.line2         ; 0                          ; 0                        ; 0                   ; 0                     ; 0                   ; 0                       ; 0                        ; 1                  ; 0                         ; 0                     ; 0                       ; 1                   ;
; next_command.return_home   ; 0                          ; 0                        ; 0                   ; 0                     ; 0                   ; 0                       ; 1                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                   ;
; next_command.drop_lcd_e    ; 0                          ; 0                        ; 0                   ; 0                     ; 0                   ; 1                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                   ;
; next_command.reset1        ; 0                          ; 0                        ; 0                   ; 0                     ; 1                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                   ;
; next_command.func_set      ; 0                          ; 0                        ; 0                   ; 1                     ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                   ;
; next_command.reset3        ; 0                          ; 0                        ; 1                   ; 0                     ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                   ;
; next_command.display_off   ; 0                          ; 1                        ; 0                   ; 0                     ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                   ;
; next_command.display_clear ; 1                          ; 0                        ; 0                   ; 0                     ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                   ;
+----------------------------+----------------------------+--------------------------+---------------------+-----------------------+---------------------+-------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|state                                                                                                                   ;
+---------------------+---------------------+-------------------+--------------+--------------+----------------+------------------+-------------------+-------------+--------------------+----------------+------------------+--------------+
; Name                ; state.display_clear ; state.display_off ; state.reset3 ; state.reset2 ; state.func_set ; state.drop_lcd_e ; state.return_home ; state.line2 ; state.print_string ; state.mode_set ; state.display_on ; state.reset1 ;
+---------------------+---------------------+-------------------+--------------+--------------+----------------+------------------+-------------------+-------------+--------------------+----------------+------------------+--------------+
; state.reset1        ; 0                   ; 0                 ; 0            ; 0            ; 0              ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0            ;
; state.display_on    ; 0                   ; 0                 ; 0            ; 0            ; 0              ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 1                ; 1            ;
; state.mode_set      ; 0                   ; 0                 ; 0            ; 0            ; 0              ; 0                ; 0                 ; 0           ; 0                  ; 1              ; 0                ; 1            ;
; state.print_string  ; 0                   ; 0                 ; 0            ; 0            ; 0              ; 0                ; 0                 ; 0           ; 1                  ; 0              ; 0                ; 1            ;
; state.line2         ; 0                   ; 0                 ; 0            ; 0            ; 0              ; 0                ; 0                 ; 1           ; 0                  ; 0              ; 0                ; 1            ;
; state.return_home   ; 0                   ; 0                 ; 0            ; 0            ; 0              ; 0                ; 1                 ; 0           ; 0                  ; 0              ; 0                ; 1            ;
; state.drop_lcd_e    ; 0                   ; 0                 ; 0            ; 0            ; 0              ; 1                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1            ;
; state.func_set      ; 0                   ; 0                 ; 0            ; 0            ; 1              ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1            ;
; state.reset2        ; 0                   ; 0                 ; 0            ; 1            ; 0              ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1            ;
; state.reset3        ; 0                   ; 0                 ; 1            ; 0            ; 0              ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1            ;
; state.display_off   ; 0                   ; 1                 ; 0            ; 0            ; 0              ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1            ;
; state.display_clear ; 1                   ; 0                 ; 0            ; 0            ; 0              ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+----------------+------------------+-------------------+-------------+--------------------+----------------+------------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ic_tester|testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|state                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.S11111 ; state.S11110 ; state.S11101 ; state.S11100 ; state.S11011 ; state.S11010 ; state.S11001 ; state.S11000 ; state.S10111 ; state.S10110 ; state.S10101 ; state.S10100 ; state.S10011 ; state.S10010 ; state.S10001 ; state.S10000 ; state.S01111 ; state.S01110 ; state.S01101 ; state.S01100 ; state.S01011 ; state.S01010 ; state.S01001 ; state.S01000 ; state.S00111 ; state.S00110 ; state.S00101 ; state.S00100 ; state.S00011 ; state.S00010 ; state.S00001 ; state.S00000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; state.S00000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.S00001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state.S00010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state.S00011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state.S00100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; state.S00101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S00110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S00111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S01000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S01001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S01010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S01011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S01100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S01101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S01110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S01111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S10000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S10001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S10010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S10011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S10100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S10101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S10110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S10111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S11000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S11001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S11010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S11011 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S11100 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S11101 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S11110 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.S11111 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ic_tester|testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|state                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.S1111 ; state.S1110 ; state.S1101 ; state.S1100 ; state.S1011 ; state.S1010 ; state.S1001 ; state.S1000 ; state.S0111 ; state.S0110 ; state.S0101 ; state.S0100 ; state.S0011 ; state.S0010 ; state.S0001 ; state.S0000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state.S0000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.S0001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state.S0010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state.S0011 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state.S0100 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state.S0101 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.S0110 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.S0111 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.S1000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.S1001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.S1010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.S1011 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.S1100 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.S1101 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.S1110 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.S1111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ic_tester|testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|state ;
+------------+------------+------------+------------+------------+------------+------------+------------+---------------------+
; Name       ; state.S111 ; state.S110 ; state.S101 ; state.S100 ; state.S011 ; state.S010 ; state.S001 ; state.S000          ;
+------------+------------+------------+------------+------------+------------+------------+------------+---------------------+
; state.S000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                   ;
; state.S001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                   ;
; state.S010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                   ;
; state.S011 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                   ;
; state.S100 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                   ;
; state.S101 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                   ;
; state.S110 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1                   ;
; state.S111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1                   ;
+------------+------------+------------+------------+------------+------------+------------+------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ic_tester|testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|state ;
+-----------+-----------+-----------+-----------+-------------------------------------------------------------------------+
; Name      ; state.S11 ; state.S10 ; state.S01 ; state.S00                                                               ;
+-----------+-----------+-----------+-----------+-------------------------------------------------------------------------+
; state.S00 ; 0         ; 0         ; 0         ; 0                                                                       ;
; state.S01 ; 0         ; 0         ; 1         ; 1                                                                       ;
; state.S10 ; 0         ; 1         ; 0         ; 1                                                                       ;
; state.S11 ; 1         ; 0         ; 0         ; 1                                                                       ;
+-----------+-----------+-----------+-----------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |ic_tester|Input_Reciver:comb_3|IR_RECEIVE:u1|state ;
+----------------+------------+----------------+----------------------+
; Name           ; state.IDLE ; state.DATAREAD ; state.GUIDANCE       ;
+----------------+------------+----------------+----------------------+
; state.IDLE     ; 0          ; 0              ; 0                    ;
; state.GUIDANCE ; 1          ; 0              ; 1                    ;
; state.DATAREAD ; 1          ; 1              ; 0                    ;
+----------------+------------+----------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                        ;
+--------------------------------------------------------------------+--------------------------------------------------------------+------------------------+
; Latch Name                                                         ; Latch Enable Signal                                          ; Free of Timing Hazards ;
+--------------------------------------------------------------------+--------------------------------------------------------------+------------------------+
; testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1|W_THREE ; GND                                                          ; yes                    ;
; testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1|W_TWO   ; GND                                                          ; yes                    ;
; testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1|W_NOT   ; GND                                                          ; yes                    ;
; testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1|W_FOUR  ; GND                                                          ; yes                    ;
; testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1|W_EIGHT ; GND                                                          ; yes                    ;
; PFCount:pfcount1|COUNT[2]                                          ; Input_Reciver:comb_3|generate_ic_number:gin1|ic_no_generated ; yes                    ;
; PFCount:pfcount1|COUNT[1]                                          ; Input_Reciver:comb_3|generate_ic_number:gin1|ic_no_generated ; yes                    ;
; PFCount:pfcount1|COUNT[0]                                          ; Input_Reciver:comb_3|generate_ic_number:gin1|ic_no_generated ; yes                    ;
; PFCount:pfcount1|COUNT[4]                                          ; Input_Reciver:comb_3|generate_ic_number:gin1|ic_no_generated ; yes                    ;
; PFCount:pfcount1|PASS[2]                                           ; PFCount:pfcount1|PASS[2]                                     ; yes                    ;
; PFCount:pfcount1|PASS[1]                                           ; PFCount:pfcount1|PASS[2]                                     ; yes                    ;
; PFCount:pfcount1|PASS[0]                                           ; PFCount:pfcount1|PASS[2]                                     ; yes                    ;
; PFCount:pfcount1|FAIL[0]                                           ; PFCount:pfcount1|always0                                     ; yes                    ;
; Number of user-specified and inferred latches = 13                 ;                                                              ;                        ;
+--------------------------------------------------------------------+--------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                  ; Reason for Removal                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|Hex_Display_Data_7                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|Hex_Display_Data_3                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_CHAR_ARRAY_3                                         ; Stuck at GND due to stuck port data_in                                                                                     ;
; Input_Reciver:comb_3|generate_ic_number:gin1|num1000[4..31]                                                    ; Stuck at GND due to stuck port data_in                                                                                     ;
; Input_Reciver:comb_3|generate_ic_number:gin1|num100[4..31]                                                     ; Stuck at GND due to stuck port data_in                                                                                     ;
; Input_Reciver:comb_3|generate_ic_number:gin1|num10[4..31]                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; Input_Reciver:comb_3|generate_ic_number:gin1|num[4..31]                                                        ; Stuck at GND due to stuck port data_in                                                                                     ;
; LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|lcd_on                  ; Stuck at VCC due to stuck port data_in                                                                                     ;
; LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|lcd_rw_int              ; Stuck at GND due to stuck port data_in                                                                                     ;
; LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|lcd_blon                ; Stuck at VCC due to stuck port data_in                                                                                     ;
; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|input_pattern[5..7] ; Stuck at GND due to stuck port data_in                                                                                     ;
; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|H1                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|G1                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|F1                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[0..31]   ; Stuck at VCC due to stuck port data_in                                                                                     ;
; testing_logic:tl1|logical_function_check:lfc1|IN6                                                              ; Merged with testing_logic:tl1|logical_function_check:lfc1|IN8                                                              ;
; testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|A5                        ; Merged with testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|A6                        ;
; testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|A4                        ; Merged with testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|A6                        ;
; testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|A3                        ; Merged with testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|A6                        ;
; testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|A2                        ; Merged with testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|A6                        ;
; testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|A1                        ; Merged with testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|A6                        ;
; testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|D1                    ; Merged with testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|D2                    ;
; testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|C1                    ; Merged with testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|C2                    ;
; testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|B1                    ; Merged with testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|B2                    ;
; testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|A1                    ; Merged with testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|A2                    ;
; testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|C2                  ; Merged with testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|C3                  ;
; testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|C1                  ; Merged with testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|C3                  ;
; testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|B2                  ; Merged with testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|B3                  ;
; testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|B1                  ; Merged with testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|B3                  ;
; testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|A2                  ; Merged with testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|A3                  ;
; testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|A1                  ; Merged with testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|A3                  ;
; testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|B3                      ; Merged with testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|B4                      ;
; testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|B2                      ; Merged with testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|B4                      ;
; testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|B1                      ; Merged with testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|B4                      ;
; testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|A3                      ; Merged with testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|A4                      ;
; testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|A2                      ; Merged with testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|A4                      ;
; testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|A1                      ; Merged with testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|A4                      ;
; testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|state                     ; Merged with testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|input_pattern             ;
; testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|output_got5[0]            ; Merged with testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|output_got4[0]            ;
; testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|output_got6[0]            ; Merged with testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|output_got4[0]            ;
; testing_logic:tl1|logical_function_check:lfc1|IN8                                                              ; Stuck at GND due to stuck port data_in                                                                                     ;
; Input_Reciver:comb_3|generate_ic_number:gin1|number[15..31]                                                    ; Stuck at GND due to stuck port data_in                                                                                     ;
; testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|output_ori[0]             ; Stuck at VCC due to stuck port data_in                                                                                     ;
; testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|output_ori[1]             ; Stuck at GND due to stuck port data_in                                                                                     ;
; LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|Hex_Display_Data_6                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|Hex_Display_Data_5                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|state~2             ; Lost fanout                                                                                                                ;
; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|state~3             ; Lost fanout                                                                                                                ;
; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|state~4             ; Lost fanout                                                                                                                ;
; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|state~5             ; Lost fanout                                                                                                                ;
; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|state~6             ; Lost fanout                                                                                                                ;
; testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|state~2               ; Lost fanout                                                                                                                ;
; testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|state~3               ; Lost fanout                                                                                                                ;
; testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|state~4               ; Lost fanout                                                                                                                ;
; testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|state~5               ; Lost fanout                                                                                                                ;
; testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|state~2             ; Lost fanout                                                                                                                ;
; testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|state~3             ; Lost fanout                                                                                                                ;
; testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|state~4             ; Lost fanout                                                                                                                ;
; testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|state~2                 ; Lost fanout                                                                                                                ;
; testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|state~3                 ; Lost fanout                                                                                                                ;
; LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|next_command.reset1     ; Merged with LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|next_command.drop_lcd_e ;
; LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|next_command.drop_lcd_e ; Stuck at GND due to stuck port data_in                                                                                     ;
; Total Number of Removed Registers = 219                                                                        ;                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                     ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------+
; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|input_pattern[5] ; Stuck at GND              ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|F1,             ;
;                                                                                                             ; due to stuck port data_in ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[0],  ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[1],  ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[2],  ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[3],  ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[4],  ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[5],  ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[6],  ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[7],  ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[8],  ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[9],  ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[10], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[11], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[12], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[13], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[14], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[15], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[16], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[17], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[18], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[19], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[20], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[21], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[22], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[23], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[24], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[25], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[26], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[27], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[28], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[29], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[30], ;
;                                                                                                             ;                           ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|output_ori[31]  ;
; Input_Reciver:comb_3|generate_ic_number:gin1|num1000[4]                                                     ; Stuck at GND              ; Input_Reciver:comb_3|generate_ic_number:gin1|number[26],                                                   ;
;                                                                                                             ; due to stuck port data_in ; Input_Reciver:comb_3|generate_ic_number:gin1|number[27],                                                   ;
;                                                                                                             ;                           ; Input_Reciver:comb_3|generate_ic_number:gin1|number[28],                                                   ;
;                                                                                                             ;                           ; Input_Reciver:comb_3|generate_ic_number:gin1|number[29],                                                   ;
;                                                                                                             ;                           ; Input_Reciver:comb_3|generate_ic_number:gin1|number[30],                                                   ;
;                                                                                                             ;                           ; Input_Reciver:comb_3|generate_ic_number:gin1|number[31]                                                    ;
; Input_Reciver:comb_3|generate_ic_number:gin1|num[4]                                                         ; Stuck at GND              ; Input_Reciver:comb_3|generate_ic_number:gin1|number[23],                                                   ;
;                                                                                                             ; due to stuck port data_in ; Input_Reciver:comb_3|generate_ic_number:gin1|number[24]                                                    ;
; Input_Reciver:comb_3|generate_ic_number:gin1|number[17]                                                     ; Stuck at GND              ; testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|output_ori[0],        ;
;                                                                                                             ; due to stuck port data_in ; testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|output_ori[1]         ;
; Input_Reciver:comb_3|generate_ic_number:gin1|num10[4]                                                       ; Stuck at GND              ; Input_Reciver:comb_3|generate_ic_number:gin1|number[25]                                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                            ;
; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|input_pattern[6] ; Stuck at GND              ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|G1              ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                            ;
; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|input_pattern[7] ; Stuck at GND              ; testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|H1              ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 727   ;
; Number of registers using Synchronous Clear  ; 100   ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 123   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 544   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                       ;
+----------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------+---------+
; Input_Reciver:comb_3|State_machine:u2|HEX0[6]                                                            ; 7       ;
; Input_Reciver:comb_3|State_machine:u2|HEX1[6]                                                            ; 7       ;
; Input_Reciver:comb_3|State_machine:u2|HEX2[6]                                                            ; 7       ;
; Input_Reciver:comb_3|State_machine:u2|HEX3[6]                                                            ; 6       ;
; LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|lcd_e             ; 1       ;
; LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|data_bus_value[3] ; 2       ;
; LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|data_bus_value[4] ; 1       ;
; LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|data_bus_value[5] ; 1       ;
; Total number of inverted registers = 8                                                                   ;         ;
+----------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ic_tester|Input_Reciver:comb_3|IR_RECEIVE:u1|bitcount[5]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_CHAR_ARRAY_1                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|clk_count_400hz[22] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|pass1           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|fail1             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|pass2           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|pass2               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|IN11                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|IN3                                                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |ic_tester|Input_Reciver:comb_3|State_machine:u2|HEX3[3]                                                              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|pass6                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|IN2                                                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |ic_tester|Input_Reciver:comb_3|State_machine:u2|HEX1[0]                                                              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |ic_tester|Input_Reciver:comb_3|State_machine:u2|HEX2[0]                                                              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |ic_tester|Input_Reciver:comb_3|State_machine:u2|HEX0[1]                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|pass            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|fail                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|fail                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|fail            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|pass              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|fail5                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|pass4                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|pass3                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|pass2                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|pass                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|data_bus_value[5]   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|state               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|state           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|state             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|state           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|state               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ic_tester|testing_logic:tl1|logical_function_check:lfc1|IN1                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ic_tester|Input_Reciver:comb_3|State_machine:u2|main_state                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ic_tester|Input_Reciver:comb_3|State_machine:u2|iDIG                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|Mux66               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ic_tester|PFCount:pfcount1|FAIL[0]                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ic_tester|PFCount:pfcount1|PASS[0]                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ic_tester|Input_Reciver:comb_3|IR_RECEIVE:u1|Selector2                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ic_tester|PFCount:pfcount1|FAIL                                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ic_tester|PFCount:pfcount1|PASS                                                                                      ;
; 39:1               ; 3 bits    ; 78 LEs        ; 66 LEs               ; 12 LEs                 ; No         ; |ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|Mux70               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |ic_tester|testing_logic:tl1|icNumber_decoder:icd1|tester[0]                                                          ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ic_tester|testing_logic:tl1|icNumber_decoder:icd1|to_LCD                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Input_Reciver:comb_3|pll1:u0|altpll:altpll_component ;
+-------------------------------+------------------------+------------------------------------------+
; Parameter Name                ; Value                  ; Type                                     ;
+-------------------------------+------------------------+------------------------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                                  ;
; PLL_TYPE                      ; AUTO                   ; Untyped                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                                  ;
; LOCK_HIGH                     ; 1                      ; Untyped                                  ;
; LOCK_LOW                      ; 1                      ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                                  ;
; SKIP_VCO                      ; OFF                    ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                                  ;
; BANDWIDTH                     ; 0                      ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                      ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                                  ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                                  ;
; CLK1_MULTIPLY_BY              ; 1                      ; Signed Integer                           ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer                           ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                                  ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                                  ;
; CLK1_DIVIDE_BY                ; 5                      ; Signed Integer                           ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer                           ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                                  ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer                           ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                      ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                                  ;
; VCO_MIN                       ; 0                      ; Untyped                                  ;
; VCO_MAX                       ; 0                      ; Untyped                                  ;
; VCO_CENTER                    ; 0                      ; Untyped                                  ;
; PFD_MIN                       ; 0                      ; Untyped                                  ;
; PFD_MAX                       ; 0                      ; Untyped                                  ;
; M_INITIAL                     ; 0                      ; Untyped                                  ;
; M                             ; 0                      ; Untyped                                  ;
; N                             ; 1                      ; Untyped                                  ;
; M2                            ; 1                      ; Untyped                                  ;
; N2                            ; 1                      ; Untyped                                  ;
; SS                            ; 1                      ; Untyped                                  ;
; C0_HIGH                       ; 0                      ; Untyped                                  ;
; C1_HIGH                       ; 0                      ; Untyped                                  ;
; C2_HIGH                       ; 0                      ; Untyped                                  ;
; C3_HIGH                       ; 0                      ; Untyped                                  ;
; C4_HIGH                       ; 0                      ; Untyped                                  ;
; C5_HIGH                       ; 0                      ; Untyped                                  ;
; C6_HIGH                       ; 0                      ; Untyped                                  ;
; C7_HIGH                       ; 0                      ; Untyped                                  ;
; C8_HIGH                       ; 0                      ; Untyped                                  ;
; C9_HIGH                       ; 0                      ; Untyped                                  ;
; C0_LOW                        ; 0                      ; Untyped                                  ;
; C1_LOW                        ; 0                      ; Untyped                                  ;
; C2_LOW                        ; 0                      ; Untyped                                  ;
; C3_LOW                        ; 0                      ; Untyped                                  ;
; C4_LOW                        ; 0                      ; Untyped                                  ;
; C5_LOW                        ; 0                      ; Untyped                                  ;
; C6_LOW                        ; 0                      ; Untyped                                  ;
; C7_LOW                        ; 0                      ; Untyped                                  ;
; C8_LOW                        ; 0                      ; Untyped                                  ;
; C9_LOW                        ; 0                      ; Untyped                                  ;
; C0_INITIAL                    ; 0                      ; Untyped                                  ;
; C1_INITIAL                    ; 0                      ; Untyped                                  ;
; C2_INITIAL                    ; 0                      ; Untyped                                  ;
; C3_INITIAL                    ; 0                      ; Untyped                                  ;
; C4_INITIAL                    ; 0                      ; Untyped                                  ;
; C5_INITIAL                    ; 0                      ; Untyped                                  ;
; C6_INITIAL                    ; 0                      ; Untyped                                  ;
; C7_INITIAL                    ; 0                      ; Untyped                                  ;
; C8_INITIAL                    ; 0                      ; Untyped                                  ;
; C9_INITIAL                    ; 0                      ; Untyped                                  ;
; C0_MODE                       ; BYPASS                 ; Untyped                                  ;
; C1_MODE                       ; BYPASS                 ; Untyped                                  ;
; C2_MODE                       ; BYPASS                 ; Untyped                                  ;
; C3_MODE                       ; BYPASS                 ; Untyped                                  ;
; C4_MODE                       ; BYPASS                 ; Untyped                                  ;
; C5_MODE                       ; BYPASS                 ; Untyped                                  ;
; C6_MODE                       ; BYPASS                 ; Untyped                                  ;
; C7_MODE                       ; BYPASS                 ; Untyped                                  ;
; C8_MODE                       ; BYPASS                 ; Untyped                                  ;
; C9_MODE                       ; BYPASS                 ; Untyped                                  ;
; C0_PH                         ; 0                      ; Untyped                                  ;
; C1_PH                         ; 0                      ; Untyped                                  ;
; C2_PH                         ; 0                      ; Untyped                                  ;
; C3_PH                         ; 0                      ; Untyped                                  ;
; C4_PH                         ; 0                      ; Untyped                                  ;
; C5_PH                         ; 0                      ; Untyped                                  ;
; C6_PH                         ; 0                      ; Untyped                                  ;
; C7_PH                         ; 0                      ; Untyped                                  ;
; C8_PH                         ; 0                      ; Untyped                                  ;
; C9_PH                         ; 0                      ; Untyped                                  ;
; L0_HIGH                       ; 1                      ; Untyped                                  ;
; L1_HIGH                       ; 1                      ; Untyped                                  ;
; G0_HIGH                       ; 1                      ; Untyped                                  ;
; G1_HIGH                       ; 1                      ; Untyped                                  ;
; G2_HIGH                       ; 1                      ; Untyped                                  ;
; G3_HIGH                       ; 1                      ; Untyped                                  ;
; E0_HIGH                       ; 1                      ; Untyped                                  ;
; E1_HIGH                       ; 1                      ; Untyped                                  ;
; E2_HIGH                       ; 1                      ; Untyped                                  ;
; E3_HIGH                       ; 1                      ; Untyped                                  ;
; L0_LOW                        ; 1                      ; Untyped                                  ;
; L1_LOW                        ; 1                      ; Untyped                                  ;
; G0_LOW                        ; 1                      ; Untyped                                  ;
; G1_LOW                        ; 1                      ; Untyped                                  ;
; G2_LOW                        ; 1                      ; Untyped                                  ;
; G3_LOW                        ; 1                      ; Untyped                                  ;
; E0_LOW                        ; 1                      ; Untyped                                  ;
; E1_LOW                        ; 1                      ; Untyped                                  ;
; E2_LOW                        ; 1                      ; Untyped                                  ;
; E3_LOW                        ; 1                      ; Untyped                                  ;
; L0_INITIAL                    ; 1                      ; Untyped                                  ;
; L1_INITIAL                    ; 1                      ; Untyped                                  ;
; G0_INITIAL                    ; 1                      ; Untyped                                  ;
; G1_INITIAL                    ; 1                      ; Untyped                                  ;
; G2_INITIAL                    ; 1                      ; Untyped                                  ;
; G3_INITIAL                    ; 1                      ; Untyped                                  ;
; E0_INITIAL                    ; 1                      ; Untyped                                  ;
; E1_INITIAL                    ; 1                      ; Untyped                                  ;
; E2_INITIAL                    ; 1                      ; Untyped                                  ;
; E3_INITIAL                    ; 1                      ; Untyped                                  ;
; L0_MODE                       ; BYPASS                 ; Untyped                                  ;
; L1_MODE                       ; BYPASS                 ; Untyped                                  ;
; G0_MODE                       ; BYPASS                 ; Untyped                                  ;
; G1_MODE                       ; BYPASS                 ; Untyped                                  ;
; G2_MODE                       ; BYPASS                 ; Untyped                                  ;
; G3_MODE                       ; BYPASS                 ; Untyped                                  ;
; E0_MODE                       ; BYPASS                 ; Untyped                                  ;
; E1_MODE                       ; BYPASS                 ; Untyped                                  ;
; E2_MODE                       ; BYPASS                 ; Untyped                                  ;
; E3_MODE                       ; BYPASS                 ; Untyped                                  ;
; L0_PH                         ; 0                      ; Untyped                                  ;
; L1_PH                         ; 0                      ; Untyped                                  ;
; G0_PH                         ; 0                      ; Untyped                                  ;
; G1_PH                         ; 0                      ; Untyped                                  ;
; G2_PH                         ; 0                      ; Untyped                                  ;
; G3_PH                         ; 0                      ; Untyped                                  ;
; E0_PH                         ; 0                      ; Untyped                                  ;
; E1_PH                         ; 0                      ; Untyped                                  ;
; E2_PH                         ; 0                      ; Untyped                                  ;
; E3_PH                         ; 0                      ; Untyped                                  ;
; M_PH                          ; 0                      ; Untyped                                  ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                                  ;
; CLK0_COUNTER                  ; G0                     ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                     ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                     ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                     ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                     ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                     ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                     ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                     ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                     ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                     ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                      ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                      ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                                  ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                                  ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                                  ;
; VCO_POST_SCALE                ; 0                      ; Untyped                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                                  ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                                  ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                                  ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                                  ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                                  ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE                           ;
+-------------------------------+------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Input_Reciver:comb_3|IR_RECEIVE:u1 ;
+-------------------+--------+----------------------------------------------------+
; Parameter Name    ; Value  ; Type                                               ;
+-------------------+--------+----------------------------------------------------+
; IDLE              ; 00     ; Unsigned Binary                                    ;
; GUIDANCE          ; 01     ; Unsigned Binary                                    ;
; DATAREAD          ; 10     ; Unsigned Binary                                    ;
; IDLE_HIGH_DUR     ; 262143 ; Signed Integer                                     ;
; GUIDE_LOW_DUR     ; 230000 ; Signed Integer                                     ;
; GUIDE_HIGH_DUR    ; 210000 ; Signed Integer                                     ;
; DATA_HIGH_DUR     ; 41500  ; Signed Integer                                     ;
; BIT_AVAILABLE_DUR ; 20000  ; Signed Integer                                     ;
+-------------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Input_Reciver:comb_3|State_machine:u2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; zero           ; 000   ; Unsigned Binary                                           ;
; first          ; 001   ; Unsigned Binary                                           ;
; second         ; 010   ; Unsigned Binary                                           ;
; third          ; 011   ; Unsigned Binary                                           ;
; fourth         ; 100   ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testing_logic:tl1|logical_function_check:lfc1 ;
+------------------+----------+--------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                         ;
+------------------+----------+--------------------------------------------------------------+
; ONE_SECOND_DELAY ; 50000005 ; Signed Integer                                               ;
+------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst ;
+------------------+----------+-------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                  ;
+------------------+----------+-------------------------------------------------------------------------------------------------------+
; S00              ; 00       ; Unsigned Binary                                                                                       ;
; S01              ; 01       ; Unsigned Binary                                                                                       ;
; S10              ; 10       ; Unsigned Binary                                                                                       ;
; S11              ; 11       ; Unsigned Binary                                                                                       ;
; ONE_SECOND_DELAY ; 50000000 ; Signed Integer                                                                                        ;
+------------------+----------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst ;
+------------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                      ;
+------------------+----------+-----------------------------------------------------------------------------------------------------------+
; S000             ; 000      ; Unsigned Binary                                                                                           ;
; S001             ; 001      ; Unsigned Binary                                                                                           ;
; S010             ; 010      ; Unsigned Binary                                                                                           ;
; S011             ; 011      ; Unsigned Binary                                                                                           ;
; S100             ; 100      ; Unsigned Binary                                                                                           ;
; S101             ; 101      ; Unsigned Binary                                                                                           ;
; S110             ; 110      ; Unsigned Binary                                                                                           ;
; S111             ; 111      ; Unsigned Binary                                                                                           ;
; ONE_SECOND_DELAY ; 50000000 ; Signed Integer                                                                                            ;
+------------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst ;
+------------------+----------+---------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                    ;
+------------------+----------+---------------------------------------------------------------------------------------------------------+
; S0000            ; 0000     ; Unsigned Binary                                                                                         ;
; S0001            ; 0001     ; Unsigned Binary                                                                                         ;
; S0010            ; 0010     ; Unsigned Binary                                                                                         ;
; S0011            ; 0011     ; Unsigned Binary                                                                                         ;
; S0100            ; 0100     ; Unsigned Binary                                                                                         ;
; S0101            ; 0101     ; Unsigned Binary                                                                                         ;
; S0110            ; 0110     ; Unsigned Binary                                                                                         ;
; S0111            ; 0111     ; Unsigned Binary                                                                                         ;
; S1000            ; 1000     ; Unsigned Binary                                                                                         ;
; S1001            ; 1001     ; Unsigned Binary                                                                                         ;
; S1010            ; 1010     ; Unsigned Binary                                                                                         ;
; S1011            ; 1011     ; Unsigned Binary                                                                                         ;
; S1100            ; 1100     ; Unsigned Binary                                                                                         ;
; S1101            ; 1101     ; Unsigned Binary                                                                                         ;
; S1110            ; 1110     ; Unsigned Binary                                                                                         ;
; S1111            ; 1111     ; Unsigned Binary                                                                                         ;
; ONE_SECOND_DELAY ; 50000000 ; Signed Integer                                                                                          ;
+------------------+----------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst ;
+------------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                      ;
+------------------+----------+-----------------------------------------------------------------------------------------------------------+
; S00000           ; 00000    ; Unsigned Binary                                                                                           ;
; S00001           ; 00001    ; Unsigned Binary                                                                                           ;
; S00010           ; 00010    ; Unsigned Binary                                                                                           ;
; S00011           ; 00011    ; Unsigned Binary                                                                                           ;
; S00100           ; 00100    ; Unsigned Binary                                                                                           ;
; S00101           ; 00101    ; Unsigned Binary                                                                                           ;
; S00110           ; 00110    ; Unsigned Binary                                                                                           ;
; S00111           ; 00111    ; Unsigned Binary                                                                                           ;
; S01000           ; 01000    ; Unsigned Binary                                                                                           ;
; S01001           ; 01001    ; Unsigned Binary                                                                                           ;
; S01010           ; 01010    ; Unsigned Binary                                                                                           ;
; S01011           ; 01011    ; Unsigned Binary                                                                                           ;
; S01100           ; 01100    ; Unsigned Binary                                                                                           ;
; S01101           ; 01101    ; Unsigned Binary                                                                                           ;
; S01110           ; 01110    ; Unsigned Binary                                                                                           ;
; S01111           ; 01111    ; Unsigned Binary                                                                                           ;
; S10000           ; 10000    ; Unsigned Binary                                                                                           ;
; S10001           ; 10001    ; Unsigned Binary                                                                                           ;
; S10010           ; 10010    ; Unsigned Binary                                                                                           ;
; S10011           ; 10011    ; Unsigned Binary                                                                                           ;
; S10100           ; 10100    ; Unsigned Binary                                                                                           ;
; S10101           ; 10101    ; Unsigned Binary                                                                                           ;
; S10110           ; 10110    ; Unsigned Binary                                                                                           ;
; S10111           ; 10111    ; Unsigned Binary                                                                                           ;
; S11000           ; 11000    ; Unsigned Binary                                                                                           ;
; S11001           ; 11001    ; Unsigned Binary                                                                                           ;
; S11010           ; 11010    ; Unsigned Binary                                                                                           ;
; S11011           ; 11011    ; Unsigned Binary                                                                                           ;
; S11100           ; 11100    ; Unsigned Binary                                                                                           ;
; S11101           ; 11101    ; Unsigned Binary                                                                                           ;
; S11110           ; 11110    ; Unsigned Binary                                                                                           ;
; S11111           ; 11111    ; Unsigned Binary                                                                                           ;
; ONE_SECOND_DELAY ; 50000000 ; Signed Integer                                                                                            ;
+------------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst ;
+------------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                ;
+------------------+----------+-----------------------------------------------------------------------------------------------------+
; S0               ; 0        ; Unsigned Binary                                                                                     ;
; S1               ; 1        ; Unsigned Binary                                                                                     ;
; ONE_SECOND_DELAY ; 50000000 ; Signed Integer                                                                                      ;
+------------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 4            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 14           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 14           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 4            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                         ;
+-------------------------------+------------------------------------------------------+
; Name                          ; Value                                                ;
+-------------------------------+------------------------------------------------------+
; Number of entity instances    ; 1                                                    ;
; Entity Instance               ; Input_Reciver:comb_3|pll1:u0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                               ;
;     -- PLL_TYPE               ; AUTO                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                    ;
+-------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                      ;
+---------------------------------------+-------------------------------------------------------------+
; Name                                  ; Value                                                       ;
+---------------------------------------+-------------------------------------------------------------+
; Number of entity instances            ; 2                                                           ;
; Entity Instance                       ; Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                                           ;
;     -- LPM_WIDTHB                     ; 10                                                          ;
;     -- LPM_WIDTHP                     ; 14                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                         ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 4                                                           ;
;     -- LPM_WIDTHB                     ; 7                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                         ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
+---------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|mux_gate:m_gate2" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                      ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|mux_gate:m_gate3" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Input_Reciver:comb_3|pll1:u0" ;
+------+--------+----------+-------------------------------+
; Port ; Type   ; Severity ; Details                       ;
+------+--------+----------+-------------------------------+
; c1   ; Output ; Info     ; Explicitly unconnected        ;
+------+--------+----------+-------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Sep 26 23:08:13 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ic_tester -c ic_tester
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file two_input_and.v
    Info (12023): Found entity 1: two_input_and
Info (12021): Found 1 design units, including 1 entities, in source file two_input_or.v
    Info (12023): Found entity 1: two_input_or
Info (12021): Found 1 design units, including 1 entities, in source file two_input_checker.v
    Info (12023): Found entity 1: two_input_checker
Info (12021): Found 1 design units, including 1 entities, in source file ic_tester.v
    Info (12023): Found entity 1: ic_tester
Info (12021): Found 1 design units, including 1 entities, in source file not_gate.v
    Info (12023): Found entity 1: not_gate
Info (12021): Found 1 design units, including 1 entities, in source file three_input_and.v
    Info (12023): Found entity 1: three_input_and
Info (12021): Found 1 design units, including 1 entities, in source file three_input_or.v
    Info (12023): Found entity 1: three_input_or
Info (12021): Found 1 design units, including 1 entities, in source file two_input_nand.v
    Info (12023): Found entity 1: two_input_nand
Info (12021): Found 1 design units, including 1 entities, in source file two_input_nor.v
    Info (12023): Found entity 1: two_input_nor
Info (12021): Found 1 design units, including 1 entities, in source file three_input_nor.v
    Info (12023): Found entity 1: three_input_nor
Info (12021): Found 1 design units, including 1 entities, in source file three_input_nand.v
    Info (12023): Found entity 1: three_input_nand
Info (12021): Found 1 design units, including 1 entities, in source file three_input_checker.v
    Info (12023): Found entity 1: three_input_checker
Info (12021): Found 1 design units, including 1 entities, in source file not_gate_checker.v
    Info (12023): Found entity 1: not_gate_checker
Info (12021): Found 1 design units, including 1 entities, in source file two_input_xor.v
    Info (12023): Found entity 1: two_input_xor
Info (12021): Found 1 design units, including 1 entities, in source file four_input_nand.v
    Info (12023): Found entity 1: four_input_nand
Info (12021): Found 1 design units, including 1 entities, in source file four_input_and.v
    Info (12023): Found entity 1: four_input_and
Info (12021): Found 1 design units, including 1 entities, in source file eight_input_nand.v
    Info (12023): Found entity 1: eight_input_nand
Info (12021): Found 1 design units, including 1 entities, in source file four_input_checker.v
    Info (12023): Found entity 1: four_input_checker
Info (12021): Found 1 design units, including 1 entities, in source file eight_input_checker.v
    Info (12023): Found entity 1: eight_input_checker
Info (12021): Found 1 design units, including 1 entities, in source file mux_gate.v
    Info (12023): Found entity 1: mux_gate
Info (12021): Found 1 design units, including 1 entities, in source file mux_test.v
    Info (12023): Found entity 1: mux_test
Info (12021): Found 1 design units, including 1 entities, in source file logical_function_check.v
    Info (12023): Found entity 1: logical_function_check
Info (12021): Found 1 design units, including 1 entities, in source file two_input_xnor.v
    Info (12023): Found entity 1: two_input_xnor
Info (12021): Found 1 design units, including 1 entities, in source file three_input_xor.v
    Info (12023): Found entity 1: three_input_xor
Info (12021): Found 1 design units, including 1 entities, in source file input_decoder.v
    Info (12023): Found entity 1: input_decoder
Info (12021): Found 1 design units, including 1 entities, in source file icnumber_decoder.v
    Info (12023): Found entity 1: icNumber_decoder
Info (12021): Found 1 design units, including 1 entities, in source file testing_logic.v
    Info (12023): Found entity 1: testing_logic
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: pll1
Info (12021): Found 1 design units, including 1 entities, in source file ir_receive.v
    Info (12023): Found entity 1: IR_RECEIVE
Info (12021): Found 1 design units, including 1 entities, in source file state_machine.v
    Info (12023): Found entity 1: State_machine
Warning (10238): Verilog Module Declaration warning at Input_Reciver.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Input_Reciver"
Info (12021): Found 1 design units, including 1 entities, in source file input_reciver.v
    Info (12023): Found entity 1: Input_Reciver
Info (12021): Found 1 design units, including 1 entities, in source file generate_ic_number.v
    Info (12023): Found entity 1: generate_ic_number
Info (12021): Found 1 design units, including 1 entities, in source file lcd_mux.v
    Info (12023): Found entity 1: LCD_MUX
Info (12021): Found 2 design units, including 1 entities, in source file lcd_display_nty.vhd
    Info (12022): Found design unit 1: LCD_DISPLAY_nty-LCD_DISPLAY_arch
    Info (12023): Found entity 1: LCD_DISPLAY_nty
Info (12021): Found 1 design units, including 1 entities, in source file lcd_display1.v
    Info (12023): Found entity 1: LCD_DISPLAY1
Info (12021): Found 1 design units, including 1 entities, in source file lcd_display.v
    Info (12023): Found entity 1: LCD_DISPLAY
Info (12021): Found 1 design units, including 1 entities, in source file pfcount.v
    Info (12023): Found entity 1: PFCount
Warning (10037): Verilog HDL or VHDL warning at State_machine.v(100): conditional expression evaluates to a constant
Critical Warning (10846): Verilog HDL Instantiation warning at ic_tester.v(68): instance has no name
Info (12127): Elaborating entity "ic_tester" for the top level hierarchy
Info (12128): Elaborating entity "Input_Reciver" for hierarchy "Input_Reciver:comb_3"
Warning (10034): Output port "LEDR[4]" at Input_Reciver.v(24) has no driver
Info (12128): Elaborating entity "pll1" for hierarchy "Input_Reciver:comb_3|pll1:u0"
Info (12128): Elaborating entity "altpll" for hierarchy "Input_Reciver:comb_3|pll1:u0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Input_Reciver:comb_3|pll1:u0|altpll:altpll_component"
Info (12133): Instantiated megafunction "Input_Reciver:comb_3|pll1:u0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "Input_Reciver:comb_3|pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated"
Info (12128): Elaborating entity "IR_RECEIVE" for hierarchy "Input_Reciver:comb_3|IR_RECEIVE:u1"
Info (12128): Elaborating entity "State_machine" for hierarchy "Input_Reciver:comb_3|State_machine:u2"
Warning (10036): Verilog HDL or VHDL warning at State_machine.v(42): object "counter" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at State_machine.v(43): object "clutter_counter" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at State_machine.v(44): object "data_ready_delayed" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at State_machine.v(138): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at State_machine.v(164): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at State_machine.v(190): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at State_machine.v(216): truncated value with size 8 to match size of target (7)
Info (12128): Elaborating entity "generate_ic_number" for hierarchy "Input_Reciver:comb_3|generate_ic_number:gin1"
Info (12128): Elaborating entity "testing_logic" for hierarchy "testing_logic:tl1"
Info (12128): Elaborating entity "icNumber_decoder" for hierarchy "testing_logic:tl1|icNumber_decoder:icd1"
Info (12128): Elaborating entity "logical_function_check" for hierarchy "testing_logic:tl1|logical_function_check:lfc1"
Warning (10036): Verilog HDL or VHDL warning at logical_function_check.v(24): object "mode" assigned a value but never read
Warning (10858): Verilog HDL warning at logical_function_check.v(27): object IN3_WIRE2 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(27): object IN6_WIRE2 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(27): object IN8_WIRE2 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(27): object IN11_WIRE2 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(28): object PASS5_WIRE2 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(28): object PASS6_WIRE2 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(28): object FAIL5_WIRE2 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(28): object FAIL6_WIRE2 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(30): object IN6_WIRE3 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(30): object IN8_WIRE3 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(30): object IN12_WIRE3 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(31): object PASS4_WIRE3 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(31): object PASS5_WIRE3 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(31): object PASS6_WIRE3 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(31): object FAIL4_WIRE3 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(31): object FAIL5_WIRE3 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(31): object FAIL6_WIRE3 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(33): object IN3_WIRE4 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(33): object IN6_WIRE4 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(33): object IN8_WIRE4 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(33): object IN11_WIRE4 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(34): object PASS3_WIRE4 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(34): object PASS4_WIRE4 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(34): object PASS5_WIRE4 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(34): object PASS6_WIRE4 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(34): object FAIL3_WIRE4 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(34): object FAIL4_WIRE4 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(34): object FAIL5_WIRE4 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(34): object FAIL6_WIRE4 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(36): object IN8_WIRE8 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(36): object IN9_WIRE8 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(36): object IN10_WIRE8 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(36): object IN13_WIRE8 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(37): object PASS2_WIRE8 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(37): object PASS3_WIRE8 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(37): object PASS4_WIRE8 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(37): object PASS5_WIRE8 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(37): object PASS6_WIRE8 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(37): object FAIL2_WIRE8 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(37): object FAIL3_WIRE8 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(37): object FAIL4_WIRE8 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(37): object FAIL5_WIRE8 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(37): object FAIL6_WIRE8 used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(39): object IN2_WIRE_NOT used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(39): object IN4_WIRE_NOT used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(39): object IN6_WIRE_NOT used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(39): object IN8_WIRE_NOT used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(39): object IN10_WIRE_NOT used but never assigned
Warning (10858): Verilog HDL warning at logical_function_check.v(39): object IN12_WIRE_NOT used but never assigned
Warning (10230): Verilog HDL assignment warning at logical_function_check.v(24): truncated value with size 3 to match size of target (1)
Warning (10030): Net "IN3_WIRE2" at logical_function_check.v(27) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN6_WIRE2" at logical_function_check.v(27) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN8_WIRE2" at logical_function_check.v(27) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN11_WIRE2" at logical_function_check.v(27) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "PASS5_WIRE2" at logical_function_check.v(28) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "PASS6_WIRE2" at logical_function_check.v(28) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "FAIL5_WIRE2" at logical_function_check.v(28) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "FAIL6_WIRE2" at logical_function_check.v(28) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN6_WIRE3" at logical_function_check.v(30) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN8_WIRE3" at logical_function_check.v(30) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN12_WIRE3" at logical_function_check.v(30) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "PASS4_WIRE3" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "PASS5_WIRE3" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "PASS6_WIRE3" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "FAIL4_WIRE3" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "FAIL5_WIRE3" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "FAIL6_WIRE3" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN3_WIRE4" at logical_function_check.v(33) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN6_WIRE4" at logical_function_check.v(33) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN8_WIRE4" at logical_function_check.v(33) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN11_WIRE4" at logical_function_check.v(33) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "PASS3_WIRE4" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "PASS4_WIRE4" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "PASS5_WIRE4" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "PASS6_WIRE4" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "FAIL3_WIRE4" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "FAIL4_WIRE4" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "FAIL5_WIRE4" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "FAIL6_WIRE4" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN8_WIRE8" at logical_function_check.v(36) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN9_WIRE8" at logical_function_check.v(36) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN10_WIRE8" at logical_function_check.v(36) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN13_WIRE8" at logical_function_check.v(36) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "PASS2_WIRE8" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "PASS3_WIRE8" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "PASS4_WIRE8" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "PASS5_WIRE8" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "PASS6_WIRE8" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "FAIL2_WIRE8" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "FAIL3_WIRE8" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "FAIL4_WIRE8" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "FAIL5_WIRE8" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "FAIL6_WIRE8" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN2_WIRE_NOT" at logical_function_check.v(39) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN4_WIRE_NOT" at logical_function_check.v(39) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN6_WIRE_NOT" at logical_function_check.v(39) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN8_WIRE_NOT" at logical_function_check.v(39) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN10_WIRE_NOT" at logical_function_check.v(39) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IN12_WIRE_NOT" at logical_function_check.v(39) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "mux_test" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1"
Warning (10240): Verilog HDL Always Construct warning at mux_test.v(9): inferring latch(es) for variable "W_NOT", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mux_test.v(9): inferring latch(es) for variable "W_TWO", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mux_test.v(9): inferring latch(es) for variable "W_THREE", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mux_test.v(9): inferring latch(es) for variable "W_FOUR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mux_test.v(9): inferring latch(es) for variable "W_EIGHT", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "W_EIGHT" at mux_test.v(51)
Info (10041): Inferred latch for "W_FOUR" at mux_test.v(51)
Info (10041): Inferred latch for "W_THREE" at mux_test.v(51)
Info (10041): Inferred latch for "W_TWO" at mux_test.v(51)
Info (10041): Inferred latch for "W_NOT" at mux_test.v(51)
Info (12128): Elaborating entity "two_input_checker" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst"
Info (12128): Elaborating entity "two_input_and" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|two_input_and:and2"
Info (12128): Elaborating entity "two_input_or" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|two_input_or:or2"
Info (12128): Elaborating entity "two_input_nand" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|two_input_nand:nand2"
Info (12128): Elaborating entity "two_input_nor" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|two_input_nor:nor2"
Info (12128): Elaborating entity "two_input_xor" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|two_input_xor:xor2"
Info (12128): Elaborating entity "two_input_xnor" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|two_input_xnor:xnor2"
Info (12128): Elaborating entity "mux_gate" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|mux_gate:m_gate1"
Info (12128): Elaborating entity "three_input_checker" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst"
Info (12128): Elaborating entity "three_input_and" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|three_input_and:and3"
Info (12128): Elaborating entity "three_input_or" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|three_input_or:or3"
Info (12128): Elaborating entity "three_input_nand" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|three_input_nand:nand3"
Info (12128): Elaborating entity "three_input_nor" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|three_input_nor:nor3"
Info (12128): Elaborating entity "three_input_xor" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|three_input_xor:xor3"
Info (12128): Elaborating entity "four_input_checker" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst"
Info (12128): Elaborating entity "four_input_and" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|four_input_and:and3"
Info (12128): Elaborating entity "four_input_nand" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|four_input_checker:four_input_checker_inst|four_input_nand:nand3"
Info (12128): Elaborating entity "eight_input_checker" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst"
Info (12128): Elaborating entity "eight_input_nand" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|eight_input_checker:eight_input_checker_inst|eight_input_nand:nand3"
Info (12128): Elaborating entity "not_gate_checker" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst"
Info (12128): Elaborating entity "not_gate" for hierarchy "testing_logic:tl1|logical_function_check:lfc1|not_gate_checker:not_gate_checker_inst|not_gate:not_gate"
Info (12128): Elaborating entity "LCD_MUX" for hierarchy "LCD_MUX:lcdmux1"
Info (12128): Elaborating entity "LCD_DISPLAY" for hierarchy "LCD_DISPLAY:lcddisplay1"
Warning (10858): Verilog HDL warning at LCD_DISPLAY.v(22): object internal_LCD_CHAR_ARRAY used but never assigned
Warning (10858): Verilog HDL warning at LCD_DISPLAY.v(23): object internal_Hex_Display_Data used but never assigned
Warning (10036): Verilog HDL or VHDL warning at LCD_DISPLAY.v(27): object "LCD_CHAR_ARRAY_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LCD_DISPLAY.v(28): object "LCD_CHAR_ARRAY_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LCD_DISPLAY.v(29): object "LCD_CHAR_ARRAY_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LCD_DISPLAY.v(30): object "LCD_CHAR_ARRAY_3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LCD_DISPLAY.v(31): object "Hex_Display_Data_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LCD_DISPLAY.v(32): object "Hex_Display_Data_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LCD_DISPLAY.v(33): object "Hex_Display_Data_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LCD_DISPLAY.v(34): object "Hex_Display_Data_3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LCD_DISPLAY.v(35): object "Hex_Display_Data_4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LCD_DISPLAY.v(36): object "Hex_Display_Data_5" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LCD_DISPLAY.v(37): object "Hex_Display_Data_6" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LCD_DISPLAY.v(38): object "Hex_Display_Data_7" assigned a value but never read
Info (12128): Elaborating entity "LCD_DISPLAY1" for hierarchy "LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST"
Info (12128): Elaborating entity "LCD_DISPLAY_nty" for hierarchy "LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(446): signal "lcd_display_string_01" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(446): signal "char_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(450): signal "lcd_display_string_02" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(450): signal "char_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(454): signal "lcd_display_string_03" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(454): signal "char_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(458): signal "lcd_display_string_04" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(458): signal "char_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(462): signal "lcd_display_string_05" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(462): signal "char_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(466): signal "lcd_display_string_06" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(466): signal "char_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(470): signal "lcd_display_string_07" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(470): signal "char_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(474): signal "lcd_display_string_08" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(474): signal "char_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(478): signal "lcd_display_string_09" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(478): signal "char_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(482): signal "lcd_display_string_10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(482): signal "char_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(486): signal "lcd_display_string_11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(486): signal "char_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "PFCount" for hierarchy "PFCount:pfcount1"
Warning (10240): Verilog HDL Always Construct warning at PFCount.v(12): inferring latch(es) for variable "PASS", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at PFCount.v(12): inferring latch(es) for variable "FAIL", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at PFCount.v(12): inferring latch(es) for variable "COUNT", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "COUNT[0]" at PFCount.v(145)
Info (10041): Inferred latch for "COUNT[1]" at PFCount.v(145)
Info (10041): Inferred latch for "COUNT[2]" at PFCount.v(145)
Info (10041): Inferred latch for "COUNT[3]" at PFCount.v(145)
Info (10041): Inferred latch for "COUNT[4]" at PFCount.v(145)
Info (10041): Inferred latch for "COUNT[5]" at PFCount.v(145)
Info (10041): Inferred latch for "COUNT[6]" at PFCount.v(145)
Info (10041): Inferred latch for "COUNT[7]" at PFCount.v(145)
Info (10041): Inferred latch for "FAIL[0]" at PFCount.v(145)
Info (10041): Inferred latch for "FAIL[1]" at PFCount.v(145)
Info (10041): Inferred latch for "FAIL[2]" at PFCount.v(145)
Info (10041): Inferred latch for "FAIL[3]" at PFCount.v(145)
Info (10041): Inferred latch for "PASS[0]" at PFCount.v(145)
Info (10041): Inferred latch for "PASS[1]" at PFCount.v(145)
Info (10041): Inferred latch for "PASS[2]" at PFCount.v(145)
Info (10041): Inferred latch for "PASS[3]" at PFCount.v(145)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "testing_logic:tl1|logical_function_check:lfc1|three_input_checker:three_input_checker_inst|mux_gate:m_gate2|Y" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "testing_logic:tl1|logical_function_check:lfc1|two_input_checker:two_input_checker_inst|mux_gate:m_gate1|Y" feeding internal logic into a wire
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Input_Reciver:comb_3|generate_ic_number:gin1|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Input_Reciver:comb_3|generate_ic_number:gin1|Mult1"
Info (12130): Elaborated megafunction instantiation "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "Input_Reciver:comb_3|generate_ic_number:gin1|lpm_mult:Mult1"
Warning (13012): Latch PFCount:pfcount1|PASS[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal testing_logic:tl1|logical_function_check:lfc1|pass1
Warning (13012): Latch PFCount:pfcount1|PASS[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal testing_logic:tl1|logical_function_check:lfc1|pass1
Warning (13012): Latch PFCount:pfcount1|PASS[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal testing_logic:tl1|logical_function_check:lfc1|pass1
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|data_bus[0]"
    Warning (13010): Node "LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|data_bus[1]"
    Warning (13010): Node "LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|data_bus[2]"
    Warning (13010): Node "LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|data_bus[3]"
    Warning (13010): Node "LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|data_bus[4]"
    Warning (13010): Node "LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|data_bus[5]"
    Warning (13010): Node "LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|data_bus[6]"
    Warning (13010): Node "LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST|data_bus[7]"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "IN6" is stuck at GND
    Warning (13410): Pin "IN8" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "lcd_rw" is stuck at GND
    Warning (13410): Pin "lcd_on" is stuck at VCC
    Warning (13410): Pin "lcd_blon" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Projects/FPGA Test/ic_tester/output_files/ic_tester.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "Input_Reciver:comb_3|pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "OP1"
    Warning (15610): No output dependent on input pin "OP5"
    Warning (15610): No output dependent on input pin "OP9"
    Warning (15610): No output dependent on input pin "OP13"
Info (21057): Implemented 1574 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 64 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 1485 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 186 warnings
    Info: Peak virtual memory: 4712 megabytes
    Info: Processing ended: Tue Sep 26 23:08:18 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Projects/FPGA Test/ic_tester/output_files/ic_tester.map.smsg.


