//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Unknown Toolkit Version
// Based on LLVM 3.4svn
//

.version 7.6
.target sm_86, texmode_independent
.address_size 64

	// .globl	BackwardPUE

.entry BackwardPUE(
	.param .u64 .ptr .global .align 16 BackwardPUE_param_0,
	.param .u64 .ptr .global .align 16 BackwardPUE_param_1,
	.param .u32 BackwardPUE_param_2
)
{
	.reg .pred 	%p<87>;
	.reg .f32 	%f<339>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd1, [BackwardPUE_param_0];
	ld.param.u64 	%rd2, [BackwardPUE_param_1];
	ld.param.u32 	%r4, [BackwardPUE_param_2];
	setp.eq.s32	%p1, %r4, 0;
	@%p1 bra 	BB0_60;

	mov.b32	%r5, %envreg3;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %ntid.x;
	mad.lo.s32 	%r8, %r6, %r7, %r5;
	mov.u32 	%r9, %tid.x;
	add.s32 	%r1, %r8, %r9;
	mov.u32 	%r10, %ctaid.y;
	mov.u32 	%r11, %ntid.y;
	mov.b32	%r12, %envreg4;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	mov.u32 	%r14, %tid.y;
	add.s32 	%r2, %r13, %r14;
	setp.lt.s32	%p2, %r1, 1024;
	setp.lt.s32	%p3, %r2, 1024;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB0_60;
	bra.uni 	BB0_2;

BB0_2:
	shl.b32 	%r15, %r2, 10;
	add.s32 	%r3, %r15, %r1;
	mul.wide.s32 	%rd3, %r3, 16;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.v4.f32 	{%f56, %f57, %f58, %f59}, [%rd4];
	abs.ftz.f32 	%f61, %f56;
	abs.ftz.f32 	%f63, %f57;
	abs.ftz.f32 	%f65, %f58;
	abs.ftz.f32 	%f67, %f59;
	setp.geu.ftz.f32	%p5, %f61, 0f7F800000;
	setp.geu.ftz.f32	%p6, %f63, 0f7F800000;
	setp.geu.ftz.f32	%p7, %f65, 0f7F800000;
	setp.geu.ftz.f32	%p8, %f67, 0f7F800000;
	or.pred  	%p9, %p5, %p6;
	or.pred  	%p10, %p9, %p7;
	or.pred  	%p11, %p10, %p8;
	selp.f32	%f4, 0f00000000, %f59, %p11;
	selp.f32	%f3, 0f00000000, %f58, %p11;
	selp.f32	%f2, 0f00000000, %f57, %p11;
	selp.f32	%f1, 0f00000000, %f56, %p11;
	mul.ftz.f32 	%f5, %f1, 0f3FF69738;
	mul.ftz.f32 	%f6, %f2, 0f3FF69738;
	mul.ftz.f32 	%f7, %f3, 0f3FF69738;
	setp.gtu.ftz.f32	%p12, %f5, 0f3B123EA5;
	@%p12 bra 	BB0_4;
	bra.uni 	BB0_3;

BB0_4:
	setp.gtu.ftz.f32	%p13, %f5, 0f3EBDF067;
	@%p13 bra 	BB0_20;
	bra.uni 	BB0_5;

BB0_20:
	add.ftz.f32 	%f150, %f5, 0fBF7FA592;
	mul.ftz.f32 	%f151, %f150, 0f40EFA244;
	ex2.approx.ftz.f32 	%f152, %f151;
	add.ftz.f32 	%f334, %f152, 0fBBCD22E0;
	bra.uni 	BB0_21;

BB0_3:
	mov.f32 	%f68, 0f3A398B59;
	mul.rn.f32 	%f334, %f5, %f68;
	bra.uni 	BB0_21;

BB0_5:
	add.ftz.f32 	%f70, %f5, 0fBB40C470;
	mul.ftz.f32 	%f9, %f70, 0f3F1B88F6;
	mov.f32 	%f71, 0f3F945BFF;
	cvt.rzi.ftz.f32.f32	%f72, %f71;
	fma.rn.ftz.f32 	%f73, %f72, 0fC0000000, 0f40145BFF;
	abs.ftz.f32 	%f10, %f73;
	setp.equ.ftz.f32	%p14, %f9, 0f3F800000;
	mov.f32 	%f334, 0f3F800000;
	@%p14 bra 	BB0_21;

	abs.ftz.f32 	%f11, %f9;
	setp.gtu.ftz.f32	%p15, %f11, 0f7F800000;
	@%p15 bra 	BB0_19;

	mov.f32 	%f74, 0f40145BFF;
	abs.ftz.f32 	%f12, %f74;
	setp.gtu.ftz.f32	%p16, %f12, 0f7F800000;
	@%p16 bra 	BB0_19;
	bra.uni 	BB0_8;

BB0_19:
	add.ftz.f32 	%f334, %f9, 0f40145BFF;
	bra.uni 	BB0_21;

BB0_8:
	setp.equ.ftz.f32	%p17, %f12, 0f7F800000;
	@%p17 bra 	BB0_18;
	bra.uni 	BB0_9;

BB0_18:
	setp.gtu.ftz.f32	%p35, %f11, 0f3F800000;
	selp.f32	%f149, 0f7F800000, 0f00000000, %p35;
	setp.equ.ftz.f32	%p36, %f9, 0fBF800000;
	selp.f32	%f334, 0f3F800000, %f149, %p36;
	bra.uni 	BB0_21;

BB0_9:
	setp.equ.ftz.f32	%p18, %f11, 0f7F800000;
	@%p18 bra 	BB0_17;
	bra.uni 	BB0_10;

BB0_17:
	setp.equ.ftz.f32	%p32, %f10, 0f3F800000;
	setp.ltu.ftz.f32	%p33, %f9, 0f00000000;
	and.pred  	%p34, %p33, %p32;
	selp.f32	%f334, 0fFF800000, 0f7F800000, %p34;
	bra.uni 	BB0_21;

BB0_10:
	setp.equ.ftz.f32	%p19, %f9, 0f00000000;
	@%p19 bra 	BB0_16;
	bra.uni 	BB0_11;

BB0_16:
	setp.equ.ftz.f32	%p31, %f10, 0f3F800000;
	add.ftz.f32 	%f148, %f9, %f9;
	selp.f32	%f334, %f148, 0f00000000, %p31;
	bra.uni 	BB0_21;

BB0_11:
	setp.geu.ftz.f32	%p20, %f9, 0f00000000;
	@%p20 bra 	BB0_13;

	cvt.rzi.ftz.f32.f32	%f77, %f74;
	setp.neu.ftz.f32	%p21, %f77, 0f40145BFF;
	mov.f32 	%f334, 0f7FFFFFFF;
	@%p21 bra 	BB0_21;

BB0_13:
	mov.b32 	 %r16, %f11;
	and.b32  	%r17, %r16, 8388607;
	or.b32  	%r18, %r17, 1065353216;
	mov.b32 	 %f82, %r18;
	shr.u32 	%r19, %r16, 23;
	cvt.rn.f32.u32	%f83, %r19;
	add.ftz.f32 	%f84, %f83, 0fC2FE0000;
	setp.gtu.ftz.f32	%p22, %f82, 0f3FB504F3;
	mul.ftz.f32 	%f85, %f82, 0f3F000000;
	add.ftz.f32 	%f86, %f84, 0f3F800000;
	selp.f32	%f87, %f85, %f82, %p22;
	selp.f32	%f88, %f86, %f84, %p22;
	add.ftz.f32 	%f89, %f87, 0fBF800000;
	add.ftz.f32 	%f79, %f87, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f78,%f79;
	// inline asm
	add.ftz.f32 	%f90, %f89, %f89;
	mul.ftz.f32 	%f91, %f90, %f78;
	mul.ftz.f32 	%f92, %f91, %f91;
	mov.f32 	%f93, 0f3C4CAF63;
	mov.f32 	%f94, 0f3B18F0FE;
	fma.rn.ftz.f32 	%f95, %f94, %f92, %f93;
	mov.f32 	%f96, 0f3DAAAABD;
	fma.rn.ftz.f32 	%f97, %f95, %f92, %f96;
	mul.rn.ftz.f32 	%f98, %f97, %f92;
	mul.rn.ftz.f32 	%f99, %f98, %f91;
	sub.ftz.f32 	%f100, %f89, %f91;
	neg.ftz.f32 	%f101, %f91;
	add.ftz.f32 	%f102, %f100, %f100;
	fma.rn.ftz.f32 	%f103, %f101, %f89, %f102;
	mul.rn.ftz.f32 	%f104, %f78, %f103;
	add.ftz.f32 	%f105, %f91, %f99;
	sub.ftz.f32 	%f106, %f91, %f105;
	add.ftz.f32 	%f107, %f99, %f106;
	add.ftz.f32 	%f108, %f104, %f107;
	add.ftz.f32 	%f109, %f105, %f108;
	sub.ftz.f32 	%f110, %f105, %f109;
	add.ftz.f32 	%f111, %f108, %f110;
	mov.f32 	%f112, 0f3F317200;
	mul.rn.ftz.f32 	%f113, %f88, %f112;
	mov.f32 	%f114, 0f35BFBE8E;
	mul.rn.ftz.f32 	%f115, %f88, %f114;
	add.ftz.f32 	%f116, %f113, %f109;
	sub.ftz.f32 	%f117, %f113, %f116;
	add.ftz.f32 	%f118, %f109, %f117;
	add.ftz.f32 	%f119, %f111, %f118;
	add.ftz.f32 	%f120, %f115, %f119;
	add.ftz.f32 	%f121, %f116, %f120;
	sub.ftz.f32 	%f122, %f116, %f121;
	add.ftz.f32 	%f123, %f120, %f122;
	setp.gtu.ftz.f32	%p23, %f12, 0f77F684DF;
	selp.f32	%f124, 0f39945BFF, 0f40145BFF, %p23;
	mul.rn.ftz.f32 	%f125, %f124, %f121;
	neg.ftz.f32 	%f126, %f125;
	fma.rn.ftz.f32 	%f127, %f124, %f121, %f126;
	fma.rn.ftz.f32 	%f128, %f124, %f123, %f127;
	mov.f32 	%f129, 0f00000000;
	fma.rn.ftz.f32 	%f130, %f129, %f121, %f128;
	add.rn.ftz.f32 	%f131, %f125, %f130;
	neg.ftz.f32 	%f132, %f131;
	add.rn.ftz.f32 	%f133, %f125, %f132;
	add.rn.ftz.f32 	%f134, %f133, %f130;
	mov.b32 	 %r20, %f131;
	setp.eq.s32	%p24, %r20, 1118925336;
	add.s32 	%r21, %r20, -1;
	mov.b32 	 %f135, %r21;
	add.ftz.f32 	%f136, %f134, 0f37000000;
	selp.f32	%f137, %f135, %f131, %p24;
	selp.f32	%f13, %f136, %f134, %p24;
	mul.ftz.f32 	%f138, %f137, 0f3FB8AA3B;
	cvt.rzi.ftz.f32.f32	%f139, %f138;
	mov.f32 	%f140, 0fBF317200;
	fma.rn.ftz.f32 	%f141, %f139, %f140, %f137;
	mov.f32 	%f142, 0fB5BFBE8E;
	fma.rn.ftz.f32 	%f143, %f139, %f142, %f141;
	mul.ftz.f32 	%f81, %f143, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f80,%f81;
	// inline asm
	ex2.approx.ftz.f32 	%f144, %f139;
	mul.ftz.f32 	%f145, %f80, %f144;
	setp.ltu.ftz.f32	%p25, %f137, 0fC2D20000;
	selp.f32	%f146, 0f00000000, %f145, %p25;
	setp.gtu.ftz.f32	%p26, %f137, 0f42D20000;
	selp.f32	%f333, 0f7F800000, %f146, %p26;
	setp.equ.ftz.f32	%p27, %f333, 0f7F800000;
	@%p27 bra 	BB0_15;

	fma.rn.ftz.f32 	%f333, %f333, %f13, %f333;

BB0_15:
	setp.equ.ftz.f32	%p28, %f10, 0f3F800000;
	setp.ltu.ftz.f32	%p29, %f9, 0f00000000;
	and.pred  	%p30, %p29, %p28;
	mov.b32 	 %r22, %f333;
	xor.b32  	%r23, %r22, -2147483648;
	mov.b32 	 %f147, %r23;
	selp.f32	%f334, %f147, %f333, %p30;

BB0_21:
	setp.gtu.ftz.f32	%p37, %f6, 0f3B123EA5;
	@%p37 bra 	BB0_23;
	bra.uni 	BB0_22;

BB0_23:
	setp.gtu.ftz.f32	%p38, %f6, 0f3EBDF067;
	@%p38 bra 	BB0_39;
	bra.uni 	BB0_24;

BB0_39:
	add.ftz.f32 	%f235, %f6, 0fBF7FA592;
	mul.ftz.f32 	%f236, %f235, 0f40EFA244;
	ex2.approx.ftz.f32 	%f237, %f236;
	add.ftz.f32 	%f336, %f237, 0fBBCD22E0;
	bra.uni 	BB0_40;

BB0_22:
	mov.f32 	%f153, 0f3A398B59;
	mul.rn.f32 	%f336, %f6, %f153;
	bra.uni 	BB0_40;

BB0_24:
	add.ftz.f32 	%f155, %f6, 0fBB40C470;
	mul.ftz.f32 	%f25, %f155, 0f3F1B88F6;
	mov.f32 	%f156, 0f3F945BFF;
	cvt.rzi.ftz.f32.f32	%f157, %f156;
	fma.rn.ftz.f32 	%f158, %f157, 0fC0000000, 0f40145BFF;
	abs.ftz.f32 	%f26, %f158;
	setp.equ.ftz.f32	%p39, %f25, 0f3F800000;
	mov.f32 	%f336, 0f3F800000;
	@%p39 bra 	BB0_40;

	abs.ftz.f32 	%f27, %f25;
	setp.gtu.ftz.f32	%p40, %f27, 0f7F800000;
	@%p40 bra 	BB0_38;

	mov.f32 	%f159, 0f40145BFF;
	abs.ftz.f32 	%f28, %f159;
	setp.gtu.ftz.f32	%p41, %f28, 0f7F800000;
	@%p41 bra 	BB0_38;
	bra.uni 	BB0_27;

BB0_38:
	add.ftz.f32 	%f336, %f25, 0f40145BFF;
	bra.uni 	BB0_40;

BB0_27:
	setp.equ.ftz.f32	%p42, %f28, 0f7F800000;
	@%p42 bra 	BB0_37;
	bra.uni 	BB0_28;

BB0_37:
	setp.gtu.ftz.f32	%p60, %f27, 0f3F800000;
	selp.f32	%f234, 0f7F800000, 0f00000000, %p60;
	setp.equ.ftz.f32	%p61, %f25, 0fBF800000;
	selp.f32	%f336, 0f3F800000, %f234, %p61;
	bra.uni 	BB0_40;

BB0_28:
	setp.equ.ftz.f32	%p43, %f27, 0f7F800000;
	@%p43 bra 	BB0_36;
	bra.uni 	BB0_29;

BB0_36:
	setp.equ.ftz.f32	%p57, %f26, 0f3F800000;
	setp.ltu.ftz.f32	%p58, %f25, 0f00000000;
	and.pred  	%p59, %p58, %p57;
	selp.f32	%f336, 0fFF800000, 0f7F800000, %p59;
	bra.uni 	BB0_40;

BB0_29:
	setp.equ.ftz.f32	%p44, %f25, 0f00000000;
	@%p44 bra 	BB0_35;
	bra.uni 	BB0_30;

BB0_35:
	setp.equ.ftz.f32	%p56, %f26, 0f3F800000;
	add.ftz.f32 	%f233, %f25, %f25;
	selp.f32	%f336, %f233, 0f00000000, %p56;
	bra.uni 	BB0_40;

BB0_30:
	setp.geu.ftz.f32	%p45, %f25, 0f00000000;
	@%p45 bra 	BB0_32;

	cvt.rzi.ftz.f32.f32	%f162, %f159;
	setp.neu.ftz.f32	%p46, %f162, 0f40145BFF;
	mov.f32 	%f336, 0f7FFFFFFF;
	@%p46 bra 	BB0_40;

BB0_32:
	mov.b32 	 %r24, %f27;
	and.b32  	%r25, %r24, 8388607;
	or.b32  	%r26, %r25, 1065353216;
	mov.b32 	 %f167, %r26;
	shr.u32 	%r27, %r24, 23;
	cvt.rn.f32.u32	%f168, %r27;
	add.ftz.f32 	%f169, %f168, 0fC2FE0000;
	setp.gtu.ftz.f32	%p47, %f167, 0f3FB504F3;
	mul.ftz.f32 	%f170, %f167, 0f3F000000;
	add.ftz.f32 	%f171, %f169, 0f3F800000;
	selp.f32	%f172, %f170, %f167, %p47;
	selp.f32	%f173, %f171, %f169, %p47;
	add.ftz.f32 	%f174, %f172, 0fBF800000;
	add.ftz.f32 	%f164, %f172, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f163,%f164;
	// inline asm
	add.ftz.f32 	%f175, %f174, %f174;
	mul.ftz.f32 	%f176, %f175, %f163;
	mul.ftz.f32 	%f177, %f176, %f176;
	mov.f32 	%f178, 0f3C4CAF63;
	mov.f32 	%f179, 0f3B18F0FE;
	fma.rn.ftz.f32 	%f180, %f179, %f177, %f178;
	mov.f32 	%f181, 0f3DAAAABD;
	fma.rn.ftz.f32 	%f182, %f180, %f177, %f181;
	mul.rn.ftz.f32 	%f183, %f182, %f177;
	mul.rn.ftz.f32 	%f184, %f183, %f176;
	sub.ftz.f32 	%f185, %f174, %f176;
	neg.ftz.f32 	%f186, %f176;
	add.ftz.f32 	%f187, %f185, %f185;
	fma.rn.ftz.f32 	%f188, %f186, %f174, %f187;
	mul.rn.ftz.f32 	%f189, %f163, %f188;
	add.ftz.f32 	%f190, %f176, %f184;
	sub.ftz.f32 	%f191, %f176, %f190;
	add.ftz.f32 	%f192, %f184, %f191;
	add.ftz.f32 	%f193, %f189, %f192;
	add.ftz.f32 	%f194, %f190, %f193;
	sub.ftz.f32 	%f195, %f190, %f194;
	add.ftz.f32 	%f196, %f193, %f195;
	mov.f32 	%f197, 0f3F317200;
	mul.rn.ftz.f32 	%f198, %f173, %f197;
	mov.f32 	%f199, 0f35BFBE8E;
	mul.rn.ftz.f32 	%f200, %f173, %f199;
	add.ftz.f32 	%f201, %f198, %f194;
	sub.ftz.f32 	%f202, %f198, %f201;
	add.ftz.f32 	%f203, %f194, %f202;
	add.ftz.f32 	%f204, %f196, %f203;
	add.ftz.f32 	%f205, %f200, %f204;
	add.ftz.f32 	%f206, %f201, %f205;
	sub.ftz.f32 	%f207, %f201, %f206;
	add.ftz.f32 	%f208, %f205, %f207;
	setp.gtu.ftz.f32	%p48, %f28, 0f77F684DF;
	selp.f32	%f209, 0f39945BFF, 0f40145BFF, %p48;
	mul.rn.ftz.f32 	%f210, %f209, %f206;
	neg.ftz.f32 	%f211, %f210;
	fma.rn.ftz.f32 	%f212, %f209, %f206, %f211;
	fma.rn.ftz.f32 	%f213, %f209, %f208, %f212;
	mov.f32 	%f214, 0f00000000;
	fma.rn.ftz.f32 	%f215, %f214, %f206, %f213;
	add.rn.ftz.f32 	%f216, %f210, %f215;
	neg.ftz.f32 	%f217, %f216;
	add.rn.ftz.f32 	%f218, %f210, %f217;
	add.rn.ftz.f32 	%f219, %f218, %f215;
	mov.b32 	 %r28, %f216;
	setp.eq.s32	%p49, %r28, 1118925336;
	add.s32 	%r29, %r28, -1;
	mov.b32 	 %f220, %r29;
	add.ftz.f32 	%f221, %f219, 0f37000000;
	selp.f32	%f222, %f220, %f216, %p49;
	selp.f32	%f29, %f221, %f219, %p49;
	mul.ftz.f32 	%f223, %f222, 0f3FB8AA3B;
	cvt.rzi.ftz.f32.f32	%f224, %f223;
	mov.f32 	%f225, 0fBF317200;
	fma.rn.ftz.f32 	%f226, %f224, %f225, %f222;
	mov.f32 	%f227, 0fB5BFBE8E;
	fma.rn.ftz.f32 	%f228, %f224, %f227, %f226;
	mul.ftz.f32 	%f166, %f228, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f165,%f166;
	// inline asm
	ex2.approx.ftz.f32 	%f229, %f224;
	mul.ftz.f32 	%f230, %f165, %f229;
	setp.ltu.ftz.f32	%p50, %f222, 0fC2D20000;
	selp.f32	%f231, 0f00000000, %f230, %p50;
	setp.gtu.ftz.f32	%p51, %f222, 0f42D20000;
	selp.f32	%f335, 0f7F800000, %f231, %p51;
	setp.equ.ftz.f32	%p52, %f335, 0f7F800000;
	@%p52 bra 	BB0_34;

	fma.rn.ftz.f32 	%f335, %f335, %f29, %f335;

BB0_34:
	setp.equ.ftz.f32	%p53, %f26, 0f3F800000;
	setp.ltu.ftz.f32	%p54, %f25, 0f00000000;
	and.pred  	%p55, %p54, %p53;
	mov.b32 	 %r30, %f335;
	xor.b32  	%r31, %r30, -2147483648;
	mov.b32 	 %f232, %r31;
	selp.f32	%f336, %f232, %f335, %p55;

BB0_40:
	setp.gtu.ftz.f32	%p62, %f7, 0f3B123EA5;
	@%p62 bra 	BB0_42;
	bra.uni 	BB0_41;

BB0_42:
	setp.gtu.ftz.f32	%p63, %f7, 0f3EBDF067;
	@%p63 bra 	BB0_58;
	bra.uni 	BB0_43;

BB0_58:
	add.ftz.f32 	%f320, %f7, 0fBF7FA592;
	mul.ftz.f32 	%f321, %f320, 0f40EFA244;
	ex2.approx.ftz.f32 	%f322, %f321;
	add.ftz.f32 	%f338, %f322, 0fBBCD22E0;
	bra.uni 	BB0_59;

BB0_41:
	mov.f32 	%f238, 0f3A398B59;
	mul.rn.f32 	%f338, %f7, %f238;
	bra.uni 	BB0_59;

BB0_43:
	add.ftz.f32 	%f240, %f7, 0fBB40C470;
	mul.ftz.f32 	%f41, %f240, 0f3F1B88F6;
	mov.f32 	%f241, 0f3F945BFF;
	cvt.rzi.ftz.f32.f32	%f242, %f241;
	fma.rn.ftz.f32 	%f243, %f242, 0fC0000000, 0f40145BFF;
	abs.ftz.f32 	%f42, %f243;
	setp.equ.ftz.f32	%p64, %f41, 0f3F800000;
	mov.f32 	%f338, 0f3F800000;
	@%p64 bra 	BB0_59;

	abs.ftz.f32 	%f43, %f41;
	setp.gtu.ftz.f32	%p65, %f43, 0f7F800000;
	@%p65 bra 	BB0_57;

	mov.f32 	%f244, 0f40145BFF;
	abs.ftz.f32 	%f44, %f244;
	setp.gtu.ftz.f32	%p66, %f44, 0f7F800000;
	@%p66 bra 	BB0_57;
	bra.uni 	BB0_46;

BB0_57:
	add.ftz.f32 	%f338, %f41, 0f40145BFF;
	bra.uni 	BB0_59;

BB0_46:
	setp.equ.ftz.f32	%p67, %f44, 0f7F800000;
	@%p67 bra 	BB0_56;
	bra.uni 	BB0_47;

BB0_56:
	setp.gtu.ftz.f32	%p85, %f43, 0f3F800000;
	selp.f32	%f319, 0f7F800000, 0f00000000, %p85;
	setp.equ.ftz.f32	%p86, %f41, 0fBF800000;
	selp.f32	%f338, 0f3F800000, %f319, %p86;
	bra.uni 	BB0_59;

BB0_47:
	setp.equ.ftz.f32	%p68, %f43, 0f7F800000;
	@%p68 bra 	BB0_55;
	bra.uni 	BB0_48;

BB0_55:
	setp.equ.ftz.f32	%p82, %f42, 0f3F800000;
	setp.ltu.ftz.f32	%p83, %f41, 0f00000000;
	and.pred  	%p84, %p83, %p82;
	selp.f32	%f338, 0fFF800000, 0f7F800000, %p84;
	bra.uni 	BB0_59;

BB0_48:
	setp.equ.ftz.f32	%p69, %f41, 0f00000000;
	@%p69 bra 	BB0_54;
	bra.uni 	BB0_49;

BB0_54:
	setp.equ.ftz.f32	%p81, %f42, 0f3F800000;
	add.ftz.f32 	%f318, %f41, %f41;
	selp.f32	%f338, %f318, 0f00000000, %p81;
	bra.uni 	BB0_59;

BB0_49:
	setp.geu.ftz.f32	%p70, %f41, 0f00000000;
	@%p70 bra 	BB0_51;

	cvt.rzi.ftz.f32.f32	%f247, %f244;
	setp.neu.ftz.f32	%p71, %f247, 0f40145BFF;
	mov.f32 	%f338, 0f7FFFFFFF;
	@%p71 bra 	BB0_59;

BB0_51:
	mov.b32 	 %r32, %f43;
	and.b32  	%r33, %r32, 8388607;
	or.b32  	%r34, %r33, 1065353216;
	mov.b32 	 %f252, %r34;
	shr.u32 	%r35, %r32, 23;
	cvt.rn.f32.u32	%f253, %r35;
	add.ftz.f32 	%f254, %f253, 0fC2FE0000;
	setp.gtu.ftz.f32	%p72, %f252, 0f3FB504F3;
	mul.ftz.f32 	%f255, %f252, 0f3F000000;
	add.ftz.f32 	%f256, %f254, 0f3F800000;
	selp.f32	%f257, %f255, %f252, %p72;
	selp.f32	%f258, %f256, %f254, %p72;
	add.ftz.f32 	%f259, %f257, 0fBF800000;
	add.ftz.f32 	%f249, %f257, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f248,%f249;
	// inline asm
	add.ftz.f32 	%f260, %f259, %f259;
	mul.ftz.f32 	%f261, %f260, %f248;
	mul.ftz.f32 	%f262, %f261, %f261;
	mov.f32 	%f263, 0f3C4CAF63;
	mov.f32 	%f264, 0f3B18F0FE;
	fma.rn.ftz.f32 	%f265, %f264, %f262, %f263;
	mov.f32 	%f266, 0f3DAAAABD;
	fma.rn.ftz.f32 	%f267, %f265, %f262, %f266;
	mul.rn.ftz.f32 	%f268, %f267, %f262;
	mul.rn.ftz.f32 	%f269, %f268, %f261;
	sub.ftz.f32 	%f270, %f259, %f261;
	neg.ftz.f32 	%f271, %f261;
	add.ftz.f32 	%f272, %f270, %f270;
	fma.rn.ftz.f32 	%f273, %f271, %f259, %f272;
	mul.rn.ftz.f32 	%f274, %f248, %f273;
	add.ftz.f32 	%f275, %f261, %f269;
	sub.ftz.f32 	%f276, %f261, %f275;
	add.ftz.f32 	%f277, %f269, %f276;
	add.ftz.f32 	%f278, %f274, %f277;
	add.ftz.f32 	%f279, %f275, %f278;
	sub.ftz.f32 	%f280, %f275, %f279;
	add.ftz.f32 	%f281, %f278, %f280;
	mov.f32 	%f282, 0f3F317200;
	mul.rn.ftz.f32 	%f283, %f258, %f282;
	mov.f32 	%f284, 0f35BFBE8E;
	mul.rn.ftz.f32 	%f285, %f258, %f284;
	add.ftz.f32 	%f286, %f283, %f279;
	sub.ftz.f32 	%f287, %f283, %f286;
	add.ftz.f32 	%f288, %f279, %f287;
	add.ftz.f32 	%f289, %f281, %f288;
	add.ftz.f32 	%f290, %f285, %f289;
	add.ftz.f32 	%f291, %f286, %f290;
	sub.ftz.f32 	%f292, %f286, %f291;
	add.ftz.f32 	%f293, %f290, %f292;
	setp.gtu.ftz.f32	%p73, %f44, 0f77F684DF;
	selp.f32	%f294, 0f39945BFF, 0f40145BFF, %p73;
	mul.rn.ftz.f32 	%f295, %f294, %f291;
	neg.ftz.f32 	%f296, %f295;
	fma.rn.ftz.f32 	%f297, %f294, %f291, %f296;
	fma.rn.ftz.f32 	%f298, %f294, %f293, %f297;
	mov.f32 	%f299, 0f00000000;
	fma.rn.ftz.f32 	%f300, %f299, %f291, %f298;
	add.rn.ftz.f32 	%f301, %f295, %f300;
	neg.ftz.f32 	%f302, %f301;
	add.rn.ftz.f32 	%f303, %f295, %f302;
	add.rn.ftz.f32 	%f304, %f303, %f300;
	mov.b32 	 %r36, %f301;
	setp.eq.s32	%p74, %r36, 1118925336;
	add.s32 	%r37, %r36, -1;
	mov.b32 	 %f305, %r37;
	add.ftz.f32 	%f306, %f304, 0f37000000;
	selp.f32	%f307, %f305, %f301, %p74;
	selp.f32	%f45, %f306, %f304, %p74;
	mul.ftz.f32 	%f308, %f307, 0f3FB8AA3B;
	cvt.rzi.ftz.f32.f32	%f309, %f308;
	mov.f32 	%f310, 0fBF317200;
	fma.rn.ftz.f32 	%f311, %f309, %f310, %f307;
	mov.f32 	%f312, 0fB5BFBE8E;
	fma.rn.ftz.f32 	%f313, %f309, %f312, %f311;
	mul.ftz.f32 	%f251, %f313, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f250,%f251;
	// inline asm
	ex2.approx.ftz.f32 	%f314, %f309;
	mul.ftz.f32 	%f315, %f250, %f314;
	setp.ltu.ftz.f32	%p75, %f307, 0fC2D20000;
	selp.f32	%f316, 0f00000000, %f315, %p75;
	setp.gtu.ftz.f32	%p76, %f307, 0f42D20000;
	selp.f32	%f337, 0f7F800000, %f316, %p76;
	setp.equ.ftz.f32	%p77, %f337, 0f7F800000;
	@%p77 bra 	BB0_53;

	fma.rn.ftz.f32 	%f337, %f337, %f45, %f337;

BB0_53:
	setp.equ.ftz.f32	%p78, %f42, 0f3F800000;
	setp.ltu.ftz.f32	%p79, %f41, 0f00000000;
	and.pred  	%p80, %p79, %p78;
	mov.b32 	 %r38, %f337;
	xor.b32  	%r39, %r38, -2147483648;
	mov.b32 	 %f317, %r39;
	selp.f32	%f338, %f317, %f337, %p80;

BB0_59:
	mov.f32 	%f323, 0f00000000;
	max.f32 	%f324, %f334, %f323;
	max.f32 	%f325, %f336, %f323;
	max.f32 	%f326, %f338, %f323;
	max.f32 	%f327, %f4, %f323;
	mov.f32 	%f328, 0f7F7FFFFF;
	min.f32 	%f329, %f326, %f328;
	min.f32 	%f330, %f325, %f328;
	min.f32 	%f331, %f324, %f328;
	min.f32 	%f332, %f327, %f328;
	add.s64 	%rd6, %rd2, %rd3;
	st.global.v4.f32 	[%rd6], {%f331, %f330, %f329, %f332};

BB0_60:
	ret;
}

	// .globl	ForwardPUE
.entry ForwardPUE(
	.param .u64 .ptr .global .align 16 ForwardPUE_param_0,
	.param .u64 .ptr .global .align 16 ForwardPUE_param_1,
	.param .u32 ForwardPUE_param_2
)
{
	.reg .pred 	%p<87>;
	.reg .f32 	%f<339>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd1, [ForwardPUE_param_0];
	ld.param.u64 	%rd2, [ForwardPUE_param_1];
	ld.param.u32 	%r4, [ForwardPUE_param_2];
	mov.b32	%r5, %envreg3;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %ntid.x;
	mad.lo.s32 	%r8, %r6, %r7, %r5;
	mov.u32 	%r9, %tid.x;
	add.s32 	%r1, %r8, %r9;
	mov.u32 	%r10, %ctaid.y;
	mov.u32 	%r11, %ntid.y;
	mov.b32	%r12, %envreg4;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	mov.u32 	%r14, %tid.y;
	add.s32 	%r2, %r13, %r14;
	setp.lt.s32	%p1, %r1, 1024;
	setp.lt.s32	%p2, %r2, 1024;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB1_64;
	bra.uni 	BB1_1;

BB1_1:
	shl.b32 	%r15, %r2, 10;
	add.s32 	%r3, %r15, %r1;
	mul.wide.s32 	%rd3, %r3, 16;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.v4.f32 	{%f65, %f66, %f67, %f68}, [%rd4];
	abs.ftz.f32 	%f70, %f65;
	abs.ftz.f32 	%f72, %f66;
	abs.ftz.f32 	%f74, %f67;
	abs.ftz.f32 	%f76, %f68;
	setp.geu.ftz.f32	%p4, %f70, 0f7F800000;
	setp.geu.ftz.f32	%p5, %f72, 0f7F800000;
	setp.geu.ftz.f32	%p6, %f74, 0f7F800000;
	setp.geu.ftz.f32	%p7, %f76, 0f7F800000;
	or.pred  	%p8, %p4, %p5;
	or.pred  	%p9, %p8, %p6;
	or.pred  	%p10, %p9, %p7;
	selp.f32	%f4, 0f00000000, %f68, %p10;
	selp.f32	%f3, 0f00000000, %f67, %p10;
	selp.f32	%f2, 0f00000000, %f66, %p10;
	selp.f32	%f1, 0f00000000, %f65, %p10;
	setp.eq.s32	%p11, %r4, 0;
	@%p11 bra 	BB1_63;

	setp.gtu.ftz.f32	%p12, %f1, 0f35D3FDC0;
	@%p12 bra 	BB1_4;
	bra.uni 	BB1_3;

BB1_4:
	setp.gtu.ftz.f32	%p13, %f1, 0f3D03ED56;
	@%p13 bra 	BB1_21;
	bra.uni 	BB1_5;

BB1_21:
	add.ftz.f32 	%f158, %f1, 0f3BCD22E0;
	lg2.approx.ftz.f32 	%f159, %f158;
	fma.rn.ftz.f32 	%f329, %f159, 0f3E08BDF0, 0f3F7FA592;
	bra.uni 	BB1_22;

BB1_3:
	mov.f32 	%f77, 0f44B09ACE;
	mul.rn.f32 	%f329, %f1, %f77;
	bra.uni 	BB1_22;

BB1_5:
	mov.f32 	%f79, 0f3E5CDE7E;
	cvt.rzi.ftz.f32.f32	%f80, %f79;
	fma.rn.ftz.f32 	%f81, %f80, 0fC0000000, 0f3EDCDE7E;
	abs.ftz.f32 	%f9, %f81;
	setp.equ.ftz.f32	%p14, %f1, 0f3F800000;
	mov.f32 	%f328, 0f3F800000;
	@%p14 bra 	BB1_20;

	abs.ftz.f32 	%f10, %f1;
	setp.gtu.ftz.f32	%p15, %f10, 0f7F800000;
	@%p15 bra 	BB1_19;

	mov.f32 	%f82, 0f3EDCDE7E;
	abs.ftz.f32 	%f11, %f82;
	setp.gtu.ftz.f32	%p16, %f11, 0f7F800000;
	@%p16 bra 	BB1_19;
	bra.uni 	BB1_8;

BB1_19:
	add.ftz.f32 	%f328, %f1, 0f3EDCDE7E;
	bra.uni 	BB1_20;

BB1_8:
	setp.equ.ftz.f32	%p17, %f11, 0f7F800000;
	@%p17 bra 	BB1_18;
	bra.uni 	BB1_9;

BB1_18:
	setp.gtu.ftz.f32	%p35, %f10, 0f3F800000;
	selp.f32	%f157, 0f7F800000, 0f00000000, %p35;
	setp.equ.ftz.f32	%p36, %f1, 0fBF800000;
	selp.f32	%f328, 0f3F800000, %f157, %p36;
	bra.uni 	BB1_20;

BB1_9:
	setp.equ.ftz.f32	%p18, %f10, 0f7F800000;
	@%p18 bra 	BB1_17;
	bra.uni 	BB1_10;

BB1_17:
	setp.equ.ftz.f32	%p32, %f9, 0f3F800000;
	setp.ltu.ftz.f32	%p33, %f1, 0f00000000;
	and.pred  	%p34, %p33, %p32;
	selp.f32	%f328, 0fFF800000, 0f7F800000, %p34;
	bra.uni 	BB1_20;

BB1_10:
	setp.equ.ftz.f32	%p19, %f1, 0f00000000;
	@%p19 bra 	BB1_16;
	bra.uni 	BB1_11;

BB1_16:
	setp.equ.ftz.f32	%p31, %f9, 0f3F800000;
	add.ftz.f32 	%f156, %f1, %f1;
	selp.f32	%f328, %f156, 0f00000000, %p31;
	bra.uni 	BB1_20;

BB1_11:
	setp.geu.ftz.f32	%p20, %f1, 0f00000000;
	@%p20 bra 	BB1_13;

	cvt.rzi.ftz.f32.f32	%f85, %f82;
	setp.neu.ftz.f32	%p21, %f85, 0f3EDCDE7E;
	mov.f32 	%f328, 0f7FFFFFFF;
	@%p21 bra 	BB1_20;

BB1_13:
	mov.b32 	 %r16, %f10;
	and.b32  	%r17, %r16, 8388607;
	or.b32  	%r18, %r17, 1065353216;
	mov.b32 	 %f90, %r18;
	shr.u32 	%r19, %r16, 23;
	cvt.rn.f32.u32	%f91, %r19;
	add.ftz.f32 	%f92, %f91, 0fC2FE0000;
	setp.gtu.ftz.f32	%p22, %f90, 0f3FB504F3;
	mul.ftz.f32 	%f93, %f90, 0f3F000000;
	add.ftz.f32 	%f94, %f92, 0f3F800000;
	selp.f32	%f95, %f93, %f90, %p22;
	selp.f32	%f96, %f94, %f92, %p22;
	add.ftz.f32 	%f97, %f95, 0fBF800000;
	add.ftz.f32 	%f87, %f95, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f86,%f87;
	// inline asm
	add.ftz.f32 	%f98, %f97, %f97;
	mul.ftz.f32 	%f99, %f98, %f86;
	mul.ftz.f32 	%f100, %f99, %f99;
	mov.f32 	%f101, 0f3C4CAF63;
	mov.f32 	%f102, 0f3B18F0FE;
	fma.rn.ftz.f32 	%f103, %f102, %f100, %f101;
	mov.f32 	%f104, 0f3DAAAABD;
	fma.rn.ftz.f32 	%f105, %f103, %f100, %f104;
	mul.rn.ftz.f32 	%f106, %f105, %f100;
	mul.rn.ftz.f32 	%f107, %f106, %f99;
	sub.ftz.f32 	%f108, %f97, %f99;
	neg.ftz.f32 	%f109, %f99;
	add.ftz.f32 	%f110, %f108, %f108;
	fma.rn.ftz.f32 	%f111, %f109, %f97, %f110;
	mul.rn.ftz.f32 	%f112, %f86, %f111;
	add.ftz.f32 	%f113, %f99, %f107;
	sub.ftz.f32 	%f114, %f99, %f113;
	add.ftz.f32 	%f115, %f107, %f114;
	add.ftz.f32 	%f116, %f112, %f115;
	add.ftz.f32 	%f117, %f113, %f116;
	sub.ftz.f32 	%f118, %f113, %f117;
	add.ftz.f32 	%f119, %f116, %f118;
	mov.f32 	%f120, 0f3F317200;
	mul.rn.ftz.f32 	%f121, %f96, %f120;
	mov.f32 	%f122, 0f35BFBE8E;
	mul.rn.ftz.f32 	%f123, %f96, %f122;
	add.ftz.f32 	%f124, %f121, %f117;
	sub.ftz.f32 	%f125, %f121, %f124;
	add.ftz.f32 	%f126, %f117, %f125;
	add.ftz.f32 	%f127, %f119, %f126;
	add.ftz.f32 	%f128, %f123, %f127;
	add.ftz.f32 	%f129, %f124, %f128;
	sub.ftz.f32 	%f130, %f124, %f129;
	add.ftz.f32 	%f131, %f128, %f130;
	setp.gtu.ftz.f32	%p23, %f11, 0f77F684DF;
	selp.f32	%f132, 0f385CDE7E, 0f3EDCDE7E, %p23;
	mul.rn.ftz.f32 	%f133, %f132, %f129;
	neg.ftz.f32 	%f134, %f133;
	fma.rn.ftz.f32 	%f135, %f132, %f129, %f134;
	fma.rn.ftz.f32 	%f136, %f132, %f131, %f135;
	mov.f32 	%f137, 0f00000000;
	fma.rn.ftz.f32 	%f138, %f137, %f129, %f136;
	add.rn.ftz.f32 	%f139, %f133, %f138;
	neg.ftz.f32 	%f140, %f139;
	add.rn.ftz.f32 	%f141, %f133, %f140;
	add.rn.ftz.f32 	%f142, %f141, %f138;
	mov.b32 	 %r20, %f139;
	setp.eq.s32	%p24, %r20, 1118925336;
	add.s32 	%r21, %r20, -1;
	mov.b32 	 %f143, %r21;
	add.ftz.f32 	%f144, %f142, 0f37000000;
	selp.f32	%f145, %f143, %f139, %p24;
	selp.f32	%f12, %f144, %f142, %p24;
	mul.ftz.f32 	%f146, %f145, 0f3FB8AA3B;
	cvt.rzi.ftz.f32.f32	%f147, %f146;
	mov.f32 	%f148, 0fBF317200;
	fma.rn.ftz.f32 	%f149, %f147, %f148, %f145;
	mov.f32 	%f150, 0fB5BFBE8E;
	fma.rn.ftz.f32 	%f151, %f147, %f150, %f149;
	mul.ftz.f32 	%f89, %f151, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f88,%f89;
	// inline asm
	ex2.approx.ftz.f32 	%f152, %f147;
	mul.ftz.f32 	%f153, %f88, %f152;
	setp.ltu.ftz.f32	%p25, %f145, 0fC2D20000;
	selp.f32	%f154, 0f00000000, %f153, %p25;
	setp.gtu.ftz.f32	%p26, %f145, 0f42D20000;
	selp.f32	%f327, 0f7F800000, %f154, %p26;
	setp.equ.ftz.f32	%p27, %f327, 0f7F800000;
	@%p27 bra 	BB1_15;

	fma.rn.ftz.f32 	%f327, %f327, %f12, %f327;

BB1_15:
	setp.equ.ftz.f32	%p28, %f9, 0f3F800000;
	setp.ltu.ftz.f32	%p29, %f1, 0f00000000;
	and.pred  	%p30, %p29, %p28;
	mov.b32 	 %r22, %f327;
	xor.b32  	%r23, %r22, -2147483648;
	mov.b32 	 %f155, %r23;
	selp.f32	%f328, %f155, %f327, %p30;

BB1_20:
	fma.rn.ftz.f32 	%f329, %f328, 0f3FD2ADE4, 0f3B40C470;

BB1_22:
	setp.gtu.ftz.f32	%p37, %f2, 0f35D3FDC0;
	@%p37 bra 	BB1_24;
	bra.uni 	BB1_23;

BB1_24:
	setp.gtu.ftz.f32	%p38, %f2, 0f3D03ED56;
	@%p38 bra 	BB1_41;
	bra.uni 	BB1_25;

BB1_41:
	add.ftz.f32 	%f241, %f2, 0f3BCD22E0;
	lg2.approx.ftz.f32 	%f242, %f241;
	fma.rn.ftz.f32 	%f332, %f242, 0f3E08BDF0, 0f3F7FA592;
	bra.uni 	BB1_42;

BB1_23:
	mov.f32 	%f160, 0f44B09ACE;
	mul.rn.f32 	%f332, %f2, %f160;
	bra.uni 	BB1_42;

BB1_25:
	mov.f32 	%f162, 0f3E5CDE7E;
	cvt.rzi.ftz.f32.f32	%f163, %f162;
	fma.rn.ftz.f32 	%f164, %f163, 0fC0000000, 0f3EDCDE7E;
	abs.ftz.f32 	%f26, %f164;
	setp.equ.ftz.f32	%p39, %f2, 0f3F800000;
	mov.f32 	%f331, 0f3F800000;
	@%p39 bra 	BB1_40;

	abs.ftz.f32 	%f27, %f2;
	setp.gtu.ftz.f32	%p40, %f27, 0f7F800000;
	@%p40 bra 	BB1_39;

	mov.f32 	%f165, 0f3EDCDE7E;
	abs.ftz.f32 	%f28, %f165;
	setp.gtu.ftz.f32	%p41, %f28, 0f7F800000;
	@%p41 bra 	BB1_39;
	bra.uni 	BB1_28;

BB1_39:
	add.ftz.f32 	%f331, %f2, 0f3EDCDE7E;
	bra.uni 	BB1_40;

BB1_28:
	setp.equ.ftz.f32	%p42, %f28, 0f7F800000;
	@%p42 bra 	BB1_38;
	bra.uni 	BB1_29;

BB1_38:
	setp.gtu.ftz.f32	%p60, %f27, 0f3F800000;
	selp.f32	%f240, 0f7F800000, 0f00000000, %p60;
	setp.equ.ftz.f32	%p61, %f2, 0fBF800000;
	selp.f32	%f331, 0f3F800000, %f240, %p61;
	bra.uni 	BB1_40;

BB1_29:
	setp.equ.ftz.f32	%p43, %f27, 0f7F800000;
	@%p43 bra 	BB1_37;
	bra.uni 	BB1_30;

BB1_37:
	setp.equ.ftz.f32	%p57, %f26, 0f3F800000;
	setp.ltu.ftz.f32	%p58, %f2, 0f00000000;
	and.pred  	%p59, %p58, %p57;
	selp.f32	%f331, 0fFF800000, 0f7F800000, %p59;
	bra.uni 	BB1_40;

BB1_30:
	setp.equ.ftz.f32	%p44, %f2, 0f00000000;
	@%p44 bra 	BB1_36;
	bra.uni 	BB1_31;

BB1_36:
	setp.equ.ftz.f32	%p56, %f26, 0f3F800000;
	add.ftz.f32 	%f239, %f2, %f2;
	selp.f32	%f331, %f239, 0f00000000, %p56;
	bra.uni 	BB1_40;

BB1_31:
	setp.geu.ftz.f32	%p45, %f2, 0f00000000;
	@%p45 bra 	BB1_33;

	cvt.rzi.ftz.f32.f32	%f168, %f165;
	setp.neu.ftz.f32	%p46, %f168, 0f3EDCDE7E;
	mov.f32 	%f331, 0f7FFFFFFF;
	@%p46 bra 	BB1_40;

BB1_33:
	mov.b32 	 %r24, %f27;
	and.b32  	%r25, %r24, 8388607;
	or.b32  	%r26, %r25, 1065353216;
	mov.b32 	 %f173, %r26;
	shr.u32 	%r27, %r24, 23;
	cvt.rn.f32.u32	%f174, %r27;
	add.ftz.f32 	%f175, %f174, 0fC2FE0000;
	setp.gtu.ftz.f32	%p47, %f173, 0f3FB504F3;
	mul.ftz.f32 	%f176, %f173, 0f3F000000;
	add.ftz.f32 	%f177, %f175, 0f3F800000;
	selp.f32	%f178, %f176, %f173, %p47;
	selp.f32	%f179, %f177, %f175, %p47;
	add.ftz.f32 	%f180, %f178, 0fBF800000;
	add.ftz.f32 	%f170, %f178, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f169,%f170;
	// inline asm
	add.ftz.f32 	%f181, %f180, %f180;
	mul.ftz.f32 	%f182, %f181, %f169;
	mul.ftz.f32 	%f183, %f182, %f182;
	mov.f32 	%f184, 0f3C4CAF63;
	mov.f32 	%f185, 0f3B18F0FE;
	fma.rn.ftz.f32 	%f186, %f185, %f183, %f184;
	mov.f32 	%f187, 0f3DAAAABD;
	fma.rn.ftz.f32 	%f188, %f186, %f183, %f187;
	mul.rn.ftz.f32 	%f189, %f188, %f183;
	mul.rn.ftz.f32 	%f190, %f189, %f182;
	sub.ftz.f32 	%f191, %f180, %f182;
	neg.ftz.f32 	%f192, %f182;
	add.ftz.f32 	%f193, %f191, %f191;
	fma.rn.ftz.f32 	%f194, %f192, %f180, %f193;
	mul.rn.ftz.f32 	%f195, %f169, %f194;
	add.ftz.f32 	%f196, %f182, %f190;
	sub.ftz.f32 	%f197, %f182, %f196;
	add.ftz.f32 	%f198, %f190, %f197;
	add.ftz.f32 	%f199, %f195, %f198;
	add.ftz.f32 	%f200, %f196, %f199;
	sub.ftz.f32 	%f201, %f196, %f200;
	add.ftz.f32 	%f202, %f199, %f201;
	mov.f32 	%f203, 0f3F317200;
	mul.rn.ftz.f32 	%f204, %f179, %f203;
	mov.f32 	%f205, 0f35BFBE8E;
	mul.rn.ftz.f32 	%f206, %f179, %f205;
	add.ftz.f32 	%f207, %f204, %f200;
	sub.ftz.f32 	%f208, %f204, %f207;
	add.ftz.f32 	%f209, %f200, %f208;
	add.ftz.f32 	%f210, %f202, %f209;
	add.ftz.f32 	%f211, %f206, %f210;
	add.ftz.f32 	%f212, %f207, %f211;
	sub.ftz.f32 	%f213, %f207, %f212;
	add.ftz.f32 	%f214, %f211, %f213;
	setp.gtu.ftz.f32	%p48, %f28, 0f77F684DF;
	selp.f32	%f215, 0f385CDE7E, 0f3EDCDE7E, %p48;
	mul.rn.ftz.f32 	%f216, %f215, %f212;
	neg.ftz.f32 	%f217, %f216;
	fma.rn.ftz.f32 	%f218, %f215, %f212, %f217;
	fma.rn.ftz.f32 	%f219, %f215, %f214, %f218;
	mov.f32 	%f220, 0f00000000;
	fma.rn.ftz.f32 	%f221, %f220, %f212, %f219;
	add.rn.ftz.f32 	%f222, %f216, %f221;
	neg.ftz.f32 	%f223, %f222;
	add.rn.ftz.f32 	%f224, %f216, %f223;
	add.rn.ftz.f32 	%f225, %f224, %f221;
	mov.b32 	 %r28, %f222;
	setp.eq.s32	%p49, %r28, 1118925336;
	add.s32 	%r29, %r28, -1;
	mov.b32 	 %f226, %r29;
	add.ftz.f32 	%f227, %f225, 0f37000000;
	selp.f32	%f228, %f226, %f222, %p49;
	selp.f32	%f29, %f227, %f225, %p49;
	mul.ftz.f32 	%f229, %f228, 0f3FB8AA3B;
	cvt.rzi.ftz.f32.f32	%f230, %f229;
	mov.f32 	%f231, 0fBF317200;
	fma.rn.ftz.f32 	%f232, %f230, %f231, %f228;
	mov.f32 	%f233, 0fB5BFBE8E;
	fma.rn.ftz.f32 	%f234, %f230, %f233, %f232;
	mul.ftz.f32 	%f172, %f234, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f171,%f172;
	// inline asm
	ex2.approx.ftz.f32 	%f235, %f230;
	mul.ftz.f32 	%f236, %f171, %f235;
	setp.ltu.ftz.f32	%p50, %f228, 0fC2D20000;
	selp.f32	%f237, 0f00000000, %f236, %p50;
	setp.gtu.ftz.f32	%p51, %f228, 0f42D20000;
	selp.f32	%f330, 0f7F800000, %f237, %p51;
	setp.equ.ftz.f32	%p52, %f330, 0f7F800000;
	@%p52 bra 	BB1_35;

	fma.rn.ftz.f32 	%f330, %f330, %f29, %f330;

BB1_35:
	setp.equ.ftz.f32	%p53, %f26, 0f3F800000;
	setp.ltu.ftz.f32	%p54, %f2, 0f00000000;
	and.pred  	%p55, %p54, %p53;
	mov.b32 	 %r30, %f330;
	xor.b32  	%r31, %r30, -2147483648;
	mov.b32 	 %f238, %r31;
	selp.f32	%f331, %f238, %f330, %p55;

BB1_40:
	fma.rn.ftz.f32 	%f332, %f331, 0f3FD2ADE4, 0f3B40C470;

BB1_42:
	setp.gtu.ftz.f32	%p62, %f3, 0f35D3FDC0;
	@%p62 bra 	BB1_44;
	bra.uni 	BB1_43;

BB1_44:
	setp.gtu.ftz.f32	%p63, %f3, 0f3D03ED56;
	@%p63 bra 	BB1_61;
	bra.uni 	BB1_45;

BB1_61:
	add.ftz.f32 	%f324, %f3, 0f3BCD22E0;
	lg2.approx.ftz.f32 	%f325, %f324;
	fma.rn.ftz.f32 	%f335, %f325, 0f3E08BDF0, 0f3F7FA592;
	bra.uni 	BB1_62;

BB1_43:
	mov.f32 	%f243, 0f44B09ACE;
	mul.rn.f32 	%f335, %f3, %f243;
	bra.uni 	BB1_62;

BB1_45:
	mov.f32 	%f245, 0f3E5CDE7E;
	cvt.rzi.ftz.f32.f32	%f246, %f245;
	fma.rn.ftz.f32 	%f247, %f246, 0fC0000000, 0f3EDCDE7E;
	abs.ftz.f32 	%f43, %f247;
	setp.equ.ftz.f32	%p64, %f3, 0f3F800000;
	mov.f32 	%f334, 0f3F800000;
	@%p64 bra 	BB1_60;

	abs.ftz.f32 	%f44, %f3;
	setp.gtu.ftz.f32	%p65, %f44, 0f7F800000;
	@%p65 bra 	BB1_59;

	mov.f32 	%f248, 0f3EDCDE7E;
	abs.ftz.f32 	%f45, %f248;
	setp.gtu.ftz.f32	%p66, %f45, 0f7F800000;
	@%p66 bra 	BB1_59;
	bra.uni 	BB1_48;

BB1_59:
	add.ftz.f32 	%f334, %f3, 0f3EDCDE7E;
	bra.uni 	BB1_60;

BB1_48:
	setp.equ.ftz.f32	%p67, %f45, 0f7F800000;
	@%p67 bra 	BB1_58;
	bra.uni 	BB1_49;

BB1_58:
	setp.gtu.ftz.f32	%p85, %f44, 0f3F800000;
	selp.f32	%f323, 0f7F800000, 0f00000000, %p85;
	setp.equ.ftz.f32	%p86, %f3, 0fBF800000;
	selp.f32	%f334, 0f3F800000, %f323, %p86;
	bra.uni 	BB1_60;

BB1_49:
	setp.equ.ftz.f32	%p68, %f44, 0f7F800000;
	@%p68 bra 	BB1_57;
	bra.uni 	BB1_50;

BB1_57:
	setp.equ.ftz.f32	%p82, %f43, 0f3F800000;
	setp.ltu.ftz.f32	%p83, %f3, 0f00000000;
	and.pred  	%p84, %p83, %p82;
	selp.f32	%f334, 0fFF800000, 0f7F800000, %p84;
	bra.uni 	BB1_60;

BB1_50:
	setp.equ.ftz.f32	%p69, %f3, 0f00000000;
	@%p69 bra 	BB1_56;
	bra.uni 	BB1_51;

BB1_56:
	setp.equ.ftz.f32	%p81, %f43, 0f3F800000;
	add.ftz.f32 	%f322, %f3, %f3;
	selp.f32	%f334, %f322, 0f00000000, %p81;
	bra.uni 	BB1_60;

BB1_51:
	setp.geu.ftz.f32	%p70, %f3, 0f00000000;
	@%p70 bra 	BB1_53;

	cvt.rzi.ftz.f32.f32	%f251, %f248;
	setp.neu.ftz.f32	%p71, %f251, 0f3EDCDE7E;
	mov.f32 	%f334, 0f7FFFFFFF;
	@%p71 bra 	BB1_60;

BB1_53:
	mov.b32 	 %r32, %f44;
	and.b32  	%r33, %r32, 8388607;
	or.b32  	%r34, %r33, 1065353216;
	mov.b32 	 %f256, %r34;
	shr.u32 	%r35, %r32, 23;
	cvt.rn.f32.u32	%f257, %r35;
	add.ftz.f32 	%f258, %f257, 0fC2FE0000;
	setp.gtu.ftz.f32	%p72, %f256, 0f3FB504F3;
	mul.ftz.f32 	%f259, %f256, 0f3F000000;
	add.ftz.f32 	%f260, %f258, 0f3F800000;
	selp.f32	%f261, %f259, %f256, %p72;
	selp.f32	%f262, %f260, %f258, %p72;
	add.ftz.f32 	%f263, %f261, 0fBF800000;
	add.ftz.f32 	%f253, %f261, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f252,%f253;
	// inline asm
	add.ftz.f32 	%f264, %f263, %f263;
	mul.ftz.f32 	%f265, %f264, %f252;
	mul.ftz.f32 	%f266, %f265, %f265;
	mov.f32 	%f267, 0f3C4CAF63;
	mov.f32 	%f268, 0f3B18F0FE;
	fma.rn.ftz.f32 	%f269, %f268, %f266, %f267;
	mov.f32 	%f270, 0f3DAAAABD;
	fma.rn.ftz.f32 	%f271, %f269, %f266, %f270;
	mul.rn.ftz.f32 	%f272, %f271, %f266;
	mul.rn.ftz.f32 	%f273, %f272, %f265;
	sub.ftz.f32 	%f274, %f263, %f265;
	neg.ftz.f32 	%f275, %f265;
	add.ftz.f32 	%f276, %f274, %f274;
	fma.rn.ftz.f32 	%f277, %f275, %f263, %f276;
	mul.rn.ftz.f32 	%f278, %f252, %f277;
	add.ftz.f32 	%f279, %f265, %f273;
	sub.ftz.f32 	%f280, %f265, %f279;
	add.ftz.f32 	%f281, %f273, %f280;
	add.ftz.f32 	%f282, %f278, %f281;
	add.ftz.f32 	%f283, %f279, %f282;
	sub.ftz.f32 	%f284, %f279, %f283;
	add.ftz.f32 	%f285, %f282, %f284;
	mov.f32 	%f286, 0f3F317200;
	mul.rn.ftz.f32 	%f287, %f262, %f286;
	mov.f32 	%f288, 0f35BFBE8E;
	mul.rn.ftz.f32 	%f289, %f262, %f288;
	add.ftz.f32 	%f290, %f287, %f283;
	sub.ftz.f32 	%f291, %f287, %f290;
	add.ftz.f32 	%f292, %f283, %f291;
	add.ftz.f32 	%f293, %f285, %f292;
	add.ftz.f32 	%f294, %f289, %f293;
	add.ftz.f32 	%f295, %f290, %f294;
	sub.ftz.f32 	%f296, %f290, %f295;
	add.ftz.f32 	%f297, %f294, %f296;
	setp.gtu.ftz.f32	%p73, %f45, 0f77F684DF;
	selp.f32	%f298, 0f385CDE7E, 0f3EDCDE7E, %p73;
	mul.rn.ftz.f32 	%f299, %f298, %f295;
	neg.ftz.f32 	%f300, %f299;
	fma.rn.ftz.f32 	%f301, %f298, %f295, %f300;
	fma.rn.ftz.f32 	%f302, %f298, %f297, %f301;
	mov.f32 	%f303, 0f00000000;
	fma.rn.ftz.f32 	%f304, %f303, %f295, %f302;
	add.rn.ftz.f32 	%f305, %f299, %f304;
	neg.ftz.f32 	%f306, %f305;
	add.rn.ftz.f32 	%f307, %f299, %f306;
	add.rn.ftz.f32 	%f308, %f307, %f304;
	mov.b32 	 %r36, %f305;
	setp.eq.s32	%p74, %r36, 1118925336;
	add.s32 	%r37, %r36, -1;
	mov.b32 	 %f309, %r37;
	add.ftz.f32 	%f310, %f308, 0f37000000;
	selp.f32	%f311, %f309, %f305, %p74;
	selp.f32	%f46, %f310, %f308, %p74;
	mul.ftz.f32 	%f312, %f311, 0f3FB8AA3B;
	cvt.rzi.ftz.f32.f32	%f313, %f312;
	mov.f32 	%f314, 0fBF317200;
	fma.rn.ftz.f32 	%f315, %f313, %f314, %f311;
	mov.f32 	%f316, 0fB5BFBE8E;
	fma.rn.ftz.f32 	%f317, %f313, %f316, %f315;
	mul.ftz.f32 	%f255, %f317, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f254,%f255;
	// inline asm
	ex2.approx.ftz.f32 	%f318, %f313;
	mul.ftz.f32 	%f319, %f254, %f318;
	setp.ltu.ftz.f32	%p75, %f311, 0fC2D20000;
	selp.f32	%f320, 0f00000000, %f319, %p75;
	setp.gtu.ftz.f32	%p76, %f311, 0f42D20000;
	selp.f32	%f333, 0f7F800000, %f320, %p76;
	setp.equ.ftz.f32	%p77, %f333, 0f7F800000;
	@%p77 bra 	BB1_55;

	fma.rn.ftz.f32 	%f333, %f333, %f46, %f333;

BB1_55:
	setp.equ.ftz.f32	%p78, %f43, 0f3F800000;
	setp.ltu.ftz.f32	%p79, %f3, 0f00000000;
	and.pred  	%p80, %p79, %p78;
	mov.b32 	 %r38, %f333;
	xor.b32  	%r39, %r38, -2147483648;
	mov.b32 	 %f321, %r39;
	selp.f32	%f334, %f321, %f333, %p80;

BB1_60:
	fma.rn.ftz.f32 	%f335, %f334, 0f3FD2ADE4, 0f3B40C470;

BB1_62:
	mov.f32 	%f326, 0f3F04E259;
	mul.rn.f32 	%f1, %f329, %f326;
	mul.rn.f32 	%f2, %f332, %f326;
	mul.rn.f32 	%f3, %f335, %f326;

BB1_63:
	add.s64 	%rd6, %rd2, %rd3;
	st.global.v4.f32 	[%rd6], {%f1, %f2, %f3, %f4};

BB1_64:
	ret;
}


  