import{_ as s,o as n,c as a,Q as l}from"./chunks/framework.9818e7a8.js";const y=JSON.parse('{"title":"Verilog-HDL基础语法（下）","description":"","frontmatter":{"title":"Verilog-HDL基础语法（下）","date":"2019-07-19T21:50:01.000Z","toc":true,"tags":["Verilog","HDL","硬件开发","数字电子技术","FPGA"]},"headers":[],"relativePath":"posts/zh/Verilog-HDL基础语法（下）.md","filePath":"posts/zh/Verilog-HDL基础语法（下）.md"}'),p={name:"posts/zh/Verilog-HDL基础语法（下）.md"},e=l("",18),o=[e];function r(c,t,i,b,D,E){return n(),a("div",null,o)}const F=s(p,[["render",r]]);export{y as __pageData,F as default};
