// Seed: 3888117083
module module_0 #(
    parameter id_4 = 32'd30
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge id_4) @(-1 or posedge id_4);
  logic [id_4 : 1 'b0 !=  -1] id_10;
  assign id_2 = id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd65
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  output wire id_2;
  output supply0 id_1;
  parameter [id_3 : (  {  id_3  ,  id_3  }  )  ==  id_3] id_4 = 1;
  assign id_3 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_1 = -1;
endmodule
