arch = "AArch64"
name = "SB+dmb.syss"
hash = "14decea393adc558dafd891d2a91266f"
cycle = "Fre DMB.SYsWR Fre DMB.SYsWR"
relax = ""
safe = "Fre DMB.SYsWR"
prefetch = ""
com = "Fr Fr"
orig = "DMB.SYsWR Fre DMB.SYsWR Fre"
symbolic = ["x"]

[thread.0]
init = { X1 = "x" }
code = """
	MOV W0,#1
	STR W0,[X1]
	DMB SY
	LDR W2,[X1]
"""

[thread.1]
init = { X1 = "x" }
code = """
	MOV W0,#2
	STR W0,[X1]
	DMB SY
	LDR W2,[X1]
"""

[final]
expect = "sat"
assertion = "~((0:X2 = 1 & ((1:X2 = 2 & (*x = 1 | *x = 2)) | (1:X2 = 1 & *x = 1))) | (0:X2 = 2 & 1:X2 = 2 & *x = 2))"
