# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc_behav/lab8_mem_stage_proc_behav_impl_2/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc_behav/lab8_mem_stage_proc_behav_impl_2/precision.log.suppressed
# Info: [9552]: Activated implementation lab8_mem_stage_proc_behav_impl_2 in project C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc_behav/lab8_mem_stage_proc_behav.psp.
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s50tq144".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg_body.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc_behav/lab8_mem_stage_proc_behav_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab8_mem_stage_proc(behav): Pre-processing...
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 19: Input port mDelay has never been used.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 19: Input port clk has never been used.
# Info: [44523]: Root Module CAD_lib.lab8_mem_stage_proc(behav): Compiling...
# Info: [45252]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 77: Inferred rom instance 'rtlcI2' of type 'rom_3_6_64_1'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 69.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc_behav/lab8_mem_stage_proc_behav_impl_2.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc_behav/lab8_mem_stage_proc_behav_impl_2.
# Info: [20013]: Precision will use 2 processor(s).
# Info: [15002]: Optimizing design view:.cad_lib.lab8_mem_stage_proc.behav
# Info: [8010]: Gated clock transformations: Begin...
# Info: [8010]: Gated clock transformations: End...
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc_behav/lab8_mem_stage_proc_behav_impl_2/lab8_mem_stage_proc.edf.
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc_behav/lab8_mem_stage_proc_behav_impl_2/lab8_mem_stage_proc.ucf.
# Info: ***********************************************
# Info: Device Utilization for 3S50tq144
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               213     97      219.59%
# Info: Global Buffers                    0       8         0.00%
# Info: LUTs                              153     1536      9.96%
# Info: CLB Slices                        77      768      10.03%
# Info: Dffs or Latches                   0       1827      0.00%
# Info: Block RAMs                        0       4         0.00%
# Info: Block Multipliers                 0       4         0.00%
# Info: Block Multiplier Dffs             0       144       0.00%
# Info: ---------------------------------------------------------------
# Warning: This design does not fit in the device specified!
# Info: Recommending to try an alternate device 3S400fg320
# Info: ***********************************************
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.7 s secs.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc_behav/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab8_mem_stage_proc_behav_impl_2.
# Info: [9568]: Appending project transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc_behav/lab8_mem_stage_proc_behav_impl_2/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc_behav/lab8_mem_stage_proc_behav_impl_2/precision.log.suppressed
# Info: [9552]: Activated implementation lab8_mem_stage_proc_behav_impl_2 in project C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc_behav/lab8_mem_stage_proc_behav.psp.
# Info: [9531]: Created directory: C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc_behav/lab8_mem_stage_proc_behav_impl_3.
# Info: [9557]: Created implementation lab8_mem_stage_proc_behav_impl_3 in project C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc_behav/lab8_mem_stage_proc_behav.psp.
