<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><componentInstances/><device die="PA5M300TS" family="PolarFire" package="fcg1152"/><component name="CORECORDIC_C0::work"/><component name="CALFIFO_C0::work"/><component name="CORDICFIFO::work"/><component name="CAL_AVERAGE_DATA_FIFO::work"/><component name="CAL_AVERAGE_OTHER_FIFO::work"/><component name="PF_TPSRAM_CAL::work"/><component name="PF_TPSRAM_CAL_PROCESS::work"/><SmartGen version="8.0"/></workspace>