Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 17:54:11 2025
| Host         : KABASH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.196        0.000                      0                  537        0.139        0.000                      0                  537        4.500        0.000                       0                   196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.196        0.000                      0                  537        0.139        0.000                      0                  537        4.500        0.000                       0                   196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 sushi_cycle/D_sushi_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/D_sushi_pos_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 1.123ns (24.725%)  route 3.419ns (75.275%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.571     5.155    sushi_cycle/CLK
    SLICE_X50Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518     5.673 f  sushi_cycle/D_sushi_pos_q_reg[1]/Q
                         net (fo=11, routed)          1.116     6.789    sushi_cycle/D_sushi_pos_q_reg[1]_0[1]
    SLICE_X51Y43         LUT5 (Prop_lut5_I0_O)        0.154     6.943 r  sushi_cycle/D_sushi_pos_q[4]_i_6/O
                         net (fo=1, routed)           1.047     7.990    sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/D_sushi_pos_q_reg[1]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.327     8.317 f  sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/D_sushi_pos_q[4]_i_4/O
                         net (fo=5, routed)           0.877     9.194    sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/D_sushi_pos_q_reg[4]_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.318 r  sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/D_sushi_pos_q[4]_i_1/O
                         net (fo=5, routed)           0.379     9.697    sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond_n_1
    SLICE_X51Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.452    14.857    sushi_cycle/CLK
    SLICE_X51Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[2]/C
                         clock pessimism              0.276    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X51Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.893    sushi_cycle/D_sushi_pos_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 sushi_cycle/D_sushi_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/D_sushi_pos_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 1.123ns (24.725%)  route 3.419ns (75.275%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.571     5.155    sushi_cycle/CLK
    SLICE_X50Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518     5.673 f  sushi_cycle/D_sushi_pos_q_reg[1]/Q
                         net (fo=11, routed)          1.116     6.789    sushi_cycle/D_sushi_pos_q_reg[1]_0[1]
    SLICE_X51Y43         LUT5 (Prop_lut5_I0_O)        0.154     6.943 r  sushi_cycle/D_sushi_pos_q[4]_i_6/O
                         net (fo=1, routed)           1.047     7.990    sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/D_sushi_pos_q_reg[1]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.327     8.317 f  sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/D_sushi_pos_q[4]_i_4/O
                         net (fo=5, routed)           0.877     9.194    sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/D_sushi_pos_q_reg[4]_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.318 r  sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/D_sushi_pos_q[4]_i_1/O
                         net (fo=5, routed)           0.379     9.697    sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond_n_1
    SLICE_X51Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.452    14.857    sushi_cycle/CLK
    SLICE_X51Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[3]/C
                         clock pessimism              0.276    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X51Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.893    sushi_cycle/D_sushi_pos_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 sushi_cycle/D_sushi_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/D_sushi_pos_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 1.123ns (24.725%)  route 3.419ns (75.275%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.571     5.155    sushi_cycle/CLK
    SLICE_X50Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518     5.673 f  sushi_cycle/D_sushi_pos_q_reg[1]/Q
                         net (fo=11, routed)          1.116     6.789    sushi_cycle/D_sushi_pos_q_reg[1]_0[1]
    SLICE_X51Y43         LUT5 (Prop_lut5_I0_O)        0.154     6.943 r  sushi_cycle/D_sushi_pos_q[4]_i_6/O
                         net (fo=1, routed)           1.047     7.990    sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/D_sushi_pos_q_reg[1]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.327     8.317 f  sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/D_sushi_pos_q[4]_i_4/O
                         net (fo=5, routed)           0.877     9.194    sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/D_sushi_pos_q_reg[4]_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.318 r  sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/D_sushi_pos_q[4]_i_1/O
                         net (fo=5, routed)           0.379     9.697    sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond_n_1
    SLICE_X51Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.452    14.857    sushi_cycle/CLK
    SLICE_X51Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[4]/C
                         clock pessimism              0.276    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X51Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.893    sushi_cycle/D_sushi_pos_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 sushi_cycle/driver/D_rst_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/driver/D_rst_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.920ns (22.073%)  route 3.248ns (77.927%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.568     5.152    sushi_cycle/driver/CLK
    SLICE_X56Y38         FDRE                                         r  sushi_cycle/driver/D_rst_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  sushi_cycle/driver/D_rst_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.809     6.480    sushi_cycle/driver/D_rst_ctr_q_reg[8]
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.604 f  sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_6/O
                         net (fo=1, routed)           0.401     7.005    sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_6_n_0
    SLICE_X57Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.129 f  sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_3/O
                         net (fo=20, routed)          1.385     8.514    sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_3_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.154     8.668 r  sushi_cycle/driver/D_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.653     9.320    sushi_cycle/driver/D_rst_ctr_d
    SLICE_X56Y36         FDRE                                         r  sushi_cycle/driver/D_rst_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.448    14.853    sushi_cycle/driver/CLK
    SLICE_X56Y36         FDRE                                         r  sushi_cycle/driver/D_rst_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.372    14.718    sushi_cycle/driver/D_rst_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 sushi_cycle/driver/D_rst_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/driver/D_rst_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.920ns (22.073%)  route 3.248ns (77.927%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.568     5.152    sushi_cycle/driver/CLK
    SLICE_X56Y38         FDRE                                         r  sushi_cycle/driver/D_rst_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  sushi_cycle/driver/D_rst_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.809     6.480    sushi_cycle/driver/D_rst_ctr_q_reg[8]
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.604 f  sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_6/O
                         net (fo=1, routed)           0.401     7.005    sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_6_n_0
    SLICE_X57Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.129 f  sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_3/O
                         net (fo=20, routed)          1.385     8.514    sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_3_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.154     8.668 r  sushi_cycle/driver/D_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.653     9.320    sushi_cycle/driver/D_rst_ctr_d
    SLICE_X56Y36         FDRE                                         r  sushi_cycle/driver/D_rst_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.448    14.853    sushi_cycle/driver/CLK
    SLICE_X56Y36         FDRE                                         r  sushi_cycle/driver/D_rst_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.372    14.718    sushi_cycle/driver/D_rst_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 sushi_cycle/driver/D_rst_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/driver/D_rst_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.920ns (22.073%)  route 3.248ns (77.927%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.568     5.152    sushi_cycle/driver/CLK
    SLICE_X56Y38         FDRE                                         r  sushi_cycle/driver/D_rst_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  sushi_cycle/driver/D_rst_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.809     6.480    sushi_cycle/driver/D_rst_ctr_q_reg[8]
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.604 f  sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_6/O
                         net (fo=1, routed)           0.401     7.005    sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_6_n_0
    SLICE_X57Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.129 f  sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_3/O
                         net (fo=20, routed)          1.385     8.514    sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_3_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.154     8.668 r  sushi_cycle/driver/D_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.653     9.320    sushi_cycle/driver/D_rst_ctr_d
    SLICE_X56Y36         FDRE                                         r  sushi_cycle/driver/D_rst_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.448    14.853    sushi_cycle/driver/CLK
    SLICE_X56Y36         FDRE                                         r  sushi_cycle/driver/D_rst_ctr_q_reg[2]/C
                         clock pessimism              0.272    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.372    14.718    sushi_cycle/driver/D_rst_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 sushi_cycle/driver/D_rst_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/driver/D_rst_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.920ns (22.073%)  route 3.248ns (77.927%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.568     5.152    sushi_cycle/driver/CLK
    SLICE_X56Y38         FDRE                                         r  sushi_cycle/driver/D_rst_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  sushi_cycle/driver/D_rst_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.809     6.480    sushi_cycle/driver/D_rst_ctr_q_reg[8]
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.604 f  sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_6/O
                         net (fo=1, routed)           0.401     7.005    sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_6_n_0
    SLICE_X57Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.129 f  sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_3/O
                         net (fo=20, routed)          1.385     8.514    sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_3_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.154     8.668 r  sushi_cycle/driver/D_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.653     9.320    sushi_cycle/driver/D_rst_ctr_d
    SLICE_X56Y36         FDRE                                         r  sushi_cycle/driver/D_rst_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.448    14.853    sushi_cycle/driver/CLK
    SLICE_X56Y36         FDRE                                         r  sushi_cycle/driver/D_rst_ctr_q_reg[3]/C
                         clock pessimism              0.272    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.372    14.718    sushi_cycle/driver/D_rst_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 sushi_cycle/D_sushi_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/D_sushi_pos_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.123ns (25.800%)  route 3.230ns (74.200%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.571     5.155    sushi_cycle/CLK
    SLICE_X50Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518     5.673 f  sushi_cycle/D_sushi_pos_q_reg[1]/Q
                         net (fo=11, routed)          1.116     6.789    sushi_cycle/D_sushi_pos_q_reg[1]_0[1]
    SLICE_X51Y43         LUT5 (Prop_lut5_I0_O)        0.154     6.943 r  sushi_cycle/D_sushi_pos_q[4]_i_6/O
                         net (fo=1, routed)           1.047     7.990    sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/D_sushi_pos_q_reg[1]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.327     8.317 f  sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/D_sushi_pos_q[4]_i_4/O
                         net (fo=5, routed)           0.877     9.194    sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/D_sushi_pos_q_reg[4]_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.318 r  sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/D_sushi_pos_q[4]_i_1/O
                         net (fo=5, routed)           0.190     9.508    sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond_n_1
    SLICE_X50Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.452    14.857    sushi_cycle/CLK
    SLICE_X50Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[0]/C
                         clock pessimism              0.298    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X50Y43         FDRE (Setup_fdre_C_CE)      -0.169    14.951    sushi_cycle/D_sushi_pos_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 sushi_cycle/D_sushi_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/D_sushi_pos_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.123ns (25.800%)  route 3.230ns (74.200%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.571     5.155    sushi_cycle/CLK
    SLICE_X50Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.518     5.673 f  sushi_cycle/D_sushi_pos_q_reg[1]/Q
                         net (fo=11, routed)          1.116     6.789    sushi_cycle/D_sushi_pos_q_reg[1]_0[1]
    SLICE_X51Y43         LUT5 (Prop_lut5_I0_O)        0.154     6.943 r  sushi_cycle/D_sushi_pos_q[4]_i_6/O
                         net (fo=1, routed)           1.047     7.990    sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/D_sushi_pos_q_reg[1]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.327     8.317 f  sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/D_sushi_pos_q[4]_i_4/O
                         net (fo=5, routed)           0.877     9.194    sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/D_sushi_pos_q_reg[4]_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.318 r  sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/D_sushi_pos_q[4]_i_1/O
                         net (fo=5, routed)           0.190     9.508    sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond_n_1
    SLICE_X50Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.452    14.857    sushi_cycle/CLK
    SLICE_X50Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[1]/C
                         clock pessimism              0.298    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X50Y43         FDRE (Setup_fdre_C_CE)      -0.169    14.951    sushi_cycle/D_sushi_pos_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 sushi_cycle/driver/D_rst_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/driver/D_rst_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.920ns (22.845%)  route 3.107ns (77.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.568     5.152    sushi_cycle/driver/CLK
    SLICE_X56Y38         FDRE                                         r  sushi_cycle/driver/D_rst_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  sushi_cycle/driver/D_rst_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.809     6.480    sushi_cycle/driver/D_rst_ctr_q_reg[8]
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.604 f  sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_6/O
                         net (fo=1, routed)           0.401     7.005    sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_6_n_0
    SLICE_X57Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.129 f  sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_3/O
                         net (fo=20, routed)          1.385     8.514    sushi_cycle/driver/FSM_sequential_D_state_q[1]_i_3_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.154     8.668 r  sushi_cycle/driver/D_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.512     9.180    sushi_cycle/driver/D_rst_ctr_d
    SLICE_X56Y37         FDRE                                         r  sushi_cycle/driver/D_rst_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.449    14.854    sushi_cycle/driver/CLK
    SLICE_X56Y37         FDRE                                         r  sushi_cycle/driver/D_rst_ctr_q_reg[4]/C
                         clock pessimism              0.272    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X56Y37         FDRE (Setup_fdre_C_CE)      -0.372    14.719    sushi_cycle/driver/D_rst_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 lane_cycle/driver/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_cycle/driver/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.565     1.509    lane_cycle/driver/CLK
    SLICE_X55Y41         FDRE                                         r  lane_cycle/driver/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  lane_cycle/driver/D_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.087     1.737    lane_cycle/driver/D_ctr_q_reg_n_0_[2]
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.782 r  lane_cycle/driver/D_ctr_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    lane_cycle/driver/D_ctr_d__0[4]
    SLICE_X54Y41         FDRE                                         r  lane_cycle/driver/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.836     2.026    lane_cycle/driver/CLK
    SLICE_X54Y41         FDRE                                         r  lane_cycle/driver/D_ctr_q_reg[4]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.121     1.643    lane_cycle/driver/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sushi_cycle/driver/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/driver/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.508    sushi_cycle/driver/CLK
    SLICE_X55Y38         FDRE                                         r  sushi_cycle/driver/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sushi_cycle/driver/D_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.088     1.737    sushi_cycle/driver/D_ctr_q[2]
    SLICE_X54Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.782 r  sushi_cycle/driver/D_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.782    sushi_cycle/driver/D_ctr_d__0[5]
    SLICE_X54Y38         FDRE                                         r  sushi_cycle/driver/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     2.025    sushi_cycle/driver/CLK
    SLICE_X54Y38         FDRE                                         r  sushi_cycle/driver/D_ctr_q_reg[5]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X54Y38         FDRE (Hold_fdre_C_D)         0.121     1.642    sushi_cycle/driver/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 sushi_cycle/driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.563     1.507    sushi_cycle/driver/CLK
    SLICE_X55Y37         FDRE                                         r  sushi_cycle/driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sushi_cycle/driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.102     1.750    sushi_cycle/driver/D_bit_ctr_q[3]
    SLICE_X54Y37         LUT5 (Prop_lut5_I0_O)        0.048     1.798 r  sushi_cycle/driver/D_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.798    sushi_cycle/driver/D_bit_ctr_q[4]_i_2_n_0
    SLICE_X54Y37         FDRE                                         r  sushi_cycle/driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.833     2.023    sushi_cycle/driver/CLK
    SLICE_X54Y37         FDRE                                         r  sushi_cycle/driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X54Y37         FDRE (Hold_fdre_C_D)         0.131     1.651    sushi_cycle/driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.473%)  route 0.326ns (66.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.567     1.511    sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/CLK
    SLICE_X56Y50         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.326     2.001    sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/D_pipe_d__0[1]
    SLICE_X56Y49         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.838     2.028    sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/CLK
    SLICE_X56Y49         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X56Y49         FDRE (Hold_fdre_C_D)         0.059     1.841    sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/forLoop_idx_0_169900295[4].io_button_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.508    sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/CLK
    SLICE_X45Y44         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/D_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.092     1.740    sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/D_ctr_q_reg[2]
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/D_last_q_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    sushi_cycle/forLoop_idx_0_169900295[4].io_button_edge/M_io_button_cond_out[0]
    SLICE_X44Y44         FDRE                                         r  sushi_cycle/forLoop_idx_0_169900295[4].io_button_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.834     2.024    sushi_cycle/forLoop_idx_0_169900295[4].io_button_edge/CLK
    SLICE_X44Y44         FDRE                                         r  sushi_cycle/forLoop_idx_0_169900295[4].io_button_edge/D_last_q_reg/C
                         clock pessimism             -0.503     1.521    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.091     1.612    sushi_cycle/forLoop_idx_0_169900295[4].io_button_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sushi_cycle/driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/driver/D_pixel_address_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.565     1.509    sushi_cycle/driver/CLK
    SLICE_X53Y41         FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.144     1.793    sushi_cycle/driver/D_pixel_address_ctr_q[0]
    SLICE_X52Y41         LUT5 (Prop_lut5_I2_O)        0.048     1.841 r  sushi_cycle/driver/D_pixel_address_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.841    sushi_cycle/driver/D_pixel_address_ctr_q[2]_i_1_n_0
    SLICE_X52Y41         FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.836     2.026    sushi_cycle/driver/CLK
    SLICE_X52Y41         FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[2]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X52Y41         FDRE (Hold_fdre_C_D)         0.131     1.653    sushi_cycle/driver/D_pixel_address_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sushi_cycle/driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/driver/D_pixel_address_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.565     1.509    sushi_cycle/driver/CLK
    SLICE_X53Y41         FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.144     1.793    sushi_cycle/driver/D_pixel_address_ctr_q[0]
    SLICE_X52Y41         LUT4 (Prop_lut4_I2_O)        0.045     1.838 r  sushi_cycle/driver/D_pixel_address_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    sushi_cycle/driver/D_pixel_address_ctr_q[1]_i_1_n_0
    SLICE_X52Y41         FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.836     2.026    sushi_cycle/driver/CLK
    SLICE_X52Y41         FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[1]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X52Y41         FDRE (Hold_fdre_C_D)         0.120     1.642    sushi_cycle/driver/D_pixel_address_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 lane_cycle/driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_cycle/driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.213ns (66.915%)  route 0.105ns (33.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.565     1.509    lane_cycle/driver/CLK
    SLICE_X52Y42         FDRE                                         r  lane_cycle/driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  lane_cycle/driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.105     1.778    lane_cycle/driver/D_bit_ctr_q[3]
    SLICE_X53Y42         LUT5 (Prop_lut5_I0_O)        0.049     1.827 r  lane_cycle/driver/D_bit_ctr_q[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.827    lane_cycle/driver/D_bit_ctr_q[4]_i_2__0_n_0
    SLICE_X53Y42         FDRE                                         r  lane_cycle/driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.836     2.026    lane_cycle/driver/CLK
    SLICE_X53Y42         FDRE                                         r  lane_cycle/driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X53Y42         FDRE (Hold_fdre_C_D)         0.107     1.629    lane_cycle/driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sushi_cycle/driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/driver/D_pixel_address_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.565     1.509    sushi_cycle/driver/CLK
    SLICE_X53Y41         FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.148     1.797    sushi_cycle/driver/D_pixel_address_ctr_q[0]
    SLICE_X52Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  sushi_cycle/driver/D_pixel_address_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.842    sushi_cycle/driver/D_pixel_address_ctr_q[4]_i_2_n_0
    SLICE_X52Y41         FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.836     2.026    sushi_cycle/driver/CLK
    SLICE_X52Y41         FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[4]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X52Y41         FDRE (Hold_fdre_C_D)         0.121     1.643    sushi_cycle/driver/D_pixel_address_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 lane_cycle/driver/FSM_sequential_D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_cycle/driver/FSM_sequential_D_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (67.974%)  route 0.098ns (32.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.567     1.511    lane_cycle/driver/CLK
    SLICE_X56Y42         FDRE                                         r  lane_cycle/driver/FSM_sequential_D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  lane_cycle/driver/FSM_sequential_D_state_q_reg[1]/Q
                         net (fo=14, routed)          0.098     1.773    lane_cycle/driver/D_state_q[1]
    SLICE_X57Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.818 r  lane_cycle/driver/FSM_sequential_D_state_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    lane_cycle/driver/FSM_sequential_D_state_q[0]_i_1__0_n_0
    SLICE_X57Y42         FDRE                                         r  lane_cycle/driver/FSM_sequential_D_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.836     2.026    lane_cycle/driver/CLK
    SLICE_X57Y42         FDRE                                         r  lane_cycle/driver/FSM_sequential_D_state_q_reg[0]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X57Y42         FDRE (Hold_fdre_C_D)         0.091     1.615    lane_cycle/driver/FSM_sequential_D_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y45   lane_cycle/D_lane_pos_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y45   lane_cycle/D_lane_pos_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y42   lane_cycle/D_on_off_toggle_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y42   lane_cycle/driver/D_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y42   lane_cycle/driver/D_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y42   lane_cycle/driver/D_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y42   lane_cycle/driver/D_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y42   lane_cycle/driver/D_bit_ctr_q_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X56Y42   lane_cycle/driver/D_clear_request_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   lane_cycle/D_lane_pos_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   lane_cycle/D_lane_pos_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   lane_cycle/D_lane_pos_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   lane_cycle/D_lane_pos_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y42   lane_cycle/D_on_off_toggle_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y42   lane_cycle/D_on_off_toggle_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y42   lane_cycle/driver/D_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y42   lane_cycle/driver/D_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y42   lane_cycle/driver/D_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y42   lane_cycle/driver/D_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   lane_cycle/D_lane_pos_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   lane_cycle/D_lane_pos_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   lane_cycle/D_lane_pos_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   lane_cycle/D_lane_pos_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y42   lane_cycle/D_on_off_toggle_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y42   lane_cycle/D_on_off_toggle_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y42   lane_cycle/driver/D_bit_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y42   lane_cycle/driver/D_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y42   lane_cycle/driver/D_bit_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y42   lane_cycle/driver/D_bit_ctr_q_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.924ns  (logic 5.634ns (43.595%)  route 7.290ns (56.405%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          3.493     4.967    sushi_cycle/driver/io_led[0][1]
    SLICE_X54Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.091 r  sushi_cycle/driver/data_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.608     5.699    sushi_cycle/driver/data_OBUF_inst_i_5_n_0
    SLICE_X54Y38         LUT4 (Prop_lut4_I0_O)        0.149     5.848 r  sushi_cycle/driver/data_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.026     6.874    sushi_cycle/driver/data_OBUF_inst_i_2_n_0
    SLICE_X52Y42         LUT6 (Prop_lut6_I0_O)        0.355     7.229 r  sushi_cycle/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.162     9.391    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    12.924 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    12.924    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.871ns  (logic 5.144ns (39.961%)  route 7.728ns (60.039%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          3.945     5.419    sushi_cycle/driver/io_led[0][1]
    SLICE_X52Y42         LUT6 (Prop_lut6_I2_O)        0.124     5.543 r  sushi_cycle/driver/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           3.783     9.326    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    12.871 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    12.871    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.670ns  (logic 5.143ns (40.595%)  route 7.527ns (59.405%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          3.821     5.295    sushi_cycle/driver/io_led[0][1]
    SLICE_X51Y42         LUT6 (Prop_lut6_I2_O)        0.124     5.419 r  sushi_cycle/driver/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           3.706     9.125    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    12.670 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    12.670    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.080ns  (logic 5.103ns (42.244%)  route 6.977ns (57.756%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          3.582     5.055    lane_cycle/io_led[2][7]
    SLICE_X52Y42         LUT3 (Prop_lut3_I1_O)        0.124     5.179 r  lane_cycle/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.395     8.575    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    12.080 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.080    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.925ns  (logic 5.341ns (44.790%)  route 6.584ns (55.210%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          3.534     5.008    sushi_cycle/io_led[0][1]
    SLICE_X50Y40         LUT2 (Prop_lut2_I1_O)        0.148     5.156 r  sushi_cycle/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.049     8.205    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.719    11.925 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.925    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.783ns  (logic 5.307ns (45.036%)  route 6.477ns (54.964%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          3.428     4.901    lane_cycle/io_led[2][7]
    SLICE_X50Y41         LUT3 (Prop_lut3_I1_O)        0.116     5.017 r  lane_cycle/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.049     8.066    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.717    11.783 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.783    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.757ns  (logic 5.159ns (43.885%)  route 6.597ns (56.115%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          3.534     5.008    sushi_cycle/io_led[0][1]
    SLICE_X50Y40         LUT2 (Prop_lut2_I1_O)        0.124     5.132 r  sushi_cycle/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.063     8.195    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    11.757 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.757    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.595ns  (logic 5.135ns (44.291%)  route 6.459ns (55.709%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          3.428     4.901    sushi_cycle/io_led[0][1]
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.025 r  sushi_cycle/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.032     8.057    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    11.595 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.595    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.280ns  (logic 5.325ns (47.207%)  route 5.955ns (52.793%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          3.582     5.055    lane_cycle/io_led[2][7]
    SLICE_X52Y42         LUT3 (Prop_lut3_I1_O)        0.116     5.171 r  lane_cycle/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.374     7.545    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.735    11.280 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    11.280    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.798ns  (logic 1.588ns (41.806%)  route 2.210ns (58.194%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          1.524     1.765    lane_cycle/io_led[2][7]
    SLICE_X52Y42         LUT3 (Prop_lut3_I1_O)        0.048     1.813 r  lane_cycle/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.687     2.500    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.298     3.798 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     3.798    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.960ns  (logic 1.610ns (40.650%)  route 2.350ns (59.350%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          1.177     1.419    lane_cycle/driver/data_OBUF_inst_i_4_0
    SLICE_X56Y41         LUT4 (Prop_lut4_I1_O)        0.045     1.464 r  lane_cycle/driver/data_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.308     1.771    lane_cycle/driver/data_OBUF_inst_i_8_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.816 r  lane_cycle/driver/data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.276     2.093    sushi_cycle/driver/data_0
    SLICE_X52Y42         LUT6 (Prop_lut6_I5_O)        0.045     2.138 r  sushi_cycle/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.589     2.727    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.960 r  data_OBUF_inst/O
                         net (fo=0)                   0.000     3.960    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.009ns  (logic 1.525ns (38.049%)  route 2.483ns (61.951%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          1.455     1.696    sushi_cycle/io_led[0][1]
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.045     1.741 r  sushi_cycle/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.029     2.770    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     4.009 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.009    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.079ns  (logic 1.570ns (38.479%)  route 2.510ns (61.521%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          1.455     1.696    lane_cycle/io_led[2][7]
    SLICE_X50Y41         LUT3 (Prop_lut3_I1_O)        0.048     1.744 r  lane_cycle/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.055     2.799    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.280     4.079 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.079    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.093ns  (logic 1.549ns (37.841%)  route 2.544ns (62.159%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          1.477     1.719    sushi_cycle/io_led[0][1]
    SLICE_X50Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.764 r  sushi_cycle/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.067     2.831    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     4.093 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.093    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.100ns  (logic 1.567ns (38.223%)  route 2.533ns (61.777%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          1.477     1.719    sushi_cycle/io_led[0][1]
    SLICE_X50Y40         LUT2 (Prop_lut2_I1_O)        0.043     1.762 r  sushi_cycle/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.055     2.817    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.282     4.100 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.100    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.205ns  (logic 1.493ns (35.508%)  route 2.712ns (64.492%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          1.524     1.765    lane_cycle/io_led[2][7]
    SLICE_X52Y42         LUT3 (Prop_lut3_I1_O)        0.045     1.810 r  lane_cycle/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.188     2.999    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     4.205 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.205    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.367ns  (logic 1.533ns (35.107%)  route 2.834ns (64.893%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          1.603     1.844    sushi_cycle/driver/io_led[0][1]
    SLICE_X51Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.889 r  sushi_cycle/driver/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.231     3.120    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     4.367 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     4.367    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.481ns  (logic 1.533ns (34.214%)  route 2.948ns (65.786%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          1.635     1.877    sushi_cycle/driver/io_led[0][1]
    SLICE_X52Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.922 r  sushi_cycle/driver/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.313     3.235    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     4.481 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     4.481    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sushi_cycle/driver/D_pixel_address_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.842ns  (logic 4.567ns (42.120%)  route 6.276ns (57.880%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.570     5.154    sushi_cycle/driver/CLK
    SLICE_X52Y41         FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.478     5.632 r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[2]/Q
                         net (fo=8, routed)           0.853     6.485    sushi_cycle/driver/D_pixel_address_ctr_q[2]
    SLICE_X52Y40         LUT3 (Prop_lut3_I0_O)        0.295     6.780 r  sushi_cycle/driver/io_led[0][1]_INST_0_i_7/O
                         net (fo=1, routed)           0.806     7.586    sushi_cycle/driver/io_led[0][1]_INST_0_i_7_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I4_O)        0.124     7.710 r  sushi_cycle/driver/io_led[0][1]_INST_0_i_2/O
                         net (fo=3, routed)           0.834     8.544    sushi_cycle/driver/io_led[0][1]_INST_0_i_2_n_0
    SLICE_X52Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.668 r  sushi_cycle/driver/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           3.783    12.451    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    15.997 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    15.997    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/driver/D_pixel_address_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.577ns  (logic 4.567ns (43.175%)  route 6.010ns (56.825%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.570     5.154    sushi_cycle/driver/CLK
    SLICE_X52Y41         FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.478     5.632 r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[2]/Q
                         net (fo=8, routed)           0.853     6.485    sushi_cycle/driver/D_pixel_address_ctr_q[2]
    SLICE_X52Y40         LUT3 (Prop_lut3_I0_O)        0.295     6.780 r  sushi_cycle/driver/io_led[0][1]_INST_0_i_7/O
                         net (fo=1, routed)           0.806     7.586    sushi_cycle/driver/io_led[0][1]_INST_0_i_7_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I4_O)        0.124     7.710 r  sushi_cycle/driver/io_led[0][1]_INST_0_i_2/O
                         net (fo=3, routed)           0.646     8.356    sushi_cycle/driver/io_led[0][1]_INST_0_i_2_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.480 r  sushi_cycle/driver/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           3.706    12.186    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    15.731 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    15.731    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lane_cycle/driver/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.300ns  (logic 4.498ns (48.368%)  route 4.802ns (51.632%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.570     5.154    lane_cycle/driver/CLK
    SLICE_X55Y41         FDRE                                         r  lane_cycle/driver/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.419     5.573 f  lane_cycle/driver/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.835     6.409    lane_cycle/driver/D_ctr_q_reg_n_0_[6]
    SLICE_X56Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.708 r  lane_cycle/driver/data_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.993     7.700    lane_cycle/driver/data_OBUF_inst_i_8_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.824 r  lane_cycle/driver/data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.811     8.636    sushi_cycle/driver/data_0
    SLICE_X52Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.760 r  sushi_cycle/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.162    10.922    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    14.454 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    14.454    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.692ns  (logic 4.460ns (51.313%)  route 4.232ns (48.687%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.571     5.155    sushi_cycle/CLK
    SLICE_X51Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.419     5.574 r  sushi_cycle/D_sushi_pos_q_reg[3]/Q
                         net (fo=8, routed)           1.183     6.757    sushi_cycle/D_sushi_pos_q_reg_n_0_[3]
    SLICE_X50Y40         LUT2 (Prop_lut2_I0_O)        0.322     7.079 r  sushi_cycle/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.049    10.128    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.719    13.848 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.848    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lane_cycle/D_lane_pos_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.545ns  (logic 4.323ns (50.592%)  route 4.222ns (49.408%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.571     5.155    lane_cycle/CLK
    SLICE_X51Y45         FDRE                                         r  lane_cycle/D_lane_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  lane_cycle/D_lane_pos_q_reg[0]/Q
                         net (fo=6, routed)           1.173     6.784    lane_cycle/D_lane_pos_q[0]
    SLICE_X50Y41         LUT3 (Prop_lut3_I0_O)        0.150     6.934 r  lane_cycle/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.049     9.983    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.717    13.700 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.700    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lane_cycle/D_lane_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.327ns  (logic 4.085ns (49.064%)  route 4.241ns (50.936%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.571     5.155    lane_cycle/CLK
    SLICE_X51Y45         FDRE                                         r  lane_cycle/D_lane_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  lane_cycle/D_lane_pos_q_reg[1]/Q
                         net (fo=6, routed)           0.846     6.457    lane_cycle/D_lane_pos_q[1]
    SLICE_X52Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.581 r  lane_cycle/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.395     9.977    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    13.482 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.482    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lane_cycle/D_on_off_toggle_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.096ns  (logic 4.534ns (56.005%)  route 3.562ns (43.995%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.570     5.154    lane_cycle/CLK
    SLICE_X56Y42         FDRE                                         r  lane_cycle/D_on_off_toggle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.478     5.632 r  lane_cycle/D_on_off_toggle_q_reg/Q
                         net (fo=4, routed)           1.188     6.821    lane_cycle/M_lane_cycle_io_led[2][7]
    SLICE_X52Y42         LUT3 (Prop_lut3_I0_O)        0.321     7.142 r  lane_cycle/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.374     9.515    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.735    13.251 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    13.251    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.985ns  (logic 4.142ns (51.868%)  route 3.843ns (48.132%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.571     5.155    sushi_cycle/CLK
    SLICE_X51Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  sushi_cycle/D_sushi_pos_q_reg[4]/Q
                         net (fo=7, routed)           0.781     6.392    sushi_cycle/p_0_in
    SLICE_X50Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.516 r  sushi_cycle/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.063     9.579    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    13.140 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.140    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.955ns  (logic 4.118ns (51.765%)  route 3.837ns (48.235%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.571     5.155    sushi_cycle/CLK
    SLICE_X51Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  sushi_cycle/D_sushi_pos_q_reg[2]/Q
                         net (fo=9, routed)           0.805     6.416    sushi_cycle/D_sushi_pos_q_reg_n_0_[2]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.540 r  sushi_cycle/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.032     9.572    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    13.110 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.110    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.464ns (58.899%)  route 1.022ns (41.101%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.510    sushi_cycle/CLK
    SLICE_X51Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sushi_cycle/D_sushi_pos_q_reg[2]/Q
                         net (fo=9, routed)           0.252     1.903    sushi_cycle/driver/io_led[0][1]_INST_0_i_2_0[2]
    SLICE_X51Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.948 r  sushi_cycle/driver/io_led[0][1]_INST_0_i_4/O
                         net (fo=3, routed)           0.180     2.128    sushi_cycle/driver/io_led[0][1]_INST_0_i_4_n_0
    SLICE_X52Y42         LUT6 (Prop_lut6_I1_O)        0.045     2.173 r  sushi_cycle/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.589     2.762    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.996 r  data_OBUF_inst/O
                         net (fo=0)                   0.000     3.996    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_on_off_toggle_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.543ns (59.472%)  route 1.052ns (40.528%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.565     1.509    sushi_cycle/CLK
    SLICE_X52Y40         FDRE                                         r  sushi_cycle/D_on_off_toggle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDRE (Prop_fdre_C_Q)         0.148     1.657 r  sushi_cycle/D_on_off_toggle_q_reg/Q
                         net (fo=4, routed)           0.365     2.022    lane_cycle/M_sushi_cycle_io_led[2][0]
    SLICE_X52Y42         LUT3 (Prop_lut3_I2_O)        0.097     2.119 r  lane_cycle/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.687     2.805    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.298     4.104 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     4.104    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.772ns  (logic 1.425ns (51.383%)  route 1.348ns (48.617%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.510    sushi_cycle/CLK
    SLICE_X51Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sushi_cycle/D_sushi_pos_q_reg[2]/Q
                         net (fo=9, routed)           0.319     1.970    sushi_cycle/D_sushi_pos_q_reg_n_0_[2]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.045     2.015 r  sushi_cycle/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.029     3.044    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     4.282 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.282    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.814ns  (logic 1.448ns (51.472%)  route 1.365ns (48.528%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.510    sushi_cycle/CLK
    SLICE_X51Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sushi_cycle/D_sushi_pos_q_reg[4]/Q
                         net (fo=7, routed)           0.299     1.949    sushi_cycle/p_0_in
    SLICE_X50Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.994 r  sushi_cycle/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.067     3.061    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     4.323 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.323    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.845ns  (logic 1.487ns (52.260%)  route 1.358ns (47.740%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.510    sushi_cycle/CLK
    SLICE_X50Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sushi_cycle/D_sushi_pos_q_reg[0]/Q
                         net (fo=12, routed)          0.303     1.977    lane_cycle/led[1][0]
    SLICE_X50Y41         LUT3 (Prop_lut3_I2_O)        0.043     2.020 r  lane_cycle/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.055     3.075    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.280     4.355 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.355    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.867ns  (logic 1.416ns (49.374%)  route 1.451ns (50.626%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.510    sushi_cycle/CLK
    SLICE_X50Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sushi_cycle/D_sushi_pos_q_reg[1]/Q
                         net (fo=11, routed)          0.263     1.937    lane_cycle/led[1][1]
    SLICE_X52Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.982 r  lane_cycle/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.188     3.170    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     4.377 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.377    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lane_cycle/D_lane_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.902ns  (logic 1.432ns (49.360%)  route 1.470ns (50.640%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.510    lane_cycle/CLK
    SLICE_X51Y45         FDRE                                         r  lane_cycle/D_lane_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  lane_cycle/D_lane_pos_q_reg[1]/Q
                         net (fo=6, routed)           0.239     1.889    sushi_cycle/driver/D_lane_pos_q[1]
    SLICE_X51Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.934 r  sushi_cycle/driver/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.231     3.165    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     4.412 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     4.412    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lane_cycle/D_lane_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.010ns  (logic 1.432ns (47.593%)  route 1.577ns (52.407%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.510    lane_cycle/CLK
    SLICE_X51Y45         FDRE                                         r  lane_cycle/D_lane_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  lane_cycle/D_lane_pos_q_reg[1]/Q
                         net (fo=6, routed)           0.265     1.915    sushi_cycle/driver/D_lane_pos_q[1]
    SLICE_X52Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.960 r  sushi_cycle/driver/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.313     3.273    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     4.520 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     4.520    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.033ns  (logic 1.507ns (49.692%)  route 1.526ns (50.308%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.510    sushi_cycle/CLK
    SLICE_X51Y43         FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  sushi_cycle/D_sushi_pos_q_reg[3]/Q
                         net (fo=8, routed)           0.471     2.109    sushi_cycle/D_sushi_pos_q_reg_n_0_[3]
    SLICE_X50Y40         LUT2 (Prop_lut2_I0_O)        0.097     2.206 r  sushi_cycle/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.055     3.261    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.282     4.543 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.543    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.807ns  (logic 1.634ns (24.004%)  route 5.173ns (75.996%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.956     5.465    reset_cond/rst_n_IBUF
    SLICE_X54Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.589 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.217     6.807    reset_cond/M_reset_cond_in
    SLICE_X54Y39         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.450     4.855    reset_cond/CLK
    SLICE_X54Y39         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.807ns  (logic 1.634ns (24.004%)  route 5.173ns (75.996%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.956     5.465    reset_cond/rst_n_IBUF
    SLICE_X54Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.589 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.217     6.807    reset_cond/M_reset_cond_in
    SLICE_X54Y39         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.450     4.855    reset_cond/CLK
    SLICE_X54Y39         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.380ns  (logic 1.634ns (25.608%)  route 4.746ns (74.392%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.956     5.465    reset_cond/rst_n_IBUF
    SLICE_X54Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.589 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.791     6.380    reset_cond/M_reset_cond_in
    SLICE_X57Y37         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.449     4.854    reset_cond/CLK
    SLICE_X57Y37         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.380ns  (logic 1.634ns (25.608%)  route 4.746ns (74.392%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.956     5.465    reset_cond/rst_n_IBUF
    SLICE_X54Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.589 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.791     6.380    reset_cond/M_reset_cond_in
    SLICE_X57Y37         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.449     4.854    reset_cond/CLK
    SLICE_X57Y37         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.569ns  (logic 1.529ns (33.466%)  route 3.040ns (66.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.040     4.569    sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X46Y49         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.449     4.854    sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/sync/CLK
    SLICE_X46Y49         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.346ns  (logic 1.502ns (34.561%)  route 2.844ns (65.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           2.844     4.346    sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X52Y51         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.443     4.847    sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/sync/CLK
    SLICE_X52Y51         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.405ns  (logic 1.489ns (43.729%)  route 1.916ns (56.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.916     3.405    sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X56Y50         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.444     4.848    sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/CLK
    SLICE_X56Y50         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.257ns (24.735%)  route 0.781ns (75.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.781     1.038    sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X56Y50         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     2.025    sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/CLK
    SLICE_X56Y50         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[1].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.270ns (17.764%)  route 1.248ns (82.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.248     1.517    sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X52Y51         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     2.025    sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/sync/CLK
    SLICE_X52Y51         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[3].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.296ns (16.715%)  route 1.477ns (83.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           1.477     1.773    sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X46Y49         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     2.025    sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/sync/CLK
    SLICE_X46Y49         FDRE                                         r  sushi_cycle/forLoop_idx_0_1321313096[4].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.374ns  (logic 0.322ns (13.582%)  route 2.051ns (86.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.760     2.037    reset_cond/rst_n_IBUF
    SLICE_X54Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.082 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.292     2.374    reset_cond/M_reset_cond_in
    SLICE_X57Y37         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X57Y37         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.374ns  (logic 0.322ns (13.582%)  route 2.051ns (86.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.760     2.037    reset_cond/rst_n_IBUF
    SLICE_X54Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.082 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.292     2.374    reset_cond/M_reset_cond_in
    SLICE_X57Y37         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X57Y37         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.541ns  (logic 0.322ns (12.687%)  route 2.219ns (87.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.760     2.037    reset_cond/rst_n_IBUF
    SLICE_X54Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.082 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.459     2.541    reset_cond/M_reset_cond_in
    SLICE_X54Y39         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     2.025    reset_cond/CLK
    SLICE_X54Y39         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.541ns  (logic 0.322ns (12.687%)  route 2.219ns (87.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.760     2.037    reset_cond/rst_n_IBUF
    SLICE_X54Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.082 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.459     2.541    reset_cond/M_reset_cond_in
    SLICE_X54Y39         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     2.025    reset_cond/CLK
    SLICE_X54Y39         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C





