#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Mar  5 11:17:56 2018
# Process ID: 11241
# Current directory: /home/chiwei/work/checkout/fc32.git/xilinx_ip/pcie4_uscale_plus_1_ex
# Command line: vivado -notrace -source /home/chiwei/work/checkout/fc32.git/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/pcie4_uscale_plus_1_ex.tcl
# Log file: /home/chiwei/work/checkout/fc32.git/xilinx_ip/pcie4_uscale_plus_1_ex/vivado.log
# Journal file: /home/chiwei/work/checkout/fc32.git/xilinx_ip/pcie4_uscale_plus_1_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/chiwei/work/checkout/fc32.git/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/pcie4_uscale_plus_1_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.3/data/ip'.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/chiwei/work/checkout/fc32.git/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_1/xsim/pcie4_uscale_plus_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/chiwei/work/checkout/fc32.git/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_1/modelsim/pcie4_uscale_plus_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/chiwei/work/checkout/fc32.git/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_1/questa/pcie4_uscale_plus_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/chiwei/work/checkout/fc32.git/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_1/ies/pcie4_uscale_plus_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/chiwei/work/checkout/fc32.git/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_1/vcs/pcie4_uscale_plus_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/chiwei/work/checkout/fc32.git/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_1/riviera/pcie4_uscale_plus_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/chiwei/work/checkout/fc32.git/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_1/activehdl/pcie4_uscale_plus_1.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  5 11:24:37 2018...
