# Design: Design T31 already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work T31 -2002  $dsn/src/T31.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T31/T31/src/T31.vhd
# Compile Entity "T31"
# Compile Architecture "T31" of Entity "T31"
# Top-level unit(s) detected:
# Entity => T31
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work T31 -2002  $dsn/src/TestBench/t31_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T31/T31/src/TestBench/t31_TB.vhd
# Compile Entity "t31_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t31_tb"
# Compile Configuration "TESTBENCH_FOR_t31"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\T31.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T31/T31/src/T31.vhd
# Compile Entity "T31"
# Compile Architecture "T31" of Entity "T31"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
comp -include "$dsn\src\TestBench\t31_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T31/T31/src/TestBench/t31_TB.vhd
# Compile Entity "t31_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t31_tb"
# Compile Configuration "TESTBENCH_FOR_t31"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_t31 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6422 kB (elbread=427 elab2=5856 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System Digital\T31\T31\src\wave.asdb
#  9:29 PM, Sunday, May 8, 2022
#  Simulation has been initialized
wave 
wave -noreg qin
wave -noreg Y1
wave -noreg Y2
wave -noreg Y3
wave -noreg Y4
wave -noreg Y5
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t31_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t31 
# 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T31/T31/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'E:/_Project/SystemDigital/T31/T31/src/untitled.awc' connected to 'E:/_Project/SystemDigital/T31/T31/src/untitled.asdb'.
# Adding file E:\_Project\SystemDigital\T31\T31\src\untitled.asdb ... Done
# Adding file E:\_Project\SystemDigital\T31\T31\src\untitled.awc ... Done
