Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Oct  4 15:39:13 2024
| Host         : agent-4 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file design_1_rpn_LAN_sequence_num_0_0_utilization_synth.rpt -pb design_1_rpn_LAN_sequence_num_0_0_utilization_synth.pb
| Design       : design_1_rpn_LAN_sequence_num_0_0
| Device       : xczu19eg-ffvc1760-2-i
| Speed File   : -2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*               | 2348 |     0 |          0 |    522720 |  0.45 |
|   LUT as Logic          | 2348 |     0 |          0 |    522720 |  0.45 |
|   LUT as Memory         |    0 |     0 |          0 |    161280 |  0.00 |
| CLB Registers           |  558 |     0 |          0 |   1045440 |  0.05 |
|   Register as Flip Flop |  558 |     0 |          0 |   1045440 |  0.05 |
|   Register as Latch     |    0 |     0 |          0 |   1045440 |  0.00 |
| CARRY8                  |  192 |     0 |          0 |     65340 |  0.29 |
| F7 Muxes                |   28 |     0 |          0 |    261360 |  0.01 |
| F8 Muxes                |   14 |     0 |          0 |    130680 |  0.01 |
| F9 Muxes                |    0 |     0 |          0 |     65340 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 511   |          Yes |           - |          Set |
| 47    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       984 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       984 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      1968 |  0.00 |
| URAM           |    0 |     0 |          0 |       128 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1968 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       512 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |       940 |  0.00 |
|   BUFGCE             |    0 |     0 |          0 |       280 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        88 |  0.00 |
| PLL                  |    0 |     0 |          0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |          0 |        11 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |          0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        24 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         5 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT3     | 1008 |                 CLB |
| LUT5     | 1000 |                 CLB |
| LUT6     |  904 |                 CLB |
| FDPE     |  511 |            Register |
| CARRY8   |  192 |                 CLB |
| LUT4     |  179 |                 CLB |
| LUT1     |  102 |                 CLB |
| FDCE     |   47 |            Register |
| MUXF7    |   28 |                 CLB |
| MUXF8    |   14 |                 CLB |
| LUT2     |    9 |                 CLB |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


