;redcode
;assert 1
	SPL 0, #332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 1, 321
	SUB 121, 0
	SUB @121, 300
	SLT <-310, 9
	SUB 0, @332
	JMP -7, @-20
	ADD <-10, 9
	SLT <-10, 9
	SLT <-10, 9
	SUB -1, <-20
	SUB @127, 106
	SPL 0, #332
	MOV -7, <-20
	MOV -7, <-20
	SLT @-1, 0
	SLT @-1, 0
	SPL 200, #-331
	SPL 200, #-331
	ADD <-10, 9
	ADD <-10, 609
	DJN -1, @-20
	MOV -7, <-20
	SUB -0, <16
	SUB -1, <-20
	SLT <-310, 9
	SUB @0, @2
	MOV #20, 100
	SPL 200, #-331
	ADD 270, 60
	CMP @121, 103
	SUB @0, @2
	MOV -7, <-20
	ADD 270, 60
	SPL 200, #-331
	SPL 200, #-331
	SPL 200, #-331
	SPL 0, #332
	SPL 0, #332
	SUB -1, <-20
	SUB @121, 300
	SUB @127, 106
	CMP @121, 102
	SUB -27, <-25
	CMP @121, 102
	SPL 0, #332
	DAT #141, #-102
	ADD 270, 660
	CMP @121, 102
