

================================================================
== Vitis HLS Report for 'bitblt_Pipeline_horiz_loop'
================================================================
* Date:           Fri Aug 11 10:54:40 2023

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        bitblt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       23|   307222|  0.230 us|  3.072 ms|   23|  307222|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- vert_loop_horiz_loop  |       21|   307220|        22|          1|          1|  1 ~ 307200|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    506|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|       0|    144|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    126|    -|
|Register         |        -|    -|     826|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|     826|    936|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |mul_17ns_19ns_35_1_1_U4  |mul_17ns_19ns_35_1_1  |        0|   1|  0|   7|    0|
    |mul_17ns_19ns_35_1_1_U5  |mul_17ns_19ns_35_1_1  |        0|   1|  0|   7|    0|
    |mul_17ns_19ns_35_1_1_U6  |mul_17ns_19ns_35_1_1  |        0|   1|  0|   7|    0|
    |mul_8ns_8ns_16_1_1_U1    |mul_8ns_8ns_16_1_1    |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U2    |mul_8ns_8ns_16_1_1    |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U3    |mul_8ns_8ns_16_1_1    |        0|   0|  0|  41|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |Total                    |                      |        0|   3|  0| 144|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_17_4_1_U7  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U8  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U9  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln30_1_fu_432_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln30_2_fu_280_p2                |         +|   0|  0|  29|          22|           1|
    |add_ln30_3_fu_308_p2                |         +|   0|  0|  12|          11|           1|
    |add_ln30_fu_417_p2                  |         +|   0|  0|  71|          64|          64|
    |add_ln33_1_fu_599_p2                |         +|   0|  0|  28|          21|          21|
    |add_ln33_2_fu_589_p2                |         +|   0|  0|  26|          19|          19|
    |add_ln33_fu_616_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_fu_365_p2                     |         +|   0|  0|  30|          23|          23|
    |p_mid112_fu_400_p2                  |         +|   0|  0|  30|          23|          23|
    |x_1_fu_322_p2                       |         +|   0|  0|  12|          11|           1|
    |ap_block_state12_pp0_stage0_iter11  |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter13  |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage0_iter22  |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_fu_275_p2                 |      icmp|   0|  0|  29|          22|          22|
    |icmp_ln31_fu_289_p2                 |      icmp|   0|  0|  12|          11|          11|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                  |        or|   0|  0|   2|           1|           1|
    |or_ln30_fu_294_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln30_1_fu_314_p3             |    select|   0|  0|  11|           1|          11|
    |select_ln30_2_fu_378_p3             |    select|   0|  0|  20|           1|          20|
    |select_ln30_3_fu_406_p3             |    select|   0|  0|  23|           1|          23|
    |select_ln30_fu_300_p3               |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 506|         369|         380|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_234_p4  |   9|          2|    1|          2|
    |dst_blk_n_AR                           |   9|          2|    1|          2|
    |dst_blk_n_AW                           |   9|          2|    1|          2|
    |dst_blk_n_B                            |   9|          2|    1|          2|
    |dst_blk_n_R                            |   9|          2|    1|          2|
    |dst_blk_n_W                            |   9|          2|    1|          2|
    |indvar_flatten_fu_140                  |   9|          2|   22|         44|
    |src_blk_n_AR                           |   9|          2|    1|          2|
    |src_blk_n_R                            |   9|          2|    1|          2|
    |x_fu_132                               |   9|          2|   11|         22|
    |y_fu_136                               |   9|          2|   11|         22|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 126|         28|   55|        110|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln14_reg_933                   |  17|   0|   17|          0|
    |add_ln15_reg_938                   |  17|   0|   17|          0|
    |add_ln16_reg_943                   |  17|   0|   17|          0|
    |add_ln30_3_reg_822                 |  11|   0|   11|          0|
    |add_ln33_1_reg_928                 |  21|   0|   21|          0|
    |alpha_cast_cast_reg_790            |   8|   0|   16|          8|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |dst_addr_1_reg_948                 |  64|   0|   64|          0|
    |dst_b_1_reg_959                    |   8|   0|    8|          0|
    |dst_b_reg_898                      |   8|   0|    8|          0|
    |dst_g_reg_908                      |   8|   0|    8|          0|
    |dst_r_1_reg_954                    |   8|   0|    8|          0|
    |dst_r_reg_903                      |   8|   0|    8|          0|
    |first_iter_0_reg_230               |   1|   0|    1|          0|
    |icmp_ln30_reg_803                  |   1|   0|    1|          0|
    |icmp_ln31_reg_807                  |   1|   0|    1|          0|
    |indvar_flatten_fu_140              |  22|   0|   22|          0|
    |or_ln30_reg_813                    |   1|   0|    1|          0|
    |select_ln30_1_reg_828              |  11|   0|   11|          0|
    |select_ln30_2_reg_833              |  11|   0|   20|          9|
    |select_ln30_reg_817                |  11|   0|   11|          0|
    |sext_ln31_1_mid2_v_reg_843         |  62|   0|   62|          0|
    |sext_ln31_mid2_v_reg_838           |  62|   0|   62|          0|
    |src_b_reg_868                      |   8|   0|    8|          0|
    |src_g_reg_878                      |   8|   0|    8|          0|
    |src_r_reg_873                      |   8|   0|    8|          0|
    |tmp_1_reg_964                      |   8|   0|    8|          0|
    |x_fu_132                           |  11|   0|   11|          0|
    |y_1_reg_797                        |  11|   0|   11|          0|
    |y_fu_136                           |  11|   0|   11|          0|
    |zext_ln31_1_cast_reg_783           |   8|   0|   16|          8|
    |zext_ln31_cast_reg_777             |  11|   0|   32|         21|
    |icmp_ln30_reg_803                  |  64|  32|    1|          0|
    |or_ln30_reg_813                    |  64|  32|    1|          0|
    |select_ln30_1_reg_828              |  64|  32|   11|          0|
    |select_ln30_2_reg_833              |  64|  32|   20|          9|
    |select_ln30_reg_817                |  64|  32|   11|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 826| 160|  596|         55|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+--------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  bitblt_Pipeline_horiz_loop|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  bitblt_Pipeline_horiz_loop|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  bitblt_Pipeline_horiz_loop|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  bitblt_Pipeline_horiz_loop|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  bitblt_Pipeline_horiz_loop|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  bitblt_Pipeline_horiz_loop|  return value|
|m_axi_src_AWVALID   |  out|    1|       m_axi|                         src|       pointer|
|m_axi_src_AWREADY   |   in|    1|       m_axi|                         src|       pointer|
|m_axi_src_AWADDR    |  out|   64|       m_axi|                         src|       pointer|
|m_axi_src_AWID      |  out|    1|       m_axi|                         src|       pointer|
|m_axi_src_AWLEN     |  out|   32|       m_axi|                         src|       pointer|
|m_axi_src_AWSIZE    |  out|    3|       m_axi|                         src|       pointer|
|m_axi_src_AWBURST   |  out|    2|       m_axi|                         src|       pointer|
|m_axi_src_AWLOCK    |  out|    2|       m_axi|                         src|       pointer|
|m_axi_src_AWCACHE   |  out|    4|       m_axi|                         src|       pointer|
|m_axi_src_AWPROT    |  out|    3|       m_axi|                         src|       pointer|
|m_axi_src_AWQOS     |  out|    4|       m_axi|                         src|       pointer|
|m_axi_src_AWREGION  |  out|    4|       m_axi|                         src|       pointer|
|m_axi_src_AWUSER    |  out|    1|       m_axi|                         src|       pointer|
|m_axi_src_WVALID    |  out|    1|       m_axi|                         src|       pointer|
|m_axi_src_WREADY    |   in|    1|       m_axi|                         src|       pointer|
|m_axi_src_WDATA     |  out|   32|       m_axi|                         src|       pointer|
|m_axi_src_WSTRB     |  out|    4|       m_axi|                         src|       pointer|
|m_axi_src_WLAST     |  out|    1|       m_axi|                         src|       pointer|
|m_axi_src_WID       |  out|    1|       m_axi|                         src|       pointer|
|m_axi_src_WUSER     |  out|    1|       m_axi|                         src|       pointer|
|m_axi_src_ARVALID   |  out|    1|       m_axi|                         src|       pointer|
|m_axi_src_ARREADY   |   in|    1|       m_axi|                         src|       pointer|
|m_axi_src_ARADDR    |  out|   64|       m_axi|                         src|       pointer|
|m_axi_src_ARID      |  out|    1|       m_axi|                         src|       pointer|
|m_axi_src_ARLEN     |  out|   32|       m_axi|                         src|       pointer|
|m_axi_src_ARSIZE    |  out|    3|       m_axi|                         src|       pointer|
|m_axi_src_ARBURST   |  out|    2|       m_axi|                         src|       pointer|
|m_axi_src_ARLOCK    |  out|    2|       m_axi|                         src|       pointer|
|m_axi_src_ARCACHE   |  out|    4|       m_axi|                         src|       pointer|
|m_axi_src_ARPROT    |  out|    3|       m_axi|                         src|       pointer|
|m_axi_src_ARQOS     |  out|    4|       m_axi|                         src|       pointer|
|m_axi_src_ARREGION  |  out|    4|       m_axi|                         src|       pointer|
|m_axi_src_ARUSER    |  out|    1|       m_axi|                         src|       pointer|
|m_axi_src_RVALID    |   in|    1|       m_axi|                         src|       pointer|
|m_axi_src_RREADY    |  out|    1|       m_axi|                         src|       pointer|
|m_axi_src_RDATA     |   in|   32|       m_axi|                         src|       pointer|
|m_axi_src_RLAST     |   in|    1|       m_axi|                         src|       pointer|
|m_axi_src_RID       |   in|    1|       m_axi|                         src|       pointer|
|m_axi_src_RFIFONUM  |   in|   10|       m_axi|                         src|       pointer|
|m_axi_src_RUSER     |   in|    1|       m_axi|                         src|       pointer|
|m_axi_src_RRESP     |   in|    2|       m_axi|                         src|       pointer|
|m_axi_src_BVALID    |   in|    1|       m_axi|                         src|       pointer|
|m_axi_src_BREADY    |  out|    1|       m_axi|                         src|       pointer|
|m_axi_src_BRESP     |   in|    2|       m_axi|                         src|       pointer|
|m_axi_src_BID       |   in|    1|       m_axi|                         src|       pointer|
|m_axi_src_BUSER     |   in|    1|       m_axi|                         src|       pointer|
|m_axi_dst_AWVALID   |  out|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_AWREADY   |   in|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_AWADDR    |  out|   64|       m_axi|                         dst|       pointer|
|m_axi_dst_AWID      |  out|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_AWLEN     |  out|   32|       m_axi|                         dst|       pointer|
|m_axi_dst_AWSIZE    |  out|    3|       m_axi|                         dst|       pointer|
|m_axi_dst_AWBURST   |  out|    2|       m_axi|                         dst|       pointer|
|m_axi_dst_AWLOCK    |  out|    2|       m_axi|                         dst|       pointer|
|m_axi_dst_AWCACHE   |  out|    4|       m_axi|                         dst|       pointer|
|m_axi_dst_AWPROT    |  out|    3|       m_axi|                         dst|       pointer|
|m_axi_dst_AWQOS     |  out|    4|       m_axi|                         dst|       pointer|
|m_axi_dst_AWREGION  |  out|    4|       m_axi|                         dst|       pointer|
|m_axi_dst_AWUSER    |  out|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_WVALID    |  out|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_WREADY    |   in|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_WDATA     |  out|   32|       m_axi|                         dst|       pointer|
|m_axi_dst_WSTRB     |  out|    4|       m_axi|                         dst|       pointer|
|m_axi_dst_WLAST     |  out|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_WID       |  out|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_WUSER     |  out|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_ARVALID   |  out|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_ARREADY   |   in|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_ARADDR    |  out|   64|       m_axi|                         dst|       pointer|
|m_axi_dst_ARID      |  out|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_ARLEN     |  out|   32|       m_axi|                         dst|       pointer|
|m_axi_dst_ARSIZE    |  out|    3|       m_axi|                         dst|       pointer|
|m_axi_dst_ARBURST   |  out|    2|       m_axi|                         dst|       pointer|
|m_axi_dst_ARLOCK    |  out|    2|       m_axi|                         dst|       pointer|
|m_axi_dst_ARCACHE   |  out|    4|       m_axi|                         dst|       pointer|
|m_axi_dst_ARPROT    |  out|    3|       m_axi|                         dst|       pointer|
|m_axi_dst_ARQOS     |  out|    4|       m_axi|                         dst|       pointer|
|m_axi_dst_ARREGION  |  out|    4|       m_axi|                         dst|       pointer|
|m_axi_dst_ARUSER    |  out|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_RVALID    |   in|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_RREADY    |  out|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_RDATA     |   in|   32|       m_axi|                         dst|       pointer|
|m_axi_dst_RLAST     |   in|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_RID       |   in|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_RFIFONUM  |   in|    9|       m_axi|                         dst|       pointer|
|m_axi_dst_RUSER     |   in|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_RRESP     |   in|    2|       m_axi|                         dst|       pointer|
|m_axi_dst_BVALID    |   in|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_BREADY    |  out|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_BRESP     |   in|    2|       m_axi|                         dst|       pointer|
|m_axi_dst_BID       |   in|    1|       m_axi|                         dst|       pointer|
|m_axi_dst_BUSER     |   in|    1|       m_axi|                         dst|       pointer|
|mul_ln22            |   in|   22|     ap_none|                    mul_ln22|        scalar|
|alpha_cast          |   in|    8|     ap_none|                  alpha_cast|        scalar|
|zext_ln31_1         |   in|    8|     ap_none|                 zext_ln31_1|        scalar|
|dst_out             |   in|   64|     ap_none|                     dst_out|        scalar|
|zext_ln31           |   in|   11|     ap_none|                   zext_ln31|        scalar|
|width               |   in|   11|     ap_none|                       width|        scalar|
|src_in              |   in|   64|     ap_none|                      src_in|        scalar|
|dst_in              |   in|   64|     ap_none|                      dst_in|        scalar|
+--------------------+-----+-----+------------+----------------------------+--------------+

