Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 20 23:55:08 2023
| Host         : DESKTOP-3HOO1AQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4_timing_summary_routed.rpt -pb lab4_timing_summary_routed.pb -rpx lab4_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      7           
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.028        0.000                      0                  180        0.176        0.000                      0                  180        4.500        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.028        0.000                      0                  180        0.176        0.000                      0                  180        4.500        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 now_hz_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_now_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 5.667ns (70.892%)  route 2.327ns (29.108%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.541     5.092    clk_IBUF_BUFG
    SLICE_X10Y78         FDPE                                         r  now_hz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDPE (Prop_fdpe_C_Q)         0.518     5.610 r  now_hz_reg[5]/Q
                         net (fo=11, routed)          0.729     6.340    now_hz_reg_n_0_[5]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[5]_P[3])
                                                      3.841    10.181 r  pwm_out_counter/P[3]
                         net (fo=2, routed)           1.023    11.203    pwm_out_counter_n_102
    SLICE_X12Y82         LUT4 (Prop_lut4_I1_O)        0.124    11.327 r  pwm_now_i_25/O
                         net (fo=1, routed)           0.000    11.327    pwm_now_i_25_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.860 r  pwm_now_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.860    pwm_now_reg_i_10_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.977 r  pwm_now_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.977    pwm_now_reg_i_3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.206 r  pwm_now_reg_i_2/CO[2]
                         net (fo=1, routed)           0.575    12.781    pwm_now1
    SLICE_X11Y83         LUT3 (Prop_lut3_I1_O)        0.305    13.086 r  pwm_now_i_1/O
                         net (fo=1, routed)           0.000    13.086    pwm_now_i_1_n_0
    SLICE_X11Y83         FDCE                                         r  pwm_now_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.431    14.802    clk_IBUF_BUFG
    SLICE_X11Y83         FDCE                                         r  pwm_now_reg/C
                         clock pessimism              0.272    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X11Y83         FDCE (Setup_fdce_C_D)        0.075    15.114    pwm_now_reg
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 d4/timer_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/timer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.828ns (18.757%)  route 3.586ns (81.243%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.548     5.099    d4/clk_IBUF_BUFG
    SLICE_X13Y84         FDCE                                         r  d4/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDCE (Prop_fdce_C_Q)         0.456     5.555 r  d4/timer_reg[26]/Q
                         net (fo=2, routed)           1.448     7.003    d4/timer_reg_n_0_[26]
    SLICE_X13Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.127 r  d4/out_i_8__2/O
                         net (fo=1, routed)           0.288     7.415    d4/out_i_8__2_n_0
    SLICE_X15Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.539 f  d4/out_i_4__2/O
                         net (fo=33, routed)          1.850     9.390    d4/out_i_4__2_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I3_O)        0.124     9.514 r  d4/timer[29]_i_1__2/O
                         net (fo=1, routed)           0.000     9.514    d4/timer[29]_i_1__2_n_0
    SLICE_X15Y85         FDCE                                         r  d4/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.432    14.803    d4/clk_IBUF_BUFG
    SLICE_X15Y85         FDCE                                         r  d4/timer_reg[29]/C
                         clock pessimism              0.273    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.031    15.072    d4/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 d4/timer_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.828ns (18.766%)  route 3.584ns (81.234%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.548     5.099    d4/clk_IBUF_BUFG
    SLICE_X13Y84         FDCE                                         r  d4/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDCE (Prop_fdce_C_Q)         0.456     5.555 r  d4/timer_reg[26]/Q
                         net (fo=2, routed)           1.448     7.003    d4/timer_reg_n_0_[26]
    SLICE_X13Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.127 r  d4/out_i_8__2/O
                         net (fo=1, routed)           0.288     7.415    d4/out_i_8__2_n_0
    SLICE_X15Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.539 f  d4/out_i_4__2/O
                         net (fo=33, routed)          1.848     9.388    d4/out_i_4__2_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I3_O)        0.124     9.512 r  d4/timer[27]_i_1__2/O
                         net (fo=1, routed)           0.000     9.512    d4/timer[27]_i_1__2_n_0
    SLICE_X15Y85         FDCE                                         r  d4/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.432    14.803    d4/clk_IBUF_BUFG
    SLICE_X15Y85         FDCE                                         r  d4/timer_reg[27]/C
                         clock pessimism              0.273    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.029    15.070    d4/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 d4/timer_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/timer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.828ns (19.259%)  route 3.471ns (80.741%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.548     5.099    d4/clk_IBUF_BUFG
    SLICE_X13Y84         FDCE                                         r  d4/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDCE (Prop_fdce_C_Q)         0.456     5.555 r  d4/timer_reg[26]/Q
                         net (fo=2, routed)           1.448     7.003    d4/timer_reg_n_0_[26]
    SLICE_X13Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.127 r  d4/out_i_8__2/O
                         net (fo=1, routed)           0.288     7.415    d4/out_i_8__2_n_0
    SLICE_X15Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.539 f  d4/out_i_4__2/O
                         net (fo=33, routed)          1.735     9.275    d4/out_i_4__2_n_0
    SLICE_X13Y85         LUT6 (Prop_lut6_I3_O)        0.124     9.399 r  d4/timer[18]_i_1__2/O
                         net (fo=1, routed)           0.000     9.399    d4/timer[18]_i_1__2_n_0
    SLICE_X13Y85         FDCE                                         r  d4/timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.432    14.803    d4/clk_IBUF_BUFG
    SLICE_X13Y85         FDCE                                         r  d4/timer_reg[18]/C
                         clock pessimism              0.273    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X13Y85         FDCE (Setup_fdce_C_D)        0.029    15.070    d4/timer_reg[18]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 d4/timer_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/out_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.828ns (20.539%)  route 3.203ns (79.461%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.538     5.089    d4/clk_IBUF_BUFG
    SLICE_X15Y77         FDCE                                         r  d4/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  d4/timer_reg[8]/Q
                         net (fo=2, routed)           1.024     6.569    d4/timer_reg_n_0_[8]
    SLICE_X15Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.693 f  d4/out_i_6__2/O
                         net (fo=1, routed)           0.263     6.956    d4/out_i_6__2_n_0
    SLICE_X15Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.080 f  d4/out_i_2__1/O
                         net (fo=33, routed)          1.509     8.590    d4/out_i_2__1_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.714 r  d4/out_i_1__2/O
                         net (fo=1, routed)           0.407     9.121    d4/out_i_1__2_n_0
    SLICE_X13Y79         FDCE                                         r  d4/out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.426    14.797    d4/clk_IBUF_BUFG
    SLICE_X13Y79         FDCE                                         r  d4/out_reg/C
                         clock pessimism              0.273    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X13Y79         FDCE (Setup_fdce_C_CE)      -0.205    14.830    d4/out_reg
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 d4/timer_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.828ns (19.495%)  route 3.419ns (80.505%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.548     5.099    d4/clk_IBUF_BUFG
    SLICE_X13Y84         FDCE                                         r  d4/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDCE (Prop_fdce_C_Q)         0.456     5.555 r  d4/timer_reg[26]/Q
                         net (fo=2, routed)           1.448     7.003    d4/timer_reg_n_0_[26]
    SLICE_X13Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.127 r  d4/out_i_8__2/O
                         net (fo=1, routed)           0.288     7.415    d4/out_i_8__2_n_0
    SLICE_X15Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.539 f  d4/out_i_4__2/O
                         net (fo=33, routed)          1.683     9.223    d4/out_i_4__2_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.347 r  d4/timer[22]_i_1__2/O
                         net (fo=1, routed)           0.000     9.347    d4/timer[22]_i_1__2_n_0
    SLICE_X15Y84         FDCE                                         r  d4/timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.431    14.802    d4/clk_IBUF_BUFG
    SLICE_X15Y84         FDCE                                         r  d4/timer_reg[22]/C
                         clock pessimism              0.273    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X15Y84         FDCE (Setup_fdce_C_D)        0.031    15.071    d4/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 d4/timer_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.828ns (19.505%)  route 3.417ns (80.495%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.548     5.099    d4/clk_IBUF_BUFG
    SLICE_X13Y84         FDCE                                         r  d4/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDCE (Prop_fdce_C_Q)         0.456     5.555 r  d4/timer_reg[26]/Q
                         net (fo=2, routed)           1.448     7.003    d4/timer_reg_n_0_[26]
    SLICE_X13Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.127 r  d4/out_i_8__2/O
                         net (fo=1, routed)           0.288     7.415    d4/out_i_8__2_n_0
    SLICE_X15Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.539 f  d4/out_i_4__2/O
                         net (fo=33, routed)          1.681     9.221    d4/out_i_4__2_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.345 r  d4/timer[21]_i_1__2/O
                         net (fo=1, routed)           0.000     9.345    d4/timer[21]_i_1__2_n_0
    SLICE_X15Y84         FDCE                                         r  d4/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.431    14.802    d4/clk_IBUF_BUFG
    SLICE_X15Y84         FDCE                                         r  d4/timer_reg[21]/C
                         clock pessimism              0.273    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X15Y84         FDCE (Setup_fdce_C_D)        0.029    15.069    d4/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 d4/timer_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/timer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.518%)  route 3.414ns (80.482%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.548     5.099    d4/clk_IBUF_BUFG
    SLICE_X13Y84         FDCE                                         r  d4/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDCE (Prop_fdce_C_Q)         0.456     5.555 r  d4/timer_reg[26]/Q
                         net (fo=2, routed)           1.448     7.003    d4/timer_reg_n_0_[26]
    SLICE_X13Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.127 r  d4/out_i_8__2/O
                         net (fo=1, routed)           0.288     7.415    d4/out_i_8__2_n_0
    SLICE_X15Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.539 f  d4/out_i_4__2/O
                         net (fo=33, routed)          1.678     9.218    d4/out_i_4__2_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I3_O)        0.124     9.342 r  d4/timer[31]_i_1__2/O
                         net (fo=1, routed)           0.000     9.342    d4/timer[31]_i_1__2_n_0
    SLICE_X15Y85         FDCE                                         r  d4/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.432    14.803    d4/clk_IBUF_BUFG
    SLICE_X15Y85         FDCE                                         r  d4/timer_reg[31]/C
                         clock pessimism              0.273    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X15Y85         FDCE (Setup_fdce_C_D)        0.032    15.073    d4/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 d4/timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.828ns (19.810%)  route 3.352ns (80.190%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.550     5.101    d4/clk_IBUF_BUFG
    SLICE_X15Y85         FDCE                                         r  d4/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDCE (Prop_fdce_C_Q)         0.456     5.557 r  d4/timer_reg[27]/Q
                         net (fo=2, routed)           1.244     6.802    d4/timer_reg_n_0_[27]
    SLICE_X15Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.926 r  d4/out_i_9__2/O
                         net (fo=1, routed)           0.549     7.475    d4/out_i_9__2_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.599 r  d4/out_i_5__2/O
                         net (fo=33, routed)          1.558     9.157    d4/out_i_5__2_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I2_O)        0.124     9.281 r  d4/timer[0]_i_1__2/O
                         net (fo=1, routed)           0.000     9.281    d4/timer[0]_i_1__2_n_0
    SLICE_X13Y78         FDCE                                         r  d4/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.425    14.796    d4/clk_IBUF_BUFG
    SLICE_X13Y78         FDCE                                         r  d4/timer_reg[0]/C
                         clock pessimism              0.273    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X13Y78         FDCE (Setup_fdce_C_D)        0.029    15.063    d4/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 d4/timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.828ns (19.814%)  route 3.351ns (80.185%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.550     5.101    d4/clk_IBUF_BUFG
    SLICE_X15Y85         FDCE                                         r  d4/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDCE (Prop_fdce_C_Q)         0.456     5.557 r  d4/timer_reg[27]/Q
                         net (fo=2, routed)           1.244     6.802    d4/timer_reg_n_0_[27]
    SLICE_X15Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.926 r  d4/out_i_9__2/O
                         net (fo=1, routed)           0.549     7.475    d4/out_i_9__2_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.599 r  d4/out_i_5__2/O
                         net (fo=33, routed)          1.557     9.156    d4/out_i_5__2_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I2_O)        0.124     9.280 r  d4/timer[5]_i_1__2/O
                         net (fo=1, routed)           0.000     9.280    d4/timer[5]_i_1__2_n_0
    SLICE_X13Y78         FDCE                                         r  d4/timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.425    14.796    d4/clk_IBUF_BUFG
    SLICE_X13Y78         FDCE                                         r  d4/timer_reg[5]/C
                         clock pessimism              0.273    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X13Y78         FDCE (Setup_fdce_C_D)        0.031    15.065    d4/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 now_hz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            now_hz_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.552     1.465    clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  now_hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  now_hz_reg[2]/Q
                         net (fo=12, routed)          0.123     1.729    d4/Q[2]
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  d4/now_hz[5]_i_1/O
                         net (fo=1, routed)           0.000     1.774    d4_n_4
    SLICE_X10Y78         FDPE                                         r  now_hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.820     1.978    clk_IBUF_BUFG
    SLICE_X10Y78         FDPE                                         r  now_hz_reg[5]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X10Y78         FDPE (Hold_fdpe_C_D)         0.120     1.598    now_hz_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 now_hz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            now_hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.552     1.465    clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  now_hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  now_hz_reg[2]/Q
                         net (fo=12, routed)          0.127     1.733    d4/Q[2]
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.045     1.778 r  d4/now_hz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.778    d4_n_9
    SLICE_X10Y78         FDCE                                         r  now_hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.820     1.978    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  now_hz_reg[0]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X10Y78         FDCE (Hold_fdce_C_D)         0.121     1.599    now_hz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 b_btn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.013%)  route 0.140ns (42.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.577     1.490    clk_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  b_btn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  b_btn_reg[1]/Q
                         net (fo=4, routed)           0.140     1.772    d2/Q[1]
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  d2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    d2_n_4
    SLICE_X5Y75          FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.844     2.002    clk_IBUF_BUFG
    SLICE_X5Y75          FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X5Y75          FDCE (Hold_fdce_C_D)         0.092     1.594    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 b_btn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.731%)  route 0.160ns (46.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.577     1.490    clk_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  b_btn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  b_btn_reg[1]/Q
                         net (fo=4, routed)           0.160     1.792    d2/Q[1]
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.045     1.837 r  d2/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.837    d2_n_2
    SLICE_X5Y76          FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.845     2.003    clk_IBUF_BUFG
    SLICE_X5Y76          FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.499     1.503    
    SLICE_X5Y76          FDCE (Hold_fdce_C_D)         0.091     1.594    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.553     1.466    clk_IBUF_BUFG
    SLICE_X12Y79         FDCE                                         r  pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDCE (Prop_fdce_C_Q)         0.164     1.630 f  pwm_counter_reg[0]/Q
                         net (fo=5, routed)           0.175     1.806    pwm_counter_reg_n_0_[0]
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043     1.849 r  pwm_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    pwm_counter[0]
    SLICE_X12Y79         FDCE                                         r  pwm_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.821     1.979    clk_IBUF_BUFG
    SLICE_X12Y79         FDCE                                         r  pwm_counter_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X12Y79         FDCE (Hold_fdce_C_D)         0.133     1.599    pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 b_btn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.920%)  route 0.172ns (48.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.577     1.490    clk_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  b_btn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  b_btn_reg[1]/Q
                         net (fo=4, routed)           0.172     1.804    d2/Q[1]
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.045     1.849 r  d2/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    d2_n_3
    SLICE_X5Y75          FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.844     2.002    clk_IBUF_BUFG
    SLICE_X5Y75          FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X5Y75          FDCE (Hold_fdce_C_D)         0.092     1.594    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d1/out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_btn_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.563%)  route 0.196ns (54.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.584     1.497    d1/clk_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  d1/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.661 r  d1/out_reg/Q
                         net (fo=4, routed)           0.196     1.857    btn0
    SLICE_X4Y76          FDCE                                         r  b_btn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.845     2.003    clk_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  b_btn_reg[0]/C
                         clock pessimism             -0.478     1.524    
    SLICE_X4Y76          FDCE (Hold_fdce_C_D)         0.070     1.594    b_btn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 b_btn_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_btn_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.552     1.465    clk_IBUF_BUFG
    SLICE_X10Y77         FDCE                                         r  b_btn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  b_btn_reg[2]/Q
                         net (fo=2, routed)           0.174     1.804    d3/b_btn[0]
    SLICE_X10Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.849 r  d3/b_btn[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    d3_n_1
    SLICE_X10Y77         FDCE                                         r  b_btn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.818     1.977    clk_IBUF_BUFG
    SLICE_X10Y77         FDCE                                         r  b_btn_reg[2]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X10Y77         FDCE (Hold_fdce_C_D)         0.120     1.585    b_btn_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 d4/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.552     1.465    d4/clk_IBUF_BUFG
    SLICE_X13Y78         FDCE                                         r  d4/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  d4/timer_reg[0]/Q
                         net (fo=3, routed)           0.179     1.786    d4/timer_reg_n_0_[0]
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  d4/timer[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.831    d4/timer[0]_i_1__2_n_0
    SLICE_X13Y78         FDCE                                         r  d4/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.820     1.978    d4/clk_IBUF_BUFG
    SLICE_X13Y78         FDCE                                         r  d4/timer_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X13Y78         FDCE (Hold_fdce_C_D)         0.091     1.556    d4/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 d2/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.583     1.496    d2/clk_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  d2/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141     1.637 f  d2/timer_reg[0]/Q
                         net (fo=3, routed)           0.181     1.818    d2/timer_reg_n_0_[0]
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.045     1.863 r  d2/timer[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    d2/timer[0]_i_1__0_n_0
    SLICE_X5Y82          FDCE                                         r  d2/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.852     2.010    d2/clk_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  d2/timer_reg[0]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.091     1.587    d2/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     b_btn_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     b_btn_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y77    b_btn_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y77    b_btn_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y75     counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y75     counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y75     counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y76     counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y78    now_hz_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     b_btn_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     b_btn_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     b_btn_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     b_btn_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    b_btn_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    b_btn_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    b_btn_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    b_btn_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     b_btn_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     b_btn_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     b_btn_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     b_btn_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    b_btn_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    b_btn_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    b_btn_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    b_btn_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_now_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.006ns  (logic 4.455ns (44.527%)  route 5.551ns (55.473%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.547     5.098    clk_IBUF_BUFG
    SLICE_X11Y83         FDCE                                         r  pwm_now_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDCE (Prop_fdce_C_Q)         0.419     5.517 r  pwm_now_reg/Q
                         net (fo=5, routed)           1.169     6.686    pwm_now_reg_n_0
    SLICE_X5Y75          LUT2 (Prop_lut2_I1_O)        0.289     6.975 r  usr_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.382    11.357    usr_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.747    15.105 r  usr_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.105    usr_led[3]
    T10                                                               r  usr_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_now_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.803ns  (logic 4.261ns (43.465%)  route 5.542ns (56.535%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.547     5.098    clk_IBUF_BUFG
    SLICE_X11Y83         FDCE                                         r  pwm_now_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDCE (Prop_fdce_C_Q)         0.419     5.517 r  pwm_now_reg/Q
                         net (fo=5, routed)           1.169     6.686    pwm_now_reg_n_0
    SLICE_X5Y75          LUT2 (Prop_lut2_I1_O)        0.296     6.982 r  usr_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.373    11.356    usr_led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.902 r  usr_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.902    usr_led[2]
    T9                                                                r  usr_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_now_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.631ns  (logic 4.470ns (46.417%)  route 5.161ns (53.583%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.547     5.098    clk_IBUF_BUFG
    SLICE_X11Y83         FDCE                                         r  pwm_now_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDCE (Prop_fdce_C_Q)         0.419     5.517 r  pwm_now_reg/Q
                         net (fo=5, routed)           1.219     6.736    pwm_now_reg_n_0
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.322     7.058 r  usr_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.942    11.000    usr_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.729    14.729 r  usr_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.729    usr_led[0]
    H5                                                                r  usr_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_now_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.358ns  (logic 4.222ns (45.119%)  route 5.136ns (54.881%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.547     5.098    clk_IBUF_BUFG
    SLICE_X11Y83         FDCE                                         r  pwm_now_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDCE (Prop_fdce_C_Q)         0.419     5.517 r  pwm_now_reg/Q
                         net (fo=5, routed)           1.219     6.736    pwm_now_reg_n_0
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.296     7.032 r  usr_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.917    10.949    usr_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    14.457 r  usr_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.457    usr_led[1]
    J5                                                                r  usr_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 1.394ns (44.842%)  route 1.715ns (55.158%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.576     1.489    clk_IBUF_BUFG
    SLICE_X5Y75          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.141     1.630 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.334     1.965    counter_reg[1]
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.045     2.010 r  usr_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.381     3.391    usr_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.208     4.599 r  usr_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.599    usr_led[1]
    J5                                                                r  usr_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.189ns  (logic 1.433ns (44.924%)  route 1.756ns (55.076%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.576     1.489    clk_IBUF_BUFG
    SLICE_X5Y75          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.141     1.630 r  counter_reg[2]/Q
                         net (fo=6, routed)           0.254     1.885    counter_reg[2]
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.930 r  usr_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.502     3.432    usr_led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     4.679 r  usr_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.679    usr_led[2]
    T9                                                                r  usr_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.275ns  (logic 1.479ns (45.174%)  route 1.795ns (54.826%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.576     1.489    clk_IBUF_BUFG
    SLICE_X5Y75          FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.141     1.630 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.365     1.995    counter_reg[0]
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.046     2.041 r  usr_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.431     3.472    usr_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.292     4.764 r  usr_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.764    usr_led[0]
    H5                                                                r  usr_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.332ns  (logic 1.492ns (44.779%)  route 1.840ns (55.221%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.577     1.490    clk_IBUF_BUFG
    SLICE_X5Y76          FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  counter_reg[3]/Q
                         net (fo=6, routed)           0.318     1.950    counter_reg[3]
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.044     1.994 r  usr_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.522     3.516    usr_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.307     4.823 r  usr_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.823    usr_led[3]
    T10                                                               r  usr_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           307 Endpoints
Min Delay           307 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d1/timer_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.356ns  (logic 1.638ns (22.261%)  route 5.719ns (77.739%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.075     4.588    d4/reset_n_IBUF
    SLICE_X10Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.712 f  d4/out_i_2__2/O
                         net (fo=169, routed)         2.644     7.356    d1/timer_reg[0]_0
    SLICE_X1Y81          FDCE                                         f  d1/timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.496     4.867    d1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  d1/timer_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d1/timer_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.356ns  (logic 1.638ns (22.261%)  route 5.719ns (77.739%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.075     4.588    d4/reset_n_IBUF
    SLICE_X10Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.712 f  d4/out_i_2__2/O
                         net (fo=169, routed)         2.644     7.356    d1/timer_reg[0]_0
    SLICE_X1Y81          FDCE                                         f  d1/timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.496     4.867    d1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  d1/timer_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d1/timer_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.356ns  (logic 1.638ns (22.261%)  route 5.719ns (77.739%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.075     4.588    d4/reset_n_IBUF
    SLICE_X10Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.712 f  d4/out_i_2__2/O
                         net (fo=169, routed)         2.644     7.356    d1/timer_reg[0]_0
    SLICE_X1Y81          FDCE                                         f  d1/timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.496     4.867    d1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  d1/timer_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d1/timer_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.354ns  (logic 1.638ns (22.268%)  route 5.716ns (77.732%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.075     4.588    d4/reset_n_IBUF
    SLICE_X10Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.712 f  d4/out_i_2__2/O
                         net (fo=169, routed)         2.642     7.354    d1/timer_reg[0]_0
    SLICE_X1Y85          FDCE                                         f  d1/timer_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.501     4.872    d1/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  d1/timer_reg[25]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d1/timer_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.354ns  (logic 1.638ns (22.268%)  route 5.716ns (77.732%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.075     4.588    d4/reset_n_IBUF
    SLICE_X10Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.712 f  d4/out_i_2__2/O
                         net (fo=169, routed)         2.642     7.354    d1/timer_reg[0]_0
    SLICE_X1Y85          FDCE                                         f  d1/timer_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.501     4.872    d1/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  d1/timer_reg[26]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d1/timer_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.354ns  (logic 1.638ns (22.268%)  route 5.716ns (77.732%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.075     4.588    d4/reset_n_IBUF
    SLICE_X10Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.712 f  d4/out_i_2__2/O
                         net (fo=169, routed)         2.642     7.354    d1/timer_reg[0]_0
    SLICE_X1Y85          FDCE                                         f  d1/timer_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.501     4.872    d1/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  d1/timer_reg[31]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d1/timer_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.076ns  (logic 1.638ns (23.142%)  route 5.438ns (76.858%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.075     4.588    d4/reset_n_IBUF
    SLICE_X10Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.712 f  d4/out_i_2__2/O
                         net (fo=169, routed)         2.364     7.076    d1/timer_reg[0]_0
    SLICE_X3Y82          FDCE                                         f  d1/timer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.498     4.869    d1/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  d1/timer_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d1/timer_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.076ns  (logic 1.638ns (23.142%)  route 5.438ns (76.858%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.075     4.588    d4/reset_n_IBUF
    SLICE_X10Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.712 f  d4/out_i_2__2/O
                         net (fo=169, routed)         2.364     7.076    d1/timer_reg[0]_0
    SLICE_X3Y82          FDCE                                         f  d1/timer_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.498     4.869    d1/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  d1/timer_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d1/timer_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.076ns  (logic 1.638ns (23.142%)  route 5.438ns (76.858%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.075     4.588    d4/reset_n_IBUF
    SLICE_X10Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.712 f  d4/out_i_2__2/O
                         net (fo=169, routed)         2.364     7.076    d1/timer_reg[0]_0
    SLICE_X3Y82          FDCE                                         f  d1/timer_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.498     4.869    d1/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  d1/timer_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d1/timer_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.076ns  (logic 1.638ns (23.142%)  route 5.438ns (76.858%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.075     4.588    d4/reset_n_IBUF
    SLICE_X10Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.712 f  d4/out_i_2__2/O
                         net (fo=169, routed)         2.364     7.076    d1/timer_reg[0]_0
    SLICE_X3Y82          FDCE                                         f  d1/timer_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.498     4.869    d1/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  d1/timer_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usr_btn[1]
                            (input port)
  Destination:            d2/out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.294ns (22.473%)  route 1.016ns (77.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  usr_btn[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  usr_btn_IBUF[1]_inst/O
                         net (fo=3, routed)           1.016     1.310    d2/usr_btn_IBUF[0]
    SLICE_X4Y83          FDCE                                         r  d2/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.853     2.011    d2/clk_IBUF_BUFG
    SLICE_X4Y83          FDCE                                         r  d2/out_reg/C

Slack:                    inf
  Source:                 usr_btn[2]
                            (input port)
  Destination:            d3/out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.298ns (19.989%)  route 1.191ns (80.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  usr_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  usr_btn_IBUF[2]_inst/O
                         net (fo=3, routed)           1.191     1.488    d3/usr_btn_IBUF[0]
    SLICE_X10Y80         FDCE                                         r  d3/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.822     1.980    d3/clk_IBUF_BUFG
    SLICE_X10Y80         FDCE                                         r  d3/out_reg/C

Slack:                    inf
  Source:                 usr_btn[0]
                            (input port)
  Destination:            d1/out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.560ns  (logic 0.235ns (15.049%)  route 1.325ns (84.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  usr_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  usr_btn_IBUF[0]_inst/O
                         net (fo=3, routed)           1.325     1.560    d1/usr_btn_IBUF[0]
    SLICE_X2Y81          FDCE                                         r  d1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.853     2.011    d1/clk_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  d1/out_reg/C

Slack:                    inf
  Source:                 usr_btn[0]
                            (input port)
  Destination:            d1/out_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.280ns (17.324%)  route 1.335ns (82.676%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  usr_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  usr_btn_IBUF[0]_inst/O
                         net (fo=3, routed)           1.234     1.469    d1/usr_btn_IBUF[0]
    SLICE_X1Y81          LUT6 (Prop_lut6_I4_O)        0.045     1.514 r  d1/out_i_1/O
                         net (fo=1, routed)           0.101     1.615    d1/out_i_1_n_0
    SLICE_X2Y81          FDCE                                         r  d1/out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.853     2.011    d1/clk_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  d1/out_reg/C

Slack:                    inf
  Source:                 usr_btn[1]
                            (input port)
  Destination:            d2/timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.384ns (23.723%)  route 1.236ns (76.277%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  usr_btn[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  usr_btn_IBUF[1]_inst/O
                         net (fo=3, routed)           1.052     1.346    d2/usr_btn_IBUF[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.391 f  d2/timer[31]_i_2__0/O
                         net (fo=32, routed)          0.184     1.575    d2/timer[31]_i_2__0_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.620 r  d2/timer[22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.620    d2/timer[22]_i_1__0_n_0
    SLICE_X4Y84          FDCE                                         r  d2/timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.854     2.012    d2/clk_IBUF_BUFG
    SLICE_X4Y84          FDCE                                         r  d2/timer_reg[22]/C

Slack:                    inf
  Source:                 usr_btn[1]
                            (input port)
  Destination:            d2/timer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.658ns  (logic 0.384ns (23.191%)  route 1.273ns (76.809%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  usr_btn[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  usr_btn_IBUF[1]_inst/O
                         net (fo=3, routed)           1.052     1.346    d2/usr_btn_IBUF[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.391 f  d2/timer[31]_i_2__0/O
                         net (fo=32, routed)          0.222     1.613    d2/timer[31]_i_2__0_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.658 r  d2/timer[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.658    d2/timer[13]_i_1__0_n_0
    SLICE_X7Y82          FDCE                                         r  d2/timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.852     2.010    d2/clk_IBUF_BUFG
    SLICE_X7Y82          FDCE                                         r  d2/timer_reg[13]/C

Slack:                    inf
  Source:                 usr_btn[1]
                            (input port)
  Destination:            d2/timer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.384ns (22.752%)  route 1.305ns (77.248%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  usr_btn[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  usr_btn_IBUF[1]_inst/O
                         net (fo=3, routed)           1.052     1.346    d2/usr_btn_IBUF[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.391 f  d2/timer[31]_i_2__0/O
                         net (fo=32, routed)          0.254     1.645    d2/timer[31]_i_2__0_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.045     1.690 r  d2/timer[18]_i_1__0/O
                         net (fo=1, routed)           0.000     1.690    d2/timer[18]_i_1__0_n_0
    SLICE_X7Y83          FDCE                                         r  d2/timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.853     2.011    d2/clk_IBUF_BUFG
    SLICE_X7Y83          FDCE                                         r  d2/timer_reg[18]/C

Slack:                    inf
  Source:                 usr_btn[1]
                            (input port)
  Destination:            d2/timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.384ns (22.725%)  route 1.307ns (77.275%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  usr_btn[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  usr_btn_IBUF[1]_inst/O
                         net (fo=3, routed)           1.052     1.346    d2/usr_btn_IBUF[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.391 f  d2/timer[31]_i_2__0/O
                         net (fo=32, routed)          0.256     1.647    d2/timer[31]_i_2__0_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.045     1.692 r  d2/timer[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.692    d2/timer[20]_i_1__0_n_0
    SLICE_X7Y83          FDCE                                         r  d2/timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.853     2.011    d2/clk_IBUF_BUFG
    SLICE_X7Y83          FDCE                                         r  d2/timer_reg[20]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            d4/out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.712ns  (logic 0.304ns (17.781%)  route 1.407ns (82.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=3, routed)           1.407     1.712    d4/usr_btn_IBUF[0]
    SLICE_X13Y79         FDCE                                         r  d4/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.821     1.979    d4/clk_IBUF_BUFG
    SLICE_X13Y79         FDCE                                         r  d4/out_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            b_btn_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.326ns (18.876%)  route 1.401ns (81.124%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.401     1.682    d3/reset_n_IBUF
    SLICE_X10Y77         LUT3 (Prop_lut3_I1_O)        0.045     1.727 r  d3/b_btn[2]_i_1/O
                         net (fo=1, routed)           0.000     1.727    d3_n_1
    SLICE_X10Y77         FDCE                                         r  b_btn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.818     1.977    clk_IBUF_BUFG
    SLICE_X10Y77         FDCE                                         r  b_btn_reg[2]/C





