
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,0,19}                            Premise(F2)
	S3= ICache[addr]={0,rS,0,19}                                Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F8)
	S16= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={0,rS,0,19}                                 ICache-Search(S18,S3)
	S21= ICache.Out=>IR_IMMU.In                                 Premise(F10)
	S22= IR_IMMU.In={0,rS,0,19}                                 Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={0,rS,0,19}                               Path(S20,S23)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S26= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S19,S25)
	S27= ICache.Out=>IR_ID.In                                   Premise(F13)
	S28= IR_ID.In={0,rS,0,19}                                   Path(S20,S27)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S30= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F15)
	S31= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F16)
	S32= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S33= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S34= FU.ICacheHit=ICacheHit(addr)                           Path(S19,S33)
	S35= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S36= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S37= CtrlASIDIn=0                                           Premise(F21)
	S38= CtrlCP0=0                                              Premise(F22)
	S39= CP0[ASID]=pid                                          CP0-Hold(S0,S38)
	S40= CtrlEPCIn=0                                            Premise(F23)
	S41= CtrlExCodeIn=0                                         Premise(F24)
	S42= CtrlIMMU=0                                             Premise(F25)
	S43= CtrlPC=0                                               Premise(F26)
	S44= CtrlPCInc=1                                            Premise(F27)
	S45= PC[Out]=addr+4                                         PC-Inc(S1,S43,S44)
	S46= PC[CIA]=addr                                           PC-Inc(S1,S43,S44)
	S47= CtrlIAddrReg=0                                         Premise(F28)
	S48= CtrlICache=0                                           Premise(F29)
	S49= ICache[addr]={0,rS,0,19}                               ICache-Hold(S3,S48)
	S50= CtrlIR_IMMU=0                                          Premise(F30)
	S51= CtrlICacheReg=0                                        Premise(F31)
	S52= CtrlIR_ID=1                                            Premise(F32)
	S53= [IR_ID]={0,rS,0,19}                                    IR_ID-Write(S28,S52)
	S54= CtrlIMem=0                                             Premise(F33)
	S55= IMem[{pid,addr}]={0,rS,0,19}                           IMem-Hold(S2,S54)
	S56= CtrlIRMux=0                                            Premise(F34)
	S57= CtrlGPR=0                                              Premise(F35)
	S58= GPR[rS]=a                                              GPR-Hold(S4,S57)
	S59= CtrlLo=0                                               Premise(F36)
	S60= CtrlIR_EX=0                                            Premise(F37)
	S61= CtrlIR_MEM=0                                           Premise(F38)
	S62= CtrlIR_DMMU1=0                                         Premise(F39)
	S63= CtrlIR_WB=0                                            Premise(F40)
	S64= CtrlIR_DMMU2=0                                         Premise(F41)

ID	S65= CP0.ASID=pid                                           CP0-Read-ASID(S39)
	S66= PC.Out=addr+4                                          PC-Out(S45)
	S67= PC.CIA=addr                                            PC-Out(S46)
	S68= PC.CIA31_28=addr[31:28]                                PC-Out(S46)
	S69= IR_ID.Out={0,rS,0,19}                                  IR-Out(S53)
	S70= IR_ID.Out31_26=0                                       IR-Out(S53)
	S71= IR_ID.Out25_21=rS                                      IR-Out(S53)
	S72= IR_ID.Out20_6=0                                        IR-Out(S53)
	S73= IR_ID.Out5_0=19                                        IR-Out(S53)
	S74= IR_ID.Out=>FU.IR_ID                                    Premise(F63)
	S75= FU.IR_ID={0,rS,0,19}                                   Path(S69,S74)
	S76= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F64)
	S77= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F65)
	S78= IR_ID.Out31_26=>CU_ID.Op                               Premise(F66)
	S79= CU_ID.Op=0                                             Path(S70,S78)
	S80= IR_ID.Out25_21=>GPR.RReg1                              Premise(F67)
	S81= GPR.RReg1=rS                                           Path(S71,S80)
	S82= GPR.Rdata1=a                                           GPR-Read(S81,S58)
	S83= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F68)
	S84= CU_ID.IRFunc=19                                        Path(S73,S83)
	S85= GPR.Rdata1=>FU.InID1                                   Premise(F69)
	S86= FU.InID1=a                                             Path(S82,S85)
	S87= FU.OutID1=FU(a)                                        FU-Forward(S86)
	S88= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F70)
	S89= FU.InID1_RReg=rS                                       Path(S71,S88)
	S90= FU.OutID1=>Lo.In                                       Premise(F71)
	S91= Lo.In=FU(a)                                            Path(S87,S90)
	S92= IR_ID.Out=>IR_EX.In                                    Premise(F72)
	S93= IR_EX.In={0,rS,0,19}                                   Path(S69,S92)
	S94= FU.Halt_ID=>CU_ID.Halt                                 Premise(F73)
	S95= FU.Bub_ID=>CU_ID.Bub                                   Premise(F74)
	S96= FU.InID2_RReg=5'b00000                                 Premise(F75)
	S97= CtrlASIDIn=0                                           Premise(F76)
	S98= CtrlCP0=0                                              Premise(F77)
	S99= CP0[ASID]=pid                                          CP0-Hold(S39,S98)
	S100= CtrlEPCIn=0                                           Premise(F78)
	S101= CtrlExCodeIn=0                                        Premise(F79)
	S102= CtrlIMMU=0                                            Premise(F80)
	S103= CtrlPC=0                                              Premise(F81)
	S104= CtrlPCInc=0                                           Premise(F82)
	S105= PC[CIA]=addr                                          PC-Hold(S46,S104)
	S106= PC[Out]=addr+4                                        PC-Hold(S45,S103,S104)
	S107= CtrlIAddrReg=0                                        Premise(F83)
	S108= CtrlICache=0                                          Premise(F84)
	S109= ICache[addr]={0,rS,0,19}                              ICache-Hold(S49,S108)
	S110= CtrlIR_IMMU=0                                         Premise(F85)
	S111= CtrlICacheReg=0                                       Premise(F86)
	S112= CtrlIR_ID=0                                           Premise(F87)
	S113= [IR_ID]={0,rS,0,19}                                   IR_ID-Hold(S53,S112)
	S114= CtrlIMem=0                                            Premise(F88)
	S115= IMem[{pid,addr}]={0,rS,0,19}                          IMem-Hold(S55,S114)
	S116= CtrlIRMux=0                                           Premise(F89)
	S117= CtrlGPR=0                                             Premise(F90)
	S118= GPR[rS]=a                                             GPR-Hold(S58,S117)
	S119= CtrlLo=1                                              Premise(F91)
	S120= [Lo]=FU(a)                                            Lo-Write(S91,S119)
	S121= CtrlIR_EX=1                                           Premise(F92)
	S122= [IR_EX]={0,rS,0,19}                                   IR_EX-Write(S93,S121)
	S123= CtrlIR_MEM=0                                          Premise(F93)
	S124= CtrlIR_DMMU1=0                                        Premise(F94)
	S125= CtrlIR_WB=0                                           Premise(F95)
	S126= CtrlIR_DMMU2=0                                        Premise(F96)

EX	S127= CP0.ASID=pid                                          CP0-Read-ASID(S99)
	S128= PC.CIA=addr                                           PC-Out(S105)
	S129= PC.CIA31_28=addr[31:28]                               PC-Out(S105)
	S130= PC.Out=addr+4                                         PC-Out(S106)
	S131= IR_ID.Out={0,rS,0,19}                                 IR-Out(S113)
	S132= IR_ID.Out31_26=0                                      IR-Out(S113)
	S133= IR_ID.Out25_21=rS                                     IR-Out(S113)
	S134= IR_ID.Out20_6=0                                       IR-Out(S113)
	S135= IR_ID.Out5_0=19                                       IR-Out(S113)
	S136= Lo.Out=FU(a)                                          Lo-Out(S120)
	S137= Lo.Out1_0={FU(a)}[1:0]                                Lo-Out(S120)
	S138= Lo.Out4_0={FU(a)}[4:0]                                Lo-Out(S120)
	S139= IR_EX.Out={0,rS,0,19}                                 IR_EX-Out(S122)
	S140= IR_EX.Out31_26=0                                      IR_EX-Out(S122)
	S141= IR_EX.Out25_21=rS                                     IR_EX-Out(S122)
	S142= IR_EX.Out20_6=0                                       IR_EX-Out(S122)
	S143= IR_EX.Out5_0=19                                       IR_EX-Out(S122)
	S144= IR_EX.Out=>FU.IR_EX                                   Premise(F97)
	S145= FU.IR_EX={0,rS,0,19}                                  Path(S139,S144)
	S146= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F98)
	S147= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F99)
	S148= IR_EX.Out31_26=>CU_EX.Op                              Premise(F100)
	S149= CU_EX.Op=0                                            Path(S140,S148)
	S150= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F101)
	S151= CU_EX.IRFunc=19                                       Path(S143,S150)
	S152= IR_EX.Out=>IR_MEM.In                                  Premise(F102)
	S153= IR_MEM.In={0,rS,0,19}                                 Path(S139,S152)
	S154= FU.InEX_WReg=5'b00000                                 Premise(F103)
	S155= CtrlASIDIn=0                                          Premise(F104)
	S156= CtrlCP0=0                                             Premise(F105)
	S157= CP0[ASID]=pid                                         CP0-Hold(S99,S156)
	S158= CtrlEPCIn=0                                           Premise(F106)
	S159= CtrlExCodeIn=0                                        Premise(F107)
	S160= CtrlIMMU=0                                            Premise(F108)
	S161= CtrlPC=0                                              Premise(F109)
	S162= CtrlPCInc=0                                           Premise(F110)
	S163= PC[CIA]=addr                                          PC-Hold(S105,S162)
	S164= PC[Out]=addr+4                                        PC-Hold(S106,S161,S162)
	S165= CtrlIAddrReg=0                                        Premise(F111)
	S166= CtrlICache=0                                          Premise(F112)
	S167= ICache[addr]={0,rS,0,19}                              ICache-Hold(S109,S166)
	S168= CtrlIR_IMMU=0                                         Premise(F113)
	S169= CtrlICacheReg=0                                       Premise(F114)
	S170= CtrlIR_ID=0                                           Premise(F115)
	S171= [IR_ID]={0,rS,0,19}                                   IR_ID-Hold(S113,S170)
	S172= CtrlIMem=0                                            Premise(F116)
	S173= IMem[{pid,addr}]={0,rS,0,19}                          IMem-Hold(S115,S172)
	S174= CtrlIRMux=0                                           Premise(F117)
	S175= CtrlGPR=0                                             Premise(F118)
	S176= GPR[rS]=a                                             GPR-Hold(S118,S175)
	S177= CtrlLo=0                                              Premise(F119)
	S178= [Lo]=FU(a)                                            Lo-Hold(S120,S177)
	S179= CtrlIR_EX=0                                           Premise(F120)
	S180= [IR_EX]={0,rS,0,19}                                   IR_EX-Hold(S122,S179)
	S181= CtrlIR_MEM=1                                          Premise(F121)
	S182= [IR_MEM]={0,rS,0,19}                                  IR_MEM-Write(S153,S181)
	S183= CtrlIR_DMMU1=0                                        Premise(F122)
	S184= CtrlIR_WB=0                                           Premise(F123)
	S185= CtrlIR_DMMU2=0                                        Premise(F124)

MEM	S186= CP0.ASID=pid                                          CP0-Read-ASID(S157)
	S187= PC.CIA=addr                                           PC-Out(S163)
	S188= PC.CIA31_28=addr[31:28]                               PC-Out(S163)
	S189= PC.Out=addr+4                                         PC-Out(S164)
	S190= IR_ID.Out={0,rS,0,19}                                 IR-Out(S171)
	S191= IR_ID.Out31_26=0                                      IR-Out(S171)
	S192= IR_ID.Out25_21=rS                                     IR-Out(S171)
	S193= IR_ID.Out20_6=0                                       IR-Out(S171)
	S194= IR_ID.Out5_0=19                                       IR-Out(S171)
	S195= Lo.Out=FU(a)                                          Lo-Out(S178)
	S196= Lo.Out1_0={FU(a)}[1:0]                                Lo-Out(S178)
	S197= Lo.Out4_0={FU(a)}[4:0]                                Lo-Out(S178)
	S198= IR_EX.Out={0,rS,0,19}                                 IR_EX-Out(S180)
	S199= IR_EX.Out31_26=0                                      IR_EX-Out(S180)
	S200= IR_EX.Out25_21=rS                                     IR_EX-Out(S180)
	S201= IR_EX.Out20_6=0                                       IR_EX-Out(S180)
	S202= IR_EX.Out5_0=19                                       IR_EX-Out(S180)
	S203= IR_MEM.Out={0,rS,0,19}                                IR_MEM-Out(S182)
	S204= IR_MEM.Out31_26=0                                     IR_MEM-Out(S182)
	S205= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S182)
	S206= IR_MEM.Out20_6=0                                      IR_MEM-Out(S182)
	S207= IR_MEM.Out5_0=19                                      IR_MEM-Out(S182)
	S208= IR_MEM.Out=>FU.IR_MEM                                 Premise(F125)
	S209= FU.IR_MEM={0,rS,0,19}                                 Path(S203,S208)
	S210= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F126)
	S211= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F127)
	S212= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F128)
	S213= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F129)
	S214= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F130)
	S215= CU_MEM.Op=0                                           Path(S204,S214)
	S216= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F131)
	S217= CU_MEM.IRFunc=19                                      Path(S207,S216)
	S218= IR_MEM.Out=>IR_DMMU1.In                               Premise(F132)
	S219= IR_DMMU1.In={0,rS,0,19}                               Path(S203,S218)
	S220= IR_MEM.Out=>IR_WB.In                                  Premise(F133)
	S221= IR_WB.In={0,rS,0,19}                                  Path(S203,S220)
	S222= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F134)
	S223= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F135)
	S224= FU.InMEM_WReg=5'b00000                                Premise(F136)
	S225= CtrlASIDIn=0                                          Premise(F137)
	S226= CtrlCP0=0                                             Premise(F138)
	S227= CP0[ASID]=pid                                         CP0-Hold(S157,S226)
	S228= CtrlEPCIn=0                                           Premise(F139)
	S229= CtrlExCodeIn=0                                        Premise(F140)
	S230= CtrlIMMU=0                                            Premise(F141)
	S231= CtrlPC=0                                              Premise(F142)
	S232= CtrlPCInc=0                                           Premise(F143)
	S233= PC[CIA]=addr                                          PC-Hold(S163,S232)
	S234= PC[Out]=addr+4                                        PC-Hold(S164,S231,S232)
	S235= CtrlIAddrReg=0                                        Premise(F144)
	S236= CtrlICache=0                                          Premise(F145)
	S237= ICache[addr]={0,rS,0,19}                              ICache-Hold(S167,S236)
	S238= CtrlIR_IMMU=0                                         Premise(F146)
	S239= CtrlICacheReg=0                                       Premise(F147)
	S240= CtrlIR_ID=0                                           Premise(F148)
	S241= [IR_ID]={0,rS,0,19}                                   IR_ID-Hold(S171,S240)
	S242= CtrlIMem=0                                            Premise(F149)
	S243= IMem[{pid,addr}]={0,rS,0,19}                          IMem-Hold(S173,S242)
	S244= CtrlIRMux=0                                           Premise(F150)
	S245= CtrlGPR=0                                             Premise(F151)
	S246= GPR[rS]=a                                             GPR-Hold(S176,S245)
	S247= CtrlLo=0                                              Premise(F152)
	S248= [Lo]=FU(a)                                            Lo-Hold(S178,S247)
	S249= CtrlIR_EX=0                                           Premise(F153)
	S250= [IR_EX]={0,rS,0,19}                                   IR_EX-Hold(S180,S249)
	S251= CtrlIR_MEM=0                                          Premise(F154)
	S252= [IR_MEM]={0,rS,0,19}                                  IR_MEM-Hold(S182,S251)
	S253= CtrlIR_DMMU1=1                                        Premise(F155)
	S254= [IR_DMMU1]={0,rS,0,19}                                IR_DMMU1-Write(S219,S253)
	S255= CtrlIR_WB=1                                           Premise(F156)
	S256= [IR_WB]={0,rS,0,19}                                   IR_WB-Write(S221,S255)
	S257= CtrlIR_DMMU2=0                                        Premise(F157)

MEM(DMMU1)	S258= CP0.ASID=pid                                          CP0-Read-ASID(S227)
	S259= PC.CIA=addr                                           PC-Out(S233)
	S260= PC.CIA31_28=addr[31:28]                               PC-Out(S233)
	S261= PC.Out=addr+4                                         PC-Out(S234)
	S262= IR_ID.Out={0,rS,0,19}                                 IR-Out(S241)
	S263= IR_ID.Out31_26=0                                      IR-Out(S241)
	S264= IR_ID.Out25_21=rS                                     IR-Out(S241)
	S265= IR_ID.Out20_6=0                                       IR-Out(S241)
	S266= IR_ID.Out5_0=19                                       IR-Out(S241)
	S267= Lo.Out=FU(a)                                          Lo-Out(S248)
	S268= Lo.Out1_0={FU(a)}[1:0]                                Lo-Out(S248)
	S269= Lo.Out4_0={FU(a)}[4:0]                                Lo-Out(S248)
	S270= IR_EX.Out={0,rS,0,19}                                 IR_EX-Out(S250)
	S271= IR_EX.Out31_26=0                                      IR_EX-Out(S250)
	S272= IR_EX.Out25_21=rS                                     IR_EX-Out(S250)
	S273= IR_EX.Out20_6=0                                       IR_EX-Out(S250)
	S274= IR_EX.Out5_0=19                                       IR_EX-Out(S250)
	S275= IR_MEM.Out={0,rS,0,19}                                IR_MEM-Out(S252)
	S276= IR_MEM.Out31_26=0                                     IR_MEM-Out(S252)
	S277= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S252)
	S278= IR_MEM.Out20_6=0                                      IR_MEM-Out(S252)
	S279= IR_MEM.Out5_0=19                                      IR_MEM-Out(S252)
	S280= IR_DMMU1.Out={0,rS,0,19}                              IR_DMMU1-Out(S254)
	S281= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S254)
	S282= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S254)
	S283= IR_DMMU1.Out20_6=0                                    IR_DMMU1-Out(S254)
	S284= IR_DMMU1.Out5_0=19                                    IR_DMMU1-Out(S254)
	S285= IR_WB.Out={0,rS,0,19}                                 IR-Out(S256)
	S286= IR_WB.Out31_26=0                                      IR-Out(S256)
	S287= IR_WB.Out25_21=rS                                     IR-Out(S256)
	S288= IR_WB.Out20_6=0                                       IR-Out(S256)
	S289= IR_WB.Out5_0=19                                       IR-Out(S256)
	S290= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F158)
	S291= FU.IR_DMMU1={0,rS,0,19}                               Path(S280,S290)
	S292= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F159)
	S293= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F160)
	S294= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F161)
	S295= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F162)
	S296= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F163)
	S297= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F164)
	S298= CU_DMMU1.Op=0                                         Path(S281,S297)
	S299= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F165)
	S300= CU_DMMU1.IRFunc=19                                    Path(S284,S299)
	S301= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F166)
	S302= IR_DMMU2.In={0,rS,0,19}                               Path(S280,S301)
	S303= FU.InDMMU1_WReg=5'b00000                              Premise(F167)
	S304= CtrlASIDIn=0                                          Premise(F168)
	S305= CtrlCP0=0                                             Premise(F169)
	S306= CP0[ASID]=pid                                         CP0-Hold(S227,S305)
	S307= CtrlEPCIn=0                                           Premise(F170)
	S308= CtrlExCodeIn=0                                        Premise(F171)
	S309= CtrlIMMU=0                                            Premise(F172)
	S310= CtrlPC=0                                              Premise(F173)
	S311= CtrlPCInc=0                                           Premise(F174)
	S312= PC[CIA]=addr                                          PC-Hold(S233,S311)
	S313= PC[Out]=addr+4                                        PC-Hold(S234,S310,S311)
	S314= CtrlIAddrReg=0                                        Premise(F175)
	S315= CtrlICache=0                                          Premise(F176)
	S316= ICache[addr]={0,rS,0,19}                              ICache-Hold(S237,S315)
	S317= CtrlIR_IMMU=0                                         Premise(F177)
	S318= CtrlICacheReg=0                                       Premise(F178)
	S319= CtrlIR_ID=0                                           Premise(F179)
	S320= [IR_ID]={0,rS,0,19}                                   IR_ID-Hold(S241,S319)
	S321= CtrlIMem=0                                            Premise(F180)
	S322= IMem[{pid,addr}]={0,rS,0,19}                          IMem-Hold(S243,S321)
	S323= CtrlIRMux=0                                           Premise(F181)
	S324= CtrlGPR=0                                             Premise(F182)
	S325= GPR[rS]=a                                             GPR-Hold(S246,S324)
	S326= CtrlLo=0                                              Premise(F183)
	S327= [Lo]=FU(a)                                            Lo-Hold(S248,S326)
	S328= CtrlIR_EX=0                                           Premise(F184)
	S329= [IR_EX]={0,rS,0,19}                                   IR_EX-Hold(S250,S328)
	S330= CtrlIR_MEM=0                                          Premise(F185)
	S331= [IR_MEM]={0,rS,0,19}                                  IR_MEM-Hold(S252,S330)
	S332= CtrlIR_DMMU1=0                                        Premise(F186)
	S333= [IR_DMMU1]={0,rS,0,19}                                IR_DMMU1-Hold(S254,S332)
	S334= CtrlIR_WB=0                                           Premise(F187)
	S335= [IR_WB]={0,rS,0,19}                                   IR_WB-Hold(S256,S334)
	S336= CtrlIR_DMMU2=1                                        Premise(F188)
	S337= [IR_DMMU2]={0,rS,0,19}                                IR_DMMU2-Write(S302,S336)

MEM(DMMU2)	S338= CP0.ASID=pid                                          CP0-Read-ASID(S306)
	S339= PC.CIA=addr                                           PC-Out(S312)
	S340= PC.CIA31_28=addr[31:28]                               PC-Out(S312)
	S341= PC.Out=addr+4                                         PC-Out(S313)
	S342= IR_ID.Out={0,rS,0,19}                                 IR-Out(S320)
	S343= IR_ID.Out31_26=0                                      IR-Out(S320)
	S344= IR_ID.Out25_21=rS                                     IR-Out(S320)
	S345= IR_ID.Out20_6=0                                       IR-Out(S320)
	S346= IR_ID.Out5_0=19                                       IR-Out(S320)
	S347= Lo.Out=FU(a)                                          Lo-Out(S327)
	S348= Lo.Out1_0={FU(a)}[1:0]                                Lo-Out(S327)
	S349= Lo.Out4_0={FU(a)}[4:0]                                Lo-Out(S327)
	S350= IR_EX.Out={0,rS,0,19}                                 IR_EX-Out(S329)
	S351= IR_EX.Out31_26=0                                      IR_EX-Out(S329)
	S352= IR_EX.Out25_21=rS                                     IR_EX-Out(S329)
	S353= IR_EX.Out20_6=0                                       IR_EX-Out(S329)
	S354= IR_EX.Out5_0=19                                       IR_EX-Out(S329)
	S355= IR_MEM.Out={0,rS,0,19}                                IR_MEM-Out(S331)
	S356= IR_MEM.Out31_26=0                                     IR_MEM-Out(S331)
	S357= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S331)
	S358= IR_MEM.Out20_6=0                                      IR_MEM-Out(S331)
	S359= IR_MEM.Out5_0=19                                      IR_MEM-Out(S331)
	S360= IR_DMMU1.Out={0,rS,0,19}                              IR_DMMU1-Out(S333)
	S361= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S333)
	S362= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S333)
	S363= IR_DMMU1.Out20_6=0                                    IR_DMMU1-Out(S333)
	S364= IR_DMMU1.Out5_0=19                                    IR_DMMU1-Out(S333)
	S365= IR_WB.Out={0,rS,0,19}                                 IR-Out(S335)
	S366= IR_WB.Out31_26=0                                      IR-Out(S335)
	S367= IR_WB.Out25_21=rS                                     IR-Out(S335)
	S368= IR_WB.Out20_6=0                                       IR-Out(S335)
	S369= IR_WB.Out5_0=19                                       IR-Out(S335)
	S370= IR_DMMU2.Out={0,rS,0,19}                              IR_DMMU2-Out(S337)
	S371= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S337)
	S372= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S337)
	S373= IR_DMMU2.Out20_6=0                                    IR_DMMU2-Out(S337)
	S374= IR_DMMU2.Out5_0=19                                    IR_DMMU2-Out(S337)
	S375= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F189)
	S376= FU.IR_DMMU2={0,rS,0,19}                               Path(S370,S375)
	S377= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F190)
	S378= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F191)
	S379= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F192)
	S380= CU_DMMU2.Op=0                                         Path(S371,S379)
	S381= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F193)
	S382= CU_DMMU2.IRFunc=19                                    Path(S374,S381)
	S383= IR_DMMU2.Out=>IR_WB.In                                Premise(F194)
	S384= IR_WB.In={0,rS,0,19}                                  Path(S370,S383)
	S385= FU.InDMMU2_WReg=5'b00000                              Premise(F195)
	S386= CtrlASIDIn=0                                          Premise(F196)
	S387= CtrlCP0=0                                             Premise(F197)
	S388= CP0[ASID]=pid                                         CP0-Hold(S306,S387)
	S389= CtrlEPCIn=0                                           Premise(F198)
	S390= CtrlExCodeIn=0                                        Premise(F199)
	S391= CtrlIMMU=0                                            Premise(F200)
	S392= CtrlPC=0                                              Premise(F201)
	S393= CtrlPCInc=0                                           Premise(F202)
	S394= PC[CIA]=addr                                          PC-Hold(S312,S393)
	S395= PC[Out]=addr+4                                        PC-Hold(S313,S392,S393)
	S396= CtrlIAddrReg=0                                        Premise(F203)
	S397= CtrlICache=0                                          Premise(F204)
	S398= ICache[addr]={0,rS,0,19}                              ICache-Hold(S316,S397)
	S399= CtrlIR_IMMU=0                                         Premise(F205)
	S400= CtrlICacheReg=0                                       Premise(F206)
	S401= CtrlIR_ID=0                                           Premise(F207)
	S402= [IR_ID]={0,rS,0,19}                                   IR_ID-Hold(S320,S401)
	S403= CtrlIMem=0                                            Premise(F208)
	S404= IMem[{pid,addr}]={0,rS,0,19}                          IMem-Hold(S322,S403)
	S405= CtrlIRMux=0                                           Premise(F209)
	S406= CtrlGPR=0                                             Premise(F210)
	S407= GPR[rS]=a                                             GPR-Hold(S325,S406)
	S408= CtrlLo=0                                              Premise(F211)
	S409= [Lo]=FU(a)                                            Lo-Hold(S327,S408)
	S410= CtrlIR_EX=0                                           Premise(F212)
	S411= [IR_EX]={0,rS,0,19}                                   IR_EX-Hold(S329,S410)
	S412= CtrlIR_MEM=0                                          Premise(F213)
	S413= [IR_MEM]={0,rS,0,19}                                  IR_MEM-Hold(S331,S412)
	S414= CtrlIR_DMMU1=0                                        Premise(F214)
	S415= [IR_DMMU1]={0,rS,0,19}                                IR_DMMU1-Hold(S333,S414)
	S416= CtrlIR_WB=1                                           Premise(F215)
	S417= [IR_WB]={0,rS,0,19}                                   IR_WB-Write(S384,S416)
	S418= CtrlIR_DMMU2=0                                        Premise(F216)
	S419= [IR_DMMU2]={0,rS,0,19}                                IR_DMMU2-Hold(S337,S418)

WB	S420= CP0.ASID=pid                                          CP0-Read-ASID(S388)
	S421= PC.CIA=addr                                           PC-Out(S394)
	S422= PC.CIA31_28=addr[31:28]                               PC-Out(S394)
	S423= PC.Out=addr+4                                         PC-Out(S395)
	S424= IR_ID.Out={0,rS,0,19}                                 IR-Out(S402)
	S425= IR_ID.Out31_26=0                                      IR-Out(S402)
	S426= IR_ID.Out25_21=rS                                     IR-Out(S402)
	S427= IR_ID.Out20_6=0                                       IR-Out(S402)
	S428= IR_ID.Out5_0=19                                       IR-Out(S402)
	S429= Lo.Out=FU(a)                                          Lo-Out(S409)
	S430= Lo.Out1_0={FU(a)}[1:0]                                Lo-Out(S409)
	S431= Lo.Out4_0={FU(a)}[4:0]                                Lo-Out(S409)
	S432= IR_EX.Out={0,rS,0,19}                                 IR_EX-Out(S411)
	S433= IR_EX.Out31_26=0                                      IR_EX-Out(S411)
	S434= IR_EX.Out25_21=rS                                     IR_EX-Out(S411)
	S435= IR_EX.Out20_6=0                                       IR_EX-Out(S411)
	S436= IR_EX.Out5_0=19                                       IR_EX-Out(S411)
	S437= IR_MEM.Out={0,rS,0,19}                                IR_MEM-Out(S413)
	S438= IR_MEM.Out31_26=0                                     IR_MEM-Out(S413)
	S439= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S413)
	S440= IR_MEM.Out20_6=0                                      IR_MEM-Out(S413)
	S441= IR_MEM.Out5_0=19                                      IR_MEM-Out(S413)
	S442= IR_DMMU1.Out={0,rS,0,19}                              IR_DMMU1-Out(S415)
	S443= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S415)
	S444= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S415)
	S445= IR_DMMU1.Out20_6=0                                    IR_DMMU1-Out(S415)
	S446= IR_DMMU1.Out5_0=19                                    IR_DMMU1-Out(S415)
	S447= IR_WB.Out={0,rS,0,19}                                 IR-Out(S417)
	S448= IR_WB.Out31_26=0                                      IR-Out(S417)
	S449= IR_WB.Out25_21=rS                                     IR-Out(S417)
	S450= IR_WB.Out20_6=0                                       IR-Out(S417)
	S451= IR_WB.Out5_0=19                                       IR-Out(S417)
	S452= IR_DMMU2.Out={0,rS,0,19}                              IR_DMMU2-Out(S419)
	S453= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S419)
	S454= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S419)
	S455= IR_DMMU2.Out20_6=0                                    IR_DMMU2-Out(S419)
	S456= IR_DMMU2.Out5_0=19                                    IR_DMMU2-Out(S419)
	S457= IR_WB.Out=>FU.IR_WB                                   Premise(F217)
	S458= FU.IR_WB={0,rS,0,19}                                  Path(S447,S457)
	S459= IR_WB.Out31_26=>CU_WB.Op                              Premise(F218)
	S460= CU_WB.Op=0                                            Path(S448,S459)
	S461= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F219)
	S462= CU_WB.IRFunc=19                                       Path(S451,S461)
	S463= FU.InWB_WReg=5'b00000                                 Premise(F220)
	S464= CtrlASIDIn=0                                          Premise(F221)
	S465= CtrlCP0=0                                             Premise(F222)
	S466= CP0[ASID]=pid                                         CP0-Hold(S388,S465)
	S467= CtrlEPCIn=0                                           Premise(F223)
	S468= CtrlExCodeIn=0                                        Premise(F224)
	S469= CtrlIMMU=0                                            Premise(F225)
	S470= CtrlPC=0                                              Premise(F226)
	S471= CtrlPCInc=0                                           Premise(F227)
	S472= PC[CIA]=addr                                          PC-Hold(S394,S471)
	S473= PC[Out]=addr+4                                        PC-Hold(S395,S470,S471)
	S474= CtrlIAddrReg=0                                        Premise(F228)
	S475= CtrlICache=0                                          Premise(F229)
	S476= ICache[addr]={0,rS,0,19}                              ICache-Hold(S398,S475)
	S477= CtrlIR_IMMU=0                                         Premise(F230)
	S478= CtrlICacheReg=0                                       Premise(F231)
	S479= CtrlIR_ID=0                                           Premise(F232)
	S480= [IR_ID]={0,rS,0,19}                                   IR_ID-Hold(S402,S479)
	S481= CtrlIMem=0                                            Premise(F233)
	S482= IMem[{pid,addr}]={0,rS,0,19}                          IMem-Hold(S404,S481)
	S483= CtrlIRMux=0                                           Premise(F234)
	S484= CtrlGPR=0                                             Premise(F235)
	S485= GPR[rS]=a                                             GPR-Hold(S407,S484)
	S486= CtrlLo=0                                              Premise(F236)
	S487= [Lo]=FU(a)                                            Lo-Hold(S409,S486)
	S488= CtrlIR_EX=0                                           Premise(F237)
	S489= [IR_EX]={0,rS,0,19}                                   IR_EX-Hold(S411,S488)
	S490= CtrlIR_MEM=0                                          Premise(F238)
	S491= [IR_MEM]={0,rS,0,19}                                  IR_MEM-Hold(S413,S490)
	S492= CtrlIR_DMMU1=0                                        Premise(F239)
	S493= [IR_DMMU1]={0,rS,0,19}                                IR_DMMU1-Hold(S415,S492)
	S494= CtrlIR_WB=0                                           Premise(F240)
	S495= [IR_WB]={0,rS,0,19}                                   IR_WB-Hold(S417,S494)
	S496= CtrlIR_DMMU2=0                                        Premise(F241)
	S497= [IR_DMMU2]={0,rS,0,19}                                IR_DMMU2-Hold(S419,S496)

POST	S466= CP0[ASID]=pid                                         CP0-Hold(S388,S465)
	S472= PC[CIA]=addr                                          PC-Hold(S394,S471)
	S473= PC[Out]=addr+4                                        PC-Hold(S395,S470,S471)
	S476= ICache[addr]={0,rS,0,19}                              ICache-Hold(S398,S475)
	S480= [IR_ID]={0,rS,0,19}                                   IR_ID-Hold(S402,S479)
	S482= IMem[{pid,addr}]={0,rS,0,19}                          IMem-Hold(S404,S481)
	S485= GPR[rS]=a                                             GPR-Hold(S407,S484)
	S487= [Lo]=FU(a)                                            Lo-Hold(S409,S486)
	S489= [IR_EX]={0,rS,0,19}                                   IR_EX-Hold(S411,S488)
	S491= [IR_MEM]={0,rS,0,19}                                  IR_MEM-Hold(S413,S490)
	S493= [IR_DMMU1]={0,rS,0,19}                                IR_DMMU1-Hold(S415,S492)
	S495= [IR_WB]={0,rS,0,19}                                   IR_WB-Hold(S417,S494)
	S497= [IR_DMMU2]={0,rS,0,19}                                IR_DMMU2-Hold(S419,S496)

