Flow report for practica4
<<<<<<< HEAD
Fri Mar 31 08:06:19 2023
=======
Fri Mar 24 10:52:28 2023
>>>>>>> 8b052fd8f1de3b2e6a912938a51f7765113d8464
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
<<<<<<< HEAD
; Flow Status                        ; Successful - Fri Mar 31 08:06:18 2023       ;
=======
; Flow Status                        ; Successful - Fri Mar 24 10:52:28 2023       ;
>>>>>>> 8b052fd8f1de3b2e6a912938a51f7765113d8464
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; practica4                                   ;
; Top-level Entity Name              ; practica4                                   ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 41 / 49,760 ( < 1 % )                       ;
;     Total combinational functions  ; 41 / 49,760 ( < 1 % )                       ;
;     Dedicated logic registers      ; 31 / 49,760 ( < 1 % )                       ;
; Total registers                    ; 31                                          ;
; Total pins                         ; 14 / 360 ( 4 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 1,677,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
<<<<<<< HEAD
; Start date & time ; 03/31/2023 07:13:44 ;
=======
; Start date & time ; 03/24/2023 10:51:57 ;
>>>>>>> 8b052fd8f1de3b2e6a912938a51f7765113d8464
; Main task         ; Compilation         ;
; Revision Name     ; practica4           ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                            ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
<<<<<<< HEAD
; COMPILER_SIGNATURE_ID               ; 1098531675395.168026842021672          ; --            ; --          ; --             ;
=======
; COMPILER_SIGNATURE_ID               ; 1098531675395.167967671718580          ; --            ; --          ; --             ;
>>>>>>> 8b052fd8f1de3b2e6a912938a51f7765113d8464
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                 ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --             ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
<<<<<<< HEAD
; Analysis & Synthesis ; 00:00:34     ; 1.0                     ; 4789 MB             ; 00:00:27                           ;
; Fitter               ; 00:00:39     ; 1.0                     ; 5368 MB             ; 00:00:12                           ;
; Assembler            ; 00:00:06     ; 1.0                     ; 4677 MB             ; 00:00:03                           ;
; Timing Analyzer      ; 00:00:11     ; 1.0                     ; 4790 MB             ; 00:00:03                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4624 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4624 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4624 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4624 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4624 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4624 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4624 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4624 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4624 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4624 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4624 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:04     ; 1.0                     ; 4624 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4624 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4632 MB             ; 00:00:01                           ;
; Total                ; 00:01:52     ; --                      ; --                  ; 00:01:07                           ;
=======
; Analysis & Synthesis ; 00:00:12     ; 1.0                     ; 4788 MB             ; 00:00:26                           ;
; Fitter               ; 00:00:08     ; 1.0                     ; 5368 MB             ; 00:00:10                           ;
; Assembler            ; 00:00:03     ; 1.0                     ; 4677 MB             ; 00:00:03                           ;
; Timing Analyzer      ; 00:00:02     ; 1.0                     ; 4787 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;
; Total                ; 00:00:26     ; --                      ; --                  ; 00:00:42                           ;
>>>>>>> 8b052fd8f1de3b2e6a912938a51f7765113d8464
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
<<<<<<< HEAD
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; CARO-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
=======
>>>>>>> 8b052fd8f1de3b2e6a912938a51f7765113d8464
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off practica4 -c practica4
quartus_fit --read_settings_files=off --write_settings_files=off practica4 -c practica4
quartus_asm --read_settings_files=off --write_settings_files=off practica4 -c practica4
quartus_sta practica4 -c practica4
quartus_eda --read_settings_files=off --write_settings_files=off practica4 -c practica4
<<<<<<< HEAD
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off practica4 -c practica4 --vector_source=C:/intelFPGA_lite/18.0/oac/practica4/output_files/Waveform.vwf --testbench_file=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/output_files/Waveform.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off practica4 -c practica4 --vector_source=C:/intelFPGA_lite/18.0/oac/practica4/output_files/Waveform.vwf --testbench_file=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/output_files/Waveform.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off practica4 -c practica4 --vector_source=C:/intelFPGA_lite/18.0/oac/practica4/output_files/Waveform.vwf --testbench_file=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/output_files/Waveform.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off practica4 -c practica4 --vector_source=C:/intelFPGA_lite/18.0/oac/practica4/output_files/Waveform.vwf --testbench_file=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/output_files/Waveform.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off practica4 -c practica4 --vector_source=C:/intelFPGA_lite/18.0/oac/practica4/output_files/Waveform.vwf --testbench_file=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/output_files/Waveform.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off practica4 -c practica4 --vector_source=C:/intelFPGA_lite/18.0/oac/practica4/Waveform.vwf --testbench_file=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/ practica4 -c practica4
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off practica4 -c practica4 --vector_source=C:/intelFPGA_lite/18.0/oac/practica4/Waveform.vwf --testbench_file=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/ practica4 -c practica4
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off practica4 -c practica4 --vector_source=C:/intelFPGA_lite/18.0/oac/practica4/Waveform.vwf --testbench_file=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/ practica4 -c practica4
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off practica4 -c practica4 --vector_source=C:/intelFPGA_lite/18.0/oac/practica4/Waveform.vwf --testbench_file=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/ practica4 -c practica4
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off practica4 -c practica4 --vector_source=C:/intelFPGA_lite/18.0/oac/practica4/Waveform.vwf --testbench_file=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/ practica4 -c practica4
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off practica4 -c practica4 --vector_source=C:/intelFPGA_lite/18.0/oac/practica4/Waveform.vwf --testbench_file=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/ practica4 -c practica4
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off practica4 -c practica4 --vector_source=C:/intelFPGA_lite/18.0/oac/practica4/Waveform.vwf --testbench_file=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/ practica4 -c practica4
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off practica4 -c practica4 --vector_source=C:/intelFPGA_lite/18.0/oac/practica4/Waveform.vwf --testbench_file=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/intelFPGA_lite/18.0/oac/practica4/simulation/qsim/ practica4 -c practica4
=======
>>>>>>> 8b052fd8f1de3b2e6a912938a51f7765113d8464



