Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: pipelined3_p8_at_tb.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pipelined3_p8_at_tb.prj"
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : { "/home/a-l-r/co/src/src/include" }

---- Target Parameters
Output File Name                   : "pipelined3_p8_at_tb"
Output Format                      : NGC
Target Device                      : xc6slx100-2-fgg676

---- Source Options
Top Module Name                    : pipelined3_p8_at_tb
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/a-l-r/co/src/project/ipcore_dir/clk_ipcore.v" into library work
Parsing module <clk_ipcore>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/uart/utils.v" into library work
Parsing module <divisor>.
Parsing module <counter>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/uart/txd.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/uart.h" included at line 14.
Parsing module <tx_unit>.
Parsing module <ctrl_shift>.
Parsing module <trans_reg>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/uart/rxd.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/uart.h" included at line 9.
Parsing module <rx_unit>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/pff.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/pff.h" included at line 1.
Parsing module <pff>.
Analyzing Verilog file "/home/a-l-r/co/src/src/control/pipelined3-hazard.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/instr-id.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/pipelined3.h" included at line 2.
Parsing module <hazard>.
Analyzing Verilog file "/home/a-l-r/co/src/src/control/pipelined3-handler.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/pipelined3.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/instr-id.h" included at line 2.
Parsing verilog file "/home/a-l-r/co/src/src/include/npc.h" included at line 4.
Parsing module <handler>.
Analyzing Verilog file "/home/a-l-r/co/src/src/control/pipelined3-forward.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/instr-id.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/pipelined3.h" included at line 2.
Parsing module <forward>.
Analyzing Verilog file "/home/a-l-r/co/src/project/ipcore_dir/im_ipcore.v" into library work
Parsing module <im_ipcore>.
Analyzing Verilog file "/home/a-l-r/co/src/project/ipcore_dir/dm_ipcore.v" into library work
Parsing module <dm_ipcore>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/uart/uart.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/uart.h" included at line 12.
Parsing module <MiniUART>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/nixie-decoder.v" into library work
Parsing module <nixie_decoder>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/rf.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/rf.h" included at line 1.
Parsing module <rf>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/pc.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/pc.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/im.h" included at line 3.
Parsing module <pc>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/npc.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/npc.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/alu.h" included at line 3.
Parsing verilog file "/home/a-l-r/co/src/src/include/cmp.h" included at line 4.
Parsing verilog file "/home/a-l-r/co/src/src/include/alu.h" included at line 4.
Parsing verilog file "/home/a-l-r/co/src/src/include/im.h" included at line 5.
Parsing module <npc>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/im.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/im.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/npc.h" included at line 2.
Parsing module <im>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/ext.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/ext.h" included at line 1.
Parsing module <ext>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/dm.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/dm.h" included at line 1.
Parsing module <dm>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/cp0.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/cp0.h" included at line 1.
Parsing module <cp0>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/cmp.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/alu.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/cmp.h" included at line 2.
Parsing module <cmp>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/alu.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/alu.h" included at line 1.
Parsing module <alu>.
Analyzing Verilog file "/home/a-l-r/co/src/src/control/pipelined3-function.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/instr-id.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/pipelined3.h" included at line 2.
Parsing verilog file "/home/a-l-r/co/src/src/include/alu.h" included at line 4.
Parsing verilog file "/home/a-l-r/co/src/src/include/ac.h" included at line 5.
Parsing verilog file "/home/a-l-r/co/src/src/include/ext.h" included at line 6.
Parsing verilog file "/home/a-l-r/co/src/src/include/cp0.h" included at line 7.
Parsing verilog file "/home/a-l-r/co/src/src/include/npc.h" included at line 8.
Parsing verilog file "/home/a-l-r/co/src/src/include/md.h" included at line 9.
Parsing verilog file "/home/a-l-r/co/src/src/include/dm.h" included at line 10.
Parsing module <kind>.
Parsing module <control>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/uart/uart-shim.v" into library work
Parsing module <uart_shim>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/timer.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/timer.h" included at line 1.
Parsing module <timer>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/switches.v" into library work
Parsing module <switches>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/nixie.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/nixie.h" included at line 1.
Parsing module <nixie>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/led.v" into library work
Parsing module <led>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/buttons.v" into library work
Parsing module <buttons>.
Analyzing Verilog file "/home/a-l-r/co/src/src/cpu/pipelined3-cpu.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/pipelined3.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/dm.h" included at line 3.
Parsing module <cpu>.
Analyzing Verilog file "/home/a-l-r/co/src/src/bridge/bridge.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/bridge.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/dm.h" included at line 2.
Parsing module <bridge>.
Analyzing Verilog file "/home/a-l-r/co/src/project/P8_BLACKBOX.v" into library work
Parsing module <wrapper>.
Analyzing Verilog file "/home/a-l-r/co/src/src/mips/mips.v" into library work
Parsing module <mips>.
Analyzing Verilog file "/home/a-l-r/co/src/tests/cpu/pipelined3/course-materials/mips_test.v" into library work
Parsing module <pipelined3_p8_at_tb>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/a-l-r/co/src/tests/cpu/pipelined3/course-materials/mips_test.v" Line 39: Port uart_rxd is not connected to this instance

Elaborating module <pipelined3_p8_at_tb>.
WARNING:HDLCompiler:872 - "/home/a-l-r/co/src/tests/cpu/pipelined3/course-materials/mips_test.v" Line 60: Using initial value of reset since it is never assigned
WARNING:HDLCompiler:25 - "/home/a-l-r/co/src/src/mips/mips.v" Line 108: Module <wrapper> does not have a port named <M_Wdata>.
WARNING:HDLCompiler:25 - "/home/a-l-r/co/src/src/mips/mips.v" Line 109: Module <wrapper> does not have a port named <M_Rdata>.
WARNING:HDLCompiler:25 - "/home/a-l-r/co/src/src/mips/mips.v" Line 120: Module <wrapper> does not have a port named <txd>.
WARNING:HDLCompiler:1016 - "/home/a-l-r/co/src/src/mips/mips.v" Line 98: Port M_WData is not connected to this instance

Elaborating module <mips>.

Elaborating module <clk_ipcore>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=16,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=40,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=20,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=40.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/a-l-r/co/src/project/ipcore_dir/clk_ipcore.v" Line 119: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/a-l-r/co/src/project/ipcore_dir/clk_ipcore.v" Line 120: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/a-l-r/co/src/project/ipcore_dir/clk_ipcore.v" Line 121: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/a-l-r/co/src/project/ipcore_dir/clk_ipcore.v" Line 122: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/a-l-r/co/src/project/ipcore_dir/clk_ipcore.v" Line 123: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <cpu>.

Elaborating module <control>.

Elaborating module <kind>.

Elaborating module <pff(BIT_WIDTH=5)>.

Elaborating module <forward>.

Elaborating module <hazard>.

Elaborating module <pff(BIT_WIDTH=1)>.

Elaborating module <handler>.

Elaborating module <npc>.

Elaborating module <pc>.

Elaborating module <im>.

Elaborating module <im_ipcore>.
WARNING:HDLCompiler:1499 - "/home/a-l-r/co/src/project/ipcore_dir/im_ipcore.v" Line 39: Empty module <im_ipcore> remains a black box.

Elaborating module <pff(BIT_WIDTH=32)>.

Elaborating module <rf>.
"/home/a-l-r/co/src/src/datapath/rf.v" Line 34. $display  32'b................................ 5'b..... 32'b................................

Elaborating module <ext>.

Elaborating module <cmp>.

Elaborating module <alu>.

Elaborating module <dm>.

Elaborating module <dm_ipcore>.
WARNING:HDLCompiler:1499 - "/home/a-l-r/co/src/project/ipcore_dir/dm_ipcore.v" Line 39: Empty module <dm_ipcore> remains a black box.

Elaborating module <cp0>.

Elaborating module <wrapper>.
WARNING:HDLCompiler:1499 - "/home/a-l-r/co/src/project/P8_BLACKBOX.v" Line 21: Empty module <wrapper> remains a black box.
WARNING:HDLCompiler:189 - "/home/a-l-r/co/src/src/mips/mips.v" Line 107: Size mismatch in connection of port <M_RE>. Formal port size is 1-bit while actual signal size is 32-bit.
ERROR:HDLCompiler:267 - "/home/a-l-r/co/src/src/mips/mips.v" Line 108: Cannot find port M_Wdata on this module
ERROR:HDLCompiler:267 - "/home/a-l-r/co/src/src/mips/mips.v" Line 109: Cannot find port M_Rdata on this module
ERROR:HDLCompiler:267 - "/home/a-l-r/co/src/src/mips/mips.v" Line 120: Cannot find port txd on this module
Module mips remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "/home/a-l-r/co/src/src/mips/mips.v" Line 1: Empty module <mips> remains a black box.
WARNING:HDLCompiler:1127 - "/home/a-l-r/co/src/tests/cpu/pipelined3/course-materials/mips_test.v" Line 51: Assignment to led_light ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/a-l-r/co/src/tests/cpu/pipelined3/course-materials/mips_test.v" Line 52: Assignment to digital_tube2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/a-l-r/co/src/tests/cpu/pipelined3/course-materials/mips_test.v" Line 53: Assignment to digital_tube_sel2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/a-l-r/co/src/tests/cpu/pipelined3/course-materials/mips_test.v" Line 54: Assignment to digital_tube1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/a-l-r/co/src/tests/cpu/pipelined3/course-materials/mips_test.v" Line 55: Assignment to digital_tube_sel1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/a-l-r/co/src/tests/cpu/pipelined3/course-materials/mips_test.v" Line 56: Assignment to digital_tube0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/a-l-r/co/src/tests/cpu/pipelined3/course-materials/mips_test.v" Line 57: Assignment to digital_tube_sel0 ignored, since the identifier is never used
--> 


Total memory usage is 320892 kilobytes

Number of errors   :    3 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    0 (   0 filtered)

