$date
	Sun Jan 01 20:15:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DLatch_tb $end
$var wire 1 ! Q $end
$var reg 1 " Clock $end
$var reg 1 # D $end
$scope module uut $end
$var wire 1 " Clock $end
$var wire 1 # D $end
$var wire 1 ! Q $end
$var wire 1 $ and1 $end
$var wire 1 % and2 $end
$var wire 1 & nor1 $end
$var wire 1 ' nor2 $end
$var wire 1 ( notD $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1(
x'
x&
0%
0$
0#
0"
x!
$end
#20
1'
0!
0&
1$
1"
#40
1!
1&
0$
0'
0(
1%
1#
#60
0%
0"
#80
1(
0#
#100
1'
0!
0&
1$
1"
#120
