// Seed: 3628036372
module module_0 (
    output tri1  id_0,
    output uwire id_1,
    output tri   id_2
);
  always @(1, posedge 1'h0);
  assign id_1 = 1;
  wire id_4 = id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input wor id_2,
    input wor id_3,
    input wire id_4,
    input tri0 id_5,
    output wand id_6
);
  assign id_6 = id_2 & 1 == id_2;
  module_0(
      id_0, id_1, id_6
  );
endmodule
