Project Information                      d:\maxplus2\max2lib\lab3\plmt_d56.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/12/2010 21:19:40

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

plmt_d56  EP1800ILC-70     33       29       0       29          60 %
plmt_d51  EP1800ILC-70     31       27       0       27          56 %

TOTAL:                     64       56       0       56          58 %

User Pins:                 57       56       0  



Project Information                      d:\maxplus2\max2lib\lab3\plmt_d56.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                      d:\maxplus2\max2lib\lab3\plmt_d56.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'ABW' chosen for auto global Clock


Project Information                      d:\maxplus2\max2lib\lab3\plmt_d56.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'ABW'
Connect: {plmt_d51@17,  plmt_d51@53,  plmt_d51@51,  plmt_d51@19,
          plmt_d56@17,  plmt_d56@53,  plmt_d56@51,  plmt_d56@19}


Project Information                      d:\maxplus2\max2lib\lab3\plmt_d56.rpt

** FILE HIERARCHY **



|plmt_d8:7|
|plmt_d8:7|plmt_d:7|
|plmt_d8:7|plmt_d:11|
|plmt_d8:7|plmt_d:6|
|plmt_d8:7|plmt_d:5|
|plmt_d8:7|plmt_d:4|
|plmt_d8:7|plmt_d:3|
|plmt_d8:7|plmt_d:2|
|plmt_d8:7|plmt_d:1|
|plmt_d8:5|
|plmt_d8:5|plmt_d:7|
|plmt_d8:5|plmt_d:11|
|plmt_d8:5|plmt_d:6|
|plmt_d8:5|plmt_d:5|
|plmt_d8:5|plmt_d:4|
|plmt_d8:5|plmt_d:3|
|plmt_d8:5|plmt_d:2|
|plmt_d8:5|plmt_d:1|
|plmt_d8:4|
|plmt_d8:4|plmt_d:7|
|plmt_d8:4|plmt_d:11|
|plmt_d8:4|plmt_d:6|
|plmt_d8:4|plmt_d:5|
|plmt_d8:4|plmt_d:4|
|plmt_d8:4|plmt_d:3|
|plmt_d8:4|plmt_d:2|
|plmt_d8:4|plmt_d:1|
|plmt_d8:3|
|plmt_d8:3|plmt_d:7|
|plmt_d8:3|plmt_d:11|
|plmt_d8:3|plmt_d:6|
|plmt_d8:3|plmt_d:5|
|plmt_d8:3|plmt_d:4|
|plmt_d8:3|plmt_d:3|
|plmt_d8:3|plmt_d:2|
|plmt_d8:3|plmt_d:1|
|plmt_d8:2|
|plmt_d8:2|plmt_d:7|
|plmt_d8:2|plmt_d:11|
|plmt_d8:2|plmt_d:6|
|plmt_d8:2|plmt_d:5|
|plmt_d8:2|plmt_d:4|
|plmt_d8:2|plmt_d:3|
|plmt_d8:2|plmt_d:2|
|plmt_d8:2|plmt_d:1|
|plmt_d8:1|
|plmt_d8:1|plmt_d:7|
|plmt_d8:1|plmt_d:11|
|plmt_d8:1|plmt_d:6|
|plmt_d8:1|plmt_d:5|
|plmt_d8:1|plmt_d:4|
|plmt_d8:1|plmt_d:3|
|plmt_d8:1|plmt_d:2|
|plmt_d8:1|plmt_d:1|
|plmt_d8:6|
|plmt_d8:6|plmt_d:7|
|plmt_d8:6|plmt_d:11|
|plmt_d8:6|plmt_d:6|
|plmt_d8:6|plmt_d:5|
|plmt_d8:6|plmt_d:4|
|plmt_d8:6|plmt_d:3|
|plmt_d8:6|plmt_d:2|
|plmt_d8:6|plmt_d:1|


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d56

***** Logic for device 'plmt_d56' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d56

** ERROR SUMMARY **

Info: Externally connect global Clock signal 'ABW' to pins 53, 51, 19, and 17'
                                   R                             
                                   E                             
                                   S                             
                                   E                             
                                   R                             
                    O  O  O  O  O  V  G        O  O  O  O  O  D  
              O  O  1  1  2  2  2  E  N  O  O  1  1  1  2  2  2  
              2  6  0  6  0  4  8  D  D  3  7  1  3  7  1  5  5  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
     D29 | 10                                                  60 | D13 
RESERVED | 11                                                  59 | D17 
     D24 | 12                                                  58 | D21 
     D20 | 13                                                  57 | D14 
     D12 | 14                                                  56 | D1 
     D11 | 15                                                  55 | D2 
     D10 | 16                                                  54 | D3 
     ABW | 17                                                  53 | ABW 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
     ABW | 19                                                  51 | ABW 
      D9 | 20                                                  50 | D4 
      D8 | 21                                                  49 | D5 
      D7 | 22                                                  48 | D6 
     D26 | 23                                                  47 | D18 
     D28 | 24                                                  46 | D22 
     D23 | 25                                                  45 | D16 
     D19 | 26                                                  44 | D15 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              D  O  O  O  O  O  O  O  G  O  O  O  O  O  O  O  O  
              2  2  2  1  1  9  5  1  N  2  2  2  1  1  1  8  4  
              7  7  3  9  5           D  9  6  2  8  4  2        
                                                                 
                                                                 
                                                                 
                                                                 
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d56

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     7/12( 58%)  10/12( 83%) 
B:    LC13 - LC24     7/12( 58%)  12/12(100%) 
C:    LC25 - LC36     8/12( 66%)  12/12(100%) 
D:    LC37 - LC48     7/12( 58%)  12/12(100%) 


Total dedicated input pins used:                13/16     ( 81%)
Total I/O pins used:                            46/48     ( 95%)
Total logic cells used:                         29/48     ( 60%)
Average fan-in:                                  2.00
Total fan-in:                                    58

Total input pins required:                      30
Total output pins required:                     29
Total bidirectional pins required:               0
Total logic cells required:                     29
Total flipflops required:                       29

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d56

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  17      -   -       INPUT  G           0    0    0    0  ABW
  56      -   -       INPUT              0    0    1    0  D1
  55      -   -       INPUT              0    0    1    0  D2
  54      -   -       INPUT              0    0    1    0  D3
  50      -   -       INPUT              0    0    1    0  D4
  49      -   -       INPUT              0    0    1    0  D5
  48      -   -       INPUT              0    0    1    0  D6
  22      -   -       INPUT              0    0    1    0  D7
  21      -   -       INPUT              0    0    1    0  D8
  20      -   -       INPUT              0    0    1    0  D9
  16      -   -       INPUT              0    0    1    0  D10
  15      -   -       INPUT              0    0    1    0  D11
  14      -   -       INPUT              0    0    1    0  D12
  60   (40)  (D)      INPUT     g        0    0    1    0  D13
  57   (37)  (D)      INPUT     g        0    0    1    0  D14
  44   (33)  (C)      INPUT     g        0    0    1    0  D15
  45   (34)  (C)      INPUT     g        0    0    1    0  D16
  59   (39)  (D)      INPUT     g        0    0    1    0  D17
  47   (36)  (C)      INPUT     g        0    0    1    0  D18
  26   (16)  (B)      INPUT     g        0    0    1    0  D19
  13   (12)  (A)      INPUT     g        0    0    1    0  D20
  58   (38)  (D)      INPUT     g        0    0    1    0  D21
  46   (35)  (C)      INPUT     g        0    0    1    0  D22
  25   (15)  (B)      INPUT     g        0    0    1    0  D23
  12   (11)  (A)      INPUT     g        0    0    1    0  D24
  61   (41)  (D)      INPUT              0    0    1    0  D25
  23   (13)  (B)      INPUT     g        0    0    1    0  D26
  27   (17)  (B)      INPUT              0    0    1    0  D27
  24   (14)  (B)      INPUT     g        0    0    1    0  D28
  10    (9)  (A)      INPUT     g        0    0    1    0  D29


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d56

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  34     24    B         FF   +          1    0    0    0  O1 (|plmt_d8:6|plmt_d:2|:4)
   9      8    A         FF   +          1    0    0    0  O2 (|plmt_d8:6|plmt_d:3|:4)
  68     48    D         FF   +          1    0    0    0  O3 (|plmt_d8:6|plmt_d:4|:4)
  43     32    C         FF   +          1    0    0    0  O4 (|plmt_d8:6|plmt_d:5|:4)
  33     23    B         FF   +          1    0    0    0  O5 (|plmt_d8:6|plmt_d:6|:4)
   8      7    A         FF   +          1    0    0    0  O6 (|plmt_d8:6|plmt_d:7|:4)
  67     47    D         FF   +          1    0    0    0  O7 (|plmt_d8:6|plmt_d:11|:4)
  42     31    C         FF   +          1    0    0    0  O8 (|plmt_d8:1|plmt_d:1|:4)
  32     22    B         FF   +          1    0    0    0  O9 (|plmt_d8:1|plmt_d:2|:4)
   7      6    A         FF   +          1    0    0    0  O10 (|plmt_d8:1|plmt_d:3|:4)
  66     46    D         FF   +          1    0    0    0  O11 (|plmt_d8:1|plmt_d:4|:4)
  41     30    C         FF   +          1    0    0    0  O12 (|plmt_d8:1|plmt_d:5|:4)
  65     45    D         FF   +          1    0    0    0  O13 (|plmt_d8:1|plmt_d:6|:4)
  40     29    C         FF   +          1    0    0    0  O14 (|plmt_d8:1|plmt_d:7|:4)
  31     21    B         FF   +          1    0    0    0  O15 (|plmt_d8:1|plmt_d:11|:4)
   6      5    A         FF   +          1    0    0    0  O16 (|plmt_d8:2|plmt_d:1|:4)
  64     44    D         FF   +          1    0    0    0  O17 (|plmt_d8:2|plmt_d:2|:4)
  39     28    C         FF   +          1    0    0    0  O18 (|plmt_d8:2|plmt_d:3|:4)
  30     20    B         FF   +          1    0    0    0  O19 (|plmt_d8:2|plmt_d:4|:4)
   5      4    A         FF   +          1    0    0    0  O20 (|plmt_d8:2|plmt_d:5|:4)
  63     43    D         FF   +          1    0    0    0  O21 (|plmt_d8:2|plmt_d:6|:4)
  38     27    C         FF   +          1    0    0    0  O22 (|plmt_d8:2|plmt_d:7|:4)
  29     19    B         FF   +          1    0    0    0  O23 (|plmt_d8:2|plmt_d:11|:4)
   4      3    A         FF   +          1    0    0    0  O24 (|plmt_d8:3|plmt_d:1|:4)
  62     42    D         FF   +          1    0    0    0  O25 (|plmt_d8:3|plmt_d:2|:4)
  37     26    C         FF   +          1    0    0    0  O26 (|plmt_d8:3|plmt_d:3|:4)
  28     18    B         FF   +          1    0    0    0  O27 (|plmt_d8:3|plmt_d:4|:4)
   3      2    A         FF   +          1    0    0    0  O28 (|plmt_d8:3|plmt_d:5|:4)
  36     25    C         FF   +          1    0    0    0  O29 (|plmt_d8:3|plmt_d:6|:4)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d56

** LOGIC CELL INTERCONNECTIONS **

                       Logic cells placed in LAB 'A'
        +------------- LC8 O2
        | +----------- LC7 O6
        | | +--------- LC6 O10
        | | | +------- LC5 O16
        | | | | +----- LC4 O20
        | | | | | +--- LC3 O24
        | | | | | | +- LC2 O28
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'A'
LC      | | | | | | | 
LC8  -> - - - - - - - | <-- O2
LC7  -> - - - - - - - | <-- O6
LC6  -> - - - - - - - | <-- O10
LC5  -> - - - - - - - | <-- O16
LC4  -> - - - - - - - | <-- O20
LC3  -> - - - - - - - | <-- O24
LC2  -> - - - - - - - | <-- O28

Pin
17   -> - - - - - - - | <-- ABW
56   -> - - - - - - - | <-- D1
55   -> @ - - - - - - | <-- D2
54   -> - - - - - - - | <-- D3
50   -> - - - - - - - | <-- D4
49   -> - - - - - - - | <-- D5
48   -> - @ - - - - - | <-- D6
22   -> - - - - - - - | <-- D7
21   -> - - - - - - - | <-- D8
20   -> - - - - - - - | <-- D9
16   -> - - @ - - - - | <-- D10
15   -> - - - - - - - | <-- D11
14   -> - - - - - - - | <-- D12
45   -> - - - * - - - | <-- D16
13   -> - - - - * - - | <-- D20
12   -> - - - - - * - | <-- D24
24   -> - - - - - - * | <-- D28


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d56

** LOGIC CELL INTERCONNECTIONS **

                       Logic cells placed in LAB 'B'
        +------------- LC24 O1
        | +----------- LC23 O5
        | | +--------- LC22 O9
        | | | +------- LC21 O15
        | | | | +----- LC20 O19
        | | | | | +--- LC19 O23
        | | | | | | +- LC18 O27
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'B'
LC      | | | | | | | 
LC24 -> - - - - - - - | <-- O1
LC23 -> - - - - - - - | <-- O5
LC22 -> - - - - - - - | <-- O9
LC21 -> - - - - - - - | <-- O15
LC20 -> - - - - - - - | <-- O19
LC19 -> - - - - - - - | <-- O23
LC18 -> - - - - - - - | <-- O27

Pin
17   -> - - - - - - - | <-- ABW
56   -> @ - - - - - - | <-- D1
55   -> - - - - - - - | <-- D2
54   -> - - - - - - - | <-- D3
50   -> - - - - - - - | <-- D4
49   -> - @ - - - - - | <-- D5
48   -> - - - - - - - | <-- D6
22   -> - - - - - - - | <-- D7
21   -> - - - - - - - | <-- D8
20   -> - - @ - - - - | <-- D9
16   -> - - - - - - - | <-- D10
15   -> - - - - - - - | <-- D11
14   -> - - - - - - - | <-- D12
44   -> - - - * - - - | <-- D15
26   -> - - - - * - - | <-- D19
25   -> - - - - - * - | <-- D23
27   -> - - - - - - * | <-- D27


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d56

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'C'
        +--------------- LC32 O4
        | +------------- LC31 O8
        | | +----------- LC30 O12
        | | | +--------- LC29 O14
        | | | | +------- LC28 O18
        | | | | | +----- LC27 O22
        | | | | | | +--- LC26 O26
        | | | | | | | +- LC25 O29
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | 
LC32 -> - - - - - - - - | <-- O4
LC31 -> - - - - - - - - | <-- O8
LC30 -> - - - - - - - - | <-- O12
LC29 -> - - - - - - - - | <-- O14
LC28 -> - - - - - - - - | <-- O18
LC27 -> - - - - - - - - | <-- O22
LC26 -> - - - - - - - - | <-- O26
LC25 -> - - - - - - - - | <-- O29

Pin
17   -> - - - - - - - - | <-- ABW
56   -> - - - - - - - - | <-- D1
55   -> - - - - - - - - | <-- D2
54   -> - - - - - - - - | <-- D3
50   -> @ - - - - - - - | <-- D4
49   -> - - - - - - - - | <-- D5
48   -> - - - - - - - - | <-- D6
22   -> - - - - - - - - | <-- D7
21   -> - @ - - - - - - | <-- D8
20   -> - - - - - - - - | <-- D9
16   -> - - - - - - - - | <-- D10
15   -> - - - - - - - - | <-- D11
14   -> - - @ - - - - - | <-- D12
57   -> - - - * - - - - | <-- D14
47   -> - - - - * - - - | <-- D18
46   -> - - - - - * - - | <-- D22
23   -> - - - - - - * - | <-- D26
10   -> - - - - - - - * | <-- D29


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d56

** LOGIC CELL INTERCONNECTIONS **

                       Logic cells placed in LAB 'D'
        +------------- LC48 O3
        | +----------- LC47 O7
        | | +--------- LC46 O11
        | | | +------- LC45 O13
        | | | | +----- LC44 O17
        | | | | | +--- LC43 O21
        | | | | | | +- LC42 O25
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'D'
LC      | | | | | | | 
LC48 -> - - - - - - - | <-- O3
LC47 -> - - - - - - - | <-- O7
LC46 -> - - - - - - - | <-- O11
LC45 -> - - - - - - - | <-- O13
LC44 -> - - - - - - - | <-- O17
LC43 -> - - - - - - - | <-- O21
LC42 -> - - - - - - - | <-- O25

Pin
17   -> - - - - - - - | <-- ABW
56   -> - - - - - - - | <-- D1
55   -> - - - - - - - | <-- D2
54   -> @ - - - - - - | <-- D3
50   -> - - - - - - - | <-- D4
49   -> - - - - - - - | <-- D5
48   -> - - - - - - - | <-- D6
22   -> - @ - - - - - | <-- D7
21   -> - - - - - - - | <-- D8
20   -> - - - - - - - | <-- D9
16   -> - - - - - - - | <-- D10
15   -> - - @ - - - - | <-- D11
14   -> - - - - - - - | <-- D12
60   -> - - - * - - - | <-- D13
59   -> - - - - * - - | <-- D17
58   -> - - - - - * - | <-- D21
61   -> - - - - - - * | <-- D25


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d56

** EQUATIONS **

ABW      : INPUT;
ABW      : INPUT;
ABW      : INPUT;
ABW      : INPUT;
D1       : INPUT;
D2       : INPUT;
D3       : INPUT;
D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
D7       : INPUT;
D8       : INPUT;
D9       : INPUT;
D10      : INPUT;
D11      : INPUT;
D12      : INPUT;
D13      : INPUT;
D14      : INPUT;
D15      : INPUT;
D16      : INPUT;
D17      : INPUT;
D18      : INPUT;
D19      : INPUT;
D20      : INPUT;
D21      : INPUT;
D22      : INPUT;
D23      : INPUT;
D24      : INPUT;
D25      : INPUT;
D26      : INPUT;
D27      : INPUT;
D28      : INPUT;
D29      : INPUT;

-- Node name is 'O1' = '|plmt_d8:6|plmt_d:2|O' 
-- Equation name is 'O1', type is output 
 O1      = DFF( D1, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O2' = '|plmt_d8:6|plmt_d:3|O' 
-- Equation name is 'O2', type is output 
 O2      = DFF( D2, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O3' = '|plmt_d8:6|plmt_d:4|O' 
-- Equation name is 'O3', type is output 
 O3      = DFF( D3, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O4' = '|plmt_d8:6|plmt_d:5|O' 
-- Equation name is 'O4', type is output 
 O4      = DFF( D4, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O5' = '|plmt_d8:6|plmt_d:6|O' 
-- Equation name is 'O5', type is output 
 O5      = DFF( D5, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O6' = '|plmt_d8:6|plmt_d:7|O' 
-- Equation name is 'O6', type is output 
 O6      = DFF( D6, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O7' = '|plmt_d8:6|plmt_d:11|O' 
-- Equation name is 'O7', type is output 
 O7      = DFF( D7, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O8' = '|plmt_d8:1|plmt_d:1|O' 
-- Equation name is 'O8', type is output 
 O8      = DFF( D8, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O9' = '|plmt_d8:1|plmt_d:2|O' 
-- Equation name is 'O9', type is output 
 O9      = DFF( D9, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O10' = '|plmt_d8:1|plmt_d:3|O' 
-- Equation name is 'O10', type is output 
 O10     = DFF( D10, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O11' = '|plmt_d8:1|plmt_d:4|O' 
-- Equation name is 'O11', type is output 
 O11     = DFF( D11, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O12' = '|plmt_d8:1|plmt_d:5|O' 
-- Equation name is 'O12', type is output 
 O12     = DFF( D12, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O13' = '|plmt_d8:1|plmt_d:6|O' 
-- Equation name is 'O13', type is output 
 O13     = DFF( D13, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O14' = '|plmt_d8:1|plmt_d:7|O' 
-- Equation name is 'O14', type is output 
 O14     = DFF( D14, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O15' = '|plmt_d8:1|plmt_d:11|O' 
-- Equation name is 'O15', type is output 
 O15     = DFF( D15, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O16' = '|plmt_d8:2|plmt_d:1|O' 
-- Equation name is 'O16', type is output 
 O16     = DFF( D16, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O17' = '|plmt_d8:2|plmt_d:2|O' 
-- Equation name is 'O17', type is output 
 O17     = DFF( D17, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O18' = '|plmt_d8:2|plmt_d:3|O' 
-- Equation name is 'O18', type is output 
 O18     = DFF( D18, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O19' = '|plmt_d8:2|plmt_d:4|O' 
-- Equation name is 'O19', type is output 
 O19     = DFF( D19, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O20' = '|plmt_d8:2|plmt_d:5|O' 
-- Equation name is 'O20', type is output 
 O20     = DFF( D20, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O21' = '|plmt_d8:2|plmt_d:6|O' 
-- Equation name is 'O21', type is output 
 O21     = DFF( D21, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O22' = '|plmt_d8:2|plmt_d:7|O' 
-- Equation name is 'O22', type is output 
 O22     = DFF( D22, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O23' = '|plmt_d8:2|plmt_d:11|O' 
-- Equation name is 'O23', type is output 
 O23     = DFF( D23, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O24' = '|plmt_d8:3|plmt_d:1|O' 
-- Equation name is 'O24', type is output 
 O24     = DFF( D24, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O25' = '|plmt_d8:3|plmt_d:2|O' 
-- Equation name is 'O25', type is output 
 O25     = DFF( D25, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O26' = '|plmt_d8:3|plmt_d:3|O' 
-- Equation name is 'O26', type is output 
 O26     = DFF( D26, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O27' = '|plmt_d8:3|plmt_d:4|O' 
-- Equation name is 'O27', type is output 
 O27     = DFF( D27, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O28' = '|plmt_d8:3|plmt_d:5|O' 
-- Equation name is 'O28', type is output 
 O28     = DFF( D28, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O29' = '|plmt_d8:3|plmt_d:6|O' 
-- Equation name is 'O29', type is output 
 O29     = DFF( D29, GLOBAL( ABW),  VCC,  VCC);



Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d51

***** Logic for device 'plmt_d51' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d51

** ERROR SUMMARY **

Info: Externally connect global Clock signal 'ABW' to pins 53, 51, 19, and 17'
                                   R                             
                                   E                             
                                   S                             
                                   E                             
                                   R                             
                 O  O  O  O  O  O  V  G  O  O  O  O  O  O  D  D  
              O  3  3  4  4  4  5  E  N  3  3  4  4  4  5  5  4  
              0  2  6  0  4  8  2  D  D  3  7  1  5  9  3  3  9  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | D41 
RESERVED | 11                                                  59 | D45 
     D52 | 12                                                  58 | D43 
     D48 | 13                                                  57 | D42 
     D40 | 14                                                  56 | D0 
     D39 | 15                                                  55 | D30 
     D38 | 16                                                  54 | D31 
     ABW | 17                                                  53 | ABW 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
     ABW | 19                                                  51 | ABW 
     D37 | 20                                                  50 | D32 
     D36 | 21                                                  49 | D33 
     D35 | 22                                                  48 | D34 
RESERVED | 23                                                  47 | D46 
RESERVED | 24                                                  46 | D50 
     D51 | 25                                                  45 | D55 
     D47 | 26                                                  44 | D44 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  O  O  O  O  O  O  O  G  D  O  O  O  O  O  O  O  
              E  5  5  4  4  3  3  3  N  5  5  5  4  4  3  3  3  
              S  5  1  7  3  9  5  1  D  4  4  0  6  2  8  4  0  
              E                                                  
              R                                                  
              V                                                  
              E                                                  
              D                                                  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d51

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     7/12( 58%)   9/12( 75%) 
B:    LC13 - LC24     7/12( 58%)   9/12( 75%) 
C:    LC25 - LC36     7/12( 58%)  12/12(100%) 
D:    LC37 - LC48     6/12( 50%)  12/12(100%) 


Total dedicated input pins used:                13/16     ( 81%)
Total I/O pins used:                            42/48     ( 87%)
Total logic cells used:                         27/48     ( 56%)
Average fan-in:                                  2.00
Total fan-in:                                    54

Total input pins required:                      28
Total output pins required:                     27
Total bidirectional pins required:               0
Total logic cells required:                     27
Total flipflops required:                       27

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d51

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  17      -   -       INPUT  G           0    0    0    0  ABW
  56      -   -       INPUT              0    0    1    0  D0
  55      -   -       INPUT              0    0    1    0  D30
  54      -   -       INPUT              0    0    1    0  D31
  50      -   -       INPUT              0    0    1    0  D32
  49      -   -       INPUT              0    0    1    0  D33
  48      -   -       INPUT              0    0    1    0  D34
  22      -   -       INPUT              0    0    1    0  D35
  21      -   -       INPUT              0    0    1    0  D36
  20      -   -       INPUT              0    0    1    0  D37
  16      -   -       INPUT              0    0    1    0  D38
  15      -   -       INPUT              0    0    1    0  D39
  14      -   -       INPUT              0    0    1    0  D40
  60   (40)  (D)      INPUT     g        0    0    1    0  D41
  57   (37)  (D)      INPUT     g        0    0    1    0  D42
  58   (38)  (D)      INPUT     g        0    0    1    0  D43
  44   (33)  (C)      INPUT     g        0    0    1    0  D44
  59   (39)  (D)      INPUT     g        0    0    1    0  D45
  47   (36)  (C)      INPUT     g        0    0    1    0  D46
  26   (16)  (B)      INPUT     g        0    0    1    0  D47
  13   (12)  (A)      INPUT     g        0    0    1    0  D48
  61   (41)  (D)      INPUT              0    0    1    0  D49
  46   (35)  (C)      INPUT     g        0    0    1    0  D50
  25   (15)  (B)      INPUT     g        0    0    1    0  D51
  12   (11)  (A)      INPUT     g        0    0    1    0  D52
  62   (42)  (D)      INPUT              0    0    1    0  D53
  36   (25)  (C)      INPUT              0    0    1    0  D54
  45   (34)  (C)      INPUT     g        0    0    1    0  D55


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d51

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   9      8    A         FF   +          1    0    0    0  O0 (|plmt_d8:6|plmt_d:1|:4)
  43     32    C         FF   +          1    0    0    0  O30 (|plmt_d8:3|plmt_d:7|:4)
  34     24    B         FF   +          1    0    0    0  O31 (|plmt_d8:3|plmt_d:11|:4)
   8      7    A         FF   +          1    0    0    0  O32 (|plmt_d8:4|plmt_d:1|:4)
  68     48    D         FF   +          1    0    0    0  O33 (|plmt_d8:4|plmt_d:2|:4)
  42     31    C         FF   +          1    0    0    0  O34 (|plmt_d8:4|plmt_d:3|:4)
  33     23    B         FF   +          1    0    0    0  O35 (|plmt_d8:4|plmt_d:4|:4)
   7      6    A         FF   +          1    0    0    0  O36 (|plmt_d8:4|plmt_d:5|:4)
  67     47    D         FF   +          1    0    0    0  O37 (|plmt_d8:4|plmt_d:6|:4)
  41     30    C         FF   +          1    0    0    0  O38 (|plmt_d8:4|plmt_d:7|:4)
  32     22    B         FF   +          1    0    0    0  O39 (|plmt_d8:4|plmt_d:11|:4)
   6      5    A         FF   +          1    0    0    0  O40 (|plmt_d8:5|plmt_d:1|:4)
  66     46    D         FF   +          1    0    0    0  O41 (|plmt_d8:5|plmt_d:2|:4)
  40     29    C         FF   +          1    0    0    0  O42 (|plmt_d8:5|plmt_d:3|:4)
  31     21    B         FF   +          1    0    0    0  O43 (|plmt_d8:5|plmt_d:4|:4)
   5      4    A         FF   +          1    0    0    0  O44 (|plmt_d8:5|plmt_d:5|:4)
  65     45    D         FF   +          1    0    0    0  O45 (|plmt_d8:5|plmt_d:6|:4)
  39     28    C         FF   +          1    0    0    0  O46 (|plmt_d8:5|plmt_d:7|:4)
  30     20    B         FF   +          1    0    0    0  O47 (|plmt_d8:5|plmt_d:11|:4)
   4      3    A         FF   +          1    0    0    0  O48 (|plmt_d8:7|plmt_d:1|:4)
  64     44    D         FF   +          1    0    0    0  O49 (|plmt_d8:7|plmt_d:2|:4)
  38     27    C         FF   +          1    0    0    0  O50 (|plmt_d8:7|plmt_d:3|:4)
  29     19    B         FF   +          1    0    0    0  O51 (|plmt_d8:7|plmt_d:4|:4)
   3      2    A         FF   +          1    0    0    0  O52 (|plmt_d8:7|plmt_d:5|:4)
  63     43    D         FF   +          1    0    0    0  O53 (|plmt_d8:7|plmt_d:6|:4)
  37     26    C         FF   +          1    0    0    0  O54 (|plmt_d8:7|plmt_d:7|:4)
  28     18    B         FF   +          1    0    0    0  O55 (|plmt_d8:7|plmt_d:11|:4)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d51

** LOGIC CELL INTERCONNECTIONS **

                       Logic cells placed in LAB 'A'
        +------------- LC8 O0
        | +----------- LC7 O32
        | | +--------- LC6 O36
        | | | +------- LC5 O40
        | | | | +----- LC4 O44
        | | | | | +--- LC3 O48
        | | | | | | +- LC2 O52
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'A'
LC      | | | | | | | 
LC8  -> - - - - - - - | <-- O0
LC7  -> - - - - - - - | <-- O32
LC6  -> - - - - - - - | <-- O36
LC5  -> - - - - - - - | <-- O40
LC4  -> - - - - - - - | <-- O44
LC3  -> - - - - - - - | <-- O48
LC2  -> - - - - - - - | <-- O52

Pin
17   -> - - - - - - - | <-- ABW
56   -> @ - - - - - - | <-- D0
55   -> - - - - - - - | <-- D30
54   -> - - - - - - - | <-- D31
50   -> - @ - - - - - | <-- D32
49   -> - - - - - - - | <-- D33
48   -> - - - - - - - | <-- D34
22   -> - - - - - - - | <-- D35
21   -> - - @ - - - - | <-- D36
20   -> - - - - - - - | <-- D37
16   -> - - - - - - - | <-- D38
15   -> - - - - - - - | <-- D39
14   -> - - - @ - - - | <-- D40
44   -> - - - - * - - | <-- D44
13   -> - - - - - * - | <-- D48
12   -> - - - - - - * | <-- D52


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d51

** LOGIC CELL INTERCONNECTIONS **

                       Logic cells placed in LAB 'B'
        +------------- LC24 O31
        | +----------- LC23 O35
        | | +--------- LC22 O39
        | | | +------- LC21 O43
        | | | | +----- LC20 O47
        | | | | | +--- LC19 O51
        | | | | | | +- LC18 O55
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'B'
LC      | | | | | | | 
LC24 -> - - - - - - - | <-- O31
LC23 -> - - - - - - - | <-- O35
LC22 -> - - - - - - - | <-- O39
LC21 -> - - - - - - - | <-- O43
LC20 -> - - - - - - - | <-- O47
LC19 -> - - - - - - - | <-- O51
LC18 -> - - - - - - - | <-- O55

Pin
17   -> - - - - - - - | <-- ABW
56   -> - - - - - - - | <-- D0
55   -> - - - - - - - | <-- D30
54   -> @ - - - - - - | <-- D31
50   -> - - - - - - - | <-- D32
49   -> - - - - - - - | <-- D33
48   -> - - - - - - - | <-- D34
22   -> - @ - - - - - | <-- D35
21   -> - - - - - - - | <-- D36
20   -> - - - - - - - | <-- D37
16   -> - - - - - - - | <-- D38
15   -> - - @ - - - - | <-- D39
14   -> - - - - - - - | <-- D40
58   -> - - - * - - - | <-- D43
26   -> - - - - * - - | <-- D47
25   -> - - - - - * - | <-- D51
45   -> - - - - - - * | <-- D55


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d51

** LOGIC CELL INTERCONNECTIONS **

                       Logic cells placed in LAB 'C'
        +------------- LC32 O30
        | +----------- LC31 O34
        | | +--------- LC30 O38
        | | | +------- LC29 O42
        | | | | +----- LC28 O46
        | | | | | +--- LC27 O50
        | | | | | | +- LC26 O54
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'C'
LC      | | | | | | | 
LC32 -> - - - - - - - | <-- O30
LC31 -> - - - - - - - | <-- O34
LC30 -> - - - - - - - | <-- O38
LC29 -> - - - - - - - | <-- O42
LC28 -> - - - - - - - | <-- O46
LC27 -> - - - - - - - | <-- O50
LC26 -> - - - - - - - | <-- O54

Pin
17   -> - - - - - - - | <-- ABW
56   -> - - - - - - - | <-- D0
55   -> @ - - - - - - | <-- D30
54   -> - - - - - - - | <-- D31
50   -> - - - - - - - | <-- D32
49   -> - - - - - - - | <-- D33
48   -> - @ - - - - - | <-- D34
22   -> - - - - - - - | <-- D35
21   -> - - - - - - - | <-- D36
20   -> - - - - - - - | <-- D37
16   -> - - @ - - - - | <-- D38
15   -> - - - - - - - | <-- D39
14   -> - - - - - - - | <-- D40
57   -> - - - * - - - | <-- D42
47   -> - - - - * - - | <-- D46
46   -> - - - - - * - | <-- D50
36   -> - - - - - - * | <-- D54


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d51

** LOGIC CELL INTERCONNECTIONS **

                     Logic cells placed in LAB 'D'
        +----------- LC48 O33
        | +--------- LC47 O37
        | | +------- LC46 O41
        | | | +----- LC45 O45
        | | | | +--- LC44 O49
        | | | | | +- LC43 O53
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'D'
LC      | | | | | | 
LC48 -> - - - - - - | <-- O33
LC47 -> - - - - - - | <-- O37
LC46 -> - - - - - - | <-- O41
LC45 -> - - - - - - | <-- O45
LC44 -> - - - - - - | <-- O49
LC43 -> - - - - - - | <-- O53

Pin
17   -> - - - - - - | <-- ABW
56   -> - - - - - - | <-- D0
55   -> - - - - - - | <-- D30
54   -> - - - - - - | <-- D31
50   -> - - - - - - | <-- D32
49   -> @ - - - - - | <-- D33
48   -> - - - - - - | <-- D34
22   -> - - - - - - | <-- D35
21   -> - - - - - - | <-- D36
20   -> - @ - - - - | <-- D37
16   -> - - - - - - | <-- D38
15   -> - - - - - - | <-- D39
14   -> - - - - - - | <-- D40
60   -> - - * - - - | <-- D41
59   -> - - - * - - | <-- D45
61   -> - - - - * - | <-- D49
62   -> - - - - - * | <-- D53


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_d56.rpt
plmt_d51

** EQUATIONS **

ABW      : INPUT;
ABW      : INPUT;
ABW      : INPUT;
ABW      : INPUT;
D0       : INPUT;
D30      : INPUT;
D31      : INPUT;
D32      : INPUT;
D33      : INPUT;
D34      : INPUT;
D35      : INPUT;
D36      : INPUT;
D37      : INPUT;
D38      : INPUT;
D39      : INPUT;
D40      : INPUT;
D41      : INPUT;
D42      : INPUT;
D43      : INPUT;
D44      : INPUT;
D45      : INPUT;
D46      : INPUT;
D47      : INPUT;
D48      : INPUT;
D49      : INPUT;
D50      : INPUT;
D51      : INPUT;
D52      : INPUT;
D53      : INPUT;
D54      : INPUT;
D55      : INPUT;

-- Node name is 'O0' = '|plmt_d8:6|plmt_d:1|O' 
-- Equation name is 'O0', type is output 
 O0      = DFF( D0, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O30' = '|plmt_d8:3|plmt_d:7|O' 
-- Equation name is 'O30', type is output 
 O30     = DFF( D30, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O31' = '|plmt_d8:3|plmt_d:11|O' 
-- Equation name is 'O31', type is output 
 O31     = DFF( D31, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O32' = '|plmt_d8:4|plmt_d:1|O' 
-- Equation name is 'O32', type is output 
 O32     = DFF( D32, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O33' = '|plmt_d8:4|plmt_d:2|O' 
-- Equation name is 'O33', type is output 
 O33     = DFF( D33, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O34' = '|plmt_d8:4|plmt_d:3|O' 
-- Equation name is 'O34', type is output 
 O34     = DFF( D34, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O35' = '|plmt_d8:4|plmt_d:4|O' 
-- Equation name is 'O35', type is output 
 O35     = DFF( D35, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O36' = '|plmt_d8:4|plmt_d:5|O' 
-- Equation name is 'O36', type is output 
 O36     = DFF( D36, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O37' = '|plmt_d8:4|plmt_d:6|O' 
-- Equation name is 'O37', type is output 
 O37     = DFF( D37, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O38' = '|plmt_d8:4|plmt_d:7|O' 
-- Equation name is 'O38', type is output 
 O38     = DFF( D38, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O39' = '|plmt_d8:4|plmt_d:11|O' 
-- Equation name is 'O39', type is output 
 O39     = DFF( D39, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O40' = '|plmt_d8:5|plmt_d:1|O' 
-- Equation name is 'O40', type is output 
 O40     = DFF( D40, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O41' = '|plmt_d8:5|plmt_d:2|O' 
-- Equation name is 'O41', type is output 
 O41     = DFF( D41, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O42' = '|plmt_d8:5|plmt_d:3|O' 
-- Equation name is 'O42', type is output 
 O42     = DFF( D42, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O43' = '|plmt_d8:5|plmt_d:4|O' 
-- Equation name is 'O43', type is output 
 O43     = DFF( D43, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O44' = '|plmt_d8:5|plmt_d:5|O' 
-- Equation name is 'O44', type is output 
 O44     = DFF( D44, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O45' = '|plmt_d8:5|plmt_d:6|O' 
-- Equation name is 'O45', type is output 
 O45     = DFF( D45, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O46' = '|plmt_d8:5|plmt_d:7|O' 
-- Equation name is 'O46', type is output 
 O46     = DFF( D46, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O47' = '|plmt_d8:5|plmt_d:11|O' 
-- Equation name is 'O47', type is output 
 O47     = DFF( D47, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O48' = '|plmt_d8:7|plmt_d:1|O' 
-- Equation name is 'O48', type is output 
 O48     = DFF( D48, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O49' = '|plmt_d8:7|plmt_d:2|O' 
-- Equation name is 'O49', type is output 
 O49     = DFF( D49, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O50' = '|plmt_d8:7|plmt_d:3|O' 
-- Equation name is 'O50', type is output 
 O50     = DFF( D50, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O51' = '|plmt_d8:7|plmt_d:4|O' 
-- Equation name is 'O51', type is output 
 O51     = DFF( D51, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O52' = '|plmt_d8:7|plmt_d:5|O' 
-- Equation name is 'O52', type is output 
 O52     = DFF( D52, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O53' = '|plmt_d8:7|plmt_d:6|O' 
-- Equation name is 'O53', type is output 
 O53     = DFF( D53, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O54' = '|plmt_d8:7|plmt_d:7|O' 
-- Equation name is 'O54', type is output 
 O54     = DFF( D54, GLOBAL( ABW),  VCC,  VCC);

-- Node name is 'O55' = '|plmt_d8:7|plmt_d:11|O' 
-- Equation name is 'O55', type is output 
 O55     = DFF( D55, GLOBAL( ABW),  VCC,  VCC);



Project Information                      d:\maxplus2\max2lib\lab3\plmt_d56.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,550K
