# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../PWM.srcs/sources_1/ip/rom_sin/sim/rom_sin.v" \
"../../../../PWM.srcs/sources_1/new/DDS.v" \
"../../../../PWM.srcs/sources_1/new/PWM1.v" \
"../../../../PWM.srcs/sources_1/new/SPWM.v" \
"../../../../PWM.srcs/sources_1/new/pwm_gen.v" \
"../../../../PWM.srcs/sim_1/new/gen_PWMTB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
