{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749753219854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749753219854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 13 02:33:39 2025 " "Processing started: Fri Jun 13 02:33:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749753219854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753219854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADS131A0X -c ADS131A0X " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADS131A0X -c ADS131A0X" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753219854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749753220210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749753220210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads131a0x.v 1 1 " "Found 1 design units, including 1 entities, in source file ads131a0x.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADS131A0X " "Found entity 1: ADS131A0X" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753228234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753228234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master " "Found entity 1: SPI_Master" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753228236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753228236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heartbeat.v 1 1 " "Found 1 design units, including 1 entities, in source file heartbeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 heartbeat " "Found entity 1: heartbeat" {  } { { "heartbeat.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/heartbeat.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753228237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753228237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_synthesizer.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_synthesizer " "Found entity 1: clock_synthesizer" {  } { { "clock_synthesizer.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/clock_synthesizer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753228239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753228239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 spi_sclk_generator.v(21) " "Verilog HDL Expression warning at spi_sclk_generator.v(21): truncated literal to match 3 bits" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/spi_sclk_generator.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1749753228240 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 spi_sclk_generator.v(22) " "Verilog HDL Expression warning at spi_sclk_generator.v(22): truncated literal to match 3 bits" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/spi_sclk_generator.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1749753228240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_sclk_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_sclk_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_sclk_generator " "Found entity 1: spi_sclk_generator" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/spi_sclk_generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753228241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753228241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADS131A0X " "Elaborating entity \"ADS131A0X\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749753228291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Master SPI_Master:SPI_Master_uut " "Elaborating entity \"SPI_Master\" for hierarchy \"SPI_Master:SPI_Master_uut\"" {  } { { "ADS131A0X.v" "SPI_Master_uut" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749753228301 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_reset_count SPI_Master.v(76) " "Verilog HDL or VHDL warning at SPI_Master.v(76): object \"adc_reset_count\" assigned a value but never read" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749753228302 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay_counter_transition_logic SPI_Master.v(77) " "Verilog HDL or VHDL warning at SPI_Master.v(77): object \"delay_counter_transition_logic\" assigned a value but never read" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749753228302 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_init_complete_flag SPI_Master.v(79) " "Verilog HDL or VHDL warning at SPI_Master.v(79): object \"adc_init_complete_flag\" assigned a value but never read" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749753228303 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_mosi_bit_count SPI_Master.v(82) " "Verilog HDL or VHDL warning at SPI_Master.v(82): object \"spi_mosi_bit_count\" assigned a value but never read" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749753228303 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_Master.v(181) " "Verilog HDL assignment warning at SPI_Master.v(181): truncated value with size 32 to match size of target (8)" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749753228307 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_Master.v(205) " "Verilog HDL assignment warning at SPI_Master.v(205): truncated value with size 32 to match size of target (8)" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749753228307 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_Master.v(228) " "Verilog HDL assignment warning at SPI_Master.v(228): truncated value with size 32 to match size of target (8)" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749753228308 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_Master.v(257) " "Verilog HDL assignment warning at SPI_Master.v(257): truncated value with size 32 to match size of target (8)" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749753228308 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SPI_Master.v(276) " "Verilog HDL Case Statement information at SPI_Master.v(276): all case item expressions in this case statement are onehot" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 276 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1749753228310 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_transaction_count SPI_Master.v(30) " "Output port \"spi_transaction_count\" at SPI_Master.v(30) has no driver" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749753228313 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synthesizer SPI_Master:SPI_Master_uut\|clock_synthesizer:uut0 " "Elaborating entity \"clock_synthesizer\" for hierarchy \"SPI_Master:SPI_Master_uut\|clock_synthesizer:uut0\"" {  } { { "SPI_Master.v" "uut0" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749753228338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synthesizer SPI_Master:SPI_Master_uut\|clock_synthesizer:uut1 " "Elaborating entity \"clock_synthesizer\" for hierarchy \"SPI_Master:SPI_Master_uut\|clock_synthesizer:uut1\"" {  } { { "SPI_Master.v" "uut1" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749753228347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartbeat heartbeat:heartbeat_uut " "Elaborating entity \"heartbeat\" for hierarchy \"heartbeat:heartbeat_uut\"" {  } { { "ADS131A0X.v" "heartbeat_uut" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749753228354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synthesizer clock_synthesizer:clock_synthesizer_uut_0 " "Elaborating entity \"clock_synthesizer\" for hierarchy \"clock_synthesizer:clock_synthesizer_uut_0\"" {  } { { "ADS131A0X.v" "clock_synthesizer_uut_0" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749753228360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1e24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1e24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1e24 " "Found entity 1: altsyncram_1e24" {  } { { "db/altsyncram_1e24.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/altsyncram_1e24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753230127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753230127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_msc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_msc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_msc " "Found entity 1: mux_msc" {  } { { "db/mux_msc.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/mux_msc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753230304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753230304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/decode_6vf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753230380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753230380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phi " "Found entity 1: cntr_phi" {  } { { "db/cntr_phi.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/cntr_phi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753230479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753230479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mgc " "Found entity 1: cmpr_mgc" {  } { { "db/cmpr_mgc.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/cmpr_mgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753230534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753230534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f9j " "Found entity 1: cntr_f9j" {  } { { "db/cntr_f9j.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/cntr_f9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753230596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753230596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9gi " "Found entity 1: cntr_9gi" {  } { { "db/cntr_9gi.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/cntr_9gi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753230671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753230671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kgc " "Found entity 1: cmpr_kgc" {  } { { "db/cmpr_kgc.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/cmpr_kgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753230712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753230712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/cntr_r2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753230764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753230764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/cmpr_ggc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753230805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753230805 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749753231210 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749753231313 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.13.02:33:54 Progress: Loading slda5d34450/alt_sld_fab_wrapper_hw.tcl " "2025.06.13.02:33:54 Progress: Loading slda5d34450/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753234768 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753237832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753237960 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753243045 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753243149 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753243251 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753243380 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753243385 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753243385 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749753244063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda5d34450/alt_sld_fab.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/ip/slda5d34450/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753244257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753244257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753244328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753244328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753244330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753244330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753244379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753244379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753244473 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753244473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753244473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749753244524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753244524 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state\[4\] GND " "Pin \"state\[4\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|state[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_2\[4\] GND " "Pin \"state_2\[4\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|state_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[6\] GND " "Pin \"spi_clock_cycles_output\[6\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[7\] GND " "Pin \"spi_clock_cycles_output\[7\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[8\] GND " "Pin \"spi_clock_cycles_output\[8\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[9\] GND " "Pin \"spi_clock_cycles_output\[9\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[10\] GND " "Pin \"spi_clock_cycles_output\[10\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[11\] GND " "Pin \"spi_clock_cycles_output\[11\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[12\] GND " "Pin \"spi_clock_cycles_output\[12\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[13\] GND " "Pin \"spi_clock_cycles_output\[13\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[14\] GND " "Pin \"spi_clock_cycles_output\[14\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[15\] GND " "Pin \"spi_clock_cycles_output\[15\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[16\] GND " "Pin \"spi_clock_cycles_output\[16\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[17\] GND " "Pin \"spi_clock_cycles_output\[17\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[18\] GND " "Pin \"spi_clock_cycles_output\[18\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[19\] GND " "Pin \"spi_clock_cycles_output\[19\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[20\] GND " "Pin \"spi_clock_cycles_output\[20\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[21\] GND " "Pin \"spi_clock_cycles_output\[21\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[22\] GND " "Pin \"spi_clock_cycles_output\[22\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[23\] GND " "Pin \"spi_clock_cycles_output\[23\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[24\] GND " "Pin \"spi_clock_cycles_output\[24\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[25\] GND " "Pin \"spi_clock_cycles_output\[25\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[26\] GND " "Pin \"spi_clock_cycles_output\[26\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[27\] GND " "Pin \"spi_clock_cycles_output\[27\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[28\] GND " "Pin \"spi_clock_cycles_output\[28\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[29\] GND " "Pin \"spi_clock_cycles_output\[29\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[30\] GND " "Pin \"spi_clock_cycles_output\[30\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock_cycles_output\[31\] GND " "Pin \"spi_clock_cycles_output\[31\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_clock_cycles_output[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[0\] GND " "Pin \"state_tracker_output\[0\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|state_tracker_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[1\] GND " "Pin \"state_tracker_output\[1\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|state_tracker_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[2\] GND " "Pin \"state_tracker_output\[2\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|state_tracker_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[3\] GND " "Pin \"state_tracker_output\[3\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|state_tracker_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[4\] GND " "Pin \"state_tracker_output\[4\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|state_tracker_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_mosi_byte_count_output\[0\] GND " "Pin \"spi_mosi_byte_count_output\[0\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_mosi_byte_count_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_mosi_byte_count_output\[1\] GND " "Pin \"spi_mosi_byte_count_output\[1\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_mosi_byte_count_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_mosi_byte_count_output\[2\] GND " "Pin \"spi_mosi_byte_count_output\[2\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_mosi_byte_count_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_mosi_byte_count_output\[3\] GND " "Pin \"spi_mosi_byte_count_output\[3\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_mosi_byte_count_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[0\] GND " "Pin \"spi_transaction_count\[0\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_transaction_count[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[1\] GND " "Pin \"spi_transaction_count\[1\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_transaction_count[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[2\] GND " "Pin \"spi_transaction_count\[2\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_transaction_count[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[3\] GND " "Pin \"spi_transaction_count\[3\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_transaction_count[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[4\] GND " "Pin \"spi_transaction_count\[4\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_transaction_count[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[5\] GND " "Pin \"spi_transaction_count\[5\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_transaction_count[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[6\] GND " "Pin \"spi_transaction_count\[6\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_transaction_count[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[7\] GND " "Pin \"spi_transaction_count\[7\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|spi_transaction_count[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[1\] GND " "Pin \"adc_init_state\[1\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|adc_init_state[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[2\] GND " "Pin \"adc_init_state\[2\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|adc_init_state[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[3\] GND " "Pin \"adc_init_state\[3\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|adc_init_state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[4\] GND " "Pin \"adc_init_state\[4\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|adc_init_state[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[5\] GND " "Pin \"adc_init_state\[5\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|adc_init_state[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[6\] GND " "Pin \"adc_init_state\[6\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|adc_init_state[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[7\] GND " "Pin \"adc_init_state\[7\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749753245924 "|ADS131A0X|adc_init_state[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749753245924 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749753246015 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749753246399 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 241 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 241 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1749753247319 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749753247361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749753247361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2608 " "Implemented 2608 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749753247623 ""} { "Info" "ICUT_CUT_TM_OPINS" "116 " "Implemented 116 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749753247623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2379 " "Implemented 2379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749753247623 ""} { "Info" "ICUT_CUT_TM_RAMS" "104 " "Implemented 104 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1749753247623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749753247623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749753247650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 13 02:34:07 2025 " "Processing ended: Fri Jun 13 02:34:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749753247650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749753247650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749753247650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749753247650 ""}
