
<link rel="stylesheet" href="style.css">


<head>
<title>
Tuo Li, Research Associate, University of New South Wales (UNSW)
</title>
</head>

<body>

<div id="outer">





<img style="float:right; margin:10px 0px 0px 0px;";
src="image001.jpg"; height="200"; >
</span>




<h1>


	Tuo Li



<br />
<br />
	<small>
	Postdoctoral researcher in computer science and engineering<br />
	<a href="http://cse.unsw.edu.au/~sridevan/">Embedded System laboratory</a>
	<br />
	<a href="https://www.unsw.edu.au">University of New South Wales (UNSW)</a>
	<br />
	<a href="mailto:tuoli@unsw.edu.au"  class="reverse">ua.ude.wsnu@ilout</a>
	</small>
</h1>






<br />

<h2>Research</h2>

I am interested in hardware/software methodology and architecture design for security and reliability of embedded processors, including:

<ul type="square">
<li>Trustworthy RISC-V processor and System-on-Chip architecture</li>
<li>Design automation for security and reliability</li>
<li>Processor architecture for soft errors</li>
<li>Temporal and spatial memory safety errors</li>
</ul>


<h2>Publication Profiles</h2>
<ul>
<li><a href="https://dblp.org/pers/hd/l/Li_0001:Tuo">dblp profile</a></li>
<li><a href="https://scholar.google.com/citations?user=x6tGFe8AAAAJ&hl=en">google scholar profile</a></li>
<!--<li><a href="http://forsyte.at/alumni/rubin/publications/">Full list of published papers</a></li>-->
</ul>

<h2>Recent Publications</h2>
<ul>
<li>Tuo Li, Muhammad Shafique, Jude Angelo Ambrose, JÃ¶rg Henkel, Sri Parameswaran:
Fine-Grained Checkpoint Recovery for Application-Specific Instruction-Set Processors. IEEE Trans. Computers 66(4): 647-660 (2017) <a href="https://li3tuo4.github.io/pub/li-tc.pdf">pdf</a></li>
<p style="font-size:11px">
<br>@ARTICLE{LSAHP17,
<br>author={T. {Li} and M. {Shafique} and J. A. {Ambrose} and J. {Henkel} and S. {Parameswaran}},
<br>journal={IEEE Transactions on Computers},
<br>title={Fine-Grained Checkpoint Recovery for Application-Specific Instruction-Set Processors},
<br>year={2017},
<br>volume={66},
<br>number={4},
<br>pages={647-660},
<br>doi={10.1109/TC.2016.2606378},
<br>ISSN={0018-9340},
<br>month={April},}
</p>
<li>Tuo Li, Jude Angelo Ambrose, Roshan G. Ragel, Sri Parameswaran:
Processor Design for Soft Errors: Challenges and State of the Art. ACM Comput. Surv. 49(3): 57:1-57:44 (2016) <a href="https://li3tuo4.github.io/pub/a57-li.pdf">pdf</a></li>
</ul>

<h2>Recent Projects on Github</h2>
<ul>
<li><a href="https://github.com/li3tuo4/rc-fpga-zcu">RISC-V Rocket-chip for Xilinx ZCU102 FPGA</a></li>
<li><a href="https://github.com/li3tuo4/rc-zcu102-tutorial">Quick tutorial for ZCU102 Port</a></li>
<!--<li><a href="http://forsyte.at/alumni/rubin/publications/">Full list of published papers</a></li>-->
</ul>

<!--
<h2>Recent Events</h2>

<div style="float: left; width: 50%;">
<ul>
<li><a href="https://www.ijcai19.org/">IJCAI 2019</a> (pc)</li>
<li><a href="https://icaps19.icaps-conference.org/cfp.html">ICAPS 2019</a> (pc) </li>
<li><a href="http://aamas2019.encs.concordia.ca/">AAMAS 2019</a> (spc)</li>
<li><a href="https://aaai.org/Conferences/AAAI-19/">AAAI 2019</a> (spc)</li>
<li><a href="http://www.dis.uniroma1.it/~kr18actions/">ACTIONS@KR</a> (co-chair)</li>
<li><a href="http://reasoning.eas.asu.edu/kr2018/">KR 2018</a> (pc)</li>
<li><a href="http://www.aaai.org/Conferences/AAAI/aaai18.php">AAAI 2018</a> (pc)</li>
<li><a href="http://celweb.vuse.vanderbilt.edu/aamas18/">AAMAS 2018</a> (pc)</li>


</ul>
</div>
<div style="float: right; width: 50%;">
<ul>
<li><a href="http://projects.lsv.ens-cachan.fr/sr18/">SR 2018</a> (pc)</li>
<li><a href="http://www.ijcai-18.org/">IJCAI 2018</a> (pc)</li>
<li><a href="http://ictcs2017.unina.it/">ICTCS 2017</a> (co-chair and co-organiser)</li>
<li><a href="http://sr2017.csc.liv.ac.uk/">SR 2017</a> (co-chair)</li>
<li><a href="http://cilc2017.unina.it/">CILC 2017</a> (co-organiser)</li>
<li><a href="https://sites.google.com/site/fmai2017homepage/home">FMAI 2017</a> (co-chair and -organiser)</li>
<li><a href="http://ijcai-17.org/">IJCAI 2017</a> (pc)</li>
<li><a href="http://www.aaai.org/Conferences/AAAI/aaai17.php">AAAI 2017</a> (pc)</li>
    </ul>
</div>
-->


<h2>Advised Undergraudate Research Projects</h2>
<div>
<ul type="square">
<li>Yikai Wang, Memory isolation in multi-core RISC-V System-on-Chip, Summer Research Project, University of New South Wales,
November 2018</li>
<li>Jing Gong, Hardware memory address remapping for RISC-V processor, Summer Research Project, University of New South Wales,
November 2018</li>
<li>William Miles, Architectural support for spatial memory error checking in RISC-V processor, Summer Research Project, University of New South Wales,
November 2018</li>
<li>Aaron Lai, A study of instruction set customization in different RISC-V processor variants and tools, Taste of Research, University of New South Wales,
November 2017</li>
</ul>
</div>
<div>


<h2>Address</h2>
<div>
<dl>

<dd><a href="http://www.cse.unsw.edu.au/about-us/contact-us/unsw-map/">School of Computer Science and Engineering </a><br /><a href="http://www.unsw.edu.au"> University of New South Wales </a><br /> Sydney <br /> NSW 2052, AUSTRALIA. <br /><br /></dd>
</div>

<!-- Global site tag (gtag.js) - Google Analytics -->
<script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');
  ga('create', 'UA-134744460-1', 'auto');
  ga('send', 'pageview');
</script>



</body>
