Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Feb 22 12:21:20 2025
| Host         : zen running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file xilinx_pcie4_uscale_ep_utilization_placed.rpt -pb xilinx_pcie4_uscale_ep_utilization_placed.pb
| Design       : xilinx_pcie4_uscale_ep
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 2804 |     0 |          0 |    230400 |  1.22 |
|   LUT as Logic             | 2793 |     0 |          0 |    230400 |  1.21 |
|   LUT as Memory            |   11 |     0 |          0 |    101760 |  0.01 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |   11 |     0 |            |           |       |
| CLB Registers              | 6296 |     0 |          0 |    460800 |  1.37 |
|   Register as Flip Flop    | 6296 |     0 |          0 |    460800 |  1.37 |
|   Register as Latch        |    0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |   69 |     0 |          0 |     28800 |  0.24 |
| F7 Muxes                   |    0 |     0 |          0 |    115200 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     57600 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 932   |          Yes |           - |        Reset |
| 93    |          Yes |         Set |            - |
| 5205  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  885 |     0 |          0 |     28800 |  3.07 |
|   CLBL                                     |  671 |     0 |            |           |       |
|   CLBM                                     |  214 |     0 |            |           |       |
| LUT as Logic                               | 2793 |     0 |          0 |    230400 |  1.21 |
|   using O5 output only                     |   87 |       |            |           |       |
|   using O6 output only                     | 1921 |       |            |           |       |
|   using O5 and O6                          |  785 |       |            |           |       |
| LUT as Memory                              |   11 |     0 |          0 |    101760 |  0.01 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
|   LUT as Shift Register                    |   11 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   11 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| CLB Registers                              | 6296 |     0 |          0 |    460800 |  1.37 |
|   Register driven from within the CLB      | 2672 |       |            |           |       |
|   Register driven from outside the CLB     | 3624 |       |            |           |       |
|     LUT in front of the register is unused | 3214 |       |            |           |       |
|     LUT in front of the register is used   |  410 |       |            |           |       |
| Unique Control Sets                        |  217 |       |          0 |     57600 |  0.38 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   30 |     0 |          0 |       312 |  9.62 |
|   RAMB36/FIFO*    |   22 |     0 |          0 |       312 |  7.05 |
|     RAMB36E2 only |   22 |       |            |           |       |
|   RAMB18          |   16 |     0 |          0 |       624 |  2.56 |
|     RAMB18E2 only |   16 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        96 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1728 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    8 |     8 |          0 |       360 |  2.22 |
| HPIOB_M          |    4 |     4 |          0 |       144 |  2.78 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    4 |     4 |          0 |       144 |  2.78 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       208 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        32 |  0.00 |
| BUFG_GT    |    9 |     0 |          0 |       144 |  6.25 |
| BUFG_PS    |    0 |     0 |          0 |        96 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        64 |  0.00 |
| PLL        |    0 |     0 |          0 |        16 |  0.00 |
| MMCM       |    0 |     0 |          0 |         8 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    4 |     4 |          0 |        20 | 20.00 |
| GTHE4_COMMON    |    1 |     0 |          0 |         5 | 20.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PCIE40E4        |    1 |     1 |          0 |         2 | 50.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 5205 |            Register |
| LUT6          | 1171 |                 CLB |
| FDCE          |  932 |            Register |
| LUT3          |  634 |                 CLB |
| LUT5          |  607 |                 CLB |
| LUT2          |  600 |                 CLB |
| LUT4          |  513 |                 CLB |
| FDSE          |   93 |            Register |
| CARRY8        |   69 |                 CLB |
| FDPE          |   66 |            Register |
| LUT1          |   53 |                 CLB |
| RAMB36E2      |   22 |            BLOCKRAM |
| RAMB18E2      |   16 |            BLOCKRAM |
| BUFG_GT       |    9 |               Clock |
| OBUF          |    8 |                 I/O |
| SRL16E        |    7 |                 CLB |
| BUFG_GT_SYNC  |    5 |               Clock |
| SRLC32E       |    4 |                 CLB |
| GTHE4_CHANNEL |    4 |            Advanced |
| PCIE40E4      |    1 |            Advanced |
| IBUFDS_GTE4   |    1 |                 I/O |
| GTHE4_COMMON  |    1 |            Advanced |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------+------+
|       Ref Name      | Used |
+---------------------+------+
| pcie4_uscale_plus_0 |    1 |
+---------------------+------+


