Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Aug 13 21:00:51 2020
| Host         : DCOMP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_controller_top_control_sets_placed.rpt
| Design       : fpga_controller_top
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             120 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                        Enable Signal                       |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | float_valve_high_input_conditioned/M_ctr_q[0]_i_2_n_0      | float_valve_high_input_conditioned/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | float_valve_low_input_conditioned/M_ctr_q[0]_i_2__2_n_0    | float_valve_low_input_conditioned/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | mc_fresh_water_input_conditioned/sel                       | mc_fresh_water_input_conditioned/sync/M_pipe_q_reg[1]_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | mc_pump_off_input_conditioned/polor_relay_OBUF[0]          | mc_pump_off_input_conditioned/sync/M_pipe_q_reg[1]_0      |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | mc_pump_on_input_conditioned/M_ctr_q[0]_i_2__1_n_0         | mc_pump_on_input_conditioned/sync/M_pipe_q_reg[1]_0       |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | mc_waste_water_input_conditioned/waste_water_relay_OBUF[0] | mc_waste_water_input_conditioned/sync/clear               |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                            |                                                           |               86 |            326 |         3.79 |
+----------------+------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


