// Seed: 2969904606
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  logic [7:0] id_8;
  wire id_9;
  always @(posedge id_8[(1)]) begin : LABEL_0
    fork
      repeat (id_2) #1;
    join
  end
  wire id_10;
  always disable id_11;
endmodule
module module_1 (
    output tri id_0,
    input  wor id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
