
---------- Begin Simulation Statistics ----------
final_tick                               2541811534500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 203401                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   203400                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.63                       # Real time elapsed on the host
host_tick_rate                              572100582                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195870                       # Number of instructions simulated
sim_ops                                       4195870                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011802                       # Number of seconds simulated
sim_ticks                                 11801689500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.394547                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  326568                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               559244                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2711                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             70645                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            899951                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              39992                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          163311                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           123319                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1083328                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65464                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26677                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195870                       # Number of instructions committed
system.cpu.committedOps                       4195870                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.622102                       # CPI: cycles per instruction
system.cpu.discardedOps                        225561                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   610990                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1458874                       # DTB hits
system.cpu.dtb.data_misses                       7950                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   409478                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       855904                       # DTB read hits
system.cpu.dtb.read_misses                       7128                       # DTB read misses
system.cpu.dtb.write_accesses                  201512                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602970                       # DTB write hits
system.cpu.dtb.write_misses                       822                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18172                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3492975                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1064082                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665343                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16804736                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177869                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  905388                       # ITB accesses
system.cpu.itb.fetch_acv                          348                       # ITB acv
system.cpu.itb.fetch_hits                      900060                       # ITB hits
system.cpu.itb.fetch_misses                      5328                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10878247500     92.14%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9758000      0.08%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17643500      0.15%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               900480000      7.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11806129000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8005293500     67.81%     67.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3800835500     32.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23589610                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85418      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541375     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839306     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592598     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195870                       # Class of committed instruction
system.cpu.quiesceCycles                        13769                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6784874                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313533                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22775456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22775456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22775456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22775456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116797.210256                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116797.210256                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116797.210256                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116797.210256                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13010492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13010492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13010492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13010492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66720.471795                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66720.471795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66720.471795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66720.471795                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22425959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22425959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116801.869792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116801.869792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12810995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12810995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66723.932292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66723.932292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.267968                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539399985000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.267968                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204248                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204248                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128492                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34847                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86841                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34254                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28996                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87431                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40956                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       261631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       261631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11148800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11148800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6695488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6695921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17855985                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       4800                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157798                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002820                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053029                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157353     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     445      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157798                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823073039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376317250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          463405000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5590976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4476544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10067520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5590976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5590976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473743696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         379313826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             853057522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473743696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473743696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188973621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188973621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188973621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473743696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        379313826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1042031143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000139882750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7344                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7344                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407214                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111929                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157305                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121463                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157305                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121463                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10608                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2248                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5772                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2004749500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4755318250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13665.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32415.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103896                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80431                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157305                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121463                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.644568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.308097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.932523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34577     42.40%     42.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24212     29.69%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9962     12.22%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4612      5.66%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2488      3.05%     93.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1378      1.69%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          912      1.12%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          636      0.78%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2766      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81543                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.973584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.376522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.456646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1306     17.78%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5558     75.68%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           287      3.91%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            91      1.24%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.59%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7344                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.229167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.214377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.724967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6592     89.76%     89.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      1.38%     91.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              437      5.95%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              152      2.07%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.79%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7344                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9388608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  678912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7627968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10067520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7773632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       795.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       646.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    853.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    658.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11801684500                       # Total gap between requests
system.mem_ctrls.avgGap                      42335.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4943936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7627968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418917647.341933548450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376613195.932667076588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 646345423.678533434868                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69946                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121463                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2514433000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2240885250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290088112250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28782.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32037.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2388283.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315266700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167541660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560682780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310683960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     931179600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5159918160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        186654720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7631927580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.680933                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    434856250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    393900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10972933250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267050280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141914025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486733800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311472180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     931179600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5103685380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        234008640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7476043905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.472344                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    557027500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    393900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10850762000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11794489500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1562524                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1562524                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1562524                       # number of overall hits
system.cpu.icache.overall_hits::total         1562524                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87432                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87432                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87432                       # number of overall misses
system.cpu.icache.overall_misses::total         87432                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5373654000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5373654000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5373654000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5373654000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1649956                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1649956                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1649956                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1649956                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.052991                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052991                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.052991                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052991                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61460.952512                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61460.952512                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61460.952512                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61460.952512                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86841                       # number of writebacks
system.cpu.icache.writebacks::total             86841                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87432                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87432                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87432                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87432                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5286223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5286223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5286223000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5286223000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.052991                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.052991                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.052991                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.052991                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60460.963949                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60460.963949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60460.963949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60460.963949                       # average overall mshr miss latency
system.cpu.icache.replacements                  86841                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1562524                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1562524                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87432                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87432                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5373654000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5373654000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1649956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1649956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.052991                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052991                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61460.952512                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61460.952512                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87432                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87432                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5286223000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5286223000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.052991                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.052991                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60460.963949                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60460.963949                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.782807                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1585900                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86919                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.245723                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.782807                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995670                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995670                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3387343                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3387343                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1318324                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1318324                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1318324                       # number of overall hits
system.cpu.dcache.overall_hits::total         1318324                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105750                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105750                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105750                       # number of overall misses
system.cpu.dcache.overall_misses::total        105750                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6770553000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6770553000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6770553000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6770553000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1424074                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1424074                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1424074                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1424074                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074259                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074259                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074259                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074259                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64024.141844                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64024.141844                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64024.141844                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64024.141844                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34671                       # number of writebacks
system.cpu.dcache.writebacks::total             34671                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36679                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36679                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36679                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36679                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69071                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69071                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4391392500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4391392500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4391392500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4391392500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048502                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048502                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048502                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048502                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63577.948777                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63577.948777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63577.948777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63577.948777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68922                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       787423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          787423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3293071500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3293071500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       836703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       836703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058898                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058898                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66823.691153                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66823.691153                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40061                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40061                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2669474000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2669474000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047880                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047880                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66635.231272                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66635.231272                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530901                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530901                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477481500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477481500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096140                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096140                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61581.043032                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61581.043032                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721918500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721918500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59356.032403                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59356.032403                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63801000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63801000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71365.771812                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71365.771812                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62907000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62907000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079957                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079957                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70365.771812                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70365.771812                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541811534500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.277136                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379864                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68922                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.020661                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.277136                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2962684                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2962684                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548384330500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 952759                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748864                       # Number of bytes of host memory used
host_op_rate                                   952744                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.52                       # Real time elapsed on the host
host_tick_rate                              662944107                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6213319                       # Number of instructions simulated
sim_ops                                       6213319                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004323                       # Number of seconds simulated
sim_ticks                                  4323401000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             43.394932                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   89844                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               207038                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                900                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20267                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            282038                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16962                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           82577                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            65615                       # Number of indirect misses.
system.cpu.branchPred.lookups                  349964                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27206                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11008                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1276151                       # Number of instructions committed
system.cpu.committedOps                       1276151                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.714878                       # CPI: cycles per instruction
system.cpu.discardedOps                         64671                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57055                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       415347                       # DTB hits
system.cpu.dtb.data_misses                       1511                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36622                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       249399                       # DTB read hits
system.cpu.dtb.read_misses                       1255                       # DTB read misses
system.cpu.dtb.write_accesses                   20433                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      165948                       # DTB write hits
system.cpu.dtb.write_misses                       256                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 758                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1029717                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            293345                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           180514                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6499430                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.148923                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  151977                       # ITB accesses
system.cpu.itb.fetch_acv                           63                       # ITB acv
system.cpu.itb.fetch_hits                      150640                       # ITB hits
system.cpu.itb.fetch_misses                      1337                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.35%      4.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.56% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2982     79.58%     84.15% # number of callpals executed
system.cpu.kern.callpal::rdps                     104      2.78%     86.92% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.95% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.98% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.16%     93.14% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.34% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.52%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3747                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5451                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1324     40.86%     40.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.70% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1889     58.30%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3240                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1323     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1323     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2673                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2852595000     65.94%     65.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                39872500      0.92%     66.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4813500      0.11%     66.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1428495000     33.02%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4325776000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999245                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.700371                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.825000                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 206                      
system.cpu.kern.mode_good::user                   206                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               394                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 206                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.522843                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.686667                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3816057000     88.22%     88.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            509719000     11.78%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8569198                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21462      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  803130     62.93%     64.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2340      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 250989     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165413     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30575      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1276151                       # Class of committed instruction
system.cpu.quiesceCycles                        77604                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2069768                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          117                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        150231                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2212281675                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2212281675                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2212281675                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2212281675                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118525.672381                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118525.672381                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118525.672381                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118525.672381                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           480                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    68.571429                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1277994251                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1277994251                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1277994251                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1277994251                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68470.091133                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68470.091133                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68470.091133                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68470.091133                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4716483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4716483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115036.170732                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115036.170732                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2666483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2666483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65036.170732                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65036.170732                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2207565192                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2207565192                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118533.354381                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118533.354381                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1275327768                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1275327768                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68477.650773                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68477.650773                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50480                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27335                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41600                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6141                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6442                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6442                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41601                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8410                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       124802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       124802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 208348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5324864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5324864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1505280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1506759                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8023559                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             75973                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001487                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038538                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75860     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     113      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               75973                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1503500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           432583591                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              10.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81425250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          221024750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2662464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         947776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3610240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2662464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2662464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1749440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1749440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27335                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27335                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         615826290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         219220008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             835046298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    615826290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        615826290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      404644399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            404644399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      404644399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        615826290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        219220008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1239690697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000092326500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4181                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4181                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              153752                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64197                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56410                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68893                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56410                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68893                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2896                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   807                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3313                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    854465000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  267570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1857852500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15967.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34717.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        71                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38056                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48115                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56410                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68893                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    220                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.636528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.196249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.661236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14469     40.83%     40.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10626     29.99%     70.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4484     12.65%     83.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1948      5.50%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1085      3.06%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          559      1.58%     93.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          321      0.91%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          271      0.76%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1673      4.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35436                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.800048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.787484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.361979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1171     28.01%     28.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              33      0.79%     28.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             94      2.25%     31.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           424     10.14%     41.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2012     48.12%     89.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           293      7.01%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            66      1.58%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            33      0.79%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            17      0.41%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            14      0.33%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            12      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             2      0.05%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4181                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.285099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.265528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.853106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3573     85.46%     85.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              275      6.58%     92.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              200      4.78%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               77      1.84%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.72%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.26%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.10%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.19%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4181                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3424896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  185344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4357632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3610240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4409152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1007.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    835.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1019.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4323401000                       # Total gap between requests
system.mem_ctrls.avgGap                      34503.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2480128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       944768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4357632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 573652085.476225733757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 218524259.026632040739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1007917609.308042407036                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41601                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68893                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1328775250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    529077250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 109420057750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31940.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35726.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1588260.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            145163340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             77144760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           216784680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          186792480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     341125200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1880029290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         78686400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2925726150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        676.718664                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    187828500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    144300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3995655500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            108128160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             57456300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           165740820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          168960960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     341125200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1865092440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         91265760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2797769640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.122402                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    221054500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    144300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3962431500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               108000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97232675                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              790000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              541000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6531996000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       442099                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           442099                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       442099                       # number of overall hits
system.cpu.icache.overall_hits::total          442099                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41601                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41601                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41601                       # number of overall misses
system.cpu.icache.overall_misses::total         41601                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2720779500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2720779500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2720779500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2720779500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       483700                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       483700                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       483700                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       483700                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.086006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.086006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.086006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.086006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65401.781207                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65401.781207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65401.781207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65401.781207                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41600                       # number of writebacks
system.cpu.icache.writebacks::total             41600                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41601                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41601                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41601                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41601                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2679178500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2679178500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2679178500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2679178500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.086006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.086006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.086006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.086006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64401.781207                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64401.781207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64401.781207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64401.781207                       # average overall mshr miss latency
system.cpu.icache.replacements                  41600                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       442099                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          442099                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41601                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41601                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2720779500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2720779500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       483700                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       483700                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.086006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.086006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65401.781207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65401.781207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2679178500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2679178500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.086006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.086006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64401.781207                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64401.781207                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997514                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              503390                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41600                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.100721                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997514                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1009001                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1009001                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       380016                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           380016                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       380016                       # number of overall hits
system.cpu.dcache.overall_hits::total          380016                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21760                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21760                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21760                       # number of overall misses
system.cpu.dcache.overall_misses::total         21760                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1447560000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1447560000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1447560000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1447560000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       401776                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       401776                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       401776                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       401776                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054160                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054160                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054160                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66523.897059                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66523.897059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66523.897059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66523.897059                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8711                       # number of writebacks
system.cpu.dcache.writebacks::total              8711                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7247                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14513                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14513                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14513                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14513                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    978355000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    978355000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    978355000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    978355000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91336000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91336000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036122                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67412.319989                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67412.319989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67412.319989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67412.319989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102740.157480                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102740.157480                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14811                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       232774                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          232774                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    683610000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    683610000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       242233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       242233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72270.853156                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72270.853156                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1394                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1394                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    587994000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    587994000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91336000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91336000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033294                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033294                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72906.881587                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72906.881587                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194746.268657                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194746.268657                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    763950000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    763950000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159543                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159543                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62104.706934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62104.706934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5853                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5853                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6448                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6448                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    390361000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    390361000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60539.857320                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60539.857320                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23143000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23143000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057428                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057428                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75878.688525                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75878.688525                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22838000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22838000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057428                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057428                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74878.688525                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74878.688525                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5192                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5192                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5192                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5192                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6572796000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              367174                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14811                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.790629                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          630                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            839369                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           839369                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2869458986000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 277789                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749888                       # Number of bytes of host memory used
host_op_rate                                   277789                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1766.82                       # Real time elapsed on the host
host_tick_rate                              181724399                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   490803240                       # Number of instructions simulated
sim_ops                                     490803240                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.321075                       # Number of seconds simulated
sim_ticks                                321074655500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             34.387117                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                26365288                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             76671994                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2147                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1755147                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         135609729                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           12524911                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        32933058                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         20408147                       # Number of indirect misses.
system.cpu.branchPred.lookups               147798920                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5493554                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       346037                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   484589921                       # Number of instructions committed
system.cpu.committedOps                     484589921                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.324613                       # CPI: cycles per instruction
system.cpu.discardedOps                      20899132                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                169216233                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    172024037                       # DTB hits
system.cpu.dtb.data_misses                       2068                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                112151631                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    113690477                       # DTB read hits
system.cpu.dtb.read_misses                        650                       # DTB read misses
system.cpu.dtb.write_accesses                57064602                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    58333560                       # DTB write hits
system.cpu.dtb.write_misses                      1418                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1543                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          283488600                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         128956930                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         63425542                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        75782905                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.754938                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               141324829                       # ITB accesses
system.cpu.itb.fetch_acv                          132                       # ITB acv
system.cpu.itb.fetch_hits                   141324632                       # ITB hits
system.cpu.itb.fetch_misses                       197                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    25      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13993      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     929      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2155      0.04%      0.32% # number of callpals executed
system.cpu.kern.callpal::callsys                 1097      0.02%      0.34% # number of callpals executed
system.cpu.kern.callpal::rdunique             5377557     99.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5395757                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5398042                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      168                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5915     35.77%     35.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      58      0.35%     36.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     329      1.99%     38.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10232     61.88%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16534                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5914     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       58      0.47%     48.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      329      2.69%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5915     48.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 12216                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             313270288000     97.59%     97.59% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               109302500      0.03%     97.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               341529500      0.11%     97.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7289523500      2.27%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         321010643500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999831                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.578088                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.738841                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2075                      
system.cpu.kern.mode_good::user                  2075                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2180                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2075                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.951835                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.975323                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        30574926000      9.52%      9.52% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         290435717500     90.48%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       25                       # number of times the context was actually changed
system.cpu.numCycles                        641894006                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       168                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            22265115      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               270048012     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13422      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1308      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              128441194     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              58334571     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               534      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              518      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5485239      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                484589921                       # Class of committed instruction
system.cpu.quiesceCycles                       255305                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       566111101                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4657152                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 567                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        570                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          144                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       699086                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1397961                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        72925                       # number of demand (read+write) misses
system.iocache.demand_misses::total             72925                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        72925                       # number of overall misses
system.iocache.overall_misses::total            72925                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8597052545                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8597052545                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8597052545                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8597052545                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        72925                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           72925                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        72925                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          72925                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117888.961879                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117888.961879                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117888.961879                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117888.961879                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           773                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   14                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    55.214286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          72768                       # number of writebacks
system.iocache.writebacks::total                72768                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        72925                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        72925                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        72925                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        72925                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4946605108                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4946605108                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4946605108                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4946605108                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67831.403606                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67831.403606                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67831.403606                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67831.403606                       # average overall mshr miss latency
system.iocache.replacements                     72925                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          157                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              157                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     19600443                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     19600443                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          157                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            157                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124843.585987                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124843.585987                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          157                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     11750443                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11750443                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74843.585987                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74843.585987                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        72768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        72768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8577452102                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8577452102                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        72768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        72768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117873.956987                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117873.956987                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        72768                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        72768                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4934854665                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4934854665                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67816.274530                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67816.274530                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  72941                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                72941                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               656325                       # Number of tag accesses
system.iocache.tags.data_accesses              656325                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 582                       # Transaction distribution
system.membus.trans_dist::ReadResp             509702                       # Transaction distribution
system.membus.trans_dist::WriteReq               1302                       # Transaction distribution
system.membus.trans_dist::WriteResp              1302                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       339204                       # Transaction distribution
system.membus.trans_dist::WritebackClean       230143                       # Transaction distribution
system.membus.trans_dist::CleanEvict           129528                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq            116987                       # Transaction distribution
system.membus.trans_dist::ReadExResp           116987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         230143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        278977                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         72768                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       145864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       145864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       690429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       690429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1187439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1191207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2027500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4658048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4658048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     29458304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     29458304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5818                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     42383552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     42389370                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                76505722                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              143                       # Total snoops (count)
system.membus.snoopTraffic                       9152                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            700777                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000205                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014333                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  700633     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     144      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              700777                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3791500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3755215370                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             846443                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2131397000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1228231500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       14729152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25331648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40061696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     14729152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14729152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     21709056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21709056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          230143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          395807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              625964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       339204                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             339204                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          45874540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          78896442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             124773772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     45874540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45874540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67613733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67613733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67613733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         45874540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78896442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            192387505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    568216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    217702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    385118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000542710500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34277                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34277                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1742530                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             536255                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      625964                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     569347                       # Number of write requests accepted
system.mem_ctrls.readBursts                    625964                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   569347                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  23130                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1131                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             43733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            62101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             37004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             36459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            39766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            50587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            45723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28829                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9342514500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3014170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20645652000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15497.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34247.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       193                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   356531                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  391151                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                625964                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               569347                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  548221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    621                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       423374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.027555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.635641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.988874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       215917     51.00%     51.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       122520     28.94%     79.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        38740      9.15%     89.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15006      3.54%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7862      1.86%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4167      0.98%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2692      0.64%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1989      0.47%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14481      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       423374                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.587012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.641300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4289     12.51%     12.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3664     10.69%     23.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         20600     60.10%     83.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3818     11.14%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1392      4.06%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           394      1.15%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            77      0.22%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            19      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             8      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             7      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34277                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.577180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.491883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.714264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33698     98.31%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           448      1.31%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            43      0.13%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            10      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            13      0.04%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             9      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             4      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             9      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             4      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             5      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34277                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               38581376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1480320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36365824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40061696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36438208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       120.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    124.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  321071483000                       # Total gap between requests
system.mem_ctrls.avgGap                     268609.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     13932928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     24647552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36365824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 43394667.755082279444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76765797.542061060667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2790.628237550192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113262829.616272851825                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       230143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       395807                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       569347                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7612483500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13031916000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1252500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7597630494750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33077.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32924.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     89464.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13344463.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1839756660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            977861445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2453296860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1614613860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25345295040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101241314370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38036823840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       171508962075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.171599                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  97944617250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10721360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 212408678250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1183090860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            628842885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1850937900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1351473660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25345295040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      61989511530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      71090973600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       163440125475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.040881                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 184189443500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10721360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 126163852000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  739                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 739                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74070                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74070                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2692                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       145850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       145850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  149618                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1514                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5818                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4658408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4658408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4664226                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1125500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            73082000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2466000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           380047545                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2599500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 336                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           168                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283688.283008                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          168    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             168                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    320940255500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    134400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    144349013                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        144349013                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    144349013                       # number of overall hits
system.cpu.icache.overall_hits::total       144349013                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       230142                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         230142                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       230142                       # number of overall misses
system.cpu.icache.overall_misses::total        230142                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15320793000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15320793000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15320793000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15320793000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    144579155                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    144579155                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    144579155                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    144579155                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001592                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001592                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001592                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001592                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66571.043095                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66571.043095                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66571.043095                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66571.043095                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       230143                       # number of writebacks
system.cpu.icache.writebacks::total            230143                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       230142                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       230142                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       230142                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       230142                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  15090650000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15090650000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  15090650000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15090650000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001592                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001592                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001592                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001592                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65571.038750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65571.038750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65571.038750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65571.038750                       # average overall mshr miss latency
system.cpu.icache.replacements                 230143                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    144349013                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       144349013                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       230142                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        230142                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15320793000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15320793000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    144579155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    144579155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001592                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001592                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66571.043095                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66571.043095                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       230142                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       230142                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  15090650000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15090650000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001592                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001592                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65571.038750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65571.038750                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           144587453                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            230655                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            626.855923                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         289388453                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        289388453                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    155328311                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        155328311                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    155328311                       # number of overall hits
system.cpu.dcache.overall_hits::total       155328311                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       491656                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         491656                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       491656                       # number of overall misses
system.cpu.dcache.overall_misses::total        491656                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31699463500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31699463500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31699463500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31699463500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    155819967                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    155819967                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    155819967                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    155819967                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003155                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003155                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003155                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003155                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64474.883862                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64474.883862                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64474.883862                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64474.883862                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       266436                       # number of writebacks
system.cpu.dcache.writebacks::total            266436                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        98575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        98575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        98575                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        98575                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       393081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       393081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       393081                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       393081                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1884                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1884                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25267711500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25267711500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25267711500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25267711500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91193500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91193500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002523                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002523                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002523                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002523                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64281.182504                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64281.182504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64281.182504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64281.182504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 48404.193206                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 48404.193206                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 395807                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    107993112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       107993112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       276558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        276558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18748917000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18748917000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    108269670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    108269670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67793.797323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67793.797323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       276076                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       276076                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          582                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          582                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18438690000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18438690000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91193500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91193500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66788.456802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66788.456802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156689.862543                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156689.862543                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     47335199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       47335199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215098                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215098                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12950546500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12950546500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     47550297                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     47550297                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004524                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004524                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60207.656510                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60207.656510                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        98093                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        98093                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       117005                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       117005                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1302                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1302                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6829021500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6829021500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58365.210888                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58365.210888                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     10774617                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     10774617                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2750                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2750                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    216595000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    216595000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     10777367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     10777367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000255                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000255                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78761.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78761.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2744                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2744                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    213471000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    213471000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000255                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000255                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77795.553936                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77795.553936                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     10777348                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     10777348                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     10777348                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     10777348                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 321074655500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           177345751                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            396831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            446.904982                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          516                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         355145171                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        355145171                       # Number of data accesses

---------- End Simulation Statistics   ----------
