hdl_lib_name = vcu110_board
hdl_library_clause_name = vcu110_board_lib
hdl_lib_uses_synth = common technology tech_pll
hdl_lib_uses_sim =
hdl_lib_technology = ip_xcvu190
hdl_lib_include_ip =

synth_files =
    src/vhdl/vcu110_board_pkg.vhd
    src/vhdl/vcu110_board_clk125_pll.vhd
    src/vhdl/vcu110_board_wdi_extend.vhd
    src/vhdl/vcu110_board_node_ctrl.vhd
    src/vhdl/ctrl_vcu110_board.vhd
    src/vhdl/vcu110_board_peripherals_pkg.vhd

test_bench_files =
    tb/vhdl/tb_vcu110_board_node_ctrl.vhd

[modelsim_project_file]


[vivado_project_file]

