{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640092364560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640092364567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 15:12:44 2021 " "Processing started: Tue Dec 21 15:12:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640092364567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092364567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092364567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640092365118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640092365118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project1-Behavioral " "Found design unit 1: project1-Behavioral" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640092376016 ""} { "Info" "ISGN_ENTITY_NAME" "1 project1 " "Found entity 1: project1" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640092376016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376016 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Vhdl2.vhd " "Can't analyze file -- file Vhdl2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1640092376023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project1 " "Elaborating entity \"project1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640092376145 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld project1.vhd(68) " "VHDL Process Statement warning at project1.vhd(68): inferring latch(es) for signal or variable \"ld\", which holds its previous value in one or more paths through the process" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640092376147 "|project1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BCD1 project1.vhd(68) " "VHDL Process Statement warning at project1.vhd(68): inferring latch(es) for signal or variable \"BCD1\", which holds its previous value in one or more paths through the process" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640092376147 "|project1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BCD project1.vhd(68) " "VHDL Process Statement warning at project1.vhd(68): inferring latch(es) for signal or variable \"BCD\", which holds its previous value in one or more paths through the process" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640092376147 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[0\] project1.vhd(68) " "Inferred latch for \"BCD\[0\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376147 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[1\] project1.vhd(68) " "Inferred latch for \"BCD\[1\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376147 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[2\] project1.vhd(68) " "Inferred latch for \"BCD\[2\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376147 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[3\] project1.vhd(68) " "Inferred latch for \"BCD\[3\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376147 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[4\] project1.vhd(68) " "Inferred latch for \"BCD\[4\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376147 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[5\] project1.vhd(68) " "Inferred latch for \"BCD\[5\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376148 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[6\] project1.vhd(68) " "Inferred latch for \"BCD\[6\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376148 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD1\[0\] project1.vhd(68) " "Inferred latch for \"BCD1\[0\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376148 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD1\[1\] project1.vhd(68) " "Inferred latch for \"BCD1\[1\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376148 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD1\[2\] project1.vhd(68) " "Inferred latch for \"BCD1\[2\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376148 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD1\[3\] project1.vhd(68) " "Inferred latch for \"BCD1\[3\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376148 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD1\[4\] project1.vhd(68) " "Inferred latch for \"BCD1\[4\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376148 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD1\[5\] project1.vhd(68) " "Inferred latch for \"BCD1\[5\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376148 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD1\[6\] project1.vhd(68) " "Inferred latch for \"BCD1\[6\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376148 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld project1.vhd(68) " "Inferred latch for \"ld\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092376148 "|project1"}
{ "Warning" "WSGN_SEARCH_FILE" "servo.vhd 2 1 " "Using design file servo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-rtl " "Found design unit 1: servo-rtl" {  } { { "servo.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/servo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640092376164 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "servo.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/servo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640092376164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640092376164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo servo:sel " "Elaborating entity \"servo\" for hierarchy \"servo:sel\"" {  } { { "project1.vhd" "sel" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640092376164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD\[0\]\$latch " "Latch BCD\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[1\] " "Ports D and ENA on the latch are fed by the same signal n2\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640092376644 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640092376644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD\[1\]\$latch " "Latch BCD\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[2\] " "Ports D and ENA on the latch are fed by the same signal n2\[2\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640092376644 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640092376644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD\[2\]\$latch " "Latch BCD\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[2\] " "Ports D and ENA on the latch are fed by the same signal n2\[2\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640092376644 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640092376644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD\[3\]\$latch " "Latch BCD\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[1\] " "Ports D and ENA on the latch are fed by the same signal n2\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640092376644 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640092376644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD\[4\]\$latch " "Latch BCD\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[2\] " "Ports D and ENA on the latch are fed by the same signal n2\[2\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640092376644 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640092376644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD\[5\]\$latch " "Latch BCD\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[1\] " "Ports D and ENA on the latch are fed by the same signal n2\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640092376644 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640092376644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD\[6\]\$latch " "Latch BCD\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[1\] " "Ports D and ENA on the latch are fed by the same signal n2\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640092376644 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640092376644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD1\[0\]\$latch " "Latch BCD1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n1\[1\] " "Ports D and ENA on the latch are fed by the same signal n1\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640092376644 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640092376644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD1\[1\]\$latch " "Latch BCD1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n1\[2\] " "Ports D and ENA on the latch are fed by the same signal n1\[2\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640092376644 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640092376644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD1\[2\]\$latch " "Latch BCD1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n1\[2\] " "Ports D and ENA on the latch are fed by the same signal n1\[2\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640092376644 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640092376644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD1\[3\]\$latch " "Latch BCD1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n1\[1\] " "Ports D and ENA on the latch are fed by the same signal n1\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640092376644 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640092376644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD1\[4\]\$latch " "Latch BCD1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n1\[2\] " "Ports D and ENA on the latch are fed by the same signal n1\[2\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640092376644 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640092376644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD1\[5\]\$latch " "Latch BCD1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n1\[1\] " "Ports D and ENA on the latch are fed by the same signal n1\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640092376644 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640092376644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD1\[6\]\$latch " "Latch BCD1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n1\[1\] " "Ports D and ENA on the latch are fed by the same signal n1\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640092376644 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640092376644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld " "Latch ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[4\] " "Ports D and ENA on the latch are fed by the same signal n2\[4\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640092376644 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640092376644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640092376857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640092377560 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640092377560 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "227 " "Implemented 227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640092377630 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640092377630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "206 " "Implemented 206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640092377630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640092377630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640092377693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 15:12:57 2021 " "Processing ended: Tue Dec 21 15:12:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640092377693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640092377693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640092377693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640092377693 ""}
