---
title: RISC-Væµ‹è¯•
date: 2023-05-15 15:30:47
tags: RISC-V
---

RISC-V å¤„ç†å™¨éªŒè¯
<!--more-->

[TOC]
## å¤„ç†å™¨æ ¸éªŒè¯çš„æ–¹æ³•

1. éªŒè¯ç›®æ ‡ï¼šéªŒè¯å¤„ç†å™¨å¾®æ¶æ„è®¾è®¡ï¼Œæ˜¯å¦ç¬¦åˆ RISC-V æ‰‹å†Œçš„è§„èŒƒï¼Œä¿è¯å¤„ç†å™¨çš„è¡Œä¸ºç¬¦åˆ RISC-V å®šä¹‰
2. éªŒè¯æ–¹æ³•ï¼ˆä»ç®€å•åˆ°å¤æ‚ï¼‰ï¼šSelf Check, Signature Comparison, Trace Log Comparison, Step and Compare

### Self Check

1. éªŒè¯æ–¹æ³•ï¼šæµ‹è¯•æ¿€åŠ±å†…åŒ…å«äº†æµ‹è¯•çš„æ­£ç¡®ç­”æ¡ˆï¼Œå¦‚æœ DUT(Device Under Test) çš„è¿è¡Œç»“æœåŒ¹é…äº‰å–ç­”æ¡ˆï¼Œåˆ™æµ‹è¯•é€šè¿‡ï¼Œå¦åˆ™ä¸é€šè¿‡  
   å…¸å‹çš„ä»£è¡¨æ˜¯ï¼š**[riscv-tests](https://github.com/riscv-software-src/riscv-tests)**
   , ç¼–å†™å®šé‡æŒ‡ä»¤ç éªŒè¯å†…æ ¸çš„åŠŸèƒ½ï¼Œ
   - åŒ…æ‹¬å„ç±»æŒ‡ä»¤çš„é€»è¾‘åŠŸèƒ½
   - æ•°æ®å†’é™©
   - åˆ†æ”¯è·³è½¬
   - æµæ°´çº¿åˆ·æ–°(refresh)ã€æš‚åœ(stall)
   - CSR æŒ‡ä»¤
2. ä¼˜ç‚¹ï¼š
   - æœ€ç®€å•å®ç°ï¼šæµ‹è¯•çš„ assmbly æ–‡ä»¶ç¼–å†™ç®€å•
   - è¿è¡Œæ–¹å¼æœ€ç®€å•ï¼šåªéœ€è¦å°† assmbly æ–‡ä»¶ç¼–è¯‘å¾—åˆ°æœºå™¨ç ï¼ŒåŠ è½½åˆ° testbench ä¸­è¿è¡Œ
   - è¿è¡Œç»“æœæœ€ç®€å•ï¼šåªæœ‰æ­£ç¡®å’Œé”™è¯¯ä¸¤ç§ç»“æœ
3. ç¼ºç‚¹ï¼š
   - æ¶‰åŠåˆ°çš„ DUT å†…éƒ¨å˜é‡ã€çŠ¶æ€æœ€å°‘
   - æ­£ç¡®ç­”æ¡ˆã€é”™è¯¯è¿‡ç¨‹ï¼šDUT æ˜¯é”™è¯¯çš„ï¼Œä½†æ˜¯å¾—åˆ°äº†è·Ÿæ­£ç¡®ç­”æ¡ˆä¸€æ ·çš„ç»“æœ
4. Self Check ä¸¾ä¾‹:
   ![Self Check Example](/Users/fujie/Pictures/typora/image-20230518180223338.png)

### Signature Comparison

1. éªŒè¯æ–¹æ³•ï¼š
   - Self Check çš„æ”¹è¿›
   - å¯ä»¥åœ¨å…³é”®æ—¶åˆ»è®°å½•å†…éƒ¨å˜é‡çš„ä¿¡æ¯åˆ° Signature ä¸­ï¼Œå°†è¯¥ Signature ä¸å‚è€ƒçš„æ¯”è¾ƒæ¥åˆ¤æ–­ DUT çš„åŠŸèƒ½  
     å…¸å‹çš„ä»£è¡¨æ˜¯ï¼š**[riscv-compliance](https://github.com/lowRISC/riscv-compliance/blob/master/doc/README.adoc)**
   - å¯ä»¥å®ŒæˆåŸºç¡€çš„åŠŸèƒ½æ€§æµ‹è¯•
2. ä¼˜ç‚¹ï¼š
   - ç›¸æ¯” Self Check åœ¨éªŒè¯çš„æ—¶å€™ï¼Œå¯ä»¥æš´éœ²æ›´å¤šå†…éƒ¨çš„ä¿¡æ¯
3. ç¼ºç‚¹ï¼š
   - æš´éœ²çš„ DUT å†…éƒ¨ä¿¡æ¯ã€çŠ¶æ€ä¹Ÿæ˜¯æœ‰é™çš„
4. Signature Comparison ä¸¾ä¾‹:
   ![Signature Comparison Example](/Users/fujie/Pictures/typora/image-20230518180427488.png)

### Trace Log Comparison

1. éªŒè¯æ–¹æ³•ï¼š
   - ä¸ reference-model è¿›è¡Œå¯¹æ¯”æ¥éªŒè¯ DUT çš„åŠŸèƒ½
   - å°†æµ‹è¯•ç”¨ä¾‹ç¼–è¯‘ï¼Œä½œä¸ºè¾“å…¥åŒæ—¶ç»™åˆ° DUT å’Œ reference-modelï¼Œ
     è¿è¡Œçš„æ—¶å€™åˆ†åˆ«è®°å½• DUT å’Œ reference-model çš„å†…éƒ¨ä¿¡æ¯åˆ° trace æ–‡ä»¶ä¸­
   - ä»¿çœŸå®Œæˆä¹‹åï¼šå°†äºŒè€…çš„ trace æ–‡ä»¶è¿›è¡Œå¯¹æ¯”ï¼Œå¦‚æœåŒ¹é…åˆ™è¡¨ç¤ºéªŒè¯é€šè¿‡
2. ä¼˜ç‚¹ï¼š
   - éªŒè¯çš„æ—¶å€™ä¼šè®°å½•å¤§é‡çš„å†…éƒ¨çŠ¶æ€ï¼Œå¦‚ï¼šå…·ä½“æŒ‡ä»¤ã€å¯„å­˜å™¨ä¿¡æ¯ã€å¤„ç†å™¨çŠ¶æ€ä¿¡æ¯ç­‰
   - ç”±äºè·Ÿ reference-model åšå¯¹æ¯”ï¼Œå› æ­¤æ¯ä¸ªæµ‹è¯•å‘é‡çš„æ­£ç¡®ç­”æ¡ˆä¸ç”¨çŸ¥é“ï¼Œå¹¶ä¸”å¯ä»¥ä½¿ç”¨ ISG(instruction Sequence Generator)
     æ¥ç”Ÿæˆéšæœºçš„æµ‹è¯•å‘é‡
3. ç¼ºç‚¹ï¼š
   - å¯¹äºå¼‚æ­¥äº‹ä»¶ï¼Œå¾ˆéš¾åšåˆ° DUT å’Œ reference-model ä¸€è‡´ï¼Œå¦‚ï¼šä¸­æ–­ã€è°ƒè¯•ã€æµæ°´çº¿æš‚åœç­‰
   - æ—¶é—´é•¿ï¼šéœ€è¦å®Œæˆæ‰€æœ‰ä»¿çœŸä¹‹åï¼Œå†å¯¹ trace æ–‡ä»¶è¿›è¡Œæ¯”è¾ƒ
   - ä»¿çœŸçš„ trace æ–‡ä»¶ä¼šå¾ˆå¤§
   - è·‘é£(runaway execution)
4. Trace Log Comparison ä¸¾ä¾‹:
   ![Trace Log Comparison](/Users/fujie/Pictures/typora/image-20230518191123232.png)

### Sync/Async Step and Compare

1. éªŒè¯æ–¹æ³•ï¼š
   - **ä¸šç•Œè´¨é‡æœ€é«˜ã€æœ€é«˜æ•ˆçš„**éªŒè¯æ–¹æ³•
   - åœ¨ Trace Log Comparison çš„åŸºç¡€ä¸Šï¼Œå°†æ¯”è¾ƒçš„è¿‡ç¨‹æ”¾åˆ°äº†ä»¿çœŸé‡Œ
   - æ¯ä¸€æ­¥éƒ½ä¼šå°† DUT è·Ÿ reference-model è¿›è¡Œæ¯”è¾ƒï¼Œå¦‚æœä¸åŒ¹é…ä¼šç›´æ¥æŠ¥é”™
2. ä¼˜ç‚¹ï¼š
   - éªŒè¯çš„æ—¶å€™ä¼šè®°å½•å¤§é‡çš„å†…éƒ¨çŠ¶æ€ï¼Œå¦‚ï¼šå…·ä½“æŒ‡ä»¤, GPR, CSR, å’Œå…¶ä»–å†…éƒ¨ä¿¡æ¯ç­‰
   - åœ¨ä»¿çœŸçš„æ—¶å€™æ¯ä¸ª cycle éƒ½å¯ä»¥æ¯”è¾ƒäºŒè€…çš„å†…éƒ¨çŠ¶æ€ï¼Œä¸éœ€è¦å­˜å‚¨ä»¿çœŸçš„ç»“æœåˆ°æ–‡ä»¶
   - å½“å¼‚æ­¥äº‹ä»¶å‘ç”Ÿçš„æ—¶å€™ï¼Œä¹Ÿå¯ä»¥å¯¹ DUT è·Ÿ reference-model è¿›è¡Œæ¯”è¾ƒ
   - å½“å‘ç°ä»¿çœŸç»“æœåŒ¹é…ä¸ä¸Šçš„æ—¶å€™ï¼Œä¼šç«‹åˆ»ç»“æŸä»¿çœŸ, èƒ½å¤Ÿå¿«é€Ÿçš„æŠ¥å‘Šé”™è¯¯
3. ç¼ºç‚¹ï¼š
   - å®ç°çš„å¤æ‚åº¦å¾ˆé«˜ï¼Œéœ€è¦å¤„ç†å¼‚æ­¥äº‹ä»¶å‘ç”Ÿæ—¶ DUT å’Œ reference-model ä¹‹é—´çš„åŒæ­¥
4. Step and Compare ä¸¾ä¾‹:
   ![Imperas Open Verification to RISC-V](https://s2.loli.net/2023/05/19/y6BxWXvJ7dhOkle.webp)

## RISC-V å¤„ç†å™¨éªŒè¯ç»„å»º

![test bench components](https://s2.loli.net/2023/05/19/trjTgvokFKhSi8V.png)

### æµ‹è¯•ç”¨ä¾‹(Test Case Suite)

#### riscv-tests

1. RISC-V åŸºé‡‘ä¼šæä¾›äº†ä¸€ç»„å¼€æºçš„æµ‹è¯•å®ä¾‹ riscv-testsï¼Œç”¨äºæµ‹è¯• RISC-V å¤„ç†å™¨çš„æŒ‡ä»¤åŠŸèƒ½
2. riscv-tests ä¸­çš„æµ‹è¯•ç¨‹åºç”±æ±‡ç¼–è¯­è¨€ç¼–å†™ï¼Œå¯ç”±ç”¨æˆ·è‡ªè¡Œé€‰æ‹©æµ‹è¯•è¦†ç›–çš„æŒ‡ä»¤é›†
3. æµ‹è¯•åŸç†ï¼š
   - ç”±å¤„ç†å™¨è¿è¡ŒæŒ‡ä»¤çš„æµ‹è¯•ç”¨ä¾‹ï¼Œå¹¶å°†æ¯ä¸€æ­¥è¿è¡Œç»“æœä¸é¢„æœŸç»“æœå¯¹æ¯”
   - å¦‚æœå¯¹æ¯”ç»“æœä¸åŒï¼Œåˆ™ TestBench æ§åˆ¶å¤„ç†å™¨è·³è½¬è‡³å¼‚å¸¸åœ°å€ï¼Œåœæ­¢æ‰§è¡Œç¨‹åºï¼Œå¹¶åœ¨ç»ˆç«¯æ‰“å° FAIL
   - å¦‚æœå¯¹æ¯”ç»“æœç›¸åŒï¼Œåˆ™å¤„ç†å™¨ç»§ç»­æ‰§è¡Œä¸‹ä¸€æ¡æŒ‡ä»¤ï¼Œç›´åˆ°æ‰€æœ‰æŒ‡ä»¤æ‰§è¡Œç»“æŸï¼ŒTestBench åœ¨ç»ˆç«¯æ‰“å° PASS
4. æµ‹è¯•çš„åŸºæœ¬æ¡†æ¶ï¼š

   - æ‰€æœ‰çš„æµ‹è¯•æ¿€åŠ±éƒ½æœ‰ä¸€ä¸ªå…±åŒçš„å…¥å£åœ°å€ï¼Œåœ¨ riscv-tests é‡Œæ˜¯ 0x800000000
   - ä» 0x800000000 ä¼šè·³åˆ° reset_vector åœ°å€ï¼Œå®Œæˆå†…éƒ¨å¯„å­˜å™¨çš„åˆå§‹åŒ–ã€å¤„ç†å™¨çŠ¶æ€çš„åˆå§‹åŒ–
   - åˆå§‹åŒ–å®Œæˆä¹‹åï¼Œè°ƒç”¨ mretï¼Œè·³è½¬åˆ°ç¬¬ä¸€ä¸ª test case åœ°å€å¼€å§‹æµ‹è¯•

   ```assmbly
        rv32ui-p-add:     file format elf32-littleriscv

        Disassembly of section .text.init:

        80000000 <_start>:
        80000000:	0500006f          	j	80000050 <reset_vector>
        ...
        80000050 <reset_vector>:
        80000050:	00000093          	li	ra,0
        80000054:	00000113          	li	sp,0
        ...
        8000017c:	01428293          	add	t0,t0,20  8000018c <test_2>
        80000180:	34129073          	csrw	mepc,t0
        80000184:	f1402573          	csrr	a0,mhartid
        80000188:	30200073          	mret   è·³åˆ°mepcåœ°å€ï¼Œ80000018C

        8000018c <test_2>:
        8000018c:	00200193          	li	gp,2
        80000190:	00000093          	li	ra,0
        80000194:	00000113          	li	sp,0
        80000198:	00208733          	add	a4,ra,sp
        8000019c:	00000393          	li	t2,0
        800001a0:	4c771663          	bne	a4,t2,8000066c <fail>
   ```

5. ä¾‹ï¼šriscv-tests ä¸­å¯¹ `ADD` æŒ‡ä»¤æµ‹è¯•ä¸‰éƒ¨åˆ†åŠŸèƒ½ï¼š

   - asm test source file:

     - åŠ æ³•æ“ä½œæ­£ç¡®æ€§
     - æº/ç›®çš„å¯„å­˜å™¨æµ‹è¯•
     - bypass

     ```asm
        file: rv32ui-p-add.S
       -------------------------------------------------------------
        Arithmetic tests
       -------------------------------------------------------------

       TEST_RR_OP( 2,  add, 0x00000000, 0x00000000, 0x00000000 );
       TEST_RR_OP( 3,  add, 0x00000002, 0x00000001, 0x00000001 );

       ....
       -------------------------------------------------------------
        Source/Destination tests
       -------------------------------------------------------------

       TEST_RR_SRC1_EQ_DEST( 17, add, 24, 13, 11 );
       TEST_RR_SRC2_EQ_DEST( 18, add, 25, 14, 11 );
       TEST_RR_SRC12_EQ_DEST( 19, add, 26, 13 );
       ....
       -------------------------------------------------------------
        Bypassing tests
       -------------------------------------------------------------

       TEST_RR_DEST_BYPASS( 20, 0, add, 24, 13, 11 );
       TEST_RR_DEST_BYPASS( 21, 1, add, 25, 14, 11 );
       TEST_RR_DEST_BYPASS( 22, 2, add, 26, 15, 11 );
       ...
       TEST_RR_ZERODEST( 38, add, 16, 30 );
     ```

     ```assembly
        file: test_macros.h
       define TEST_CASE( testnum, testreg, correctval, code... ) \
           test_ ## testnum: \
               li  TESTNUM, testnum; \
               code; \
               li  x7, MASK_XLEN(correctval); \
               bne testreg, x7, fail;

       define TEST_RR_OP( testnum, inst, result, val1, val2 ) \
           TEST_CASE( testnum, x14, result, \
             li  x1, MASK_XLEN(val1); \
             li  x2, MASK_XLEN(val2); \
             inst x14, x1, x2; \

       define RVTEST_FAIL                                                     \
            fence;                                                          \
            1:      beqz TESTNUM, 1b;                                               \
            sll TESTNUM, TESTNUM, 1;                                        \
            or TESTNUM, TESTNUM, 1;                                         \
            li a7, 93;                                                      \
            addi a0, TESTNUM, 0;                                            \
            ecall
     ```

   - compile the asm file and get dump file

     ```assembly
        file: rv32ui-p-add.dump
        init system like reset RF, set trap vectors
       ...
        test codes
       ## add test
       8000018c <test_2>:
       8000018c:	00200193          	li	gp,2
       80000190:	00000093          	li	ra,0
       80000194:	00000113          	li	sp,0
       80000198:	00208733          	add	a4,ra,sp
       8000019c:	00000393          	li	t2,0
       800001a0:	4c771663          	bne	a4,t2,8000066c <fail>
       ...
       ## source/destination test
       80000324 <test_17>:
       80000324:	01100193          	li	gp,17
       80000328:	00d00093          	li	ra,13
       8000032c:	00b00113          	li	sp,11
       80000330:	002080b3          	add	ra,ra,sp
       80000334:	01800393          	li	t2,24
       80000338:	32709a63          	bne	ra,t2,8000066c <fail>
       ...
       ## bypass test
       80000368 <test_20>:
       80000368:	01400193          	li	gp,20
       8000036c:	00000213          	li	tp,0
       80000370:	00d00093          	li	ra,13
       80000374:	00b00113          	li	sp,11
       80000378:	00208733          	add	a4,ra,sp
       8000037c:	00070313          	mv	t1,a4
       80000380:	00120213          	add	tp,tp,1  1 <_start-0x7fffffff>
       80000384:	00200293          	li	t0,2
       80000388:	fe5214e3          	bne	tp,t0,80000370 <test_20+0x8>
       8000038c:	01800393          	li	t2,24
       80000390:	2c731e63          	bne	t1,t2,8000066c <fail>

        test fail operations
       8000066c <fail>:
       8000066c:	0ff0000f          	fence
       80000670:	00018063          	beqz	gp,80000670 <fail+0x4>
       80000674:	00119193          	sll	gp,gp,0x1
       80000678:	0011e193          	or	gp,gp,1
       8000067c:	05d00893          	li	a7,93
       80000680:	00018513          	mv	a0,gp
       80000684:	00000073          	ecall
        all test pass operations
       80000688 <pass>:
       80000688:	0ff0000f          	fence
       8000068c:	00100193          	li	gp,1  all test fass, set x3 to 1
       80000690:	05d00893          	li	a7,93
       80000694:	00000513          	li	a0,0
       80000698:	00000073          	ecall
       8000069c:	c0001073          	unimp
     ```

   - test bench output
     å¦‚æœæµ‹è¯•ä¸é€šè¿‡ï¼Œä¼šæ˜¾ç¤ºä¸é€šè¿‡çš„æµ‹è¯• caseï¼Œ`case=x3>>1`
     ```assembly
        ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
        ~~~~~~~~~~~~~ Test Result Summary ~~~~~~~~~~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
        ~TESTCASE:/Users/fujie/Desktop/Developer/git_repos/hbird/e203_hbirdv2/vsim/run/../../riscv-tools/riscv-tests/isa/generated/rv32ui-p-add ~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~Total cycle_count value:      23205 ~~~~~~~~~~~~~
        ~~~~~~~~~~The valid Instruction Count:      14117 ~~~~~~~~~~~~~
        ~~~~~The test ending reached at cycle:      23165 ~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~The final x3 Reg value:          7 ~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~~ TEST_FAIL ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
        ~~~~~~~~~~######    ##       #    #     ~~~~~~~~~~~~~~~~
        ~~~~~~~~~~        ##  #      #    #     ~~~~~~~~~~~~~~~~
        ~~~~~~~~~~#####   #    #     #    #     ~~~~~~~~~~~~~~~~
        ~~~~~~~~~~       #######     #    #     ~~~~~~~~~~~~~~~~
        ~~~~~~~~~~       ##    #     #    #     ~~~~~~~~~~~~~~~~
        ~~~~~~~~~~       ##    #     #    ######~~~~~~~~~~~~~~~~
        ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
     ```

#### riscv-compliance

[riscv-compliance](https://github.com/lowRISC/riscv-compliance/blob/master/doc/README.adocintroduction)
çš„ç›®æ ‡æ˜¯æ£€æŸ¥æ­£åœ¨å¼€å‘çš„å¤„ç†å™¨æ˜¯å¦ç¬¦åˆå¼€æ”¾çš„ RISC-V æ ‡å‡†ã€‚
é€šè¿‡äº† riscv-compliance çš„è®¾è®¡ï¼Œå¯ä»¥è¢«å£°æ˜ä¸º<u>RISC-V compliant</u>
![riscv-compliance](https://s2.loli.net/2023/05/19/mpz6BZsoAC152VN.png)

1. é€‰å®šäº†æµ‹è¯•é›†ä¹‹åå¯ä»¥ç¼–è¯‘å¾—åˆ°å¯æ‰§è¡Œæ–‡ä»¶
2. åœ¨ DUT ä¸­æ‰§è¡Œå¯æ‰§è¡Œæ–‡ä»¶ï¼Œä»¿çœŸçš„æ—¶å€™ä¼šæŠŠå†…éƒ¨å˜é‡å†™åˆ°æŸä¸ªå†…å­˜ä¸­ï¼Œä»¿çœŸç»“æŸä¹‹åï¼Œä¼šæŠŠå†…å­˜é‡Œçš„æ•°æ® dump åˆ°æ–‡ä»¶ï¼Œå¾—åˆ°ä»¿çœŸçš„ signatures
3. å°† signatures è·Ÿæ­£ç¡®çš„ signatures æ¯”è¾ƒï¼Œå¦‚æœé€šè¿‡äº†åˆ™ä»£è¡¨ DUT é€šè¿‡æµ‹è¯•
4. ä»¿çœŸç»“æŸå¯ä»¥å¾—åˆ° Coverage Report

#### riscv-arch-test

[riscv-arch-test](https://github.com/riscv-non-isa/riscv-arch-test)
æ˜¯æŒ‰ç…§ RISC-V æŒ‡ä»¤é›†æ¨¡å—åŒ–åˆ†ç±»äº†çš„ä¸€ä¸ªæµ‹è¯•é›†

1. å…¶æµ‹è¯•é›†æ˜¯ç”±[Compatibility Test Generator from InCore Semiconductors](https://github.com/riscv/riscv-ctg)ç”Ÿæˆçš„
2. å‚è€ƒçš„ signatures æ˜¯æœ‰ spike ä»¿çœŸå¾—åˆ°çš„

```assmbly
 â”œâ”€â”€ env                        contains the architectural test header files
 â””â”€â”€ rv32i_m                    top level folder indicate rv32 tests for machine mode
     â”œâ”€â”€ C                      include tests and references for "C" extension
     â”‚Â Â  â””â”€â”€ src                assembly tests for "C" extension
     â”œâ”€â”€ F                      include tests and references for "rv32F" extension
     â”‚Â Â  â”œâ”€â”€ references         static references signatures for "rv32F" extension
     â”‚Â Â  â””â”€â”€ src                assembly tests for "rv32F" extension
     â”œâ”€â”€ I                      include tests and references for "I" extension
     â”‚Â Â  â””â”€â”€ src                assembly tests for "I" extension
     â”œâ”€â”€ M                      include tests and references for "M" extension
     â”‚   â””â”€â”€ src                assembly tests for "M" extension
     â”œâ”€â”€ K_unratified           include tests and references for "K" extension
     â”‚   â””â”€â”€ src                assembly tests for "K" extension
     â”œâ”€â”€ P_unratified           include tests and references for "P" extension
     â”‚   â”œâ”€â”€ references         static references signatures for "P" extension
     â”‚   â””â”€â”€ src                assembly tests for "P" extension
     â”œâ”€â”€ privilege              include tests and references for tests which require Privilege Spec
     â”‚   â””â”€â”€ src                assembly tests for tests which require Privilege Spec
     â””â”€â”€ Zifencei               include tests and references for "Zifencei" extension
         â””â”€â”€ src                assembly tests for "Zifencei" extension
 â””â”€â”€ rv64i_m                    top level folder indicate rv64 tests for machine mode
     â”œâ”€â”€ C                      include tests and references for "C" extension
     â”‚Â Â  â””â”€â”€ src                assembly tests for "C" extension
     â”œâ”€â”€ I                      include tests and references for "I" extension
     â”‚Â Â  â””â”€â”€ src                assembly tests for "I" extension
     â”œâ”€â”€ M                      include tests and references for "M" extension
     â”‚   â””â”€â”€ src                assembly tests for "M" extension
     â”œâ”€â”€ K_unratified           include tests and references for "K" extension
     â”‚   â””â”€â”€ src                assembly tests for "K" extension
     â”œâ”€â”€ P_unratified           include tests and references for "P" extension
     â”‚   â”œâ”€â”€ references         static references signatures for "P" extension
     â”‚   â””â”€â”€ src                assembly tests for "P" extension
     â”œâ”€â”€ privilege              include tests and references for tests which require Privilege Spec
     â”‚   â””â”€â”€ src                assembly tests for tests which require Privilege Spec
     â””â”€â”€ Zifencei               include tests and references for "Zifencei" extension
         â””â”€â”€ src                assembly tests for "Zifencei" extension
```

#### ğŸŒŸğŸŒŸğŸŒŸğŸŒŸimperas test suite

[imperas test suite ](https://github.com/riscv-ovpsim/imperas-riscv-tests)

1. é’ˆå¯¹ä¸åŒçš„æŒ‡ä»¤æ¨¡å—æä¾›äº†æµ‹è¯•é›†ï¼Œå¦‚ï¼šI,M,C,F,D,B,K,V,P
2. è‡ªå¸¦æ¨¡æ‹Ÿå™¨: riscvOVPsim simulators
3. èƒ½å¤Ÿç”Ÿæˆ Coverage Report
4. å‚è€ƒèµ„æ–™ä¸°å¯Œï¼ŒGitHub, YouTube ä¸Šèµ„æºè¾ƒå¤š

### æŒ‡ä»¤æµç”Ÿæˆå™¨(Instruction Stream Generators)

1. Google [ riscv-dv ](https://github.com/chipsalliance/riscv-dv): è¾ƒä¸ºç¨³å®š
   - æ˜¯ä¸€ä¸ªåŸºäº SV/UVM çš„å¼€æºæŒ‡ä»¤ç”Ÿæˆå™¨ï¼Œç”¨äº RISC-V å¤„ç†å™¨éªŒè¯
   - æ”¯æŒçš„æŒ‡ä»¤é›†: RV32IMAFDCï¼ŒRV64IMAFDC
   - å¯ä»¥æ¨¡æ‹Ÿ illegal instruction
2. [OpenHW Group force-riscv](https://github.com/openhwgroup/force-riscv): ä¸»è¦ç”¨äº RV64ï¼ŒRV32 æ”¯æŒæ‰å¼€å§‹

### åŠŸèƒ½è¦†ç›–(Functional Coverage)

> åœ¨ä¸€å®šçš„æµ‹è¯•ç”¨ä¾‹ä¸Šå¯¹ DUT è¿›è¡Œæµ‹è¯•ï¼Œå¹¶ä¸”æµ‹è¯•é€šè¿‡ï¼Œåªèƒ½è¯´æ˜ DUT åœ¨è¿™äº›æµ‹è¯•ç”¨ä¾‹ä¸Šæ˜¯æ­£ç¡®çš„ï¼Œ
> å¹¶ä¸èƒ½ 100%è¯´æ˜ DUT åŠŸèƒ½å°±æ˜¯æ­£ç¡®ã€‚
> ä¸ºäº† 100%è¯´æ˜ DUT åŠŸèƒ½æ˜¯æ­£ç¡®çš„ï¼Œéœ€è¦ä¿è¯æµ‹è¯• Coverage é€šè¿‡

1. SystemVerilog covergroups and coverpoints
2. Imperas build-in instruction coverage

### å‚è€ƒæ¨¡å‹(reference model)

1. spike
2. qeum
3. riscvOVPsim

### æ€»ç»“

1. å¦‚æœçŸ¥è¯†å¯¹ DUT è¿›è¡ŒåŸºæœ¬åŠŸèƒ½æµ‹è¯•ï¼Œå¯ä»¥é€‰æ‹©æŸä¸ª test suite è¿›è¡Œæµ‹è¯•ï¼Œå¦‚æœé€šè¿‡äº†æµ‹è¯•ï¼Œå¯ä»¥åœ¨ä¸€å®šç¨‹åº¦ä¸Šä¿è¯ DUT åŠŸèƒ½çš„æ­£ç¡®æ€§.

   > you can never have enough tests

2. å¦‚æœéœ€è¦ 100%ä¿è¯ DUT åŠŸèƒ½æ­£ç¡®ï¼Œéœ€è¦
   - é‡‡ç”¨ asycn step and compare
   - ä¿è¯ Coverage Report ä¸­ 100%è¦†ç›–äº† check point

## SoC åç»­æµ‹è¯•

### åŠŸèƒ½æ€§éªŒè¯

> åˆ©ç”¨*åŠŸèƒ½æ€§ C ä»£ç *æ¥æµ‹è¯•å…·ä½“çš„åŠŸèƒ½ï¼Œå¦‚ï¼šå†…éƒ¨çœ‹é—¨ç‹—å¤ä½è¯·æ±‚ã€UART æ”¶å‘
>
> 1. åˆ©ç”¨ç¼–è¯‘å™¨ç”Ÿæˆçš„æŒ‡ä»¤ç è¿›è¡ŒéªŒè¯ï¼Œéå¸¸ç¬¦åˆå®é™…çš„è¡Œä¸º
> 2. ä½†éªŒè¯æ‰‹æ®µå¤æ‚ï¼Œä¸é€‚åˆä¸€å¼€å§‹ç³»ç»Ÿä¸ç¨³å®šæ—¶å€™çš„éªŒè¯

1. åˆå§‹åŒ–æ–‡ä»¶ï¼š
   - ç”±æ±‡ç¼–ç¼–å†™ï¼Œç³»ç»Ÿä¸Šç”µå¤ä½ä¹‹åæ‰§è¡Œçš„ç¬¬ä¸€æ®µç¨‹åº
   - å †æ ˆåˆå§‹åŒ–ã€ä¸­æ–­å‘é‡æ ‡åŠä¸­æ–­å‡½æ•°å®šä¹‰ç­‰
   - ç³»ç»Ÿå¤ä½åè¿›å…¥ main å‡½æ•°
2. ç¼–å†™éœ€è¦æµ‹è¯•çš„ C æ–‡ä»¶
3. å¯¹ C æ–‡ä»¶è°ƒç”¨å·¥å…·é“¾è¿›è¡Œç¼–è¯‘ã€ä»å¯æ‰§è¡Œæ–‡ä»¶ä¸­å¾—åˆ°æœºå™¨ç ã€åœ¨ testbench ä¸­é€šè¿‡ç³»ç»Ÿå‡½æ•°$readmenh$åŠ è½½åˆ° I-Memory

### æ¿çº§éªŒè¯

> FPGA å®Œå…¨ç”±ç”¨æˆ·é€šè¿‡è¡Œé…ç½®å’Œç¼–å†™å¹¶ä¸”å¯ä»¥åå¤æ“¦å†™ï¼Œéå¸¸é€‚åˆç”¨äºåµŒå…¥å¼ SoC ç³»ç»ŸèŠ¯ç‰‡çš„åŸå‹éªŒè¯

1. è®¾è®¡çš„å…¨éƒ¨ RTL ä»£ç è¿›è¡Œä¸‹æ¿, è¿›è¡Œæ¿çº§éªŒè¯
2. å¯ä»¥å‘ç°éšè—çš„æ—¶åºé—®é¢˜
3. debug: æ”¯æŒåœ¨ host ä¸Šå¯¹ MCU è¿›è¡Œè¿œç¨‹è°ƒè¯•

### æ—¶åºã€é¢ç§¯ã€åŠŸè€—

ä½¿ç”¨ DC(Design Compiler) ç»¼åˆå·¥å…·å°†å¤„ç†å™¨çš„è®¾è®¡ä»£ç è¿›è¡Œç»¼åˆï¼Œä»¥éªŒ è¯æœ¬æ–‡æ—¶åºã€é¢ç§¯ã€åŠŸè€—çš„è®¾è®¡è¦æ±‚

1. è½¬æ¢ï¼šå°† RTL è½¬åŒ–æˆæ²¡æœ‰ä¼˜åŒ–çš„é—¨ç”µè·¯ï¼Œå¯¹äº DC ç»¼åˆå·¥å…·æ¥è¯´ï¼Œä½¿ç”¨çš„æ˜¯ gtech.db åº“ä¸­çš„é—¨çº§å•å…ƒ
2. ä¼˜åŒ–ï¼šå¯¹åˆå§‹åŒ–ç”µè·¯åˆ†æï¼Œå»æ‰å†—ä½™å•å…ƒã€å¯¹ä¸æ»¡è¶³é™åˆ¶æ¡ä»¶çš„è·¯å¾„è¿›è¡Œä¼˜åŒ–
3. æ˜ å°„ï¼šå°†ä¼˜åŒ–åçš„ç”µè·¯æ˜ å°„åˆ°åˆ¶é€ å•†æä¾›çš„å·¥è‰ºåº“ä¸Š

é€šè¿‡ DC å·¥å…·ç»¼åˆåå¯ä»¥å¾—åˆ° MCU åœ¨æ—¶åºã€é¢ç§¯ã€åŠŸè€—çš„æŠ¥å‘Š

## References

1. [RISC-V åŠ RISC-V core compliance test ç®€æ](https://zhuanlan.zhihu.com/p/232088281)
2. [RISC-V Compliance Tests](https://github.com/lowRISC/riscv-compliance/blob/master/doc/README.adocintroduction)
3. [Imperas Test Suit](https://github.com/riscv-ovpsim/imperas-riscv-tests)
4. [riscv-arch-test](https://github.com/riscv-non-isa/riscv-arch-test)

