/dts-v1/;

/ {
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	compatible = "qcom,sda630-qrd\0qcom,sda630\0qcom,qrd";
	interrupt-parent = <0x01>;
	model = "Qualcomm Technologies, Inc. SDA 630 PM660 + PM660A QRD HDK630";
	qcom,board-id = <0x16000b 0x00>;
	qcom,msm-id = <0x147 0x00>;
	qcom,pmic-id = <0x1001b 0x1011a 0x00 0x00 0x1001b 0x2001a 0x00 0x00 0x1001b 0x202001a 0x00 0x00>;

	__symbols__ {
		CPU0 = "/cpus/cpu@100";
		CPU1 = "/cpus/cpu@101";
		CPU2 = "/cpus/cpu@102";
		CPU3 = "/cpus/cpu@103";
		CPU4 = "/cpus/cpu@0";
		CPU5 = "/cpus/cpu@1";
		CPU6 = "/cpus/cpu@2";
		CPU7 = "/cpus/cpu@3";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L1_D_1 = "/cpus/cpu@1/l1-dcache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L1_D_101 = "/cpus/cpu@101/l1-dcache";
		L1_D_102 = "/cpus/cpu@102/l1-dcache";
		L1_D_103 = "/cpus/cpu@103/l1-dcache";
		L1_D_2 = "/cpus/cpu@2/l1-dcache";
		L1_D_3 = "/cpus/cpu@3/l1-dcache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_I_1 = "/cpus/cpu@1/l1-icache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_I_101 = "/cpus/cpu@101/l1-icache";
		L1_I_102 = "/cpus/cpu@102/l1-icache";
		L1_I_103 = "/cpus/cpu@103/l1-icache";
		L1_I_2 = "/cpus/cpu@2/l1-icache";
		L1_I_3 = "/cpus/cpu@3/l1-icache";
		L1_TLB_0 = "/cpus/cpu@0/l1-tlb";
		L1_TLB_1 = "/cpus/cpu@1/l1-tlb";
		L1_TLB_100 = "/cpus/cpu@100/l1-tlb";
		L1_TLB_101 = "/cpus/cpu@101/l1-tlb";
		L1_TLB_102 = "/cpus/cpu@102/l1-tlb";
		L1_TLB_103 = "/cpus/cpu@103/l1-tlb";
		L1_TLB_2 = "/cpus/cpu@2/l1-tlb";
		L1_TLB_3 = "/cpus/cpu@3/l1-tlb";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L2_1 = "/cpus/cpu@100/l2-cache";
		actuator0 = "/soc/qcom,cci@ca0c000/qcom,actuator@0";
		actuator1 = "/soc/qcom,cci@ca0c000/qcom,actuator@1";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		adsp_fw_mem = "/reserved-memory/adsp_fw_region@92a00000";
		adsp_mem = "/reserved-memory/adsp_region";
		afe = "/soc/qcom,msm-pcm-afe";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		anoc2_smmu = "/soc/arm,smmu-anoc2@16c0000";
		ant_check_default = "/soc/pinctrl@03000000/ant-check-pin/ant_check_default";
		apc0_cpr = "/soc/cprh-ctrl@179c8000";
		apc0_pwrcl_vreg = "/soc/cprh-ctrl@179c8000/thread@0/regulator";
		apc1_cpr = "/soc/cprh-ctrl@179c4000";
		apc1_perfcl_vreg = "/soc/cprh-ctrl@179c4000/thread@0/regulator";
		audio_etm0_out_funnel_dlct = "/soc/audio_etm0/port/endpoint";
		bimc_smmu_hw_ctrl = "/soc/syscon@c8ce024";
		blsp1_uart1_active = "/soc/pinctrl@03000000/blsp1_uart1_active";
		blsp1_uart1_hs = "/soc/uart@c16f000";
		blsp1_uart1_sleep = "/soc/pinctrl@03000000/blsp1_uart1_sleep";
		blsp1_uart2_active = "/soc/pinctrl@03000000/blsp1_uart2_active";
		blsp1_uart2_hs = "/soc/uart@c170000";
		blsp1_uart2_sleep = "/soc/pinctrl@03000000/blsp1_uart2_sleep";
		blsp2_uart1 = "/soc/pinctrl@03000000/blsp2_uart1";
		blsp2_uart1_hs = "/soc/uart@c1af000";
		blsp2_uart1_rfr_active = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_rfr_active";
		blsp2_uart1_rfr_sleep = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_rfr_sleep";
		blsp2_uart1_rxcts_active = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_rxcts_active";
		blsp2_uart1_rxcts_sleep = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_rxcts_sleep";
		blsp2_uart1_tx_active = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_tx_active";
		blsp2_uart1_tx_sleep = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_tx_sleep";
		blsp2_uart2_active = "/soc/pinctrl@03000000/blsp2_uart2_active";
		blsp2_uart2_hs = "/soc/uart@c1b0000";
		blsp2_uart2_sleep = "/soc/pinctrl@03000000/blsp2_uart2_sleep";
		blue_led = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d000/qcom,rgb_2";
		bluetooth = "/bt_wcn3990";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		btfmslim_codec = "/soc/slim@15240000/wcn3990";
		buffer_mem = "/reserved-memory/buffer_region@94a00000";
		bwmon = "/soc/qcom,cpu-bwmon";
		cam_actuator_vaf_active = "/soc/pinctrl@03000000/cam_actuator_vaf_active";
		cam_actuator_vaf_active0 = "/soc/pinctrl@03000000/cam_actuator_vaf_active0";
		cam_actuator_vaf_suspend = "/soc/pinctrl@03000000/cam_actuator_vaf_suspend";
		cam_actuator_vaf_suspend0 = "/soc/pinctrl@03000000/cam_actuator_vaf_suspend0";
		cam_avdd_gpio_regulator = "/soc/cam_avdd_fixed_regulator";
		cam_sensor_front_active = "/soc/pinctrl@03000000/cam_sensor_front_active";
		cam_sensor_front_b_active = "/soc/pinctrl@03000000/cam_sensor_front_b_active";
		cam_sensor_front_b_suspend = "/soc/pinctrl@03000000/cam_sensor_front_b_suspend";
		cam_sensor_front_iris_active = "/soc/pinctrl@03000000/cam_sensor_front_iris_active";
		cam_sensor_front_iris_suspend = "/soc/pinctrl@03000000/cam_sensor_front_iris_suspend";
		cam_sensor_front_suspend = "/soc/pinctrl@03000000/cam_sensor_front_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@03000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@03000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@03000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@03000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk3_suspend";
		cam_sensor_rear2_active = "/soc/pinctrl@03000000/cam_sensor_rear2_active";
		cam_sensor_rear2_suspend = "/soc/pinctrl@03000000/cam_sensor_rear2_suspend";
		cam_sensor_rear_active = "/soc/pinctrl@03000000/cam_sensor_rear_active";
		cam_sensor_rear_suspend = "/soc/pinctrl@03000000/cam_sensor_rear_suspend";
		cam_tof_active = "/soc/pinctrl@03000000/cam_tof_active";
		cam_tof_suspend = "/soc/pinctrl@03000000/cam_tof_suspend";
		cam_vaf_gpio_regulator = "/soc/cam_vaf_fixed_regulator";
		cci = "/soc/qcom,cci@ca0c000";
		cci0_active = "/soc/pinctrl@03000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@03000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@03000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@03000000/cci1_suspend";
		cdc_comp_gpios = "/soc/cdc_comp_pinctrl";
		cdc_comp_gpios_active = "/soc/lpi_pinctrl@15070000/cdc_pdm_comp_gpios_active";
		cdc_comp_gpios_sleep = "/soc/lpi_pinctrl@15070000/cdc_pdm_comp_gpios_sleep";
		cdc_dmic12_gpios_active = "/soc/lpi_pinctrl@15070000/dmic12_gpios_active";
		cdc_dmic12_gpios_sleep = "/soc/lpi_pinctrl@15070000/dmic12_gpios_sleep";
		cdc_dmic34_gpios_active = "/soc/lpi_pinctrl@15070000/dmic34_gpios_active";
		cdc_dmic34_gpios_sleep = "/soc/lpi_pinctrl@15070000/dmic34_gpios_sleep";
		cdc_dmic_gpios = "/soc/cdc_dmic_pinctrl";
		cdc_pdm_2_gpios_active = "/soc/lpi_pinctrl@15070000/cdc_pdm_2_gpios_active";
		cdc_pdm_2_gpios_sleep = "/soc/lpi_pinctrl@15070000/cdc_pdm_2_gpios_sleep";
		cdc_pdm_gpios = "/soc/cdc_pdm_pinctrl";
		cdc_pdm_gpios_active = "/soc/lpi_pinctrl@15070000/cdc_pdm_gpios_active";
		cdc_pdm_gpios_sleep = "/soc/lpi_pinctrl@15070000/cdc_pdm_gpios_sleep";
		cdc_sdw_gpios = "/soc/sdw_clk_data_pinctrl";
		clock_audio = "/soc/audio_ext_clk";
		clock_audio_lnbb = "/soc/audio_ext_clk_lnbb";
		clock_cpu = "/soc/qcom,clk-cpu-630@179c0000";
		clock_debug = "/soc/qcom,cc-debug@62000";
		clock_gcc = "/soc/clock-controller@100000";
		clock_gfx = "/soc/gfx@5065000";
		clock_gpu = "/soc/clock-controller@5065000";
		clock_mmss = "/soc/clock-controller@c8c0000";
		clock_rpmcc = "/soc/qcom,rpmcc";
		compr = "/soc/qcom,msm-compr-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		cont_splash_mem = "/reserved-memory/splash_region@9d400000";
		cpe = "/soc/qcom,msm-cpe-lsm";
		cpe3 = "/soc/qcom,msm-cpe-lsm@3";
		cpu_debug = "/soc/syscon@1791101c";
		cpu_pmu = "/soc/cpu-pmu";
		cpubw = "/soc/qcom,cpubw";
		csr = "/soc/csr@6001000";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti_apss = "/soc/cti@7b80000";
		cti_apss_dl = "/soc/cti@7bc1000";
		cti_cpu0 = "/soc/cti@7820000";
		cti_cpu1 = "/soc/cti@7920000";
		cti_cpu2 = "/soc/cti@7a20000";
		cti_cpu3 = "/soc/cti@7b20000";
		cti_cpu4 = "/soc/cti@7c20000";
		cti_cpu5 = "/soc/cti@7d20000";
		cti_cpu6 = "/soc/cti@7e20000";
		cti_cpu7 = "/soc/cti@7f20000";
		cti_isdb = "/soc/cti@7121000";
		cti_mmss = "/soc/cti@7188000";
		cti_mss = "/soc/cti@7041000";
		cti_olc = "/soc/cti@7b91000";
		cti_rpm = "/soc/cti@7048000";
		cti_wcss0 = "/soc/cti@71a4000";
		cti_wcss1 = "/soc/cti@71a5000";
		cti_wcss2 = "/soc/cti@71a6000";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_int_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s0";
		dai_int_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s1";
		dai_int_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s2";
		dai_int_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s3";
		dai_int_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s4";
		dai_int_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s5";
		dai_int_mi2s6 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s6";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s6 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_slim = "/soc/slim@151c0000/msm_dai_slim";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		dbm_1p5 = "/soc/dbm@a8f8000";
		dcc = "/soc/dcc@10b3000";
		devfreq_cpufreq = "/soc/devfreq-cpufreq";
		devfreq_memlat_0 = "/soc/qcom,arm-memlat-mon-0";
		devfreq_memlat_4 = "/soc/qcom,arm-memlat-mon-4";
		dfps_data_mem = "/reserved-memory/dfps_data_mem@0x9f7ff000";
		dma_blsp1 = "/soc/qcom,sps-dma@0xc144000";
		dma_blsp2 = "/soc/qcom,sps-dma@0xc184000";
		dsi_hx8399c_truly_vid = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_hx8399_truly_fhd_video";
		dsi_lgd_incell_sw49106_fhd_video = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_lgd_incell_sw49106_fhd_video";
		dsi_nt35695b_truly_fhd_cmd = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35695b_truly_fhd_cmd";
		dsi_nt35695b_truly_fhd_video = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35695b_truly_fhd_video";
		dsi_panel_pwr_supply = "/soc/dsi_panel_pwr_supply";
		dsi_panel_pwr_supply_labibb_amoled = "/soc/dsi_panel_pwr_supply_labibb_amoled";
		dsi_panel_split_link_pwr_supply = "/soc/dsi_panel_split_link_pwr_supply";
		dsi_rm67195_amoled_fhd_cmd = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_rm67195_amoled_fhd_cmd";
		dsi_sharp_split_link_wuxga_video = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_sharp_split_link_wuxga_video";
		dsi_sim_vid = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_sim_video";
		dsi_truly_1080_cmd = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_truly_1080p_cmd";
		dsi_truly_1080_vid = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_truly_1080p_video";
		ea0 = "/soc/qcom,msm-core@780000/ea0";
		ea1 = "/soc/qcom,msm-core@780000/ea1";
		ea2 = "/soc/qcom,msm-core@780000/ea2";
		ea3 = "/soc/qcom,msm-core@780000/ea3";
		ea4 = "/soc/qcom,msm-core@780000/ea4";
		ea5 = "/soc/qcom,msm-core@780000/ea5";
		ea6 = "/soc/qcom,msm-core@780000/ea6";
		ea7 = "/soc/qcom,msm-core@780000/ea7";
		eeprom0 = "/soc/qcom,cci@ca0c000/qcom,eeprom@0";
		eeprom1 = "/soc/qcom,cci@ca0c000/qcom,eeprom@1";
		eeprom2 = "/soc/qcom,cci@ca0c000/qcom,eeprom@2";
		etm0 = "/soc/etm@7840000";
		etm0_out_funnel_apss = "/soc/etm@7840000/port/endpoint";
		etm1 = "/soc/etm@7940000";
		etm1_out_funnel_apss = "/soc/etm@7940000/port/endpoint";
		etm2 = "/soc/etm@7a40000";
		etm2_out_funnel_apss = "/soc/etm@7a40000/port/endpoint";
		etm3 = "/soc/etm@7b40000";
		etm3_out_funnel_apss = "/soc/etm@7b40000/port/endpoint";
		etm4 = "/soc/etm@7c40000";
		etm4_out_funnel_apss = "/soc/etm@7c40000/port/endpoint";
		etm5 = "/soc/etm@7d40000";
		etm5_out_funnel_apss = "/soc/etm@7d40000/port/endpoint";
		etm6 = "/soc/etm@7e40000";
		etm6_out_funnel_apss = "/soc/etm@7e40000/port/endpoint";
		etm7 = "/soc/etm@7f40000";
		etm7_out_funnel_apss = "/soc/etm@7f40000/port/endpoint";
		ext_disp_audio_codec = "/soc/qcom,msm_ext_disp/qcom,msm-ext-disp-audio-codec-rx";
		f7a_touch_interrupt_gpio_default = "/soc/pinctrl@03000000/f7a_touch_gpio/f7a_touch_interrupt_gpio_default";
		f7a_touch_reset_gpio_default = "/soc/pinctrl@03000000/f7a_touch_gpio/f7a_touch_reset_gpio_default";
		fab_a2noc = "/soc/ad-hoc-bus/fab-a2noc";
		fab_bimc = "/soc/ad-hoc-bus/fab-bimc";
		fab_cnoc = "/soc/ad-hoc-bus/fab-cnoc";
		fab_gnoc = "/soc/ad-hoc-bus/fab-gnoc";
		fab_mnoc = "/soc/ad-hoc-bus/fab-mnoc";
		fab_mnoc_ahb = "/soc/ad-hoc-bus/fab-mnoc-ahb";
		fab_snoc = "/soc/ad-hoc-bus/fab-snoc";
		firmware = "/firmware";
		flash_led = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300";
		funnel_apss = "/soc/funnel@7b60000";
		funnel_apss_in_etm0 = "/soc/funnel@7b60000/ports/port@1/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7b60000/ports/port@2/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7b60000/ports/port@3/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7b60000/ports/port@4/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7b60000/ports/port@5/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7b60000/ports/port@6/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7b60000/ports/port@7/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7b60000/ports/port@8/endpoint";
		funnel_apss_merg = "/soc/funnel@7b70000";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7b70000/ports/port@1/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7b70000/ports/port@3/endpoint";
		funnel_apss_merg_in_tpda_olc = "/soc/funnel@7b70000/ports/port@2/endpoint";
		funnel_apss_merg_out_funnel_in1 = "/soc/funnel@7b70000/ports/port@0/endpoint";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7b60000/ports/port@0/endpoint";
		funnel_dlct = "/soc/funnel@71c3000";
		funnel_dlct_in_audio_etm0 = "/soc/funnel@71c3000/ports/port@4/endpoint";
		funnel_dlct_in_tpda_mss = "/soc/funnel@71c3000/ports/port@5/endpoint";
		funnel_dlct_in_tpdm_dlct = "/soc/funnel@71c3000/ports/port@2/endpoint";
		funnel_dlct_out_funnel_qatb = "/soc/funnel@71c3000/ports/port@1/endpoint";
		funnel_dlct_out_tpda = "/soc/funnel@71c3000/ports/port@0/endpoint";
		funnel_in0 = "/soc/funnel@6041000";
		funnel_in0_in_funnel_qatb = "/soc/funnel@6041000/ports/port@2/endpoint";
		funnel_in0_in_rpm_etm0 = "/soc/funnel@6041000/ports/port@4/endpoint";
		funnel_in0_in_stm = "/soc/funnel@6041000/ports/port@3/endpoint";
		funnel_in0_out_funnel_merg = "/soc/funnel@6041000/ports/port@0/endpoint";
		funnel_in1 = "/soc/funnel@6042000";
		funnel_in1_in_funnel_apss_merg = "/soc/funnel@6042000/ports/port@3/endpoint";
		funnel_in1_in_modem_etm0 = "/soc/funnel@6042000/ports/port@2/endpoint";
		funnel_in1_in_tpda_nav = "/soc/funnel@6042000/ports/port@1/endpoint";
		funnel_in1_in_turing_etm0 = "/soc/funnel@6042000/ports/port@4/endpoint";
		funnel_in1_out_funnel_merg = "/soc/funnel@6042000/ports/port@0/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/ports/port@2/endpoint";
		funnel_merg_out_tmc_etf = "/soc/funnel@6045000/ports/port@0/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_in_funnel_dlct = "/soc/funnel@6005000/ports/port@2/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/ports/port@1/endpoint";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/ports/port@0/endpoint";
		gdsc_bimc_smmu = "/soc/qcom,gdsc@c8ce020";
		gdsc_camss_top = "/soc/qcom,gdsc@c8c34a0";
		gdsc_cpp = "/soc/qcom,gdsc@c8c36d4";
		gdsc_gpu_cx = "/soc/qcom,gdsc@5066004";
		gdsc_gpu_gx = "/soc/qcom,gdsc@5066094";
		gdsc_hlos1_vote_lpass_adsp = "/soc/qcom,gdsc@17d034";
		gdsc_hlos1_vote_turing_adsp = "/soc/qcom,gdsc@17d04c";
		gdsc_hlos2_vote_turing_adsp = "/soc/qcom,gdsc@17e04c";
		gdsc_mdss = "/soc/qcom,gdsc@c8c2304";
		gdsc_ufs = "/soc/qcom,gdsc@175004";
		gdsc_usb30 = "/soc/qcom,gdsc@10f004";
		gdsc_venus = "/soc/qcom,gdsc@c8c1024";
		gdsc_venus_core0 = "/soc/qcom,gdsc@c8c1040";
		gdsc_vfe0 = "/soc/qcom,gdsc@c8c3664";
		gdsc_vfe1 = "/soc/qcom,gdsc@c8c3674";
		gfx3d_secure = "/soc/qcom,kgsl-iommu/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu/gfx3d_user";
		gfx_cpr = "/soc/cpr4-ctrl@05061000";
		gfx_ldo_vreg = "/soc/ldo@0506e000";
		gfx_mem_acc_vreg = "/soc/regulator@01fcf004";
		gfx_stub_vreg = "/regulator-gfx-stub";
		gfx_vreg_corner = "/soc/cpr4-ctrl@05061000/thread@0/regulator";
		glink_fifo_wdsp = "/soc/qcom,glink-fifo-config-wdsp";
		glink_lpass = "/soc/qcom,glink-ssr-adsp";
		glink_mpss = "/soc/qcom,glink-ssr-modem";
		glink_qos_adsp = "/soc/qcom,glink-qos-config-adsp";
		glink_qos_wdsp = "/soc/qcom,glink-qos-config-wdsp";
		glink_rpm = "/soc/qcom,glink-ssr-rpm";
		glink_spi_xprt_wdsp = "/soc/qcom,glink-spi-xprt-wdsp";
		gpio_key_active = "/soc/pinctrl@03000000/tlmm_gpio_key/gpio_key_active";
		gpio_key_suspend = "/soc/pinctrl@03000000/tlmm_gpio_key/gpio_key_suspend";
		gpu_cx_hw_ctrl = "/soc/syscon@5066008";
		gpu_debug = "/soc/syscon@05065120";
		gpu_gx_domain_addr = "/soc/syscon@5065130";
		gpu_gx_sw_reset = "/soc/syscon@5066090";
		gpubw = "/soc/qcom,gpubw";
		green_led = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d000/qcom,rgb_1";
		hostless = "/soc/qcom,msm-pcm-hostless";
		hph_en0_active = "/soc/pinctrl@03000000/msm_hph_en0/hph_en0_active";
		hph_en0_sleep = "/soc/pinctrl@03000000/msm_hph_en0/hph_en0_sleep";
		hph_en0_wcd_active = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/hph_en0_wcd_active";
		hph_en0_wcd_sleep = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/hph_en0_wcd_sleep";
		hph_en1_active = "/soc/pinctrl@03000000/msm_hph_en1/hph_en1_active";
		hph_en1_sleep = "/soc/pinctrl@03000000/msm_hph_en1/hph_en1_sleep";
		hph_en1_wcd_active = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/hph_en1_wcd_active";
		hph_en1_wcd_sleep = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/hph_en1_wcd_sleep";
		hwevent = "/soc/hwevent@158000";
		i2c_1 = "/soc/i2c@c175000";
		i2c_1_active = "/soc/pinctrl@03000000/i2c_1/i2c_1_active";
		i2c_1_bitbang = "/soc/pinctrl@03000000/i2c_1/i2c_1_bitbang";
		i2c_1_sleep = "/soc/pinctrl@03000000/i2c_1/i2c_1_sleep";
		i2c_2 = "/soc/i2c@c176000";
		i2c_2_active = "/soc/pinctrl@03000000/i2c_2/i2c_2_active";
		i2c_2_bitbang = "/soc/pinctrl@03000000/i2c_2/i2c_2_bitbang";
		i2c_2_sleep = "/soc/pinctrl@03000000/i2c_2/i2c_2_sleep";
		i2c_3 = "/soc/i2c@c177000";
		i2c_3_active = "/soc/pinctrl@03000000/i2c_3/i2c_3_active";
		i2c_3_bitbang = "/soc/pinctrl@03000000/i2c_3/i2c_3_bitbang";
		i2c_3_sleep = "/soc/pinctrl@03000000/i2c_3/i2c_3_sleep";
		i2c_4 = "/soc/i2c@c178000";
		i2c_4_active = "/soc/pinctrl@03000000/i2c_4/i2c_4_active";
		i2c_4_bitbang = "/soc/pinctrl@03000000/i2c_4/i2c_4_bitbang";
		i2c_4_sleep = "/soc/pinctrl@03000000/i2c_4/i2c_4_sleep";
		i2c_5 = "/soc/i2c@c1b5000";
		i2c_5_active = "/soc/pinctrl@03000000/i2c_5/i2c_5_active";
		i2c_5_bitbang = "/soc/pinctrl@03000000/i2c_5/i2c_5_bitbang";
		i2c_5_sleep = "/soc/pinctrl@03000000/i2c_5/i2c_5_sleep";
		i2c_6 = "/soc/i2c@c1b6000";
		i2c_6_active = "/soc/pinctrl@03000000/i2c_6/i2c_6_active";
		i2c_6_bitbang = "/soc/pinctrl@03000000/i2c_6/i2c_6_bitbang";
		i2c_6_sleep = "/soc/pinctrl@03000000/i2c_6/i2c_6_sleep";
		i2c_7 = "/soc/i2c@c1b7000";
		i2c_7_active = "/soc/pinctrl@03000000/i2c_7/i2c_7_active";
		i2c_7_bitbang = "/soc/pinctrl@03000000/i2c_7/i2c_7_bitbang";
		i2c_7_sleep = "/soc/pinctrl@03000000/i2c_7/i2c_7_sleep";
		i2c_8 = "/soc/i2c@c1b8000";
		i2c_8_active = "/soc/pinctrl@03000000/i2c_8/i2c_8_active";
		i2c_8_bitbang = "/soc/pinctrl@03000000/i2c_8/i2c_8_bitbang";
		i2c_8_sleep = "/soc/pinctrl@03000000/i2c_8/i2c_8_sleep";
		i2c_freq_100Khz = "/soc/qcom,cci@ca0c000/qcom,i2c_standard_mode";
		i2c_freq_1Mhz = "/soc/qcom,cci@ca0c000/qcom,i2c_fast_plus_mode";
		i2c_freq_400Khz = "/soc/qcom,cci@ca0c000/qcom,i2c_fast_mode";
		i2c_freq_custom = "/soc/qcom,cci@ca0c000/qcom,i2c_custom_mode";
		ibb_regulator = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-labibb-regulator/qcom,ibb@dc00";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		int_codec = "/soc/sound";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		intc = "/soc/interrupt-controller@17a00000";
		ipa_hw = "/soc/qcom,ipa@14780000";
		ipa_smmu_ap = "/soc/qcom,ipa@14780000/ipa_smmu_ap";
		ipa_smmu_uc = "/soc/qcom,ipa@14780000/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/qcom,ipa@14780000/ipa_smmu_wlan";
		jtag_fuse = "/soc/jtagfuse@786040";
		jtag_mm0 = "/soc/jtagmm@7840000";
		jtag_mm1 = "/soc/jtagmm@7940000";
		jtag_mm2 = "/soc/jtagmm@7a40000";
		jtag_mm3 = "/soc/jtagmm@7b40000";
		jtag_mm4 = "/soc/jtagmm@7c40000";
		jtag_mm5 = "/soc/jtagmm@7d40000";
		jtag_mm6 = "/soc/jtagmm@7e40000";
		jtag_mm7 = "/soc/jtagmm@7f40000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu";
		kgsl_smmu = "/soc/arm,smmu-kgsl@5040000";
		lab_regulator = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-labibb-regulator/qcom,lab@de00";
		lcdb_ldo_vreg = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-lcdb@ec00/ldo";
		lcdb_ncp_vreg = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-lcdb@ec00/ncp";
		led_disable = "/soc/pinctrl@03000000/led_disable";
		led_enable = "/soc/pinctrl@03000000/led_enable";
		led_flash0 = "/soc/qcom,camera-flash";
		lmh_dcvs0 = "/soc/qcom,clk-cpu-630@179c0000/qcom,limits-dcvs@0";
		lmh_dcvs1 = "/soc/qcom,clk-cpu-630@179c0000/qcom,limits-dcvs@1";
		loopback = "/soc/qcom,msm-pcm-loopback";
		lpass_q6_smmu = "/soc/arm,smmu-lpass_q6@5100000";
		lpi_cdc_reset_active = "/soc/lpi_pinctrl@15070000/lpi_cdc_reset_active";
		lpi_cdc_reset_sleep = "/soc/lpi_pinctrl@15070000/lpi_cdc_reset_sleep";
		lpi_mclk0_active = "/soc/lpi_pinctrl@15070000/lpi_mclk0_active";
		lpi_mclk0_sleep = "/soc/lpi_pinctrl@15070000/lpi_mclk0_sleep";
		lpi_tlmm = "/soc/lpi_pinctrl@15070000";
		lsm = "/soc/qcom,msm-lsm-client";
		mas_a2noc_snoc = "/soc/ad-hoc-bus/mas-a2noc-snoc";
		mas_apps_proc = "/soc/ad-hoc-bus/mas-apps-proc";
		mas_bimc_snoc = "/soc/ad-hoc-bus/mas-bimc-snoc";
		mas_blsp_1 = "/soc/ad-hoc-bus/mas-blsp-1";
		mas_blsp_2 = "/soc/ad-hoc-bus/mas-blsp-2";
		mas_cnoc_a2noc = "/soc/ad-hoc-bus/mas-cnoc-a2noc";
		mas_cnoc_mnoc_cfg = "/soc/ad-hoc-bus/mas-cnoc-mnoc-cfg";
		mas_cnoc_mnoc_mmss_cfg = "/soc/ad-hoc-bus/mas-cnoc-mnoc-mmss-cfg";
		mas_cpp = "/soc/ad-hoc-bus/mas-cpp";
		mas_crypto_c0 = "/soc/ad-hoc-bus/mas-crypto-c0";
		mas_gnoc_bimc = "/soc/ad-hoc-bus/mas-gnoc-bimc";
		mas_gnoc_snoc = "/soc/ad-hoc-bus/mas-gnoc-snoc";
		mas_ipa = "/soc/ad-hoc-bus/mas-ipa";
		mas_jpeg = "/soc/ad-hoc-bus/mas-jpeg";
		mas_mdp_p0 = "/soc/ad-hoc-bus/mas-mdp-p0";
		mas_mdp_p1 = "/soc/ad-hoc-bus/mas-mdp-p1";
		mas_mnoc_bimc = "/soc/ad-hoc-bus/mas-mnoc-bimc";
		mas_oxili = "/soc/ad-hoc-bus/mas-oxili";
		mas_pimem = "/soc/ad-hoc-bus/mas-pimem";
		mas_qdss_bam = "/soc/ad-hoc-bus/mas-qdss-bam";
		mas_qdss_dap = "/soc/ad-hoc-bus/mas-qdss-dap";
		mas_qdss_etr = "/soc/ad-hoc-bus/mas-qdss-etr";
		mas_sdcc_1 = "/soc/ad-hoc-bus/mas-sdcc-1";
		mas_sdcc_2 = "/soc/ad-hoc-bus/mas-sdcc-2";
		mas_snoc_bimc = "/soc/ad-hoc-bus/mas-snoc-bimc";
		mas_snoc_cfg = "/soc/ad-hoc-bus/mas-snoc-cfg";
		mas_snoc_cnoc = "/soc/ad-hoc-bus/mas-snoc-cnoc";
		mas_ufs = "/soc/ad-hoc-bus/mas-ufs";
		mas_usb3 = "/soc/ad-hoc-bus/mas-usb3";
		mas_usb_hs = "/soc/ad-hoc-bus/mas-usb-hs";
		mas_venus = "/soc/ad-hoc-bus/mas-venus";
		mas_vfe = "/soc/ad-hoc-bus/mas-vfe";
		mdss_dp_aux_active = "/soc/pinctrl@03000000/mdss_dp_aux_active";
		mdss_dp_aux_suspend = "/soc/pinctrl@03000000/mdss_dp_aux_suspend";
		mdss_dp_ctrl = "/soc/qcom,dp_ctrl@c990000";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@c011000";
		mdss_dp_usbplug_cc_active = "/soc/pinctrl@03000000/mdss_dp_usbplug_cc_active";
		mdss_dp_usbplug_cc_suspend = "/soc/pinctrl@03000000/mdss_dp_usbplug_cc_suspend";
		mdss_dsi = "/soc/qcom,mdss_dsi@0";
		mdss_dsi0 = "/soc/qcom,mdss_dsi@0/qcom,mdss_dsi_ctrl0@c994000";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@c994400";
		mdss_dsi_active = "/soc/pinctrl@03000000/pmx_mdss/mdss_dsi_active";
		mdss_dsi_suspend = "/soc/pinctrl@03000000/pmx_mdss/mdss_dsi_suspend";
		mdss_fb0 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_fb_primary";
		mdss_fb1 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_fb_wfd";
		mdss_fb2 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_fb_dp";
		mdss_mdp = "/soc/qcom,mdss_mdp@c900000";
		mdss_rotator = "/soc/qcom,mdss_rotator";
		mdss_te_active = "/soc/pinctrl@03000000/pmx_mdss_te/mdss_te_active";
		mdss_te_suspend = "/soc/pinctrl@03000000/pmx_mdss_te/mdss_te_suspend";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		memlat_cpu0 = "/soc/qcom,memlat-cpu0";
		memlat_cpu4 = "/soc/qcom,memlat-cpu4";
		mincpubw = "/soc/qcom,mincpubw";
		mitigation_profile0 = "/soc/qcom,limit_info-0";
		mitigation_profile1 = "/soc/qcom,limit_info-1";
		mitigation_profile2 = "/soc/qcom,limit_info-2";
		mitigation_profile3 = "/soc/qcom,limit_info-3";
		mitigation_profile4 = "/soc/qcom,limit_info-4";
		mmss_bimc_smmu = "/soc/arm,smmu-mmss@cd00000";
		mmss_debug = "/soc/syscon@c8c0900";
		modem_etm0_out_funnel_in1 = "/soc/modem_etm0/port/endpoint";
		modem_fw_mem = "/reserved-memory/modem_fw_region@8ac00000";
		msm_bus = "/soc/qcom,kgsl-busmon";
		msm_cpufreq = "/soc/qcom,msm-cpufreq";
		msm_digital_codec = "/soc/qcom,spmi@800f000/qcom,pm660l@3/analog-codec@f000/msm-dig-codec";
		msm_ext_disp = "/soc/qcom,msm_ext_disp";
		msm_gpio_20 = "/soc/pinctrl@03000000/msm_gpio_20";
		msm_gpio_20_output_high = "/soc/pinctrl@03000000/msm_gpio_20_output_high";
		msm_gpio_72 = "/soc/pinctrl@03000000/msm_gpio_72";
		msm_gpu = "/soc/qcom,kgsl-3d0@5000000";
		msm_sdw_codec = "/soc/msm-sdw-codec@152c1000";
		msm_thermal_freq = "/soc/qcom,msm-thermal/qcom,vdd-apps-rstr";
		msm_vidc = "/soc/qcom,vidc@cc00000";
		nfc_enable_active = "/soc/pinctrl@03000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@03000000/nfc/nfc_enable_suspend";
		nfc_int_active = "/soc/pinctrl@03000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@03000000/nfc/nfc_int_suspend";
		ois0 = "/soc/qcom,cci@ca0c000/qcom,ois";
		pcm0 = "/soc/qcom,msm-pcm";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		pil_mba_mem = "/reserved-memory/pil_mba_region@94800000";
		pil_modem = "/soc/qcom,mss@4080000";
		pm660_adc_tm = "/soc/qcom,spmi@800f000/qcom,pm660@0/vadc@3400";
		pm660_charger = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,qpnp-smb2";
		pm660_coincell = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,coincell@2800";
		pm660_fg = "/soc/qcom,spmi@800f000/qcom,pm660@0/qpnp,fg";
		pm660_gpios = "/soc/qcom,spmi@800f000/qcom,pm660@0/gpios";
		pm660_haptics = "/soc/qcom,spmi@800f000/qcom,pm660@1/qcom,haptic@c000";
		pm660_l1 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1";
		pm660_l10 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		pm660_l11 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		pm660_l12 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		pm660_l13 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		pm660_l14 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		pm660_l15 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		pm660_l17 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		pm660_l19 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		pm660_l19_pin_ctrl = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19-pin-ctrl";
		pm660_l2 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2";
		pm660_l3 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3";
		pm660_l5 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		pm660_l6 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		pm660_l6_pin_ctrl = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6-pin-ctrl";
		pm660_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		pm660_l8 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8";
		pm660_l9 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9";
		pm660_l9_pin_ctrl = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9-pin-ctrl";
		pm660_misc = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,misc@900";
		pm660_pdphy = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,usb-pdphy@1700";
		pm660_revid = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,revid@100";
		pm660_rradc = "/soc/qcom,spmi@800f000/qcom,pm660@0/rradc@4500";
		pm660_rtc = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,pm660_rtc";
		pm660_s4 = "/soc/qcom,rpm-smd/rpm-regulator-smpa4/regulator-s4";
		pm660_s5 = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5";
		pm660_s6 = "/soc/qcom,rpm-smd/rpm-regulator-smpa6/regulator-s6";
		pm660_vadc = "/soc/qcom,spmi@800f000/qcom,pm660@0/vadc@3100";
		pm660a_labibb = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-labibb-regulator";
		pm660a_oledb = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-oledb@e000";
		pm660l_3 = "/soc/qcom,spmi@800f000/qcom,pm660l@3";
		pm660l_bob = "/soc/qcom,rpm-smd/rpm-regulator-bobb/regulator-bob";
		pm660l_bob_pin1 = "/soc/qcom,rpm-smd/rpm-regulator-bobb/regulator-bob-pin1";
		pm660l_bob_pin2 = "/soc/qcom,rpm-smd/rpm-regulator-bobb/regulator-bob-pin2";
		pm660l_bob_pin3 = "/soc/qcom,rpm-smd/rpm-regulator-bobb/regulator-bob-pin3";
		pm660l_flash0 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,flash_0";
		pm660l_flash1 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,flash_1";
		pm660l_flash2 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,flash_2";
		pm660l_gpios = "/soc/qcom,spmi@800f000/qcom,pm660l@2/gpios";
		pm660l_l1 = "/soc/qcom,rpm-smd/rpm-regulator-ldob1/regulator-l1";
		pm660l_l10_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-ldob10/regulator-l10-floor-level";
		pm660l_l10_level = "/soc/qcom,rpm-smd/rpm-regulator-ldob10/regulator-l10-level";
		pm660l_l2 = "/soc/qcom,rpm-smd/rpm-regulator-ldob2/regulator-l2";
		pm660l_l3 = "/soc/qcom,rpm-smd/rpm-regulator-ldob3/regulator-l3";
		pm660l_l4 = "/soc/qcom,rpm-smd/rpm-regulator-ldob4/regulator-l4";
		pm660l_l5 = "/soc/qcom,rpm-smd/rpm-regulator-ldob5/regulator-l5";
		pm660l_l6 = "/soc/qcom,rpm-smd/rpm-regulator-ldob6/regulator-l6";
		pm660l_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldob7/regulator-l7";
		pm660l_l8 = "/soc/qcom,rpm-smd/rpm-regulator-ldob8/regulator-l8";
		pm660l_l9_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-ldob9/regulator-l9-floor-level";
		pm660l_l9_level = "/soc/qcom,rpm-smd/rpm-regulator-ldob9/regulator-l9-level";
		pm660l_lcdb = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-lcdb@ec00";
		pm660l_pbs = "/soc/qcom,spmi@800f000/qcom,pm660l@2/qcom,pbs@7300";
		pm660l_pwm_1 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/pwm@b100";
		pm660l_pwm_2 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/pwm@b200";
		pm660l_pwm_3 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/pwm@b300";
		pm660l_pwm_4 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/pwm@b400";
		pm660l_revid = "/soc/qcom,spmi@800f000/qcom,pm660l@2/qcom,revid@100";
		pm660l_s1 = "/soc/qcom,rpm-smd/rpm-regulator-smpb1/regulator-s1";
		pm660l_s2 = "/soc/qcom,rpm-smd/rpm-regulator-smpb2/regulator-s2";
		pm660l_s3_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpb3/regulator-s3-floor-level";
		pm660l_s3_level = "/soc/qcom,rpm-smd/rpm-regulator-smpb3/regulator-s3-level";
		pm660l_s3_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpb3/regulator-s3-level-ao";
		pm660l_s5_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpb5/regulator-s5-floor-level";
		pm660l_s5_level = "/soc/qcom,rpm-smd/rpm-regulator-smpb5/regulator-s5-level";
		pm660l_s5_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpb5/regulator-s5-level-ao";
		pm660l_switch0 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,led_switch_0";
		pm660l_switch1 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,led_switch_1";
		pm660l_torch0 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,torch_0";
		pm660l_torch1 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,torch_1";
		pm660l_torch2 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,torch_2";
		pm660l_wled = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d800";
		pmic_analog_codec = "/soc/qcom,spmi@800f000/qcom,pm660l@3/analog-codec@f000";
		pmx_mdss = "/soc/pinctrl@03000000/pmx_mdss";
		pri_mi2s_sck_active = "/soc/pinctrl@03000000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@03000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sd0_active = "/soc/pinctrl@03000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@03000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd1_active = "/soc/pinctrl@03000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@03000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_ws_active = "/soc/pinctrl@03000000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@03000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_rng = "/soc/qrng@793000";
		qcom_seecom = "/soc/qseecom@86d00000";
		qcom_tzlog = "/soc/tz-log@146bf720";
		qpdi = "/soc/qpdi@1fc1000";
		qrd_batterydata = "/qcom,battery-data";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qusb_phy0 = "/soc/qusb@c012000";
		qusb_phy1 = "/soc/qusb@c014000";
		red_led = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d000/qcom,rgb_0";
		removed_region = "/reserved-memory/removed_region0@85800000";
		replicator = "/soc/replicator@6046000";
		replicator_in_tmc_etf = "/soc/replicator@6046000/ports/port@1/endpoint";
		replicator_out_tmc_etr = "/soc/replicator@6046000/ports/port@0/endpoint";
		routing = "/soc/qcom,msm-pcm-routing";
		rpm_bus = "/soc/qcom,rpm-smd";
		rpm_code_ram = "/soc/rpm-memory@0x778000";
		rpm_etm0_out_funnel_in0 = "/soc/rpm_etm0/port/endpoint";
		rpm_msg_ram = "/soc/memory@0x200000";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sdc1_clk_off = "/soc/pinctrl@03000000/sdc1_clk_off";
		sdc1_clk_on = "/soc/pinctrl@03000000/sdc1_clk_on";
		sdc1_cmd_off = "/soc/pinctrl@03000000/sdc1_cmd_off";
		sdc1_cmd_on = "/soc/pinctrl@03000000/sdc1_cmd_on";
		sdc1_data_off = "/soc/pinctrl@03000000/sdc1_data_off";
		sdc1_data_on = "/soc/pinctrl@03000000/sdc1_data_on";
		sdc1_rclk_off = "/soc/pinctrl@03000000/sdc1_rclk_off";
		sdc1_rclk_on = "/soc/pinctrl@03000000/sdc1_rclk_on";
		sdc2_cd_off = "/soc/pinctrl@03000000/cd_off";
		sdc2_cd_on = "/soc/pinctrl@03000000/cd_on";
		sdc2_clk_off = "/soc/pinctrl@03000000/sdc2_clk_off";
		sdc2_clk_on = "/soc/pinctrl@03000000/sdc2_clk_on";
		sdc2_cmd_off = "/soc/pinctrl@03000000/sdc2_cmd_off";
		sdc2_cmd_on = "/soc/pinctrl@03000000/sdc2_cmd_on";
		sdc2_data_off = "/soc/pinctrl@03000000/sdc2_data_off";
		sdc2_data_on = "/soc/pinctrl@03000000/sdc2_data_on";
		sdcc1_ice = "/soc/sdcc1ice@c0c8000";
		sdhc_1 = "/soc/sdhci@c0c4000";
		sdhc_2 = "/soc/sdhci@c084000";
		sdw_clk_active = "/soc/pinctrl@03000000/sdw_clk_pin/sdw_clk_active";
		sdw_clk_sleep = "/soc/pinctrl@03000000/sdw_clk_pin/sdw_clk_sleep";
		sdw_data_active = "/soc/pinctrl@03000000/sdw_clk_data/sdw_data_active";
		sdw_data_sleep = "/soc/pinctrl@03000000/sdw_clk_data/sdw_data_sleep";
		secure_display_memory = "/reserved-memory/secure_region";
		sensor_information0 = "/soc/qcom,sensor-information/qcom,sensor-information-0";
		sensor_information1 = "/soc/qcom,sensor-information/qcom,sensor-information-1";
		sensor_information10 = "/soc/qcom,sensor-information/qcom,sensor-information-10";
		sensor_information11 = "/soc/qcom,sensor-information/qcom,sensor-information-11";
		sensor_information12 = "/soc/qcom,sensor-information/qcom,sensor-information-12";
		sensor_information13 = "/soc/qcom,sensor-information/qcom,sensor-information-13";
		sensor_information14 = "/soc/qcom,sensor-information/qcom,sensor-information-14";
		sensor_information15 = "/soc/qcom,sensor-information/qcom,sensor-information-15";
		sensor_information16 = "/soc/qcom,sensor-information/qcom,sensor-information-16";
		sensor_information17 = "/soc/qcom,sensor-information/qcom,sensor-information-17";
		sensor_information18 = "/soc/qcom,sensor-information/qcom,sensor-information-18";
		sensor_information19 = "/soc/qcom,sensor-information/qcom,sensor-information-19";
		sensor_information2 = "/soc/qcom,sensor-information/qcom,sensor-information-2";
		sensor_information3 = "/soc/qcom,sensor-information/qcom,sensor-information-3";
		sensor_information4 = "/soc/qcom,sensor-information/qcom,sensor-information-4";
		sensor_information5 = "/soc/qcom,sensor-information/qcom,sensor-information-5";
		sensor_information6 = "/soc/qcom,sensor-information/qcom,sensor-information-6";
		sensor_information7 = "/soc/qcom,sensor-information/qcom,sensor-information-7";
		sensor_information8 = "/soc/qcom,sensor-information/qcom,sensor-information-8";
		sensor_information9 = "/soc/qcom,sensor-information/qcom,sensor-information-9";
		slim_aud = "/soc/slim@151c0000";
		slim_qca = "/soc/slim@15240000";
		slv_a2noc_cfg = "/soc/ad-hoc-bus/slv-a2noc-cfg";
		slv_a2noc_smmu_cfg = "/soc/ad-hoc-bus/slv-a2noc-smmu-cfg";
		slv_a2noc_snoc = "/soc/ad-hoc-bus/slv-a2noc-snoc";
		slv_ahb2phy = "/soc/ad-hoc-bus/slv-ahb2phy";
		slv_bimc_cfg = "/soc/ad-hoc-bus/slv-bimc-cfg";
		slv_bimc_snoc = "/soc/ad-hoc-bus/slv-bimc-snoc";
		slv_blsp_1 = "/soc/ad-hoc-bus/slv-blsp-1";
		slv_blsp_2 = "/soc/ad-hoc-bus/slv-blsp-2";
		slv_camera_cfg = "/soc/ad-hoc-bus/slv-camera-cfg";
		slv_camera_throttle_cfg = "/soc/ad-hoc-bus/slv-camera-throttle-cfg";
		slv_cdsp = "/soc/ad-hoc-bus/slv-cdsp";
		slv_clk_ctl = "/soc/ad-hoc-bus/slv-clk-ctl";
		slv_cnoc_a2noc = "/soc/ad-hoc-bus/slv-cnoc-a2noc";
		slv_cnoc_mnoc_cfg = "/soc/ad-hoc-bus/slv-cnoc-mnoc-cfg";
		slv_cnoc_mnoc_mmss_cfg = "/soc/ad-hoc-bus/slv-cnoc-mnoc-mmss-cfg";
		slv_csi_phy_cfg = "/soc/ad-hoc-bus/slv-csi-phy-cfg";
		slv_display_cfg = "/soc/ad-hoc-bus/slv-display-cfg";
		slv_display_throttle_cfg = "/soc/ad-hoc-bus/slv-display-throttle-cfg";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_glm = "/soc/ad-hoc-bus/slv-glm";
		slv_gnoc_bimc = "/soc/ad-hoc-bus/slv-gnoc-bimc";
		slv_gnoc_snoc = "/soc/ad-hoc-bus/slv-gnoc-snoc";
		slv_gpuss_cfg = "/soc/ad-hoc-bus/slv-gpuss-cfg";
		slv_hmss = "/soc/ad-hoc-bus/slv-hmss";
		slv_hmss_l3 = "/soc/ad-hoc-bus/slv-hmss-l3";
		slv_imem = "/soc/ad-hoc-bus/slv-imem";
		slv_imem_cfg = "/soc/ad-hoc-bus/slv-imem-cfg";
		slv_ipa = "/soc/ad-hoc-bus/slv-ipa";
		slv_lpass = "/soc/ad-hoc-bus/slv-lpass";
		slv_message_ram = "/soc/ad-hoc-bus/slv-message-ram";
		slv_misc_cfg = "/soc/ad-hoc-bus/slv-misc-cfg";
		slv_mmss_clk_cfg = "/soc/ad-hoc-bus/slv-mmss-clk-cfg";
		slv_mmss_clk_xpu_cfg = "/soc/ad-hoc-bus/slv-mmss-clk-xpu-cfg";
		slv_mnoc_bimc = "/soc/ad-hoc-bus/slv-mnoc-bimc";
		slv_mnoc_mpu_cfg = "/soc/ad-hoc-bus/slv-mnoc-mpu-cfg";
		slv_mpm = "/soc/ad-hoc-bus/slv-mpm";
		slv_mss_cfg = "/soc/ad-hoc-bus/slv-mss-cfg";
		slv_pdm = "/soc/ad-hoc-bus/slv-pdm";
		slv_pimem = "/soc/ad-hoc-bus/slv-pimem";
		slv_pimem_cfg = "/soc/ad-hoc-bus/slv-pimem-cfg";
		slv_pmic_arb = "/soc/ad-hoc-bus/slv-pmic-arb";
		slv_prng = "/soc/ad-hoc-bus/slv-prng";
		slv_qdss_cfg = "/soc/ad-hoc-bus/slv-qdss-cfg";
		slv_qdss_stm = "/soc/ad-hoc-bus/slv-qdss-stm";
		slv_qm_cfg = "/soc/ad-hoc-bus/slv-qm-cfg";
		slv_sdcc_1 = "/soc/ad-hoc-bus/slv-sdcc-1";
		slv_sdcc_2 = "/soc/ad-hoc-bus/slv-sdcc-2";
		slv_smmu_cfg = "/soc/ad-hoc-bus/slv-smmu-cfg";
		slv_snoc_bimc = "/soc/ad-hoc-bus/slv-snoc-bimc";
		slv_snoc_cfg = "/soc/ad-hoc-bus/slv-snoc-cfg";
		slv_snoc_cnoc = "/soc/ad-hoc-bus/slv-snoc-cnoc";
		slv_spdm = "/soc/ad-hoc-bus/slv-spdm";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_tcsr = "/soc/ad-hoc-bus/slv-tcsr";
		slv_tlmm_center = "/soc/ad-hoc-bus/slv-tlmm-center";
		slv_tlmm_north = "/soc/ad-hoc-bus/slv-tlmm-north";
		slv_tlmm_south = "/soc/ad-hoc-bus/slv-tlmm-south";
		slv_ufs_cfg = "/soc/ad-hoc-bus/slv-ufs-cfg";
		slv_usb3_0 = "/soc/ad-hoc-bus/slv-usb3-0";
		slv_usb_hs = "/soc/ad-hoc-bus/slv-usb-hs";
		slv_venus_cfg = "/soc/ad-hoc-bus/slv-venus-cfg";
		slv_venus_throttle_cfg = "/soc/ad-hoc-bus/slv-venus-throttle-cfg";
		slv_wlan = "/soc/ad-hoc-bus/slv-wlan";
		smb1381_charger = "/soc/i2c@c176000/qcom,smb138x@8/qcom,smb1381-charger@1000";
		smb138x = "/soc/i2c@c176000/qcom,smb138x@8";
		smb138x_revid = "/soc/i2c@c176000/qcom,smb138x@8/qcom,revid@100";
		smb138x_tadc = "/soc/i2c@c176000/qcom,smb138x@8/qcom,tadc@3600";
		smb2_vbus = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,qpnp-smb2/qcom,smb2-vbus";
		smb2_vconn = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,qpnp-smb2/qcom,smb2-vconn";
		smb_int_default = "/soc/pinctrl@03000000/smb_int_default";
		smmu_mdp_sec = "/soc/qcom,mdss_mdp@c900000/qcom,smmu_mdp_sec_cb";
		smmu_mdp_unsec = "/soc/qcom,mdss_mdp@c900000/qcom,smmu_mdp_unsec_cb";
		smp2pgpio_sleepstate_2_out = "/soc/qcom,smp2pgpio-sleepstate-gpio-2-out";
		smp2pgpio_smp2p_15_in = "/soc/qcom,smp2pgpio-smp2p-15-in";
		smp2pgpio_smp2p_15_out = "/soc/qcom,smp2pgpio-smp2p-15-out";
		smp2pgpio_smp2p_1_in = "/soc/qcom,smp2pgpio-smp2p-1-in";
		smp2pgpio_smp2p_1_out = "/soc/qcom,smp2pgpio-smp2p-1-out";
		smp2pgpio_smp2p_2_in = "/soc/qcom,smp2pgpio-smp2p-2-in";
		smp2pgpio_smp2p_2_out = "/soc/qcom,smp2pgpio-smp2p-2-out";
		smp2pgpio_ssr_smp2p_1_in = "/soc/qcom,smp2pgpio-ssr-smp2p-1-in";
		smp2pgpio_ssr_smp2p_1_out = "/soc/qcom,smp2pgpio-ssr-smp2p-1-out";
		smp2pgpio_ssr_smp2p_2_in = "/soc/qcom,smp2pgpio-ssr-smp2p-2-in";
		smp2pgpio_ssr_smp2p_2_out = "/soc/qcom,smp2pgpio-ssr-smp2p-2-out";
		soc = "/soc";
		spi_1 = "/soc/spi@c175000";
		spi_1_active = "/soc/pinctrl@03000000/spi_1/spi_1_active";
		spi_1_sleep = "/soc/pinctrl@03000000/spi_1/spi_1_sleep";
		spi_2 = "/soc/spi@c176000";
		spi_2_active = "/soc/pinctrl@03000000/spi_2/spi_2_active";
		spi_2_sleep = "/soc/pinctrl@03000000/spi_2/spi_2_sleep";
		spi_3 = "/soc/spi@c177000";
		spi_3_active = "/soc/pinctrl@03000000/spi_3/spi_3_active";
		spi_3_sleep = "/soc/pinctrl@03000000/spi_3/spi_3_sleep";
		spi_4 = "/soc/spi@c178000";
		spi_4_active = "/soc/pinctrl@03000000/spi_4/spi_4_active";
		spi_4_sleep = "/soc/pinctrl@03000000/spi_4/spi_4_sleep";
		spi_5 = "/soc/spi@c1b5000";
		spi_5_active = "/soc/pinctrl@03000000/spi_5/spi_5_active";
		spi_5_sleep = "/soc/pinctrl@03000000/spi_5/spi_5_sleep";
		spi_6 = "/soc/spi@c1b6000";
		spi_6_active = "/soc/pinctrl@03000000/spi_6/spi_6_active";
		spi_6_sleep = "/soc/pinctrl@03000000/spi_6/spi_6_sleep";
		spi_7 = "/soc/spi@c1b7000";
		spi_7_active = "/soc/pinctrl@03000000/spi_7/spi_7_active";
		spi_7_sleep = "/soc/pinctrl@03000000/spi_7/spi_7_sleep";
		spi_8 = "/soc/spi@c1b8000";
		spi_8_active = "/soc/pinctrl@03000000/spi_8/spi_8_active";
		spi_8_sleep = "/soc/pinctrl@03000000/spi_8/spi_8_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@03000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@03000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_wcd_en_active = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/spkr_1_wcd_en_active";
		spkr_1_wcd_en_sleep = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/spkr_1_wcd_en_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@03000000/spkr_2_sd_n/spkr_2_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@03000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_wcd_en_active = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/spkr_2_sd_n_active";
		spkr_2_wcd_en_sleep = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/spkr_2_sd_n_sleep";
		spmi_bus = "/soc/qcom,spmi@800f000";
		ssphy = "/soc/ssphy@c010000";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		stub_codec = "/soc/qcom,msm-stub-codec";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		tasha_snd = "/soc/sound-9335";
		tavil_hph_en0 = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrl_hph_en0";
		tavil_hph_en1 = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrl_hph_en1";
		tavil_snd = "/soc/sound-tavil";
		tavil_us_euro_sw = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrl_us_euro_sw";
		tlmm = "/soc/pinctrl@03000000";
		tmc_etf = "/soc/tmc@6047000";
		tmc_etf_in_funnel_merg = "/soc/tmc@6047000/ports/port@1/endpoint";
		tmc_etf_out_replicator = "/soc/tmc@6047000/ports/port@0/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator = "/soc/tmc@6048000/port/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_apss = "/soc/tpda@7bc2000";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7bc2000/ports/port@1/endpoint";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7bc2000/ports/port@0/endpoint";
		tpda_in_funnel_dlct = "/soc/tpda@6004000/ports/port@2/endpoint";
		tpda_in_tpdm = "/soc/tpda@6004000/ports/port@8/endpoint";
		tpda_in_tpdm_dcc = "/soc/tpda@6004000/ports/port@4/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/ports/port@7/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/ports/port@5/endpoint";
		tpda_in_tpdm_qm = "/soc/tpda@6004000/ports/port@6/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/ports/port@3/endpoint";
		tpda_mss = "/soc/tpda@7043000";
		tpda_mss_in_tpdm_mss = "/soc/tpda@7043000/ports/port@1/endpoint";
		tpda_mss_out_funnel_dlct = "/soc/tpda@7043000/ports/port@0/endpoint";
		tpda_nav = "/soc/tpda@7191000";
		tpda_nav_in_tpdm_nav = "/soc/tpda@7191000/ports/port@1/endpoint";
		tpda_nav_out_funnel_in1 = "/soc/tpda@7191000/ports/port@0/endpoint";
		tpda_olc = "/soc/tpda@7b92000";
		tpda_olc_in_tpdm_olc = "/soc/tpda@7b92000/ports/port@1/endpoint";
		tpda_olc_out_funnel_apss_merg = "/soc/tpda@7b92000/ports/port@0/endpoint";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/ports/port@0/endpoint";
		tpdm = "/soc/tpdm@6006000";
		tpdm_apss = "/soc/tpdm@7bc0000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7bc0000/port/endpoint";
		tpdm_dcc = "/soc/tpdm@7054000";
		tpdm_dcc_out_tpda = "/soc/tpdm@7054000/port/endpoint";
		tpdm_dlct = "/soc/tpdm@71c2000";
		tpdm_dlct_out_funnel_dlct = "/soc/tpdm@71c2000/port/endpoint";
		tpdm_mss = "/soc/tpdm@7042000";
		tpdm_mss_out_tpda_mss = "/soc/tpdm@7042000/port/endpoint";
		tpdm_nav = "/soc/tpdm@7190000";
		tpdm_nav_out_tpda_nav = "/soc/tpdm@7190000/port/endpoint";
		tpdm_olc = "/soc/tpdm@7b90000";
		tpdm_olc_out_tpda_olc = "/soc/tpdm@7b90000/port/endpoint";
		tpdm_out_tpda = "/soc/tpdm@6006000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@7050000";
		tpdm_pimem_out_tpda = "/soc/tpdm@7050000/port/endpoint";
		tpdm_prng = "/soc/tpdm@704c000";
		tpdm_prng_out_tpda = "/soc/tpdm@704c000/port/endpoint";
		tpdm_qm = "/soc/tpdm@71d0000";
		tpdm_qm_out_tpda = "/soc/tpdm@71d0000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@7038000";
		tpdm_vsense_out_tpda = "/soc/tpdm@7038000/port/endpoint";
		trigout_a = "/soc/pinctrl@03000000/trigout_a";
		ts_active = "/soc/pinctrl@03000000/ts_mux/ts_active";
		ts_int_suspend = "/soc/pinctrl@03000000/ts_mux/ts_int_suspend";
		ts_reset_suspend = "/soc/pinctrl@03000000/ts_mux/ts_reset_suspend";
		ts_rst_active = "/soc/pinctrl@03000000/pmx_ts_rst_active/ts_rst_active";
		ts_rst_suspend = "/soc/pinctrl@03000000/pmx_ts_rst_suspend/ts_rst_suspend";
		tsens = "/soc/tsens@10ad000";
		turing_etm0_out_funnel_in1 = "/soc/turing_etm0/port/endpoint";
		uart_console_active = "/soc/pinctrl@03000000/uart_console_active";
		uartblsp1dm1 = "/soc/serial@0c170000";
		uartblsp2dm1 = "/soc/serial@0c1b0000";
		ufs1 = "/soc/ufshc@1da4000";
		ufs_dev_reset_assert = "/soc/pinctrl@03000000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@03000000/ufs_dev_reset_deassert";
		ufs_ice = "/soc/ufsice@1db0000";
		ufsphy1 = "/soc/ufsphy@1da7000";
		us_euro_gpio = "/soc/msm_cdc_pinctrl@75";
		us_euro_sw_wcd_active = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/us_euro_sw_wcd_active";
		us_euro_sw_wcd_sleep = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/us_euro_sw_wcd_sleep";
		usb2s = "/soc/hsusb@c200000";
		usb3 = "/soc/ssusb@a800000";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_nop_phy = "/soc/usb_nop_phy";
		venus_fw_mem = "/reserved-memory/venus_fw_region";
		venus_secure_non_pixel_cb = "/soc/qcom,vidc@cc00000/secure_non_pixel_cb";
		venus_secure_pixel_cb = "/soc/qcom,vidc@cc00000/secure_pixel_cb";
		vfe0 = "/soc/qcom,vfe0@ca10000";
		vfe1 = "/soc/qcom,vfe1@ca14000";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		wcd = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5";
		wcd9335 = "/soc/slim@151c0000/tasha_codec";
		wcd934x_cdc = "/soc/slim@151c0000/tavil_codec";
		wcd9xxx_intc = "/soc/wcd9xxx-irq";
		wcd_gnd_mic_swap_active = "/soc/pinctrl@03000000/wcd_gnd_mic_swap/wcd_gnd_mic_swap_active";
		wcd_gnd_mic_swap_idle = "/soc/pinctrl@03000000/wcd_gnd_mic_swap/wcd_gnd_mic_swap_idle";
		wcd_rst_gpio = "/soc/msm_cdc_pinctrl@64";
		wcd_spi_0 = "/soc/slim@151c0000/tavil_codec/wcd_spi";
		wcd_usbc_analog_en1_active = "/soc/pinctrl@03000000/wcd_usbc_analog_en1/wcd_usbc_ana_en1_active";
		wcd_usbc_analog_en1_gpio = "/soc/msm_cdc_pinctrl_usbc_audio_en1";
		wcd_usbc_analog_en1_idle = "/soc/pinctrl@03000000/wcd_usbc_analog_en1/wcd_usbc_ana_en1_idle";
		wcd_usbc_analog_en2n_active = "/soc/pinctrl@03000000/wcd_usbc_analog_en2n/wcd_usbc_ana_en2n_active";
		wcd_usbc_analog_en2n_gpio = "/soc/msm_cdc_pinctrl_usbc_audio_en2";
		wcd_usbc_analog_en2n_idle = "/soc/pinctrl@03000000/wcd_usbc_analog_en2n/wcd_usbc_ana_en2n_idle";
		wdog = "/soc/qcom,wdt@17817000";
		wdsp_glink = "/soc/qcom,wcd-dsp-glink";
		wdsp_mgr = "/soc/qcom,wcd-dsp-mgr";
		wlan_msa_guard = "/reserved-memory/wlan_msa_guard@85600000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_mem@85700000";
		wsa881x_0211 = "/soc/slim@151c0000/tavil_codec/swr_master/wsa881x@20170211";
		wsa881x_0212 = "/soc/slim@151c0000/tavil_codec/swr_master/wsa881x@20170212";
		wsa881x_0213 = "/soc/slim@151c0000/tavil_codec/swr_master/wsa881x@21170213";
		wsa881x_0214 = "/soc/slim@151c0000/tavil_codec/swr_master/wsa881x@21170214";
		wsa881x_211 = "/soc/slim@151c0000/tasha_codec/swr_master/wsa881x@20170211";
		wsa881x_211_en = "/soc/msm-sdw-codec@152c1000/swr_master/wsa881x_en@20170211";
		wsa881x_212 = "/soc/slim@151c0000/tasha_codec/swr_master/wsa881x@20170212";
		wsa881x_212_en = "/soc/msm-sdw-codec@152c1000/swr_master/wsa881x_en@20170212";
		wsa881x_213 = "/soc/slim@151c0000/tasha_codec/swr_master/wsa881x@21170213";
		wsa881x_213_en = "/soc/msm-sdw-codec@152c1000/swr_master/wsa881x_en@21170213";
		wsa881x_214 = "/soc/slim@151c0000/tasha_codec/swr_master/wsa881x@21170214";
		wsa881x_214_en = "/soc/msm-sdw-codec@152c1000/swr_master/wsa881x_en@21170214";
		wsa_spkr_en1 = "/soc/wsa_spkr_en1_pinctrl";
		wsa_spkr_en2 = "/soc/wsa_spkr_en2_pinctrl";
		wsa_spkr_sd1 = "/soc/slim@151c0000/tasha_codec/msm_cdc_pinctrll";
		wsa_spkr_sd2 = "/soc/slim@151c0000/tasha_codec/msm_cdc_pinctrlr";
		wsa_spkr_wcd_sd1 = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrll";
		wsa_spkr_wcd_sd2 = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrlr";
	};

	aliases {
		i2c1 = "/soc/i2c@c175000";
		i2c2 = "/soc/i2c@c176000";
		i2c3 = "/soc/i2c@c177000";
		i2c4 = "/soc/i2c@c178000";
		i2c5 = "/soc/i2c@c1b5000";
		i2c6 = "/soc/i2c@c1b6000";
		i2c7 = "/soc/i2c@c1b7000";
		i2c8 = "/soc/i2c@c1b8000";
		sdhc1 = "/soc/sdhci@c0c4000";
		sdhc2 = "/soc/sdhci@c084000";
		serial0 = "/soc/serial@0c170000";
		spi1 = "/soc/spi@c175000";
		spi2 = "/soc/spi@c176000";
		spi3 = "/soc/spi@c177000";
		spi4 = "/soc/spi@c178000";
		spi5 = "/soc/spi@c1b5000";
		spi6 = "/soc/spi@c1b6000";
		spi7 = "/soc/spi@c1b7000";
		spi8 = "/soc/spi@c1b8000";
	};

	bt_wcn3990 {
		clock-names = "rf_clk1";
		clocks = <0x3a 0x14>;
		compatible = "qca,wcn3990";
		phandle = <0x39d>;
		qca,bt-chip-pwd-supply = <0x268>;
		qca,bt-chip-pwd-voltage-level = <0x36ee80 0x36ee80>;
		qca,bt-vdd-core-current-level = <0x01>;
		qca,bt-vdd-core-supply = <0x265>;
		qca,bt-vdd-core-voltage-level = <0x1b7740 0x1cfde0>;
		qca,bt-vdd-ldo-current-level = <0x01>;
		qca,bt-vdd-ldo-supply = <0x267>;
		qca,bt-vdd-ldo-voltage-level = <0x328980 0x33e140>;
		qca,bt-vdd-pa-current-level = <0x01>;
		qca,bt-vdd-pa-supply = <0x266>;
		qca,bt-vdd-pa-voltage-level = <0x13e5c0 0x14e790>;
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 core_ctl_disable_cpumask=0-7";
		stdout-path = "serial0";
	};

	clocks {

		sleep_clk {
			#clock-cells = <0x00>;
			clock-frequency = <0x7ffc>;
			clock-output-names = "sleep_clk";
			compatible = "fixed-clock";
		};

		xo_board {
			#clock-cells = <0x00>;
			clock-frequency = <0x124f800>;
			clock-output-names = "xo_board";
			compatible = "fixed-clock";
		};
	};

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x13>;
				};

				core1 {
					cpu = <0x14>;
				};

				core2 {
					cpu = <0x15>;
				};

				core3 {
					cpu = <0x16>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x17>;
				};

				core1 {
					cpu = <0x18>;
				};

				core2 {
					cpu = <0x19>;
				};

				core3 {
					cpu = <0x1a>;
				};
			};
		};

		cpu@0 {
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x400>;
			enable-method = "psci";
			next-level-cache = <0x0f>;
			phandle = <0x13>;
			qcom,ea = <0x0e>;
			qcom,limits-info = <0x0c>;
			qcom,lmh-dcvs = <0x0d>;
			reg = <0x00 0x00>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xc4>;
				qcom,dump-size = <0x9040>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xbc>;
				qcom,dump-size = <0x9040>;
			};

			l1-tlb {
				phandle = <0xcc>;
				qcom,dump-size = <0x2800>;
			};

			l2-cache {
				cache-level = <0x02>;
				compatible = "arm,arch-cache";
				phandle = <0x0f>;
				qcom,dump-size = <0x00>;
			};
		};

		cpu@1 {
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x400>;
			enable-method = "psci";
			next-level-cache = <0x0f>;
			phandle = <0x14>;
			qcom,ea = <0x10>;
			qcom,limits-info = <0x0c>;
			qcom,lmh-dcvs = <0x0d>;
			reg = <0x00 0x01>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xc5>;
				qcom,dump-size = <0x9040>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xbd>;
				qcom,dump-size = <0x9040>;
			};

			l1-tlb {
				phandle = <0xcd>;
				qcom,dump-size = <0x2800>;
			};
		};

		cpu@100 {
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x466>;
			enable-method = "psci";
			next-level-cache = <0x05>;
			phandle = <0x17>;
			qcom,ea = <0x04>;
			qcom,limits-info = <0x02>;
			qcom,lmh-dcvs = <0x03>;
			reg = <0x00 0x100>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xc8>;
				qcom,dump-size = <0x9040>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xc0>;
				qcom,dump-size = <0x9040>;
			};

			l1-tlb {
				phandle = <0xd0>;
				qcom,dump-size = <0x2800>;
			};

			l2-cache {
				cache-level = <0x02>;
				compatible = "arm,arch-cache";
				phandle = <0x05>;
				qcom,dump-size = <0x00>;
			};
		};

		cpu@101 {
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x466>;
			enable-method = "psci";
			next-level-cache = <0x05>;
			phandle = <0x18>;
			qcom,ea = <0x07>;
			qcom,limits-info = <0x06>;
			qcom,lmh-dcvs = <0x03>;
			reg = <0x00 0x101>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xc9>;
				qcom,dump-size = <0x9040>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xc1>;
				qcom,dump-size = <0x9040>;
			};

			l1-tlb {
				phandle = <0xd1>;
				qcom,dump-size = <0x2800>;
			};
		};

		cpu@102 {
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x466>;
			enable-method = "psci";
			next-level-cache = <0x05>;
			phandle = <0x19>;
			qcom,ea = <0x09>;
			qcom,limits-info = <0x08>;
			qcom,lmh-dcvs = <0x03>;
			reg = <0x00 0x102>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xca>;
				qcom,dump-size = <0x9040>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xc2>;
				qcom,dump-size = <0x9040>;
			};

			l1-tlb {
				phandle = <0xd2>;
				qcom,dump-size = <0x2800>;
			};
		};

		cpu@103 {
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x466>;
			enable-method = "psci";
			next-level-cache = <0x05>;
			phandle = <0x1a>;
			qcom,ea = <0x0b>;
			qcom,limits-info = <0x0a>;
			qcom,lmh-dcvs = <0x03>;
			reg = <0x00 0x103>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xcb>;
				qcom,dump-size = <0x9040>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xc3>;
				qcom,dump-size = <0x9040>;
			};

			l1-tlb {
				phandle = <0xd3>;
				qcom,dump-size = <0x2800>;
			};
		};

		cpu@2 {
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x400>;
			enable-method = "psci";
			next-level-cache = <0x0f>;
			phandle = <0x15>;
			qcom,ea = <0x11>;
			qcom,limits-info = <0x0c>;
			qcom,lmh-dcvs = <0x0d>;
			reg = <0x00 0x02>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xc6>;
				qcom,dump-size = <0x9040>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xbe>;
				qcom,dump-size = <0x9040>;
			};

			l1-tlb {
				phandle = <0xce>;
				qcom,dump-size = <0x2800>;
			};
		};

		cpu@3 {
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x400>;
			enable-method = "psci";
			next-level-cache = <0x0f>;
			phandle = <0x16>;
			qcom,ea = <0x12>;
			qcom,limits-info = <0x0c>;
			qcom,lmh-dcvs = <0x0d>;
			reg = <0x00 0x03>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xc7>;
				qcom,dump-size = <0x9040>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xbf>;
				qcom,dump-size = <0x9040>;
			};

			l1-tlb {
				phandle = <0xcf>;
				qcom,dump-size = <0x2800>;
			};
		};
	};

	firmware {
		phandle = <0x398>;

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/c0c4000.sdhci/by-name/vendor";
					fsmgr_flags = "wait,slotselect\0\0\0\0\0\0\0";
					mnt_flags = "ro,barrier=1,discard";
					status = "ok";
					type = "ext4";
				};
			};
		};
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x00 0x00 0x00>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	qcom,battery-data {
		phandle = <0x120>;
		qcom,batt-id-range-pct = <0x0f>;

		qcom,qrd_msm8998_skuk_3000mah {
			qcom,batt-id-kohm = <0x44>;
			qcom,battery-beta = <0xd34>;
			qcom,battery-type = "qrd8997_st1031ga_3000mah";
			qcom,checksum = <0xd299>;
			qcom,fastchg-current-ma = <0xbb8>;
			qcom,fg-cc-cv-threshold-mv = <0x1126>;
			qcom,fg-profile-data = <0x701fb105 0x6f0aa1fc 0x8c1dd7fd 0xc412ac1d 0x7e180123 0x8c45b652 0x55000000 0xf000000 0x92c5 0x95cda0ca 0x1f000800 0x9fe3c3ec 0xf7fc25f3 0x201ff12 0x29dc1d3a 0x1c060920 0x27001400 0xac1fb405 0x570aeffc 0x6a1de9e2 0x110bbb14 0x4019dc22 0x79450353 0x53000000 0xe000000 0x5cc 0x3abb24ca 0x1c000000 0x56f2c3ec 0xa606a2f2 0x9a06cc01 0x8ceacf1a 0xba33ccff 0x7100000 0x3a0c6646 0x1c004000 0x98010afa 0xff000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,gui-version = "PMI8998GUI - 2.0.0.54";
			qcom,max-voltage-uv = <0x432380>;
		};
	};

	regulator-gfx-stub {
		compatible = "qcom,stub-regulator";
		phandle = <0x17e>;
		regulator-max-microvolt = <0x1053b0>;
		regulator-min-microvolt = <0x61a80>;
		regulator-name = "gfx_stub_corner";
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;

		adsp_fw_region@92a00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x110>;
			reg = <0x00 0x92a00000 0x00 0x1e00000>;
		};

		adsp_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x102>;
			reusable;
			size = <0x00 0x800000>;
		};

		buffer_region@94a00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x39b>;
			reg = <0x00 0x94a00000 0x00 0x100000>;
		};

		dfps_data_mem@0x9f7ff000 {
			label = "dfps_data_mem";
			phandle = <0x39c>;
			reg = <0x00 0x9f7ff000 0x00 0x1000>;
		};

		linux,cma {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,cma-default;
			reusable;
			size = <0x00 0x2000000>;
		};

		modem_fw_region@8ac00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x115>;
			reg = <0x00 0x8ac00000 0x00 0x7e00000>;
		};

		pil_mba_region@94800000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x118>;
			reg = <0x00 0x94800000 0x00 0x200000>;
		};

		qseecom_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x129>;
			reusable;
			size = <0x00 0x1400000>;
		};

		removed_region0@85800000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x39a>;
			reg = <0x00 0x85800000 0x00 0x3700000>;
		};

		secure_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x12a>;
			reusable;
			size = <0x00 0x5c00000>;
		};

		splash_region@9d400000 {
			label = "cont_splash_mem";
			phandle = <0x247>;
			reg = <0x00 0x9d400000 0x00 0x23ff000>;
		};

		venus_fw_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x80000000 0x00 0x20000000>;
			compatible = "shared-dma-pool";
			phandle = <0x114>;
			reusable;
			size = <0x00 0x800000>;
		};

		wlan_msa_guard@85600000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x399>;
			reg = <0x00 0x85600000 0x00 0x100000>;
		};

		wlan_msa_mem@85700000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x10e>;
			reg = <0x00 0x85700000 0x00 0x100000>;
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		compatible = "simple-bus";
		phandle = <0x269>;
		ranges = <0x00 0x00 0x00 0xffffffff>;

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			phandle = <0x348>;
			reg = <0x1620000 0x20000 0x1000000 0x80000 0x1500000 0x10000 0x1700000 0x20000 0x17900000 0xe000 0x1740000 0x10000 0x1740000 0x10000>;
			reg-names = "snoc-base\0bimc-base\0cnoc-base\0a2noc-base\0gnoc-base\0mmnoc-ahb-base\0mnoc-base";

			fab-a2noc {
				cell-id = <0x1803>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x3a 0x57 0x3a 0x58>;
				label = "fab-a2noc";
				phandle = <0x12c>;
				qcom,base-name = "a2noc-base";
				qcom,base-offset = <0x4000>;
				qcom,bus-type = <0x01>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;

				qcom,node-qos-clks {
					clock-names = "clk-ipa-clk\0clk-ufs-axi-clk\0clk-aggre2-ufs-axi-no-rate\0clk-aggre2-usb3-axi-cfg-no-rate\0clk-cfg-noc-usb2-axi-no-rate";
					clocks = <0x3a 0x22 0x1c 0x60 0x1c 0x1e 0x1c 0x1f 0x1c 0x3a>;
				};
			};

			fab-bimc {
				cell-id = <0x00>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x3a 0x3f 0x3a 0x40>;
				label = "fab-bimc";
				phandle = <0x12f>;
				qcom,base-name = "bimc-base";
				qcom,bus-type = <0x02>;
				qcom,fab-dev;
				qcom,util-fact = <0x99>;
			};

			fab-cnoc {
				cell-id = <0x1400>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x3a 0x41 0x3a 0x42>;
				label = "fab-cnoc";
				phandle = <0x153>;
				qcom,base-name = "cnoc-base";
				qcom,bus-type = <0x01>;
				qcom,fab-dev;
			};

			fab-gnoc {
				cell-id = <0x1804>;
				label = "fab-gnoc";
				phandle = <0x157>;
				qcom,base-name = "gnoc-base";
				qcom,virt-dev;
			};

			fab-mnoc {
				cell-id = <0x800>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x3a 0x3c 0x3a 0x3d>;
				label = "fab-mnoc";
				phandle = <0x167>;
				qcom,base-name = "mnoc-base";
				qcom,base-offset = <0x5000>;
				qcom,bus-type = <0x01>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,util-fact = <0x99>;

				qcom,node-qos-clks {
					clock-names = "clk-mmssnoc-axi-no-rate\0clk-mmss-noc-cfg-ahb-no-rate";
					clocks = <0x3a 0x3c 0x1c 0x4b>;
				};
			};

			fab-mnoc-ahb {
				cell-id = <0x801>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0xb7 0x05 0xb7 0x05>;
				label = "fab-mnoc-ahb";
				phandle = <0x164>;
				qcom,base-name = "mmnoc-ahb-base";
				qcom,bus-type = <0x01>;
				qcom,fab-dev;
				qcom,setrate-only-clk;
			};

			fab-snoc {
				cell-id = <0x400>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x3a 0x4d 0x3a 0x4e>;
				label = "fab-snoc";
				phandle = <0x16b>;
				qcom,base-name = "snoc-base";
				qcom,base-offset = <0x6000>;
				qcom,bus-type = <0x01>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			mas-a2noc-snoc {
				cell-id = <0x2750>;
				label = "mas-a2noc-snoc";
				phandle = <0x173>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x168 0x16d 0x16e 0x16f 0x170 0x16a 0x171 0x12d 0x172 0x169>;
				qcom,mas-rpm-id = <0x70>;
			};

			mas-apps-proc {
				cell-id = <0x01>;
				label = "mas-apps-proc";
				phandle = <0x355>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x157>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x155 0x156>;
				qcom,mas-rpm-id = <0x00>;
			};

			mas-bimc-snoc {
				cell-id = <0x2720>;
				label = "mas-bimc-snoc";
				phandle = <0x174>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x168 0x16d 0x16e 0x16f 0x170 0x171 0x12d 0x172 0x169>;
				qcom,mas-rpm-id = <0x15>;
			};

			mas-blsp-1 {
				cell-id = <0x56>;
				label = "mas-blsp-1";
				phandle = <0x34c>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x12c>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x12b>;
				qcom,mas-rpm-id = <0x29>;
			};

			mas-blsp-2 {
				cell-id = <0x54>;
				label = "mas-blsp-2";
				phandle = <0x34d>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x12c>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x12b>;
				qcom,mas-rpm-id = <0x27>;
			};

			mas-cnoc-a2noc {
				cell-id = <0x76>;
				label = "mas-cnoc-a2noc";
				phandle = <0x175>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,blacklist = <0x12d>;
				qcom,bus-dev = <0x12c>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x12b>;
				qcom,mas-rpm-id = <0x92>;
			};

			mas-cnoc-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-cnoc-mnoc-cfg";
				phandle = <0x176>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x165>;
				qcom,mas-rpm-id = <0x05>;
			};

			mas-cnoc-mnoc-mmss-cfg {
				cell-id = <0x66>;
				label = "mas-cnoc-mnoc-mmss-cfg";
				phandle = <0x177>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x158 0x159 0x15a 0x15b 0x15c 0x15d 0x15e 0x15f 0x160 0x161 0x162 0x163>;
				qcom,mas-rpm-id = <0x04>;
			};

			mas-cpp {
				cell-id = <0x6a>;
				label = "mas-cpp";
				phandle = <0x356>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x167>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x166>;
				qcom,mas-rpm-id = <0x73>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x04>;
			};

			mas-crypto-c0 {
				cell-id = <0x37>;
				label = "mas-crypto-c0";
				phandle = <0x351>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x12c>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x12b>;
				qcom,mas-rpm-id = <0x17>;
				qcom,prio0 = <0x01>;
				qcom,prio1 = <0x01>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x0b>;
			};

			mas-gnoc-bimc {
				cell-id = <0x74>;
				label = "mas-gnoc-bimc";
				phandle = <0x178>;
				qcom,agg-ports = <0x02>;
				qcom,ap-owned;
				qcom,bus-dev = <0x12f>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x12e>;
				qcom,mas-rpm-id = <0x90>;
				qcom,prio-lvl = <0x00>;
				qcom,prio-rd = <0x00>;
				qcom,prio-wr = <0x00>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x00>;
			};

			mas-gnoc-snoc {
				cell-id = <0x7a>;
				label = "mas-gnoc-snoc";
				phandle = <0x179>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x168 0x16d 0x16e 0x16f 0x170 0x171 0x12d 0x172 0x169>;
				qcom,mas-rpm-id = <0x96>;
			};

			mas-ipa {
				cell-id = <0x5a>;
				label = "mas-ipa";
				phandle = <0x349>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x12c>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x12b>;
				qcom,mas-rpm-id = <0x3b>;
				qcom,prio0 = <0x01>;
				qcom,prio1 = <0x01>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x03>;
			};

			mas-jpeg {
				cell-id = <0x3e>;
				label = "mas-jpeg";
				phandle = <0x357>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x167>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x166>;
				qcom,mas-rpm-id = <0x07>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x06>;
			};

			mas-mdp-p0 {
				cell-id = <0x16>;
				label = "mas-mdp-p0";
				phandle = <0x358>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x167>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x166>;
				qcom,mas-rpm-id = <0x08>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x00>;
				qcom,vrail-comp = <0x32>;
			};

			mas-mdp-p1 {
				cell-id = <0x17>;
				label = "mas-mdp-p1";
				phandle = <0x359>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x167>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x166>;
				qcom,mas-rpm-id = <0x3d>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x01>;
				qcom,vrail-comp = <0x32>;
			};

			mas-mnoc-bimc {
				cell-id = <0x272b>;
				label = "mas-mnoc-bimc";
				phandle = <0x17a>;
				qcom,agg-ports = <0x02>;
				qcom,ap-owned;
				qcom,bus-dev = <0x12f>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x130 0x12e 0x131>;
				qcom,mas-rpm-id = <0x02>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x02>;
			};

			mas-oxili {
				cell-id = <0x1a>;
				label = "mas-oxili";
				phandle = <0x352>;
				qcom,agg-ports = <0x02>;
				qcom,ap-owned;
				qcom,bus-dev = <0x12f>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x130 0x12e 0x131>;
				qcom,mas-rpm-id = <0x06>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x01>;
			};

			mas-pimem {
				cell-id = <0x7b>;
				label = "mas-pimem";
				phandle = <0x353>;
				qcom,agg-ports = <0x02>;
				qcom,ap-owned;
				qcom,bus-dev = <0x12f>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x130 0x12e>;
				qcom,mas-rpm-id = <0x71>;
				qcom,prio-lvl = <0x01>;
				qcom,prio-rd = <0x01>;
				qcom,prio-wr = <0x01>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x04>;
			};

			mas-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qdss-bam";
				phandle = <0x35d>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x168 0x169 0x12d 0x16a>;
				qcom,mas-rpm-id = <0x13>;
				qcom,prio0 = <0x01>;
				qcom,prio1 = <0x01>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x00>;
			};

			mas-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-qdss-dap";
				phandle = <0x354>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146 0x147 0x148 0x149 0x14a 0x14b 0x14c 0x14d 0x14e 0x14f 0x150 0x154 0x151 0x152>;
				qcom,mas-rpm-id = <0x31>;
			};

			mas-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-qdss-etr";
				phandle = <0x35c>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x168 0x169 0x12d 0x16a>;
				qcom,mas-rpm-id = <0x1f>;
				qcom,prio0 = <0x01>;
				qcom,prio1 = <0x01>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x01>;
			};

			mas-sdcc-1 {
				cell-id = <0x4e>;
				label = "mas-sdcc-1";
				phandle = <0x34a>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x12c>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x12b>;
				qcom,mas-rpm-id = <0x21>;
			};

			mas-sdcc-2 {
				cell-id = <0x51>;
				label = "mas-sdcc-2";
				phandle = <0x34b>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x12c>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x12b>;
				qcom,mas-rpm-id = <0x23>;
			};

			mas-snoc-bimc {
				cell-id = <0x272f>;
				label = "mas-snoc-bimc";
				phandle = <0x17b>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x12f>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x130 0x12e>;
				qcom,mas-rpm-id = <0x03>;
			};

			mas-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-snoc-cfg";
				phandle = <0x35e>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x16c>;
				qcom,mas-rpm-id = <0x14>;
			};

			mas-snoc-cnoc {
				cell-id = <0x2733>;
				label = "mas-snoc-cnoc";
				phandle = <0x17c>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146 0x147 0x148 0x149 0x14a 0x14b 0x14c 0x14d 0x14e 0x14f 0x150 0x151 0x152>;
				qcom,mas-rpm-id = <0x34>;
			};

			mas-ufs {
				cell-id = <0x5f>;
				label = "mas-ufs";
				phandle = <0x34e>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x12c>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x12b>;
				qcom,mas-rpm-id = <0x44>;
				qcom,prio0 = <0x01>;
				qcom,prio1 = <0x01>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x04>;
			};

			mas-usb-hs {
				cell-id = <0x57>;
				label = "mas-usb-hs";
				phandle = <0x34f>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x12c>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x12b>;
				qcom,mas-rpm-id = <0x2a>;
				qcom,prio0 = <0x01>;
				qcom,prio1 = <0x01>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x01>;
			};

			mas-usb3 {
				cell-id = <0x3d>;
				label = "mas-usb3";
				phandle = <0x350>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x12c>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x12b>;
				qcom,mas-rpm-id = <0x20>;
				qcom,prio0 = <0x01>;
				qcom,prio1 = <0x01>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x02>;
			};

			mas-venus {
				cell-id = <0x3f>;
				label = "mas-venus";
				phandle = <0x35a>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x167>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x166>;
				qcom,mas-rpm-id = <0x09>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x02>;
			};

			mas-vfe {
				cell-id = <0x1d>;
				label = "mas-vfe";
				phandle = <0x35b>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x167>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x166>;
				qcom,mas-rpm-id = <0x0b>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x05>;
			};

			slv-a2noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-a2noc-cfg";
				phandle = <0x146>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x96>;
			};

			slv-a2noc-smmu-cfg {
				cell-id = <0x2b5>;
				label = "slv-a2noc-smmu-cfg";
				phandle = <0x138>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x98>;
			};

			slv-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-a2noc-snoc";
				phandle = <0x12b>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x12c>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x173>;
				qcom,slv-rpm-id = <0x8f>;
			};

			slv-ahb2phy {
				cell-id = <0x2ad>;
				label = "slv-ahb2phy";
				phandle = <0x14b>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xa3>;
			};

			slv-bimc-cfg {
				cell-id = <0x275>;
				label = "slv-bimc-cfg";
				phandle = <0x151>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x38>;
			};

			slv-bimc-snoc {
				cell-id = <0x2721>;
				label = "slv-bimc-snoc";
				phandle = <0x131>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x12f>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x174>;
				qcom,slv-rpm-id = <0x02>;
			};

			slv-blsp-1 {
				cell-id = <0x265>;
				label = "slv-blsp-1";
				phandle = <0x14d>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x27>;
			};

			slv-blsp-2 {
				cell-id = <0x263>;
				label = "slv-blsp-2";
				phandle = <0x14c>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x25>;
			};

			slv-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-camera-cfg";
				phandle = <0x15c>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x03>;
			};

			slv-camera-throttle-cfg {
				cell-id = <0x2c5>;
				label = "slv-camera-throttle-cfg";
				phandle = <0x15a>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x9a>;
			};

			slv-cdsp {
				cell-id = <0x2e3>;
				label = "slv-cdsp";
				phandle = <0x171>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xdd>;
			};

			slv-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-clk-ctl";
				phandle = <0x132>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x2f>;
			};

			slv-cnoc-a2noc {
				cell-id = <0x2d5>;
				label = "slv-cnoc-a2noc";
				phandle = <0x154>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x175>;
				qcom,slv-rpm-id = <0xd0>;
			};

			slv-cnoc-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-cnoc-mnoc-cfg";
				phandle = <0x152>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x176>;
				qcom,slv-rpm-id = <0x42>;
			};

			slv-cnoc-mnoc-mmss-cfg {
				cell-id = <0x277>;
				label = "slv-cnoc-mnoc-mmss-cfg";
				phandle = <0x13c>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x177>;
				qcom,slv-rpm-id = <0x3a>;
			};

			slv-csi-phy-cfg {
				cell-id = <0x2e6>;
				label = "slv-csi-phy-cfg";
				phandle = <0x15d>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xe0>;
			};

			slv-display-cfg {
				cell-id = <0x24e>;
				label = "slv-display-cfg";
				phandle = <0x15f>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x04>;
			};

			slv-display-throttle-cfg {
				cell-id = <0x2bc>;
				label = "slv-display-throttle-cfg";
				phandle = <0x15e>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x9c>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				phandle = <0x12e>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x12f>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x00>;
			};

			slv-glm {
				cell-id = <0x2d6>;
				label = "slv-glm";
				phandle = <0x14f>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xd1>;
			};

			slv-gnoc-bimc {
				cell-id = <0x2d7>;
				label = "slv-gnoc-bimc";
				phandle = <0x156>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x157>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x178>;
				qcom,slv-rpm-id = <0xd2>;
			};

			slv-gnoc-snoc {
				cell-id = <0x2d8>;
				label = "slv-gnoc-snoc";
				phandle = <0x155>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x157>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x179>;
				qcom,slv-rpm-id = <0xd3>;
			};

			slv-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-gpuss-cfg";
				phandle = <0x143>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x0b>;
			};

			slv-hmss {
				cell-id = <0x2a1>;
				label = "slv-hmss";
				phandle = <0x170>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x14>;
			};

			slv-hmss-l3 {
				cell-id = <0x2a8>;
				label = "slv-hmss-l3";
				phandle = <0x130>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x12f>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xa0>;
			};

			slv-imem {
				cell-id = <0x249>;
				label = "slv-imem";
				phandle = <0x169>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x1a>;
			};

			slv-imem-cfg {
				cell-id = <0x273>;
				label = "slv-imem-cfg";
				phandle = <0x144>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x36>;
			};

			slv-ipa {
				cell-id = <0x2a4>;
				label = "slv-ipa";
				phandle = <0x16d>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xb7>;
			};

			slv-lpass {
				cell-id = <0x20a>;
				label = "slv-lpass";
				phandle = <0x16f>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x15>;
			};

			slv-message-ram {
				cell-id = <0x274>;
				label = "slv-message-ram";
				phandle = <0x150>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x37>;
			};

			slv-misc-cfg {
				cell-id = <0x252>;
				label = "slv-misc-cfg";
				phandle = <0x162>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x08>;
			};

			slv-mmss-clk-cfg {
				cell-id = <0x257>;
				label = "slv-mmss-clk-cfg";
				phandle = <0x160>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x0c>;
			};

			slv-mmss-clk-xpu-cfg {
				cell-id = <0x258>;
				label = "slv-mmss-clk-xpu-cfg";
				phandle = <0x163>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x0d>;
			};

			slv-mnoc-bimc {
				cell-id = <0x272c>;
				clock-names = "node_clk";
				clocks = <0x3a 0x3c>;
				label = "slv-mnoc-bimc";
				phandle = <0x166>;
				qcom,agg-ports = <0x02>;
				qcom,ap-owned;
				qcom,bus-dev = <0x167>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x17a>;
				qcom,enable-only-clk;
				qcom,slv-rpm-id = <0x10>;
			};

			slv-mnoc-mpu-cfg {
				cell-id = <0x259>;
				label = "slv-mnoc-mpu-cfg";
				phandle = <0x161>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x0e>;
			};

			slv-mpm {
				cell-id = <0x218>;
				label = "slv-mpm";
				phandle = <0x13b>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x3e>;
			};

			slv-mss-cfg {
				cell-id = <0x26d>;
				label = "slv-mss-cfg";
				phandle = <0x142>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x30>;
			};

			slv-pdm {
				cell-id = <0x267>;
				label = "slv-pdm";
				phandle = <0x149>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x29>;
			};

			slv-pimem {
				cell-id = <0x2c8>;
				label = "slv-pimem";
				phandle = <0x168>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0xa6>;
			};

			slv-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-pimem-cfg";
				phandle = <0x14e>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xa7>;
			};

			slv-pmic-arb {
				cell-id = <0x278>;
				label = "slv-pmic-arb";
				phandle = <0x140>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x3b>;
			};

			slv-prng {
				cell-id = <0x26a>;
				label = "slv-prng";
				phandle = <0x141>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x2c>;
			};

			slv-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qdss-cfg";
				phandle = <0x133>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x3f>;
			};

			slv-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-qdss-stm";
				phandle = <0x16e>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x1e>;
			};

			slv-qm-cfg {
				cell-id = <0x2d9>;
				label = "slv-qm-cfg";
				phandle = <0x134>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xd4>;
			};

			slv-sdcc-1 {
				cell-id = <0x25e>;
				label = "slv-sdcc-1";
				phandle = <0x13e>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x1f>;
			};

			slv-sdcc-2 {
				cell-id = <0x260>;
				label = "slv-sdcc-2";
				phandle = <0x13d>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x21>;
			};

			slv-smmu-cfg {
				cell-id = <0x2d2>;
				label = "slv-smmu-cfg";
				phandle = <0x15b>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0xcd>;
			};

			slv-snoc-bimc {
				cell-id = <0x2730>;
				label = "slv-snoc-bimc";
				phandle = <0x16a>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x17b>;
				qcom,slv-rpm-id = <0x18>;
			};

			slv-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-snoc-cfg";
				phandle = <0x139>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x46>;
			};

			slv-snoc-cnoc {
				cell-id = <0x2734>;
				label = "slv-snoc-cnoc";
				phandle = <0x12d>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x17c>;
				qcom,slv-rpm-id = <0x19>;
			};

			slv-spdm {
				cell-id = <0x279>;
				label = "slv-spdm";
				phandle = <0x13f>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x3c>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				phandle = <0x135>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x4c>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				phandle = <0x165>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x11>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				phandle = <0x16c>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x1d>;
			};

			slv-tcsr {
				cell-id = <0x26f>;
				label = "slv-tcsr";
				phandle = <0x137>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x32>;
			};

			slv-tlmm-center {
				cell-id = <0x2e0>;
				label = "slv-tlmm-center";
				phandle = <0x14a>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xda>;
			};

			slv-tlmm-north {
				cell-id = <0x2db>;
				label = "slv-tlmm-north";
				phandle = <0x147>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xd6>;
			};

			slv-tlmm-south {
				cell-id = <0x2df>;
				label = "slv-tlmm-south";
				phandle = <0x13a>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xd9>;
			};

			slv-ufs-cfg {
				cell-id = <0x28a>;
				label = "slv-ufs-cfg";
				phandle = <0x136>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x5c>;
			};

			slv-usb-hs {
				cell-id = <0x266>;
				label = "slv-usb-hs";
				phandle = <0x148>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x28>;
			};

			slv-usb3-0 {
				cell-id = <0x247>;
				label = "slv-usb3-0";
				phandle = <0x145>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x153>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x16>;
			};

			slv-venus-cfg {
				cell-id = <0x254>;
				label = "slv-venus-cfg";
				phandle = <0x159>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x0a>;
			};

			slv-venus-throttle-cfg {
				cell-id = <0x2b8>;
				label = "slv-venus-throttle-cfg";
				phandle = <0x158>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xb2>;
			};

			slv-wlan {
				cell-id = <0x2d3>;
				label = "slv-wlan";
				phandle = <0x172>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x16b>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xce>;
			};
		};

		arm,smmu-anoc2@16c0000 {
			#clock-cells = <0x01>;
			#global-interrupts = <0x02>;
			#iommu-cells = <0x01>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x6070 0x0f 0x6074 0x23 0x6078 0x37 0x607c 0x39 0x6080 0x3f 0x6084 0x6f 0x6088 0x74 0x608c 0x92 0x6090 0xb0 0x6094 0xf0 0x6098 0xf0 0x609c 0xf0 0x60f0 0x00 0x60f4 0x01 0x60f8 0x03 0x60fc 0x04 0x6100 0x06 0x6104 0x08 0x6108 0x09 0x610c 0x0b 0x6110 0x0d 0x6114 0x0f 0x6118 0x0f 0x611c 0x0f 0x6170 0x00 0x6174 0x00 0x6178 0x00 0x617c 0x00 0x6180 0x00 0x6184 0x00 0x6188 0x00 0x618c 0x00 0x6190 0x00 0x6194 0x00 0x6198 0x00 0x619c 0x00 0x6270 0x00 0x6274 0x01 0x6278 0x02 0x627c 0x04 0x6280 0x04 0x6284 0x06 0x6288 0x06 0x628c 0x0a 0x6290 0x0c 0x6294 0x0c 0x6298 0x0c 0x629c 0x0c 0x62f0 0x0c 0x62f4 0x12 0x62f8 0x18 0x62fc 0x1a 0x6300 0x1d 0x6304 0x23 0x6308 0x24 0x630c 0x28 0x6310 0x2c 0x6314 0x30 0x6318 0x30 0x631c 0x30 0x6370 0x30 0x6374 0x35 0x6378 0x3a 0x637c 0x3e 0x6380 0x46 0x6384 0x50 0x6388 0x55 0x638c 0x5d 0x6390 0x67 0x6394 0x80 0x6398 0x80 0x639c 0x80 0x678c 0x12 0x6794 0x32 0x67a0 0x00 0x67a4 0xe1 0x67a8 0xf0 0x67b0 0x00 0x67b4 0x0c 0x67b8 0x9c 0x67d0 0x00 0x67dc 0x04 0x67e0 0x08 0x6800 0x06 0x6900 0x3ff 0x6b48 0x330330 0x6b4c 0x81 0x6b50 0x1313 0x6b64 0x121155 0x6b68 0xcaa84920 0x6b70 0xc0c0000 0x6b74 0x8080000 0x6b78 0x8080000 0x6b80 0x20002000 0x6b84 0x20002000 0x6c00 0x05 0x6c04 0x00 0x6c08 0x05 0x6c0c 0x00 0x6c10 0x05 0x6c14 0x00 0x6c18 0x05 0x6c1c 0x00 0x6c20 0x05 0x6c24 0x00 0x6c28 0x00 0x6c2c 0x00 0x6c30 0x00 0x6c34 0x00 0x6c38 0x00 0x6c3c 0x00 0x6c40 0x00 0x6c44 0x00 0x6c48 0x00 0x6c4c 0x00 0x6c50 0x00 0x6c54 0x00 0x6c58 0x00 0x6c5c 0x00 0x6c60 0x00 0x6c64 0x00 0x6c68 0x00 0x6c6c 0x00 0x6c70 0x00 0x6c74 0x00 0x6c78 0x00 0x6c7c 0x00 0x6c80 0x00 0x6c84 0x00 0x6c88 0x00 0x6c8c 0x00 0x6c90 0x00 0x6c94 0x00 0x6c98 0x00 0x6c9c 0x00 0x6ca0 0x00 0x6ca4 0x00 0x6ca8 0x00 0x6cac 0x00 0x6cb0 0x00 0x6cb4 0x00 0x6cb8 0x00 0x6cbc 0x00 0x6cc0 0x00 0x6cc4 0x00 0x6cc8 0x00 0x6ccc 0x00 0x6cd0 0x00 0x6cd4 0x00 0x6cd8 0x00 0x6cdc 0x00 0x6ce0 0x00 0x6ce4 0x00 0x6ce8 0x00 0x6cec 0x00 0x6cf0 0x00 0x6cf4 0x00 0x6cf8 0x00 0x6cfc 0x00 0x6d00 0x03 0x6d04 0x04 0x6d08 0x04 0x6d0c 0x00 0x6d10 0x08 0x6d14 0x08 0x6d18 0x03 0x6d1c 0x02 0x6d20 0x04 0x6d24 0x00 0x6d28 0x04 0x6d2c 0x00 0x6d30 0x07 0x6d34 0x00 0x6d38 0x06 0x6d3c 0x00 0x6d40 0x00 0x6d44 0x01 0x6d48 0x04 0x6d4c 0x00 0x6d50 0x04 0x6d54 0x00 0x6d58 0x04 0x6d5c 0x00 0x6d60 0x00 0x6d64 0x00 0x6d68 0x00 0x6d6c 0x00 0x6d70 0x00 0x6d74 0x00 0x6d78 0x00 0x6d7c 0x00 0x6d80 0x00 0x6d84 0x00 0x6d88 0x00 0x6d8c 0x00 0x6d90 0x00 0x6d94 0x00 0x6d98 0x00 0x6d9c 0x00 0x6da0 0x00 0x6da4 0x00 0x6da8 0x00 0x6dac 0x00 0x6db0 0x00 0x6db4 0x00 0x6db8 0x00 0x6dbc 0x00 0x6dc0 0x00 0x6dc4 0x00 0x6dc8 0x00 0x6dcc 0x00 0x6dd0 0x00 0x6dd4 0x00 0x6dd8 0x00 0x6ddc 0x00 0x6de0 0x00 0x6de4 0x00 0x6de8 0x00 0x6dec 0x00 0x6df0 0x00 0x6df4 0x00 0x6df8 0x00 0x6dfc 0x00>;
			clock-names = "smmu_aggr2_noc_clk";
			clocks = <0x3a 0x59>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x00 0xe5 0x04 0x00 0xe7 0x04 0x00 0x175 0x04 0x00 0x176 0x08 0x00 0x177 0x08 0x00 0x178 0x08 0x00 0x179 0x08 0x00 0x17a 0x08 0x00 0x1ce 0x04 0x00 0x1cf 0x04 0x00 0x1d0 0x04 0x00 0x1d1 0x04 0x00 0x1d2 0x04 0x00 0x1d3 0x04 0x00 0x161 0x04 0x00 0x162 0x04 0x00 0x163 0x04 0x00 0x164 0x04 0x00 0x165 0x04 0x00 0x166 0x04 0x00 0x167 0x04 0x00 0x168 0x04 0x00 0x1ba 0x04 0x00 0x1bb 0x04 0x00 0x1bc 0x04 0x00 0x1bf 0x04 0x00 0x1d4 0x04 0x00 0x1d5 0x04 0x00 0x1d8 0x04 0x00 0x1d9 0x04 0x00 0x1da 0x04>;
			phandle = <0xff>;
			qcom,register-save;
			qcom,skip-init;
			reg = <0x16c0000 0x40000>;
		};

		arm,smmu-kgsl@5040000 {
			#clock-cells = <0x01>;
			#global-interrupts = <0x02>;
			#iommu-cells = <0x01>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x678c 0x08 0x6794 0x28 0x6800 0x06 0x6900 0x3ff 0x6924 0x204 0x6928 0x11000 0x6930 0x800 0x6960 0xffffffff 0x6b64 0x1a5551 0x6b68 0x9a82a382>;
			clock-names = "gcc_gpu_cfg_ahb_clk\0gcc_bimc_gfx_clk\0gcc_gpu_bimc_gfx_clk";
			clocks = <0x1c 0x42 0x1c 0x20 0x1c 0x40>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x00 0xe5 0x04 0x00 0xe7 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x15d 0x04 0x00 0x15e 0x04>;
			phandle = <0x225>;
			qcom,deferred-regulator-disable-delay = <0x50>;
			qcom,dynamic;
			qcom,register-save;
			qcom,skip-init;
			reg = <0x5040000 0x10000>;
			vdd-supply = <0x1aa>;
		};

		arm,smmu-lpass_q6@5100000 {
			#clock-cells = <0x01>;
			#global-interrupts = <0x02>;
			#iommu-cells = <0x01>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x6070 0xe0 0x6074 0xe0 0x6078 0xe0 0x607c 0xe0 0x60f0 0xc0 0x60f4 0xc8 0x60f8 0xd0 0x60fc 0xd8 0x6170 0x00 0x6174 0x30 0x6178 0x60 0x617c 0x90 0x6270 0x00 0x6274 0x02 0x6278 0x04 0x627c 0x06 0x62f0 0x08 0x62f4 0x0e 0x62f8 0x14 0x62fc 0x1a 0x6370 0x20 0x6374 0x40 0x6378 0x60 0x637c 0x80 0x6784 0x00 0x678c 0x10 0x67a0 0x00 0x67a4 0x00 0x67a8 0x20 0x67b0 0x00 0x67b4 0x08 0x67b8 0xc8 0x67d0 0x04 0x67dc 0x08 0x67e0 0x08 0x6800 0x06 0x6900 0x3ff 0x6924 0x202 0x6928 0x10a00 0x6930 0x500 0x6960 0xffffffff 0x6b64 0x121151 0x6b68 0xea800080 0x6c00 0x00 0x6c04 0x00 0x6c08 0x00 0x6c0c 0x00 0x6c10 0x01 0x6c14 0x01 0x6c18 0x01 0x6c1c 0x01 0x6c20 0x02 0x6c24 0x02 0x6c28 0x02 0x6c2c 0x02 0x6c30 0x03 0x6c34 0x03 0x6c38 0x03 0x6c3c 0x03>;
			clock-names = "lpass_q6_smmu_clk";
			clocks = <0x1c 0x9f>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x00 0xe5 0x04 0x00 0xe7 0x04 0x00 0xe2 0x04 0x00 0x189 0x04 0x00 0x18a 0x04 0x00 0x18b 0x04 0x00 0x18c 0x04 0x00 0x18d 0x04 0x00 0x18e 0x04 0x00 0x18f 0x04 0x00 0x190 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x89 0x04 0x00 0xe0 0x04 0x00 0xe1 0x04 0x00 0x136 0x04 0x00 0x194 0x04>;
			phandle = <0x103>;
			qcom,register-save;
			qcom,skip-init;
			reg = <0x5100000 0x40000>;
			vdd-supply = <0x1a9>;
		};

		arm,smmu-mmss@cd00000 {
			#clock-cells = <0x01>;
			#global-interrupts = <0x02>;
			#iommu-cells = <0x01>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x678c 0x28 0x6794 0xe0 0x6800 0x06 0x6900 0x3ff 0x6924 0x204 0x6928 0x11002 0x6930 0x800 0x6960 0xffffffff 0x6964 0xffffffff 0x6968 0xffffffff 0x696c 0xffffffff 0x6b48 0x330330 0x6b4c 0x81 0x6b50 0x3333 0x6b54 0x3333 0x6b64 0x1a5555 0x6b68 0xbaaa892a 0x6b70 0xc0c0202 0x6b74 0xe0e0202 0x6b78 0xe0e0000 0x6b80 0x20042004 0x6b84 0x20042004>;
			clock-names = "mmss_mnoc_ahb_clk\0mmssnoc_axi_clk\0mmss_bimc_smmu_ahb_clk\0mmss_bimc_smmu_axi_clk";
			clocks = <0xb7 0xa9 0x3a 0x3c 0xb7 0x57 0xb7 0x58>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x00 0xe5 0x04 0x00 0xe7 0x04 0x00 0x107 0x04 0x00 0x10a 0x04 0x00 0x10b 0x04 0x00 0x10c 0x04 0x00 0xf4 0x04 0x00 0xf5 0x04 0x00 0xf7 0x04 0x00 0xf8 0x04 0x00 0xf9 0x04 0x00 0xfa 0x04 0x00 0xfb 0x04 0x00 0xfc 0x04 0x00 0xfd 0x04 0x00 0xfe 0x04 0x00 0xff 0x04 0x00 0x100 0x04 0x00 0x104 0x04 0x00 0x105 0x04 0x00 0x106 0x04 0x00 0x110 0x04 0x00 0x111 0x04 0x00 0x112 0x04 0x00 0x113 0x04 0x00 0x114 0x04>;
			phandle = <0x1ab>;
			qcom,bus-master-id = <0x272b>;
			qcom,no-smr-check;
			qcom,register-save;
			qcom,skip-init;
			reg = <0xcd00000 0x40000>;
			vdd-supply = <0x182>;
		};

		arm64-cpu-erp {
			compatible = "arm,arm64-cpu-erp";
			interrupt-names = "pri-dbe-irq\0sec-dbe-irq\0pri-ext-irq\0sec-ext-irq";
			interrupts = <0x00 0x2b 0x04 0x00 0x2c 0x04 0x00 0x29 0x04 0x00 0x2a 0x04>;
			poll-delay-ms = <0x1388>;
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x05>;

			port {

				endpoint {
					phandle = <0xb4>;
					remote-endpoint = <0xb9>;
				};
			};
		};

		audio_ext_clk {
			#clock-cells = <0x01>;
			clock-names = "osr_clk";
			clocks = <0x3a 0x26>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0xdf>;
			pinctrl-0 = <0x20f>;
			pinctrl-1 = <0x210>;
			pinctrl-names = "sleep\0active";
			qcom,audio-ref-clk-gpio = <0x35 0x03 0x00>;
			qcom,codec-mclk-clk-freq = <0xac4400>;
			qcom,mclk-clk-reg = <0x15020018 0x00>;
			qcom,node_has_rpm_clock;
		};

		audio_ext_clk_lnbb {
			#clock-cells = <0x01>;
			clock-names = "osr_clk";
			clocks = <0x3a 0x32>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0xe7>;
			qcom,node_has_rpm_clock;
		};

		cam_avdd_fixed_regulator {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0x1d 0x33 0x00>;
			phandle = <0x22e>;
			regulator-max-microvolt = <0x2ab980>;
			regulator-min-microvolt = <0x2ab980>;
			regulator-name = "cam_vadd_gpio_regulator";
			vin-supply = <0xe0>;
		};

		cam_vaf_fixed_regulator {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0x1d 0x32 0x00>;
			phandle = <0x22d>;
			regulator-max-microvolt = <0x2ab980>;
			regulator-min-microvolt = <0x2ab980>;
			regulator-name = "cam_vaf_gpio_regulator";
			vin-supply = <0xe0>;
		};

		cdc_comp_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			phandle = <0x1f6>;
			pinctrl-0 = <0x21b>;
			pinctrl-1 = <0x21c>;
			pinctrl-names = "aud_active\0aud_sleep";
			qcom,lpi-gpios;
			status = "disabled";
		};

		cdc_dmic_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			phandle = <0x1f7>;
			pinctrl-0 = <0x21d 0x21e>;
			pinctrl-1 = <0x21f 0x220>;
			pinctrl-names = "aud_active\0aud_sleep";
			qcom,lpi-gpios;
			status = "disabled";
		};

		cdc_pdm_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			phandle = <0x1f5>;
			pinctrl-0 = <0x217 0x218>;
			pinctrl-1 = <0x219 0x21a>;
			pinctrl-names = "aud_active\0aud_sleep";
			qcom,lpi-gpios;
			status = "disabled";
		};

		clock-controller@100000 {
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			compatible = "qcom,gcc-sdm660\0syscon";
			phandle = <0x1c>;
			reg = <0x100000 0x94000>;
			vdd_dig-supply = <0xf4>;
			vdd_dig_ao-supply = <0xf5>;
		};

		clock-controller@5065000 {
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			compatible = "qcom,gpu-sdm660";
			phandle = <0x17d>;
			reg = <0x5065000 0x10000>;
		};

		clock-controller@c8c0000 {
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			compatible = "qcom,mmcc-sdm630";
			phandle = <0xb7>;
			reg = <0xc8c0000 0x40000>;
			vdd_dig_mmss-supply = <0xf4>;
			vdd_mx_mmss-supply = <0xf6>;
			vdda-supply = <0xf7>;
		};

		cpr4-ctrl@05061000 {
			clock-names = "core_clk\0bus_clk";
			clocks = <0x17d 0x01 0x3a 0x1e>;
			compatible = "qcom,cpr4-sdm630-mmss-ldo-regulator";
			interrupt-names = "cpr";
			interrupts = <0x00 0x11d 0x01>;
			mem-acc-supply = <0x17f>;
			phandle = <0x35f>;
			qcom,cpr-count-mode = <0x00>;
			qcom,cpr-count-repeat = <0x0e>;
			qcom,cpr-ctrl-name = "gfx";
			qcom,cpr-idle-cycles = <0x0f>;
			qcom,cpr-loop-time = <0x4c4b40>;
			qcom,cpr-sensor-time = <0x3e8>;
			qcom,cpr-step-quot-init-max = <0x0e>;
			qcom,cpr-step-quot-init-min = <0x0c>;
			qcom,voltage-step = <0x1388>;
			reg = <0x5061000 0x4000 0x784000 0x1000>;
			reg-names = "cpr_ctrl\0fuse_base";
			system-supply = <0xf4>;
			vdd-supply = <0x17e>;
			vdd-thread0-ldo-supply = <0x180>;

			thread@0 {
				qcom,cpr-consecutive-down = <0x02>;
				qcom,cpr-consecutive-up = <0x00>;
				qcom,cpr-down-threshold = <0x02>;
				qcom,cpr-thread-id = <0x00>;
				qcom,cpr-up-threshold = <0x02>;

				regulator {
					phandle = <0xdb>;
					qcom,corner-frequencies = <0x9896800 0xe4e1c00 0x160dc080 0x1bb75640 0x230c2b00 0x26906fc0 0x2e318fc0>;
					qcom,cpr-corner-allow-closed-loop = <0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
					qcom,cpr-corner-allow-ldo-mode = <0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
					qcom,cpr-corner-fmax-map = <0x01 0x02 0x03 0x04 0x05 0x06>;
					qcom,cpr-corners = <0x07>;
					qcom,cpr-fuse-combos = <0x08>;
					qcom,cpr-fuse-corners = <0x06>;
					qcom,cpr-ro-scaling-factor = <0x00 0x00 0x00 0x00 0x00 0x00 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x00 0x00 0x00 0x00>;
					qcom,cpr-scaled-open-loop-voltage-as-ceiling;
					qcom,cpr-target-quotients = <0x00 0x00 0x00 0x00 0x00 0x00 0xae 0xa7 0x126 0x124 0x12f 0x139 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x107 0xf7 0x19d 0x18d 0x19f 0x19c 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x177 0x162 0x22a 0x207 0x23d 0x22a 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x19c 0x17c 0x255 0x232 0x264 0x24f 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x201 0x1dc 0x2d2 0x2a8 0x2e2 0x2ce 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x253 0x229 0x32b 0x300 0x345 0x32b 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
					qcom,cpr-voltage-ceiling = <0x8ed28 0x9d788 0xb1008 0xc0df0 0xd4670 0xe1d48 0x1053b0>;
					qcom,cpr-voltage-floor = <0x7b0c0 0x7b0c0 0x91820 0x9f2e0 0xadd40 0xb5a40 0x1053b0>;
					qcom,mem-acc-voltage = <0x01 0x01 0x01 0x02 0x02 0x02 0x02>;
					qcom,system-voltage = <0x40 0x40 0x80 0xc0 0x100 0x140 0x180>;
					regulator-max-microvolt = <0x07>;
					regulator-min-microvolt = <0x01>;
					regulator-name = "gfx_corner";
				};
			};
		};

		cprh-ctrl@179c4000 {
			clock-names = "core_clk";
			clocks = <0x1c 0x48>;
			compatible = "qcom,cprh-sdm630-kbss-regulator";
			phandle = <0x361>;
			qcom,apm-crossover-voltage = <0xd4e40>;
			qcom,apm-hysteresis-voltage = <0x4e20>;
			qcom,apm-threshold-voltage = <0xd4e40>;
			qcom,cpr-controller-id = <0x01>;
			qcom,cpr-corner-switch-delay-time = <0x412>;
			qcom,cpr-count-mode = <0x00>;
			qcom,cpr-count-repeat = <0x0e>;
			qcom,cpr-ctrl-name = "apc1";
			qcom,cpr-down-error-step-limit = <0x01>;
			qcom,cpr-enable;
			qcom,cpr-hw-closed-loop;
			qcom,cpr-idle-cycles = <0x0f>;
			qcom,cpr-loop-time = <0x4c4b40>;
			qcom,cpr-panic-reg-addr-list = <0x179c7aa4 0x17812c18>;
			qcom,cpr-panic-reg-name-list = "PERF_CPRH_STATUS\0APCLUS1_L2_SAW4_PMIC_STS";
			qcom,cpr-reset-step-quot-loop-en;
			qcom,cpr-saw-use-unit-mV;
			qcom,cpr-sensor-time = <0x3e8>;
			qcom,cpr-step-quot-init-max = <0x0e>;
			qcom,cpr-step-quot-init-min = <0x0c>;
			qcom,cpr-up-down-delay-time = <0xbb8>;
			qcom,cpr-up-error-step-limit = <0x01>;
			qcom,cpr-voltage-settling-time = <0x6e0>;
			qcom,voltage-base = <0x61a80>;
			qcom,voltage-step = <0xfa0>;
			reg = <0x179c4000 0x4000 0x784000 0x1000>;
			reg-names = "cpr_ctrl\0fuse_base";

			thread@0 {
				qcom,cpr-consecutive-down = <0x02>;
				qcom,cpr-consecutive-up = <0x00>;
				qcom,cpr-down-threshold = <0x02>;
				qcom,cpr-thread-id = <0x00>;
				qcom,cpr-up-threshold = <0x02>;

				regulator {
					phandle = <0x101>;
					qcom,allow-quotient-interpolation;
					qcom,allow-voltage-interpolation;
					qcom,corner-frequencies = <0x11e1a300 0x2eebb800 0x42603000 0x501bd000 0x5a688800 0x63904800 0x7026f000 0x7829b800 0x802c8000 0x8de82000 0x11e1a300 0x2eebb800 0x42603000 0x501bd000 0x5a688800 0x63904800 0x7026f000 0x7829b800 0x802c8000 0x839b6800 0x11e1a300 0x2eebb800 0x42603000 0x501bd000 0x5a688800 0x63904800 0x7026f000 0x7829b800 0x802c8000 0x8de82000 0x95eae800 0x11e1a300 0x2eebb800 0x42603000 0x501bd000 0x5a688800 0x63904800 0x7026f000 0x7829b800 0x802c8000 0x839b6800>;
					qcom,cpr-closed-loop-voltage-fuse-adjustment = <0xffff8ad0 0xffff8ad0 0xffff8ad0 0xffff8ad0 0xffff8ad0>;
					qcom,cpr-corner-fmax-map = <0x02 0x04 0x06 0x09 0x0a 0x02 0x04 0x06 0x09 0x0a 0x02 0x04 0x06 0x09 0x0b 0x02 0x04 0x06 0x09 0x0a>;
					qcom,cpr-corners = <0x0a 0x0a 0x0a 0x0a 0x0a 0x0a 0x0a 0x0a 0x0a 0x0a 0x0a 0x0a 0x0a 0x0a 0x0a 0x0a 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0b 0x0a 0x0a 0x0a 0x0a 0x0a 0x0a 0x0a 0x0a>;
					qcom,cpr-floor-to-ceiling-max-range = <0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x101d0 0x101d0 0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x101d0 0x101d0 0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x101d0 0x101d0 0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x9c40 0x101d0 0x101d0 0x9c40>;
					qcom,cpr-fuse-combos = <0x20>;
					qcom,cpr-fuse-corners = <0x05>;
					qcom,cpr-open-loop-voltage-fuse-adjustment = <0x3a98 0x1388 0x1388 0x00 0x00>;
					qcom,cpr-ro-scaling-factor = <0xfc8 0x1086 0x00 0x8a2 0xa00 0x992 0x8b6 0x8ac 0x96a 0x8fc 0xa00 0x9a6 0x640 0xc30 0xa3c 0x8e8 0xfc8 0x1086 0x00 0x8a2 0xa00 0x992 0x8b6 0x8ac 0x96a 0x8fc 0xa00 0x9a6 0x640 0xc30 0xa3c 0x8e8 0xfc8 0x1086 0x00 0x8a2 0xa00 0x992 0x8b6 0x8ac 0x96a 0x8fc 0xa00 0x9a6 0x640 0xc30 0xa3c 0x8e8 0xfc8 0x1086 0x00 0x8a2 0xa00 0x992 0x8b6 0x8ac 0x96a 0x8fc 0xa00 0x9a6 0x640 0xc30 0xa3c 0x8e8 0xfc8 0x1086 0x00 0x8a2 0xa00 0x992 0x8b6 0x8ac 0x96a 0x8fc 0xa00 0x9a6 0x640 0xc30 0xa3c 0x8e8>;
					qcom,cpr-scaled-open-loop-voltage-as-ceiling;
					qcom,cpr-speed-bin-corners = <0x0a 0x0a 0x0b 0x0a>;
					qcom,cpr-speed-bins = <0x04>;
					qcom,cpr-voltage-ceiling = <0xb0c20 0xb0c20 0xb0c20 0xc0620 0xd3ea0 0xd3ea0 0xf1360 0xf1360 0xf1360 0x104be0 0xb0c20 0xb0c20 0xb0c20 0xc0620 0xd3ea0 0xd3ea0 0xf1360 0xf1360 0xf1360 0x104be0 0xb0c20 0xb0c20 0xb0c20 0xc0620 0xd3ea0 0xd3ea0 0xf1360 0xf1360 0xf1360 0x116520 0x116520 0xb0c20 0xb0c20 0xb0c20 0xc0620 0xd3ea0 0xd3ea0 0xf1360 0xf1360 0xf1360 0x104be0>;
					qcom,cpr-voltage-floor = <0x8f8e0 0x8f8e0 0x91820 0x9f2e0 0xadd40 0xadd40 0xb5a40 0xbf680 0xbf680 0xce0e0 0x8f8e0 0x8f8e0 0x91820 0x9f2e0 0xadd40 0xadd40 0xb5a40 0xbf680 0xbf680 0xce0e0 0x8f8e0 0x8f8e0 0x91820 0x9f2e0 0xadd40 0xadd40 0xb5a40 0xbf680 0xbf680 0xce0e0 0xdbba0 0x8f8e0 0x8f8e0 0x91820 0x9f2e0 0xadd40 0xadd40 0xb5a40 0xbf680 0xbf680 0xce0e0>;
					regulator-max-microvolt = <0x0b>;
					regulator-min-microvolt = <0x01>;
					regulator-name = "apc1_perfcl_corner";
				};
			};
		};

		cprh-ctrl@179c8000 {
			clock-names = "core_clk";
			clocks = <0x1c 0x48>;
			compatible = "qcom,cprh-sdm630-kbss-regulator";
			phandle = <0x360>;
			qcom,apm-crossover-voltage = <0xd4e40>;
			qcom,apm-hysteresis-voltage = <0x4e20>;
			qcom,apm-threshold-voltage = <0xd4e40>;
			qcom,cpr-controller-id = <0x00>;
			qcom,cpr-corner-switch-delay-time = <0x412>;
			qcom,cpr-count-mode = <0x00>;
			qcom,cpr-count-repeat = <0x0e>;
			qcom,cpr-ctrl-name = "apc0";
			qcom,cpr-down-error-step-limit = <0x01>;
			qcom,cpr-enable;
			qcom,cpr-hw-closed-loop;
			qcom,cpr-idle-cycles = <0x0f>;
			qcom,cpr-loop-time = <0x4c4b40>;
			qcom,cpr-panic-reg-addr-list = <0x179cbaa4 0x17912c18>;
			qcom,cpr-panic-reg-name-list = "PWR_CPRH_STATUS\0APCLUS0_L2_SAW4_PMIC_STS";
			qcom,cpr-reset-step-quot-loop-en;
			qcom,cpr-saw-use-unit-mV;
			qcom,cpr-sensor-time = <0x3e8>;
			qcom,cpr-step-quot-init-max = <0x0e>;
			qcom,cpr-step-quot-init-min = <0x0c>;
			qcom,cpr-up-down-delay-time = <0xbb8>;
			qcom,cpr-up-error-step-limit = <0x01>;
			qcom,cpr-voltage-settling-time = <0x6e0>;
			qcom,voltage-base = <0x61a80>;
			qcom,voltage-step = <0xfa0>;
			reg = <0x179c8000 0x4000 0x784000 0x1000>;
			reg-names = "cpr_ctrl\0fuse_base";

			thread@0 {
				qcom,cpr-consecutive-down = <0x02>;
				qcom,cpr-consecutive-up = <0x00>;
				qcom,cpr-down-threshold = <0x02>;
				qcom,cpr-thread-id = <0x00>;
				qcom,cpr-up-threshold = <0x02>;

				regulator {
					phandle = <0x100>;
					qcom,allow-quotient-interpolation;
					qcom,allow-voltage-interpolation;
					qcom,corner-frequencies = <0x11e1a300 0x249f0000 0x34a49000 0x413b3800 0x5265c000 0x5b8d8000 0x66ff3000 0x6ddd0000>;
					qcom,cpr-closed-loop-voltage-fuse-adjustment = <0xffff8ad0 0xffff8ad0 0xffff8ad0>;
					qcom,cpr-corner-fmax-map = <0x02 0x04 0x08>;
					qcom,cpr-corners = <0x08>;
					qcom,cpr-floor-to-ceiling-max-range = <0x7d00 0x7d00 0x7d00 0x9c40 0xabe0 0x9c40 0x9c40 0x9c40>;
					qcom,cpr-fuse-combos = <0x20>;
					qcom,cpr-fuse-corners = <0x03>;
					qcom,cpr-ro-scaling-factor = <0xe10 0xe10 0xef6 0x97e 0x9d8 0xa8c 0x6fe 0x6e0 0x7b2 0x758 0x83e 0x7da 0x9ce 0x1324 0x1112 0x12ac 0xe10 0xe10 0xef6 0x97e 0x9d8 0xa8c 0x6fe 0x6e0 0x7b2 0x758 0x83e 0x7da 0x9ce 0x1324 0x1112 0x12ac 0xe10 0xe10 0xef6 0x97e 0x9d8 0xa8c 0x6fe 0x6e0 0x7b2 0x758 0x83e 0x7da 0x9ce 0x1324 0x1112 0x12ac>;
					qcom,cpr-scaled-open-loop-voltage-as-ceiling;
					qcom,cpr-speed-bin-corners = <0x08 0x08 0x08 0x08>;
					qcom,cpr-speed-bins = <0x04>;
					qcom,cpr-voltage-ceiling = <0xb0c20 0xb0c20 0xc0620 0xc0620 0x104be0 0x104be0 0x104be0 0x104be0>;
					qcom,cpr-voltage-floor = <0x8f8e0 0x8f8e0 0x91820 0x9f2e0 0xadd40 0xb5a40 0xbf680 0xce0e0>;
					regulator-max-microvolt = <0x08>;
					regulator-min-microvolt = <0x01>;
					regulator-name = "apc0_pwrcl_corner";
				};
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x01 0x06 0x04>;
			phandle = <0x324>;
			qcom,irq-is-percpu;
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l1_d_cache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-node = <0xc4>;
			};

			qcom,l1_d_cache1 {
				qcom,dump-id = <0x81>;
				qcom,dump-node = <0xc5>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-id = <0x84>;
				qcom,dump-node = <0xc8>;
			};

			qcom,l1_d_cache101 {
				qcom,dump-id = <0x85>;
				qcom,dump-node = <0xc9>;
			};

			qcom,l1_d_cache102 {
				qcom,dump-id = <0x86>;
				qcom,dump-node = <0xca>;
			};

			qcom,l1_d_cache103 {
				qcom,dump-id = <0x87>;
				qcom,dump-node = <0xcb>;
			};

			qcom,l1_d_cache2 {
				qcom,dump-id = <0x82>;
				qcom,dump-node = <0xc6>;
			};

			qcom,l1_d_cache3 {
				qcom,dump-id = <0x83>;
				qcom,dump-node = <0xc7>;
			};

			qcom,l1_i_cache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-node = <0xbc>;
			};

			qcom,l1_i_cache1 {
				qcom,dump-id = <0x61>;
				qcom,dump-node = <0xbd>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-id = <0x64>;
				qcom,dump-node = <0xc0>;
			};

			qcom,l1_i_cache101 {
				qcom,dump-id = <0x65>;
				qcom,dump-node = <0xc1>;
			};

			qcom,l1_i_cache102 {
				qcom,dump-id = <0x66>;
				qcom,dump-node = <0xc2>;
			};

			qcom,l1_i_cache103 {
				qcom,dump-id = <0x67>;
				qcom,dump-node = <0xc3>;
			};

			qcom,l1_i_cache2 {
				qcom,dump-id = <0x62>;
				qcom,dump-node = <0xbe>;
			};

			qcom,l1_i_cache3 {
				qcom,dump-id = <0x63>;
				qcom,dump-node = <0xbf>;
			};

			qcom,l1_tlb_dump0 {
				qcom,dump-id = <0x20>;
				qcom,dump-node = <0xcc>;
			};

			qcom,l1_tlb_dump1 {
				qcom,dump-id = <0x21>;
				qcom,dump-node = <0xcd>;
			};

			qcom,l1_tlb_dump100 {
				qcom,dump-id = <0x24>;
				qcom,dump-node = <0xd0>;
			};

			qcom,l1_tlb_dump101 {
				qcom,dump-id = <0x25>;
				qcom,dump-node = <0xd1>;
			};

			qcom,l1_tlb_dump102 {
				qcom,dump-id = <0x26>;
				qcom,dump-node = <0xd2>;
			};

			qcom,l1_tlb_dump103 {
				qcom,dump-id = <0x27>;
				qcom,dump-node = <0xd3>;
			};

			qcom,l1_tlb_dump2 {
				qcom,dump-id = <0x22>;
				qcom,dump-node = <0xce>;
			};

			qcom,l1_tlb_dump3 {
				qcom,dump-id = <0x23>;
				qcom,dump-node = <0xcf>;
			};
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-csr";
			phandle = <0x2e7>;
			qcom,blk-size = <0x01>;
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
		};

		cti@6010000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti0";
			phandle = <0x68>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6011000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti1";
			phandle = <0x2b3>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6012000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti2";
			phandle = <0x2b4>;
			pinctrl-0 = <0x91>;
			pinctrl-names = "cti-trigout-pctrl";
			qcom,cti-gpio-trigout = <0x04>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6013000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti3";
			phandle = <0x2b5>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6014000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti4";
			phandle = <0x2b6>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6015000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti5";
			phandle = <0x2b7>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6016000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti6";
			phandle = <0x2b8>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6017000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti7";
			phandle = <0x2b9>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6018000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti8";
			phandle = <0x69>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6019000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti9";
			phandle = <0x2ba>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601a000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti10";
			phandle = <0x2bb>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601b000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti11";
			phandle = <0x2bc>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601c000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti12";
			phandle = <0x2bd>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601d000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti13";
			phandle = <0x2be>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601e000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti14";
			phandle = <0x2bf>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601f000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti15";
			phandle = <0x2c0>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7041000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-mss";
			phandle = <0x2d2>;
			reg = <0x7041000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7048000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-rpm";
			phandle = <0x2d1>;
			reg = <0x7048000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7121000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-isdb";
			phandle = <0x2d0>;
			reg = <0x7121000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7188000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-mmss";
			phandle = <0x2cf>;
			reg = <0x7188000 0x1000>;
			reg-names = "cti-base";
		};

		cti@71a4000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-wcss0";
			phandle = <0x2cc>;
			reg = <0x71a4000 0x1000>;
			reg-names = "cti-base";
		};

		cti@71a5000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-wcss1";
			phandle = <0x2cd>;
			reg = <0x71a5000 0x1000>;
			reg-names = "cti-base";
		};

		cti@71a6000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-wcss2";
			phandle = <0x2ce>;
			reg = <0x71a6000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7820000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x13>;
			phandle = <0x2c1>;
			qcom,cti-save;
			reg = <0x7820000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7920000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x14>;
			phandle = <0x2c2>;
			qcom,cti-save;
			reg = <0x7920000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7a20000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x15>;
			phandle = <0x2c3>;
			qcom,cti-save;
			reg = <0x7a20000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7b20000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x16>;
			phandle = <0x2c4>;
			qcom,cti-save;
			reg = <0x7b20000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7b80000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-apss";
			phandle = <0x2c9>;
			reg = <0x7b80000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7b91000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-olc";
			phandle = <0x2cb>;
			reg = <0x7b91000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7bc1000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-apss-dl";
			phandle = <0x2ca>;
			reg = <0x7bc1000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7c20000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x17>;
			phandle = <0x2c5>;
			qcom,cti-save;
			reg = <0x7c20000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7d20000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x18>;
			phandle = <0x2c6>;
			qcom,cti-save;
			reg = <0x7d20000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7e20000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x19>;
			phandle = <0x2c7>;
			qcom,cti-save;
			reg = <0x7e20000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7f20000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x1a>;
			phandle = <0x2c8>;
			qcom,cti-save;
			reg = <0x7f20000 0x1000>;
			reg-names = "cti-base";
		};

		dbm@a8f8000 {
			compatible = "qcom,usb-dbm-1p5";
			phandle = <0x191>;
			qcom,reset-ep-after-lpm-resume;
			reg = <0xa8f8000 0x300>;
		};

		dcc@10b3000 {
			clock-names = "dcc_clk";
			clocks = <0x1c 0x3c>;
			compatible = "qcom,dcc";
			phandle = <0x30f>;
			reg = <0x10b3000 0x1000 0x10b4000 0x2000>;
			reg-names = "dcc-base\0dcc-ram-base";
		};

		devfreq-cpufreq {
			phandle = <0x309>;

			mincpubw-cpufreq {
				cpu-to-dev-map-0 = <0xc0300 0x2fa 0x148200 0x623 0x1cb600 0xb71 0x245400 0xf27>;
				cpu-to-dev-map-4 = <0x96000 0x2fa 0x177000 0x623 0x1a5e00 0xf27>;
				target-dev = <0xfe>;
			};
		};

		devfreq_spdm_cpu {
			compatible = "qcom,devfreq_spdm";
			qcom,alpha-down = <0x0f>;
			qcom,alpha-up = <0x08>;
			qcom,bucket-size = <0x08>;
			qcom,bw-dwnstep = <0x1a5e>;
			qcom,bw-upstep = <0x1c2>;
			qcom,cci-response-time-us = <0x2710 0x2710 0x2710 0x2710 0x2710 0x2710>;
			qcom,max-cci-freq = <0xfd200>;
			qcom,max-vote = <0x1a5e>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,name = "devfreq_spdm";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x200 0x00 0x00 0x01 0x200 0x00 0x00>;
			qcom,pl-freqs = <0x33450 0x94ed0>;
			qcom,ports = <0x18>;
			qcom,reject-rate = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
			qcom,response-time-us = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
			qcom,spdm-client = <0x00>;
			qcom,spdm-interval = <0x1e>;
			qcom,up-step-multp = <0x02>;
		};

		devfreq_spdm_gov {
			compatible = "qcom,gov_spdm_hyp";
			interrupt-names = "spdm-irq";
			interrupts = <0x00 0xc0 0x01>;
		};

		dsi_panel_pwr_supply {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x396>;

			qcom,panel-supply-entry@0 {
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x7d00>;
				qcom,supply-max-voltage = <0x1dc130>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "wqhd-vddio";
				reg = <0x00>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-name = "lab";
				reg = <0x01>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-name = "ibb";
				qcom,supply-post-on-sleep = <0x0a>;
				reg = <0x02>;
			};
		};

		dsi_panel_pwr_supply_labibb_amoled {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x249>;

			qcom,panel-supply-entry@0 {
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x7d00>;
				qcom,supply-max-voltage = <0x1dc130>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "wqhd-vddio";
				reg = <0x00>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x3390>;
				qcom,supply-max-voltage = <0x325aa0>;
				qcom,supply-min-voltage = <0x325aa0>;
				qcom,supply-name = "vdda-3p3";
				reg = <0x01>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x5d1420>;
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-name = "lab";
				reg = <0x02>;
			};

			qcom,panel-supply-entry@3 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x602160>;
				qcom,supply-min-voltage = "\0=\t";
				qcom,supply-name = "ibb";
				reg = <0x03>;
			};

			qcom,panel-supply-entry@4 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x7b98a0>;
				qcom,supply-min-voltage = <0x4c4b40>;
				qcom,supply-name = "oledb";
				reg = <0x04>;
			};
		};

		dsi_panel_split_link_pwr_supply {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x397>;

			qcom,panel-supply-entry@0 {
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x7d00>;
				qcom,supply-max-voltage = <0x1dc130>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "wqhd-vddio";
				reg = <0x00>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x364c>;
				qcom,supply-max-voltage = <0x325aa0>;
				qcom,supply-min-voltage = <0x325aa0>;
				qcom,supply-name = "vdda-3p3";
				reg = <0x01>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-min-voltage = <0x53ec60>;
				qcom,supply-name = "lab";
				reg = <0x02>;
			};

			qcom,panel-supply-entry@3 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-min-voltage = <0x53ec60>;
				qcom,supply-name = "ibb";
				qcom,supply-post-on-sleep = <0x0a>;
				reg = <0x03>;
			};
		};

		etm@7840000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm0";
			cpu = <0x13>;
			phandle = <0x2ab>;
			reg = <0x7840000 0x1000>;

			port {

				endpoint {
					phandle = <0x80>;
					remote-endpoint = <0x89>;
				};
			};
		};

		etm@7940000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm1";
			cpu = <0x14>;
			phandle = <0x2ac>;
			reg = <0x7940000 0x1000>;

			port {

				endpoint {
					phandle = <0x81>;
					remote-endpoint = <0x8a>;
				};
			};
		};

		etm@7a40000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm2";
			cpu = <0x15>;
			phandle = <0x2ad>;
			reg = <0x7a40000 0x1000>;

			port {

				endpoint {
					phandle = <0x82>;
					remote-endpoint = <0x8b>;
				};
			};
		};

		etm@7b40000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm3";
			cpu = <0x16>;
			phandle = <0x2ae>;
			reg = <0x7b40000 0x1000>;

			port {

				endpoint {
					phandle = <0x83>;
					remote-endpoint = <0x8c>;
				};
			};
		};

		etm@7c40000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm4";
			cpu = <0x17>;
			phandle = <0x2af>;
			reg = <0x7c40000 0x1000>;

			port {

				endpoint {
					phandle = <0x84>;
					remote-endpoint = <0x8d>;
				};
			};
		};

		etm@7d40000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm5";
			cpu = <0x18>;
			phandle = <0x2b0>;
			reg = <0x7d40000 0x1000>;

			port {

				endpoint {
					phandle = <0x85>;
					remote-endpoint = <0x8e>;
				};
			};
		};

		etm@7e40000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm6";
			cpu = <0x19>;
			phandle = <0x2b1>;
			reg = <0x7e40000 0x1000>;

			port {

				endpoint {
					phandle = <0x86>;
					remote-endpoint = <0x8f>;
				};
			};
		};

		etm@7f40000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm7";
			cpu = <0x1a>;
			phandle = <0x2b2>;
			reg = <0x7f40000 0x1000>;

			port {

				endpoint {
					phandle = <0x87>;
					remote-endpoint = <0x90>;
				};
			};
		};

		funnel@6005000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-qatb";
			phandle = <0x2d4>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x73>;
						remote-endpoint = <0x94>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x97>;
						remote-endpoint = <0x95>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x03>;

					endpoint {
						phandle = <0xb2>;
						remote-endpoint = <0x96>;
						slave-mode;
					};
				};
			};
		};

		funnel@6041000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in0";
			phandle = <0x2a6>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x70>;
						remote-endpoint = <0x72>;
					};
				};

				port@2 {
					reg = <0x06>;

					endpoint {
						phandle = <0x94>;
						remote-endpoint = <0x73>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x07>;

					endpoint {
						phandle = <0x88>;
						remote-endpoint = <0x74>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x00>;

					endpoint {
						phandle = <0xba>;
						remote-endpoint = <0x75>;
						slave-mode;
					};
				};
			};
		};

		funnel@6042000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in1";
			phandle = <0x2a7>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x71>;
						remote-endpoint = <0x76>;
					};
				};

				port@1 {
					reg = <0x02>;

					endpoint {
						phandle = <0xa5>;
						remote-endpoint = <0x77>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x05>;

					endpoint {
						phandle = <0xb8>;
						remote-endpoint = <0x78>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x06>;

					endpoint {
						phandle = <0x7b>;
						remote-endpoint = <0x79>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						phandle = <0xbb>;
						remote-endpoint = <0x7a>;
						slave-mode;
					};
				};
			};
		};

		funnel@6045000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-merg";
			phandle = <0x2a5>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x6e>;
						remote-endpoint = <0x6f>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x72>;
						remote-endpoint = <0x70>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						phandle = <0x76>;
						remote-endpoint = <0x71>;
						slave-mode;
					};
				};
			};
		};

		funnel@71c3000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dlct";
			phandle = <0x2e4>;
			reg = <0x71c3000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x98>;
						remote-endpoint = <0xb1>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						phandle = <0x96>;
						remote-endpoint = <0xb2>;
					};
				};

				port@2 {
					reg = <0x00>;

					endpoint {
						phandle = <0xb6>;
						remote-endpoint = <0xb3>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x01>;

					endpoint {
						phandle = <0xb9>;
						remote-endpoint = <0xb4>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x02>;

					endpoint {
						phandle = <0xaa>;
						remote-endpoint = <0xb5>;
						slave-mode;
					};
				};
			};
		};

		funnel@7b60000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss";
			phandle = <0x2a9>;
			reg = <0x7b60000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x7c>;
						remote-endpoint = <0x7f>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x89>;
						remote-endpoint = <0x80>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						phandle = <0x8a>;
						remote-endpoint = <0x81>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						phandle = <0x8b>;
						remote-endpoint = <0x82>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x03>;

					endpoint {
						phandle = <0x8c>;
						remote-endpoint = <0x83>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x04>;

					endpoint {
						phandle = <0x8d>;
						remote-endpoint = <0x84>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0x05>;

					endpoint {
						phandle = <0x8e>;
						remote-endpoint = <0x85>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0x06>;

					endpoint {
						phandle = <0x8f>;
						remote-endpoint = <0x86>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0x07>;

					endpoint {
						phandle = <0x90>;
						remote-endpoint = <0x87>;
						slave-mode;
					};
				};
			};
		};

		funnel@7b70000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss-merg";
			phandle = <0x2a8>;
			reg = <0x7b70000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x79>;
						remote-endpoint = <0x7b>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x7f>;
						remote-endpoint = <0x7c>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						phandle = <0xae>;
						remote-endpoint = <0x7d>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						phandle = <0xa7>;
						remote-endpoint = <0x7e>;
						slave-mode;
					};
				};
			};
		};

		gfx@5065000 {
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			compatible = "qcom,gpucc-sdm630";
			phandle = <0x188>;
			qcom,gfxfreq-corner = <0x00 0x00 0x9896800 0x01 0xe4e1c00 0x02 0x160dc080 0x03 0x1bb75640 0x04 0x230c2b00 0x05 0x26906fc0 0x06 0x29b92700 0x07 0x2e318fc0 0x07>;
			reg = <0x5065000 0x10000>;
			vdd_dig_gfx-supply = <0xf4>;
			vdd_gfx-supply = <0xdb>;
			vdd_mx_gfx-supply = <0xf6>;
		};

		gpio_keys {
			compatible = "gpio-keys";
			input-name = "gpio-keys";
			pinctrl-0 = <0x25a>;
			pinctrl-1 = <0x25b>;
			pinctrl-names = "tlmm_gpio_key_active\0tlmm_gpio_key_suspend";
			status = "ok";

			camera_focus {
				debounce-interval = <0x0f>;
				gpios = <0x1d 0x40 0x01>;
				label = "camera_focus";
				linux,code = <0x210>;
				linux,input-type = <0x01>;
			};

			camera_snapshot {
				debounce-interval = <0x0f>;
				gpios = <0x1d 0x71 0x01>;
				label = "camera_snapshot";
				linux,code = <0x2fe>;
				linux,input-type = <0x01>;
			};

			vol_up {
				debounce-interval = <0x0f>;
				gpio-key,wakeup;
				gpios = <0x234 0x07 0x01>;
				label = "volume_up";
				linux,code = <0x73>;
				linux,input-type = <0x01>;
			};
		};

		hbtp {
			compatible = "qcom,hbtp-input";
			pinctrl-0 = <0x261>;
			pinctrl-1 = <0x262>;
			pinctrl-names = "pmx_ts_active\0pmx_ts_suspend";
			qcom,afe-load = <0x4e20>;
			qcom,afe-power-off-delay-us = <0x06>;
			qcom,afe-power-on-delay-us = <0x3e8>;
			qcom,afe-vtg-max = <0x2de600>;
			qcom,afe-vtg-min = <0x2de600>;
			qcom,dig-load = <0x9c40>;
			qcom,dig-vtg-max = <0x1b9680>;
			qcom,dig-vtg-min = <0x1b9680>;
			qcom,fb-resume-delay-us = <0x2710>;
			vcc_ana-supply = <0x263>;
			vcc_dig-supply = <0x264>;
		};

		hsusb@c200000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			clock-names = "core_clk\0iface_clk\0utmi_clk\0sleep_clk\0xo\0cfg_ahb_clk";
			clocks = <0x1c 0x68 0x1c 0x3a 0x1c 0x69 0x1c 0x6a 0x3a 0x4f 0x1c 0x71>;
			compatible = "qcom,dwc-usb3-msm";
			interrupt-names = "hs_phy_irq\0pwr_event_irq";
			interrupts = <0x00 0x15c 0x00 0x00 0x90 0x00>;
			phandle = <0x366>;
			qcom,core-clk-rate = <0x3938700>;
			qcom,msm-bus,name = "usb-hs";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x57 0x200 0x00 0x00 0x57 0x200 0xea60 0xc3500>;
			qcom,pm-qos-latency = <0x34>;
			ranges;
			reg = <0xc200000 0xfc000 0xc016000 0x400>;
			reg-names = "core_base\0ahb2phy_base";
			reset-names = "core_reset";
			resets = <0x1c 0x06>;
			status = "disabled";

			dwc3@c200000 {
				compatible = "snps,dwc3";
				dr_mode = "host";
				interrupt-parent = <0x01>;
				interrupts = <0x00 0x8f 0x00>;
				maximum-speed = "high-speed";
				reg = <0xc200000 0xc8d0>;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,nominal-elastic-buffer;
				usb-phy = <0x195 0x196>;
			};
		};

		hwevent@158000 {
			clock-names = "core_clk\0core_a_clk\0core_mmss_clk";
			clocks = <0x3a 0x08 0x3a 0x09 0xb7 0xa7>;
			compatible = "qcom,coresight-hwevent";
			coresight-name = "coresight-hwevent";
			phandle = <0x2e6>;
			qcom,hwevent-clks = "core_mmss_clk";
			reg = <0x158000 0x80 0x17091000 0x80 0x1730200c 0x04 0xc90137c 0x04 0xc828018 0x80 0x1c00058 0x80 0x5e02038 0x04 0x5e02028 0x10 0x1fcb360 0x80 0x1fcb760 0x80 0x1fcbf60 0x80 0xa8f8860 0x04 0x500c260 0x04 0x500d040 0x04 0x1da6400 0x80>;
			reg-names = "gcc-ctrl\0lpass-stm\0lpass-qdsp\0mdss-mdp\0mdss-misc\0pcie0-hwev\0ssc-en\0ssc-hwev\0tcsr-qdss\0tcsr-mss0\0tcsr-mss1\0usb-ctrl\0vbif-stm\0vbif-stm-en\0ufs-mux";
		};

		i2c@c175000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x23 0x1c 0x24>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx\0rx";
			dmas = <0x1b 0x04 0x40 0x20000020 0x20 0x1b 0x05 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x5f 0x00>;
			phandle = <0x291>;
			pinctrl-0 = <0x1e>;
			pinctrl-1 = <0x1f>;
			pinctrl-2 = <0x20>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x1d 0x03 0x00>;
			qcom,i2c-dat = <0x1d 0x02 0x00>;
			qcom,master-id = <0x56>;
			reg = <0xc175000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c176000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x23 0x1c 0x26>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx\0rx";
			dmas = <0x1b 0x06 0x40 0x20000020 0x20 0x1b 0x07 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x60 0x00>;
			phandle = <0x292>;
			pinctrl-0 = <0x21>;
			pinctrl-1 = <0x22>;
			pinctrl-2 = <0x23>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x1d 0x07 0x00>;
			qcom,i2c-dat = <0x1d 0x06 0x00>;
			qcom,master-id = <0x56>;
			reg = <0xc176000 0x600>;
			reg-names = "qup_phys_addr";
			status = "okay";

			qcom,smb138x@8 {
				#address-cells = <0x01>;
				#interrupt-cells = <0x03>;
				#size-cells = <0x01>;
				compatible = "qcom,i2c-pmic";
				interrupt-controller;
				interrupt-parent = <0x1d>;
				interrupt_names = "smb138x";
				interrupts = <0x15 0x08>;
				phandle = <0x25>;
				pinctrl-0 = <0x24>;
				pinctrl-names = "default";
				qcom,periph-map = <0x10 0x11 0x12 0x13 0x14 0x16 0x36>;
				reg = <0x08>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					phandle = <0x26>;
					reg = <0x100 0x100>;
				};

				qcom,smb1381-charger@1000 {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,smb138x-parallel-slave";
					interrupt-parent = <0x25>;
					io-channel-names = "connector_temp\0charger_temp\0batt_i\0connector_temp_thr1\0connector_temp_thr2\0connector_temp_thr3\0charger_temp_max";
					io-channels = <0x27 0x01 0x27 0x02 0x27 0x03 0x27 0x0e 0x27 0x0f 0x27 0x10 0x27 0x11>;
					phandle = <0x293>;
					qcom,pmic-revid = <0x26>;
					reg = <0x1000 0x700>;

					qcom,chgr-misc@1600 {
						interrupt-names = "wdog-bark\0temperature-change";
						interrupts = <0x16 0x01 0x01 0x16 0x06 0x01>;
						reg = <0x1600 0x100>;
					};

					qcom,chgr@1000 {
						interrupt-names = "chg-state-change";
						interrupts = <0x10 0x01 0x01>;
						reg = <0x1000 0x100>;
					};
				};

				qcom,tadc@3600 {
					#address-cells = <0x01>;
					#io-channel-cells = <0x01>;
					#size-cells = <0x00>;
					compatible = "qcom,tadc";
					interrupt-names = "eoc";
					interrupt-parent = <0x25>;
					interrupts = <0x36 0x00 0x03>;
					phandle = <0x27>;
					reg = <0x3600 0x100>;

					batt_i@3 {
						qcom,channel = <0x03>;
						qcom,scale = <0xfeced300>;
						reg = <0x03>;
					};

					batt_temp@0 {
						qcom,beta-coefficient = <0xd7a>;
						qcom,rbias = <0x10a04>;
						qcom,rtherm-at-25degc = <0x109a0>;
						reg = <0x00>;
					};

					batt_v@4 {
						qcom,scale = <0x4c4b40>;
						reg = <0x04>;
					};

					die_temp@2 {
						qcom,offset = <0x61250>;
						qcom,scale = <0xfffffae6>;
						reg = <0x02>;
					};

					input_i@5 {
						qcom,scale = <0xd9fb92>;
						reg = <0x05>;
					};

					input_v@6 {
						qcom,scale = <0x17d7840>;
						reg = <0x06>;
					};

					otg_i@7 {
						qcom,scale = <0x57316e>;
						reg = <0x07>;
					};

					skin_temp@1 {
						qcom,beta-coefficient = <0xd7a>;
						qcom,rbias = <0x80e8>;
						qcom,rtherm-at-25degc = <0x109a0>;
						reg = <0x01>;
					};
				};
			};
		};

		i2c@c177000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x23 0x1c 0x28>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx\0rx";
			dmas = <0x1b 0x08 0x40 0x20000020 0x20 0x1b 0x09 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x61 0x00>;
			phandle = <0x294>;
			pinctrl-0 = <0x28>;
			pinctrl-1 = <0x29>;
			pinctrl-2 = <0x2a>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x1d 0x0b 0x00>;
			qcom,i2c-dat = <0x1d 0x0a 0x00>;
			qcom,master-id = <0x56>;
			reg = <0xc177000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c178000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x23 0x1c 0x2a>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx\0rx";
			dmas = <0x1b 0x0a 0x40 0x20000020 0x20 0x1b 0x0b 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x62 0x00>;
			phandle = <0x295>;
			pinctrl-0 = <0x2b>;
			pinctrl-1 = <0x2c>;
			pinctrl-2 = <0x2d>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x1d 0x0f 0x00>;
			qcom,i2c-dat = <0x1d 0x0e 0x00>;
			qcom,master-id = <0x56>;
			reg = <0xc178000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c1b5000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x2e 0x1c 0x2f>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx\0rx";
			dmas = <0x2e 0x04 0x40 0x20000020 0x20 0x2e 0x05 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x65 0x00>;
			phandle = <0x296>;
			pinctrl-0 = <0x2f>;
			pinctrl-1 = <0x30>;
			pinctrl-2 = <0x31>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x1d 0x13 0x00>;
			qcom,i2c-dat = <0x1d 0x12 0x00>;
			qcom,master-id = <0x54>;
			reg = <0xc1b5000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c1b6000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x2e 0x1c 0x31>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx\0rx";
			dmas = <0x2e 0x06 0x40 0x20000020 0x20 0x2e 0x07 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x66 0x00>;
			phandle = <0x297>;
			pinctrl-0 = <0x32>;
			pinctrl-1 = <0x33>;
			pinctrl-2 = <0x34>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x1d 0x17 0x00>;
			qcom,i2c-dat = <0x1d 0x16 0x00>;
			qcom,master-id = <0x54>;
			reg = <0xc1b6000 0x600>;
			reg-names = "qup_phys_addr";
			status = "okay";

			nq@28 {
				clock-names = "ref_clk";
				clocks = <0x3a 0x38>;
				compatible = "qcom,nq-nci";
				interrupt-names = "nfc_irq";
				interrupt-parent = <0x1d>;
				interrupts = <0x1c 0x00>;
				pinctrl-0 = <0x36 0x37>;
				pinctrl-1 = <0x38 0x39>;
				pinctrl-names = "nfc_active\0nfc_suspend";
				qcom,clk-src = "BBCLK3";
				qcom,nq-clkreq = <0x35 0x04 0x00>;
				qcom,nq-esepwr = <0x1d 0x1f 0x00>;
				qcom,nq-firm = <0x1d 0x1e 0x00>;
				qcom,nq-irq = <0x1d 0x1c 0x00>;
				qcom,nq-ven = <0x1d 0x1d 0x00>;
				reg = <0x28>;
			};
		};

		i2c@c1b7000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x2e 0x1c 0x33>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx\0rx";
			dmas = <0x2e 0x08 0x40 0x20000020 0x20 0x2e 0x09 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x67 0x00>;
			phandle = <0x298>;
			pinctrl-0 = <0x3b>;
			pinctrl-1 = <0x3c>;
			pinctrl-2 = <0x3d>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x1d 0x1b 0x00>;
			qcom,i2c-dat = <0x1d 0x1a 0x00>;
			qcom,master-id = <0x54>;
			reg = <0xc1b7000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c1b8000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x2e 0x1c 0x35>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx\0rx";
			dmas = <0x2e 0x0a 0x40 0x20000020 0x20 0x2e 0x0b 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x68 0x00>;
			phandle = <0x299>;
			pinctrl-0 = <0x3e>;
			pinctrl-1 = <0x3f>;
			pinctrl-2 = <0x40>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x1d 0x1f 0x00>;
			qcom,i2c-dat = <0x1d 0x1e 0x00>;
			qcom,master-id = <0x54>;
			reg = <0xc1b8000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		interrupt-controller@17a00000 {
			#address-cells = <0x01>;
			#interrupt-cells = <0x03>;
			#redistributor-regions = <0x01>;
			#size-cells = <0x01>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupts = <0x01 0x09 0x04>;
			phandle = <0x01>;
			ranges;
			redistributor-stride = <0x00 0x20000>;
			reg = <0x17a00000 0x10000 0x17b00000 0x100000>;
		};

		iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x1ab 0x2a>;
		};

		jtagfuse@786040 {
			compatible = "qcom,jtag-fuse-v4";
			phandle = <0x325>;
			reg = <0x786040 0x08>;
			reg-names = "fuse-base";
		};

		jtagmm@7840000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x326>;
			qcom,coresight-jtagmm-cpu = <0x13>;
			reg = <0x7840000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7940000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x327>;
			qcom,coresight-jtagmm-cpu = <0x14>;
			reg = <0x7940000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7a40000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x328>;
			qcom,coresight-jtagmm-cpu = <0x15>;
			reg = <0x7a40000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7b40000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x329>;
			qcom,coresight-jtagmm-cpu = <0x16>;
			reg = <0x7b40000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7c40000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x32a>;
			qcom,coresight-jtagmm-cpu = <0x17>;
			reg = <0x7c40000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7d40000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x32b>;
			qcom,coresight-jtagmm-cpu = <0x18>;
			reg = <0x7d40000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7e40000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x32c>;
			qcom,coresight-jtagmm-cpu = <0x19>;
			reg = <0x7e40000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7f40000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x32d>;
			qcom,coresight-jtagmm-cpu = <0x1a>;
			reg = <0x7f40000 0x1000>;
			reg-names = "etm-base";
		};

		ldo@0506e000 {
			compatible = "qcom,sdm660-gfx-ldo";
			phandle = <0x180>;
			reg = <0x506e000 0x34>;
			reg-names = "ldo_addr";
			regulator-max-microvolt = <0xe1d48>;
			regulator-min-microvolt = <0x61a80>;
			regulator-name = "msm_gfx_ldo";
		};

		lpi_pinctrl@15070000 {
			#gpio-cells = <0x02>;
			compatible = "qcom,lpi-pinctrl";
			gpio-controller;
			phandle = <0x377>;
			qcom,num-gpios = <0x20>;
			reg = <0x15070000 0x00>;

			cdc_pdm_2_gpios_active {
				phandle = <0x218>;

				config {
					drive-strength = <0x08>;
					pins = "gpio20";
				};

				mux {
					function = "func1";
					pins = "gpio20";
				};
			};

			cdc_pdm_2_gpios_sleep {
				phandle = <0x21a>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio20";
				};

				mux {
					function = "func1";
					pins = "gpio20";
				};
			};

			cdc_pdm_comp_gpios_active {
				phandle = <0x21b>;

				config {
					drive-strength = <0x08>;
					pins = "gpio22\0gpio24";
				};

				mux {
					function = "func1";
					pins = "gpio22\0gpio24";
				};
			};

			cdc_pdm_comp_gpios_sleep {
				phandle = <0x21c>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio22\0gpio24";
				};

				mux {
					function = "func1";
					pins = "gpio22\0gpio24";
				};
			};

			cdc_pdm_gpios_active {
				phandle = <0x217>;

				config {
					drive-strength = <0x08>;
					output-high;
					pins = "gpio18\0gpio19\0gpio21\0gpio23\0gpio25";
				};

				mux {
					function = "func1";
					pins = "gpio18\0gpio19\0gpio21\0gpio23\0gpio25";
				};
			};

			cdc_pdm_gpios_sleep {
				phandle = <0x219>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					output-low;
					pins = "gpio18\0gpio19\0gpio21\0gpio23\0gpio25";
				};

				mux {
					function = "func1";
					pins = "gpio18\0gpio19\0gpio21\0gpio23\0gpio25";
				};
			};

			dmic12_gpios_active {
				phandle = <0x21d>;

				config {
					drive-strength = <0x08>;
					output-high;
					pins = "gpio26\0gpio28";
				};

				mux {
					function = "func1";
					pins = "gpio26\0gpio28";
				};
			};

			dmic12_gpios_sleep {
				phandle = <0x21f>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					output-low;
					pins = "gpio26\0gpio28";
				};

				mux {
					function = "func1";
					pins = "gpio26\0gpio28";
				};
			};

			dmic34_gpios_active {
				phandle = <0x21e>;

				config {
					drive-strength = <0x08>;
					input-enable;
					pins = "gpio27\0gpio29";
				};

				mux {
					function = "func1";
					pins = "gpio27\0gpio29";
				};
			};

			dmic34_gpios_sleep {
				phandle = <0x220>;

				config {
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio27\0gpio29";
					pull-down;
				};

				mux {
					function = "func1";
					pins = "gpio27\0gpio29";
				};
			};

			lpi_cdc_reset_active {
				phandle = <0x211>;

				config {
					drive-strength = <0x10>;
					output-high;
					pins = "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio24";
				};
			};

			lpi_cdc_reset_sleep {
				phandle = <0x212>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					output-low;
					pins = "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio24";
				};
			};

			lpi_mclk0_active {
				phandle = <0x210>;

				config {
					bias-disable;
					drive-strength = <0x08>;
					pins = "gpio18";
				};

				mux {
					function = "func2";
					pins = "gpio18";
				};
			};

			lpi_mclk0_sleep {
				phandle = <0x20f>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio18";
				};

				mux {
					function = "func2";
					pins = "gpio18";
				};
			};
		};

		memory@0x200000 {
			compatible = "qcom,rpm-msg-ram";
			phandle = <0x244>;
			reg = <0x200000 0x1000 0x290000 0x1000>;
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x02>;

			port {

				endpoint {
					phandle = <0x78>;
					remote-endpoint = <0xb8>;
				};
			};
		};

		msm-sdw-codec@152c1000 {
			compatible = "qcom,msm-sdw-codec";
			interrupt-names = "swr_master_irq";
			interrupts = <0x00 0xa1 0x00>;
			phandle = <0x208>;
			reg = <0x152c1000 0x00>;
			status = "disabled";

			swr_master {
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				compatible = "qcom,swr-wcd";

				wsa881x_en@20170211 {
					compatible = "qcom,wsa881x";
					phandle = <0x209>;
					qcom,spkr-sd-n-node = <0x221>;
					reg = <0x00 0x20170211>;
				};

				wsa881x_en@20170212 {
					compatible = "qcom,wsa881x";
					phandle = <0x20a>;
					qcom,spkr-sd-n-node = <0x222>;
					reg = <0x00 0x20170212>;
				};

				wsa881x_en@21170213 {
					compatible = "qcom,wsa881x";
					phandle = <0x20b>;
					qcom,spkr-sd-n-node = <0x221>;
					reg = <0x00 0x21170213>;
				};

				wsa881x_en@21170214 {
					compatible = "qcom,wsa881x";
					phandle = <0x20c>;
					qcom,spkr-sd-n-node = <0x222>;
					reg = <0x00 0x21170214>;
				};
			};
		};

		msm_cdc_pinctrl@64 {
			compatible = "qcom,msm-cdc-pinctrl";
			phandle = <0xde>;
			pinctrl-0 = <0x211>;
			pinctrl-1 = <0x212>;
			pinctrl-names = "aud_active\0aud_sleep";
			qcom,lpi-gpios;
		};

		msm_cdc_pinctrl@75 {
			compatible = "qcom,msm-cdc-pinctrl";
			phandle = <0x374>;
			pinctrl-0 = <0x20d>;
			pinctrl-1 = <0x20e>;
			pinctrl-names = "aud_active\0aud_sleep";
		};

		msm_cdc_pinctrl_usbc_audio_en1 {
			compatible = "qcom,msm-cdc-pinctrl";
			phandle = <0x375>;
			pinctrl-0 = <0x213>;
			pinctrl-1 = <0x214>;
			pinctrl-names = "aud_active\0aud_sleep";
		};

		msm_cdc_pinctrl_usbc_audio_en2 {
			compatible = "qcom,msm-cdc-pinctrl";
			phandle = <0x376>;
			pinctrl-0 = <0x215>;
			pinctrl-1 = <0x216>;
			pinctrl-names = "aud_active\0aud_sleep";
		};

		pinctrl@03000000 {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,sdm660-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts = <0x00 0xd0 0x00>;
			phandle = <0x1d>;
			reg = <0x3000000 0xc00000>;

			ant-check-pin {

				ant_check_default {
					phandle = <0x271>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-debounce = <0x1388>;
						input-enable;
						pins = "gpio74";
					};

					mux {
						function = "gpio";
						pins = "gpio74";
					};
				};
			};

			blsp1_uart1_active {
				phandle = <0x53>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio0\0gpio1\0gpio2\0gpio3";
				};

				mux {
					function = "blsp_uart1";
					pins = "gpio0\0gpio1\0gpio2\0gpio3";
				};
			};

			blsp1_uart1_sleep {
				phandle = <0x52>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio0\0gpio1\0gpio2\0gpio3";
				};

				mux {
					function = "gpio";
					pins = "gpio0\0gpio1\0gpio2\0gpio3";
				};
			};

			blsp1_uart2_active {
				phandle = <0x56>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio4\0gpio5\0gpio6\0gpio7";
				};

				mux {
					function = "blsp_uart2 ";
					pins = "gpio4\0gpio5\0gpio6\0gpio7";
				};
			};

			blsp1_uart2_sleep {
				phandle = <0x55>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio4\0gpio5\0gpio6\0gpio7";
				};

				mux {
					function = "gpio";
					pins = "gpio4\0gpio5\0gpio6\0gpio7";
				};
			};

			blsp2_uart1 {
				phandle = <0x286>;

				blsp2_uart1_rfr_active {
					phandle = <0x5d>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio19";
					};

					mux {
						function = "blsp_uart5";
						pins = "gpio19";
					};
				};

				blsp2_uart1_rfr_sleep {
					phandle = <0x5a>;

					config {
						bias-no-pull;
						drive-strength = <0x02>;
						pins = "gpio19";
					};

					mux {
						function = "gpio";
						pins = "gpio19";
					};
				};

				blsp2_uart1_rxcts_active {
					phandle = <0x5c>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio17\0gpio18";
					};

					mux {
						function = "blsp_uart5";
						pins = "gpio17\0gpio18";
					};
				};

				blsp2_uart1_rxcts_sleep {
					phandle = <0x59>;

					config {
						bias-no-pull;
						drive-strength = <0x02>;
						pins = "gpio17\0gpio18";
					};

					mux {
						function = "gpio";
						pins = "gpio17\0gpio18";
					};
				};

				blsp2_uart1_tx_active {
					phandle = <0x5b>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio16";
					};

					mux {
						function = "blsp_uart5";
						pins = "gpio16";
					};
				};

				blsp2_uart1_tx_sleep {
					phandle = <0x58>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio16";
					};

					mux {
						function = "gpio";
						pins = "gpio16";
					};
				};
			};

			blsp2_uart2_active {
				phandle = <0x60>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio24\0gpio25\0gpio26\0gpio27";
				};

				mux {
					function = "blsp_uart6_a";
					pins = "gpio24\0gpio25\0gpio26\0gpio27";
				};
			};

			blsp2_uart2_sleep {
				phandle = <0x5f>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio24\0gpio25\0gpio26\0gpio27";
				};

				mux {
					function = "gpio";
					pins = "gpio24\0gpio25\0gpio26\0gpio27";
				};
			};

			cam_actuator_vaf_active {
				phandle = <0x27c>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio50";
				};

				mux {
					function = "gpio";
					pins = "gpio50";
				};
			};

			cam_actuator_vaf_active0 {
				phandle = <0x27a>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio45";
				};

				mux {
					function = "gpio";
					pins = "gpio45";
				};
			};

			cam_actuator_vaf_suspend {
				phandle = <0x27d>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio50";
				};

				mux {
					function = "gpio";
					pins = "gpio50";
				};
			};

			cam_actuator_vaf_suspend0 {
				phandle = <0x27b>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio45";
				};

				mux {
					function = "gpio";
					pins = "gpio45";
				};
			};

			cam_sensor_front_active {
				phandle = <0x23a>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio47";
				};

				mux {
					function = "gpio";
					pins = "gpio47";
				};
			};

			cam_sensor_front_b_active {
				phandle = <0x284>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio52\0gpio40";
				};

				mux {
					function = "gpio";
					pins = "gpio52\0gpio40";
				};
			};

			cam_sensor_front_b_suspend {
				phandle = <0x285>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio52\0gpio40";
				};

				mux {
					function = "gpio";
					pins = "gpio52\0gpio40";
				};
			};

			cam_sensor_front_iris_active {
				phandle = <0x282>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio52";
				};

				mux {
					function = "gpio";
					pins = "gpio52";
				};
			};

			cam_sensor_front_iris_suspend {
				phandle = <0x283>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio52";
				};

				mux {
					function = "gpio";
					pins = "gpio52";
				};
			};

			cam_sensor_front_suspend {
				phandle = <0x23c>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio47";
				};

				mux {
					function = "gpio";
					pins = "gpio47";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x230>;

				config {
					bias-disable;
					drive-strength = <0x04>;
					pins = "gpio32";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio32";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x232>;

				config {
					bias-pull-down;
					drive-strength = <0x04>;
					pins = "gpio32";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio32";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x239>;

				config {
					bias-disable;
					drive-strength = <0x06>;
					pins = "gpio33";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio33";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x23b>;

				config {
					bias-pull-down;
					drive-strength = <0x06>;
					pins = "gpio33";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio33";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x235>;

				config {
					bias-disable;
					drive-strength = <0x04>;
					pins = "gpio34";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio34";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x237>;

				config {
					bias-pull-down;
					drive-strength = <0x04>;
					pins = "gpio34";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio34";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x280>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio35";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio35";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x281>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio35";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio35";
				};
			};

			cam_sensor_rear2_active {
				phandle = <0x236>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio48";
				};

				mux {
					function = "gpio";
					pins = "gpio48";
				};
			};

			cam_sensor_rear2_suspend {
				phandle = <0x238>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio48";
				};

				mux {
					function = "gpio";
					pins = "gpio48";
				};
			};

			cam_sensor_rear_active {
				phandle = <0x231>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio46";
				};

				mux {
					function = "gpio";
					pins = "gpio46";
				};
			};

			cam_sensor_rear_suspend {
				phandle = <0x233>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio46";
				};

				mux {
					function = "gpio";
					pins = "gpio46";
				};
			};

			cam_tof_active {
				phandle = <0x27e>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "gpio50\0gpio42\0gpio45";
				};

				mux {
					function = "gpio";
					pins = "gpio50\0gpio42\0gpio45";
				};
			};

			cam_tof_suspend {
				phandle = <0x27f>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio50\0gpio42\0gpio45";
				};

				mux {
					function = "gpio";
					pins = "gpio50\0gpio42\0gpio45";
				};
			};

			cci0_active {
				phandle = <0x229>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "gpio36\0gpio37";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio36\0gpio37";
				};
			};

			cci0_suspend {
				phandle = <0x22b>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio36\0gpio37";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio36\0gpio37";
				};
			};

			cci1_active {
				phandle = <0x22a>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "gpio38\0gpio39";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio38\0gpio39";
				};
			};

			cci1_suspend {
				phandle = <0x22c>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio38\0gpio39";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio38\0gpio39";
				};
			};

			cd_off {
				phandle = <0x1a7>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio54";
				};

				mux {
					function = "gpio";
					pins = "gpio54";
				};
			};

			cd_on {
				phandle = <0x1a3>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio54";
				};

				mux {
					function = "gpio";
					pins = "gpio54";
				};
			};

			f7a_touch_gpio {

				f7a_touch_interrupt_gpio_default {
					phandle = <0x290>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio67";
					};

					mux {
						function = "gpio";
						pins = "gpio67";
					};
				};

				f7a_touch_reset_gpio_default {
					phandle = <0x28f>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio66";
					};

					mux {
						function = "gpio";
						pins = "gpio66";
					};
				};
			};

			i2c_1 {

				i2c_1_active {
					phandle = <0x1e>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio2\0gpio3";
					};

					mux {
						function = "blsp_i2c1";
						pins = "gpio2\0gpio3";
					};
				};

				i2c_1_bitbang {
					phandle = <0x20>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio2\0gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio2\0gpio3";
					};
				};

				i2c_1_sleep {
					phandle = <0x1f>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio2\0gpio3";
					};

					mux {
						function = "blsp_i2c1";
						pins = "gpio2\0gpio3";
					};
				};
			};

			i2c_2 {

				i2c_2_active {
					phandle = <0x21>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio6\0gpio7";
					};

					mux {
						function = "blsp_i2c2";
						pins = "gpio6\0gpio7";
					};
				};

				i2c_2_bitbang {
					phandle = <0x23>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio6\0gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio6\0gpio7";
					};
				};

				i2c_2_sleep {
					phandle = <0x22>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio6\0gpio7";
					};

					mux {
						function = "blsp_i2c2";
						pins = "gpio6\0gpio7";
					};
				};
			};

			i2c_3 {

				i2c_3_active {
					phandle = <0x28>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio10\0gpio11";
					};

					mux {
						function = "blsp_i2c3";
						pins = "gpio10\0gpio11";
					};
				};

				i2c_3_bitbang {
					phandle = <0x2a>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio10\0gpio11";
					};

					mux {
						function = "gpio";
						pins = "gpio10\0gpio11";
					};
				};

				i2c_3_sleep {
					phandle = <0x29>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio10\0gpio11";
					};

					mux {
						function = "blsp_i2c3";
						pins = "gpio10\0gpio11";
					};
				};
			};

			i2c_4 {

				i2c_4_active {
					phandle = <0x2b>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio14\0gpio15";
					};

					mux {
						function = "blsp_i2c4";
						pins = "gpio14\0gpio15";
					};
				};

				i2c_4_bitbang {
					phandle = <0x2d>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio14\0gpio15";
					};

					mux {
						function = "gpio";
						pins = "gpio14\0gpio15";
					};
				};

				i2c_4_sleep {
					phandle = <0x2c>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio14\0gpio15";
					};

					mux {
						function = "blsp_i2c4";
						pins = "gpio14\0gpio15";
					};
				};
			};

			i2c_5 {

				i2c_5_active {
					phandle = <0x2f>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio18\0gpio19";
					};

					mux {
						function = "blsp_i2c5";
						pins = "gpio18\0gpio19";
					};
				};

				i2c_5_bitbang {
					phandle = <0x31>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio18\0gpio19";
					};

					mux {
						function = "gpio";
						pins = "gpio18\0gpio19";
					};
				};

				i2c_5_sleep {
					phandle = <0x30>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio18\0gpio19";
					};

					mux {
						function = "blsp_i2c5";
						pins = "gpio18\0gpio19";
					};
				};
			};

			i2c_6 {

				i2c_6_active {
					phandle = <0x32>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio22\0gpio23";
					};

					mux {
						function = "blsp_i2c6";
						pins = "gpio22\0gpio23";
					};
				};

				i2c_6_bitbang {
					phandle = <0x34>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio22\0gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio22\0gpio23";
					};
				};

				i2c_6_sleep {
					phandle = <0x33>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio22\0gpio23";
					};

					mux {
						function = "blsp_i2c6";
						pins = "gpio22\0gpio23";
					};
				};
			};

			i2c_7 {

				i2c_7_active {
					phandle = <0x3b>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio26\0gpio27";
					};

					mux {
						function = "blsp_i2c7";
						pins = "gpio26\0gpio27";
					};
				};

				i2c_7_bitbang {
					phandle = <0x3d>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio26\0gpio27";
					};

					mux {
						function = "gpio";
						pins = "gpio26\0gpio27";
					};
				};

				i2c_7_sleep {
					phandle = <0x3c>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio26\0gpio27";
					};

					mux {
						function = "blsp_i2c7";
						pins = "gpio26\0gpio27";
					};
				};
			};

			i2c_8 {

				i2c_8_active {
					phandle = <0x3e>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio30\0gpio31";
					};

					mux {
						function = "blsp_i2c8_a";
						pins = "gpio30\0gpio31";
					};
				};

				i2c_8_bitbang {
					phandle = <0x40>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio30\0gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio30\0gpio31";
					};
				};

				i2c_8_sleep {
					phandle = <0x3f>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio30\0gpio31";
					};

					mux {
						function = "blsp_i2c8_a";
						pins = "gpio30\0gpio31";
					};
				};
			};

			led_disable {
				phandle = <0x26e>;

				config {
					bias-disable;
					drive_strength = <0x02>;
					output-low;
					pins = "gpio40";
				};

				mux {
					function = "gpio";
					pins = "gpio40";
				};
			};

			led_enable {
				phandle = <0x26d>;

				config {
					bias-disable;
					drive_strength = <0x02>;
					output-high;
					pins = "gpio40";
				};

				mux {
					function = "gpio";
					pins = "gpio40";
				};
			};

			mdss_dp_aux_active {
				phandle = <0x288>;

				config {
					bias-disable = <0x00>;
					drive-strength = <0x08>;
					pins = "gpio55\0gpio56";
				};

				mux {
					function = "gpio";
					pins = "gpio55\0gpio56";
				};
			};

			mdss_dp_aux_suspend {
				phandle = <0x289>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio55\0gpio56";
				};

				mux {
					function = "gpio";
					pins = "gpio55\0gpio56";
				};
			};

			mdss_dp_usbplug_cc_active {
				phandle = <0x28a>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "gpio58";
				};

				mux {
					function = "gpio";
					pins = "gpio58";
				};
			};

			mdss_dp_usbplug_cc_suspend {
				phandle = <0x28b>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio58";
				};

				mux {
					function = "gpio";
					pins = "gpio58";
				};
			};

			msm_gpio_20 {
				phandle = <0x26a>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					output-low;
					pins = "gpio20";
				};

				mux {
					function = "gpio";
					pins = "gpio20";
				};
			};

			msm_gpio_20_output_high {
				phandle = <0x26b>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					output-high;
					pins = "gpio20";
				};

				mux {
					function = "gpio";
					pins = "gpio20";
				};
			};

			msm_gpio_72 {
				phandle = <0x26c>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio72";
				};

				mux {
					function = "gpio";
					pins = "gpio72";
				};
			};

			msm_hph_en0 {

				hph_en0_active {
					phandle = <0x277>;

					config {
						output-high;
						pins = "gpio24";
					};

					mux {
						function = "gpio";
						pins = "gpio24";
					};
				};

				hph_en0_sleep {
					phandle = <0x276>;

					config {
						output-low;
						pins = "gpio24";
					};

					mux {
						function = "gpio";
						pins = "gpio24";
					};
				};
			};

			msm_hph_en1 {

				hph_en1_active {
					phandle = <0x279>;

					config {
						output-high;
						pins = "gpio25";
					};

					mux {
						function = "gpio";
						pins = "gpio25";
					};
				};

				hph_en1_sleep {
					phandle = <0x278>;

					config {
						output-low;
						pins = "gpio25";
					};

					mux {
						function = "gpio";
						pins = "gpio25";
					};
				};
			};

			nfc {

				nfc_enable_active {
					phandle = <0x37>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio29\0gpio30\0gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio29\0gpio30\0gpio31";
					};
				};

				nfc_enable_suspend {
					phandle = <0x39>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio29\0gpio30\0gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio29\0gpio30\0gpio31";
					};
				};

				nfc_int_active {
					phandle = <0x36>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio28";
					};

					mux {
						function = "gpio";
						pins = "gpio28";
					};
				};

				nfc_int_suspend {
					phandle = <0x38>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio28";
					};

					mux {
						function = "gpio";
						pins = "gpio28";
					};
				};
			};

			pmx_mdss {
				phandle = <0x287>;

				mdss_dsi_active {
					phandle = <0x251>;

					config {
						bias-disable = <0x00>;
						drive-strength = <0x08>;
						pins = "gpio53";
					};

					mux {
						function = "gpio";
						pins = "gpio53";
					};
				};

				mdss_dsi_suspend {
					phandle = <0x253>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio53";
					};

					mux {
						function = "gpio";
						pins = "gpio53";
					};
				};
			};

			pmx_mdss_te {

				mdss_te_active {
					phandle = <0x252>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio59";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio59";
					};
				};

				mdss_te_suspend {
					phandle = <0x254>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio59";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio59";
					};
				};
			};

			pmx_ts_rst_active {

				ts_rst_active {
					phandle = <0x261>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio66";
					};

					mux {
						function = "gpio";
						pins = "gpio66";
					};
				};
			};

			pmx_ts_rst_suspend {

				ts_rst_suspend {
					phandle = <0x262>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio66";
					};

					mux {
						function = "gpio";
						pins = "gpio66";
					};
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_active {
					phandle = <0x1f8>;

					config {
						bias-disable;
						drive-strength = <0x08>;
						output-high;
						pins = "gpio12";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio12";
					};
				};

				pri_mi2s_sck_sleep {
					phandle = <0x1fc>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio12";
					};

					mux {
						function = "gpio";
						pins = "gpio12";
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_active {
					phandle = <0x1fa>;

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio14";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio14";
					};
				};

				pri_mi2s_sd0_sleep {
					phandle = <0x1fe>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio14";
					};

					mux {
						function = "gpio";
						pins = "gpio14";
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_active {
					phandle = <0x1fb>;

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio15";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio15";
					};
				};

				pri_mi2s_sd1_sleep {
					phandle = <0x1ff>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio15";
					};

					mux {
						function = "gpio";
						pins = "gpio15";
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_active {
					phandle = <0x1f9>;

					config {
						bias-disable;
						drive-strength = <0x08>;
						output-high;
						pins = "gpio13";
					};

					mux {
						function = "pri_mi2s_ws";
						pins = "gpio13";
					};
				};

				pri_mi2s_ws_sleep {
					phandle = <0x1fd>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio13";
					};

					mux {
						function = "gpio";
						pins = "gpio13";
					};
				};
			};

			sdc1_clk_off {
				phandle = <0x19c>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "sdc1_clk";
				};
			};

			sdc1_clk_on {
				phandle = <0x198>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc1_clk";
				};
			};

			sdc1_cmd_off {
				phandle = <0x19d>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					num-grp-pins = <0x01>;
					pins = "sdc1_cmd";
				};
			};

			sdc1_cmd_on {
				phandle = <0x199>;

				config {
					bias-pull-up;
					drive-strength = <0x0a>;
					pins = "sdc1_cmd";
				};
			};

			sdc1_data_off {
				phandle = <0x19e>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "sdc1_data";
				};
			};

			sdc1_data_on {
				phandle = <0x19a>;

				config {
					bias-pull-up;
					drive-strength = <0x0a>;
					pins = "sdc1_data";
				};
			};

			sdc1_rclk_off {
				phandle = <0x19f>;

				config {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc1_rclk_on {
				phandle = <0x19b>;

				config {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc2_clk_off {
				phandle = <0x1a4>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_on {
				phandle = <0x1a0>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_cmd_off {
				phandle = <0x1a5>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_on {
				phandle = <0x1a1>;

				config {
					bias-pull-up;
					drive-strength = <0x0a>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_data_off {
				phandle = <0x1a6>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_on {
				phandle = <0x1a2>;

				config {
					bias-pull-up;
					drive-strength = <0x0a>;
					pins = "sdc2_data";
				};
			};

			sdw_clk_data {

				sdw_data_active {
					phandle = <0x275>;

					config {
						bias-bus-hold;
						drive-strength = <0x04>;
						pins = "gpio25";
					};

					mux {
						function = "sndwire_data";
						pins = "gpio25";
					};
				};

				sdw_data_sleep {
					phandle = <0x274>;

					config {
						bias-bus-hold;
						drive-strength = <0x04>;
						pins = "gpio25";
					};

					mux {
						function = "sndwire_data";
						pins = "gpio25";
					};
				};
			};

			sdw_clk_pin {

				sdw_clk_active {
					phandle = <0x273>;

					config {
						bias-bus-hold;
						drive-strength = <0x02>;
						pins = "gpio24";
					};

					mux {
						function = "sndwire_clk";
						pins = "gpio24";
					};
				};

				sdw_clk_sleep {
					phandle = <0x272>;

					config {
						bias-bus-hold;
						drive-strength = <0x02>;
						pins = "gpio24";
					};

					mux {
						function = "sndwire_clk";
						pins = "gpio24";
					};
				};
			};

			smb_int_default {
				phandle = <0x24>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "gpio21";
				};

				mux {
					function = "gpio";
					pins = "gpio21";
				};
			};

			spi_1 {

				spi_1_active {
					phandle = <0x41>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
					};

					mux {
						function = "blsp_spi1";
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
					};
				};

				spi_1_sleep {
					phandle = <0x42>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
					};

					mux {
						function = "blsp_spi1";
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
					};
				};
			};

			spi_2 {

				spi_2_active {
					phandle = <0x43>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
					};

					mux {
						function = "blsp_spi2";
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
					};
				};

				spi_2_sleep {
					phandle = <0x44>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
					};

					mux {
						function = "blsp_spi2";
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
					};
				};
			};

			spi_3 {

				spi_3_active {
					phandle = <0x45>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
					};

					mux {
						function = "blsp_spi3";
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
					};
				};

				spi_3_sleep {
					phandle = <0x46>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
					};

					mux {
						function = "blsp_spi3";
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
					};
				};
			};

			spi_4 {

				spi_4_active {
					phandle = <0x47>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
					};

					mux {
						function = "blsp_spi4";
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
					};
				};

				spi_4_sleep {
					phandle = <0x48>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
					};

					mux {
						function = "blsp_spi4";
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
					};
				};
			};

			spi_5 {

				spi_5_active {
					phandle = <0x49>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
					};

					mux {
						function = "blsp_spi5";
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
					};
				};

				spi_5_sleep {
					phandle = <0x4a>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
					};

					mux {
						function = "blsp_spi5";
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
					};
				};
			};

			spi_6 {

				spi_6_active {
					phandle = <0x4b>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio49\0gpio52\0gpio22\0gpio23";
					};

					mux {
						function = "blsp_spi6";
						pins = "gpio49\0gpio52\0gpio22\0gpio23";
					};
				};

				spi_6_sleep {
					phandle = <0x4c>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio49\0gpio52\0gpio22\0gpio23";
					};

					mux {
						function = "blsp_spi6";
						pins = "gpio49\0gpio52\0gpio22\0gpio23";
					};
				};
			};

			spi_7 {

				spi_7_active {
					phandle = <0x4d>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
					};

					mux {
						function = "blsp_spi7";
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
					};
				};

				spi_7_sleep {
					phandle = <0x4e>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
					};

					mux {
						function = "blsp_spi7";
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
					};
				};
			};

			spi_8 {

				spi_8_active {
					phandle = <0x4f>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
					};

					mux {
						function = "blsp_spi8_a";
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
					};
				};

				spi_8_sleep {
					phandle = <0x50>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
					};

					mux {
						function = "blsp_spi8_a";
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_active {
					phandle = <0xe1>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio26";
					};

					mux {
						function = "gpio";
						pins = "gpio26";
					};
				};

				spkr_1_sd_n_sleep {
					phandle = <0xe2>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio26";
					};

					mux {
						function = "gpio";
						pins = "gpio26";
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_active {
					phandle = <0xe3>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio27";
					};

					mux {
						function = "gpio";
						pins = "gpio27";
					};
				};

				spkr_2_sd_n_sleep {
					phandle = <0xe4>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio27";
					};

					mux {
						function = "gpio";
						pins = "gpio27";
					};
				};
			};

			tlmm_gpio_key {

				gpio_key_active {
					phandle = <0x25a>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio64\0gpio113";
					};

					mux {
						function = "gpio";
						pins = "gpio64\0gpio113";
					};
				};

				gpio_key_suspend {
					phandle = <0x25b>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio64\0gpio113";
					};

					mux {
						function = "gpio";
						pins = "gpio64\0gpio113";
					};
				};
			};

			trigout_a {
				phandle = <0x91>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					output-low;
					pins = "gpio49";
				};

				mux {
					function = "qdss_cti0_a";
					pins = "gpio49";
				};
			};

			ts_mux {

				ts_active {
					phandle = <0x28c>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio66\0gpio67";
					};

					mux {
						function = "gpio";
						pins = "gpio66\0gpio67";
					};
				};

				ts_int_suspend {
					phandle = <0x28e>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio67";
					};

					mux {
						function = "gpio";
						pins = "gpio67";
					};
				};

				ts_reset_suspend {
					phandle = <0x28d>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio66";
					};

					mux {
						function = "gpio";
						pins = "gpio66";
					};
				};
			};

			uart_console_active {
				phandle = <0xdc>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio4\0gpio5";
				};

				mux {
					function = "blsp_uart2";
					pins = "gpio4\0gpio5";
				};
			};

			ufs_dev_reset_assert {
				phandle = <0x26f>;

				config {
					bias-pull-down;
					drive-strength = <0x08>;
					output-low;
					pins = "ufs_reset";
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0x270>;

				config {
					bias-pull-down;
					drive-strength = <0x08>;
					output-high;
					pins = "ufs_reset";
				};
			};

			wcd_gnd_mic_swap {

				wcd_gnd_mic_swap_active {
					phandle = <0x20d>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						output-high;
						pins = "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio63";
					};
				};

				wcd_gnd_mic_swap_idle {
					phandle = <0x20e>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						output-low;
						pins = "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio63";
					};
				};
			};

			wcd_usbc_analog_en1 {

				wcd_usbc_ana_en1_active {
					phandle = <0x213>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						output-high;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};

				wcd_usbc_ana_en1_idle {
					phandle = <0x214>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						output-low;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};
			};

			wcd_usbc_analog_en2n {

				wcd_usbc_ana_en2n_active {
					phandle = <0x215>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						output-high;
						pins = "gpio75";
					};

					mux {
						function = "gpio";
						pins = "gpio75";
					};
				};

				wcd_usbc_ana_en2n_idle {
					phandle = <0x216>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						output-low;
						pins = "gpio75";
					};

					mux {
						function = "gpio";
						pins = "gpio75";
					};
				};
			};
		};

		qcedev@1de0000 {
			clock-names = "core_clk_src\0core_clk\0iface_clk\0bus_clk";
			clocks = <0x3a 0x49 0x3a 0x49 0x3a 0x49 0x3a 0x49>;
			compatible = "qcom,qcedev";
			interrupts = <0x00 0xce 0x00>;
			phandle = <0x343>;
			qcom,bam-ee = <0x00>;
			qcom,bam-pipe-pair = <0x01>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-hw-shared;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00 0x37 0x200 0x60180 0x60180>;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
		};

		qcom,arm-memlat-mon-0 {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x307>;
			qcom,core-dev-table = <0x10fe00 0x2fa 0x148200 0x826 0x197d00 0xb71 0x1cb600 0xf27 0x20d000 0x134f 0x245400 0x142b>;
			qcom,cpulist = <0x17 0x18 0x19 0x1a>;
			qcom,target-dev = <0xfc>;
		};

		qcom,arm-memlat-mon-4 {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x308>;
			qcom,core-dev-table = <0x96000 0x2fa 0x177000 0xb71 0x1a5e00 0xf27>;
			qcom,cpulist = <0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0xfd>;
		};

		qcom,avtimer@150f700c {
			compatible = "qcom,avtimer";
			qcom,clk-div = <0x1b>;
			reg = <0x150f700c 0x04 0x150f7010 0x04>;
			reg-names = "avtimer_lsb_addr\0avtimer_msb_addr";
		};

		qcom,bcl {
			compatible = "qcom,bcl";
			qcom,bcl-enable;
			qcom,bcl-framework-interface;
			qcom,bcl-hotplug-list = <0x19 0x1a>;
			qcom,bcl-soc-hotplug-list = <0x17 0x18 0x19 0x1a>;

			qcom,ibat-monitor {
				qcom,high-threshold-uamp = <0x401640>;
				qcom,low-threshold-uamp = <0x33e140>;
				qcom,soc-low-threshold = <0x0a>;
				qcom,vph-high-threshold-uv = <0x3567e0>;
				qcom,vph-low-threshold-uv = <0x325aa0>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_smmu_cb1 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1ab 0xc00 0x1ab 0xc01 0x1ab 0xc02 0x1ab 0xc03>;
				label = "vfe";
				qcom,scratch-buf-support;
			};

			msm_cam_smmu_cb2 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1ab 0xa00>;
				label = "cpp";
			};

			msm_cam_smmu_cb4 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1ab 0x800>;
				label = "jpeg_enc0";
			};

			msm_cam_smmu_cb5 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1ab 0x801>;
				label = "jpeg_dma";
			};
		};

		qcom,camera-flash {
			cell-index = <0x00>;
			compatible = "qcom,camera-flash";
			phandle = <0x23d>;
			qcom,flash-source = <0x25c 0x25d>;
			qcom,switch-source = <0x260>;
			qcom,torch-source = <0x25e 0x25f>;
			status = "ok";
		};

		qcom,cc-debug@62000 {
			#clock-cells = <0x01>;
			clock-names = "xo_clk_src";
			clocks = <0x3a 0x00>;
			compatible = "qcom,gcc-debug-sdm660";
			phandle = <0x305>;
			qcom,cc-count = <0x04>;
			qcom,cpu = <0xf8>;
			qcom,gcc = <0x1c>;
			qcom,gpu = <0xfa>;
			qcom,mmss = <0xf9>;
			reg = <0x62000 0x04>;
			reg-names = "dbg_offset";
		};

		qcom,cci@ca0c000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0smmu_ahb\0smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0cci_src_clk\0cci_ahb_clk\0camss_cci_clk";
			clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x57 0xb7 0x58 0xb7 0x59 0xb7 0x87 0xb7 0x0a 0xb7 0x5a 0xb7 0x5b>;
			compatible = "qcom,cci";
			gdscr-supply = <0x183>;
			gpios = <0x1d 0x24 0x00 0x1d 0x25 0x00 0x1d 0x26 0x00 0x1d 0x27 0x00>;
			interrupt-names = "cci";
			interrupts = <0x00 0x127 0x00>;
			mmagic-supply = <0x182>;
			phandle = <0x381>;
			pinctrl-0 = <0x229 0x22a>;
			pinctrl-1 = <0x22b 0x22c>;
			pinctrl-names = "cci_default\0cci_suspend";
			qcom,cam-vreg-name = "mmagic\0gdscr";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x23c3460 0x00 0x00>;
			qcom,gpio-tbl-flags = <0x01 0x01 0x01 0x01>;
			qcom,gpio-tbl-label = "CCI_I2C_DATA0\0CCI_I2C_CLK0\0CCI_I2C_DATA1\0CCI_I2C_CLK1";
			qcom,gpio-tbl-num = <0x00 0x01 0x02 0x03>;
			reg = <0xca0c000 0x4000>;
			reg-names = "cci";
			status = "ok";

			qcom,actuator@0 {
				cam_vaf-supply = <0x22d>;
				cell-index = <0x00>;
				compatible = "qcom,actuator";
				phandle = <0x23e>;
				qcom,cam-vreg-max-voltage = <0x2ab980>;
				qcom,cam-vreg-min-voltage = <0x2ab980>;
				qcom,cam-vreg-name = "cam_vaf";
				qcom,cam-vreg-op-mode = <0x00>;
				qcom,cci-master = <0x00>;
				reg = <0x00>;
			};

			qcom,actuator@1 {
				cam_vaf-supply = <0x22d>;
				cell-index = <0x01>;
				compatible = "qcom,actuator";
				phandle = <0x241>;
				qcom,cam-vreg-max-voltage = <0x2ab980>;
				qcom,cam-vreg-min-voltage = <0x2ab980>;
				qcom,cam-vreg-name = "cam_vaf";
				qcom,cam-vreg-op-mode = <0x00>;
				qcom,cci-master = <0x01>;
				reg = <0x01>;
			};

			qcom,camera@0 {
				cam_vana-supply = <0x22e>;
				cam_vdig-supply = <0x22f>;
				cam_vio-supply = <0x194>;
				cell-index = <0x00>;
				clock-names = "cam_src_clk\0cam_clk";
				clocks = <0xb7 0x1c 0xb7 0x82>;
				compatible = "qcom,camera";
				gpios = <0x1d 0x20 0x00 0x1d 0x2e 0x00 0x234 0x04 0x00>;
				pinctrl-0 = <0x230 0x231>;
				pinctrl-1 = <0x232 0x233>;
				pinctrl-names = "cam_default\0cam_suspend";
				qcom,actuator-src = <0x23e>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x149970>;
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x149970>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x19a28>;
				qcom,cci-master = <0x00>;
				qcom,clock-rates = <0x16e3600 0x00>;
				qcom,csid-sd-index = <0x00>;
				qcom,csiphy-sd-index = <0x00>;
				qcom,eeprom-src = <0x240>;
				qcom,gpio-no-mux = <0x00>;
				qcom,gpio-req-tbl-flags = <0x01 0x00 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET0\0CAM_VDIG";
				qcom,gpio-req-tbl-num = <0x00 0x01 0x01>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-vdig = <0x02>;
				qcom,led-flash-src = <0x23d>;
				qcom,mount-angle = <0x10e>;
				qcom,ois-src = <0x23f>;
				qcom,sensor-mode = <0x00>;
				qcom,sensor-position = <0x00>;
				qcom,special-support-sensors = "imx362_gt24c64a";
				reg = <0x00>;
				status = "ok";
			};

			qcom,camera@1 {
				cam_vana-supply = <0x22e>;
				cam_vdig-supply = <0x22f>;
				cam_vio-supply = <0x194>;
				cell-index = <0x01>;
				clock-names = "cam_src_clk\0cam_clk";
				clocks = <0xb7 0x1e 0xb7 0x84>;
				compatible = "qcom,camera";
				gpios = <0x1d 0x22 0x00 0x1d 0x30 0x00 0x234 0x04 0x00>;
				pinctrl-0 = <0x235 0x236>;
				pinctrl-1 = <0x237 0x238>;
				pinctrl-names = "cam_default\0cam_suspend";
				qcom,actuator-src = <0x241>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x149970>;
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x149970>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x19a28>;
				qcom,cci-master = <0x01>;
				qcom,clock-rates = <0x16e3600 0x00>;
				qcom,csid-sd-index = <0x01>;
				qcom,csiphy-sd-index = <0x01>;
				qcom,eeprom-src = <0x242>;
				qcom,gpio-no-mux = <0x00>;
				qcom,gpio-req-tbl-flags = <0x01 0x00 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK1\0CAM_RESET1\0CAM_VDIG";
				qcom,gpio-req-tbl-num = <0x00 0x01 0x01>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-vdig = <0x02>;
				qcom,mount-angle = <0x10e>;
				qcom,sensor-mode = <0x00>;
				qcom,sensor-position = <0x00>;
				reg = <0x01>;
				status = "ok";
			};

			qcom,camera@2 {
				cam_vana-supply = <0x22e>;
				cam_vdig-supply = <0x22f>;
				cam_vio-supply = <0x194>;
				cell-index = <0x02>;
				clock-names = "cam_src_clk\0cam_clk";
				clocks = <0xb7 0x1d 0xb7 0x83>;
				compatible = "qcom,camera";
				gpios = <0x1d 0x21 0x00 0x1d 0x2f 0x00 0x234 0x03 0x00>;
				pinctrl-0 = <0x239 0x23a>;
				pinctrl-1 = <0x23b 0x23c>;
				pinctrl-names = "cam_default\0cam_suspend";
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x149970>;
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x149970>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x19a28>;
				qcom,cci-master = <0x01>;
				qcom,clock-rates = <0x16e3600 0x00>;
				qcom,csid-sd-index = <0x02>;
				qcom,csiphy-sd-index = <0x02>;
				qcom,eeprom-src = <0x243>;
				qcom,gpio-no-mux = <0x00>;
				qcom,gpio-req-tbl-flags = <0x01 0x00 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET2\0CAM_VDIG";
				qcom,gpio-req-tbl-num = <0x00 0x01 0x02>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-vdig = <0x02>;
				qcom,mount-angle = <0x10e>;
				qcom,sensor-mode = <0x00>;
				qcom,sensor-position = <0x01>;
				reg = <0x02>;
				status = "ok";
			};

			qcom,eeprom@0 {
				cam_vana-supply = <0x22e>;
				cam_vdig-supply = <0x22f>;
				cam_vio-supply = <0x194>;
				cell-index = <0x00>;
				clock-names = "cam_src_clk\0cam_clk";
				clocks = <0xb7 0x1c 0xb7 0x82>;
				compatible = "qcom,eeprom";
				gpios = <0x1d 0x20 0x00 0x1d 0x2e 0x00 0x234 0x04 0x00>;
				phandle = <0x240>;
				pinctrl-0 = <0x230 0x231>;
				pinctrl-1 = <0x232 0x233>;
				pinctrl-names = "cam_default\0cam_suspend";
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x149970>;
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x149970>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x19a28>;
				qcom,cci-master = <0x00>;
				qcom,clock-rates = <0x16e3600 0x00>;
				qcom,gpio-no-mux = <0x00>;
				qcom,gpio-req-tbl-flags = <0x01 0x00 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET0\0CAM_VDIG";
				qcom,gpio-req-tbl-num = <0x00 0x01 0x01>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-vdig = <0x02>;
				qcom,sensor-mode = <0x00>;
				qcom,sensor-position = <0x00>;
				reg = <0x00>;
				status = "ok";
			};

			qcom,eeprom@1 {
				cam_vana-supply = <0x22e>;
				cam_vdig-supply = <0x22f>;
				cam_vio-supply = <0x194>;
				cell-index = <0x01>;
				clock-names = "cam_src_clk\0cam_clk";
				clocks = <0xb7 0x1e 0xb7 0x84>;
				compatible = "qcom,eeprom";
				gpios = <0x1d 0x22 0x00 0x1d 0x30 0x00 0x234 0x04 0x00>;
				phandle = <0x242>;
				pinctrl-0 = <0x235 0x236>;
				pinctrl-1 = <0x237 0x238>;
				pinctrl-names = "cam_default\0cam_suspend";
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x149970>;
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x149970>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x19a28>;
				qcom,cci-master = <0x01>;
				qcom,clock-rates = <0x16e3600 0x00>;
				qcom,gpio-no-mux = <0x00>;
				qcom,gpio-req-tbl-flags = <0x01 0x00 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK1\0CAM_RESET1\0CAM_VDIG";
				qcom,gpio-req-tbl-num = <0x00 0x01 0x01>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-vdig = <0x02>;
				qcom,sensor-mode = <0x00>;
				qcom,sensor-position = <0x00>;
				reg = <0x01>;
				status = "ok";
			};

			qcom,eeprom@2 {
				cam_vana-supply = <0x22e>;
				cam_vdig-supply = <0x22f>;
				cam_vio-supply = <0x194>;
				cell-index = <0x02>;
				clock-names = "cam_src_clk\0cam_clk";
				clocks = <0xb7 0x1d 0xb7 0x83>;
				compatible = "qcom,eeprom";
				gpios = <0x1d 0x21 0x00 0x1d 0x2f 0x00 0x234 0x03 0x00>;
				phandle = <0x243>;
				pinctrl-0 = <0x239 0x23a>;
				pinctrl-1 = <0x23b 0x23c>;
				pinctrl-names = "cam_default\0cam_suspend";
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x14a140>;
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x14a140>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x19a28>;
				qcom,cci-master = <0x01>;
				qcom,clock-rates = <0x16e3600 0x00>;
				qcom,gpio-no-mux = <0x00>;
				qcom,gpio-req-tbl-flags = <0x01 0x00 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET2\0CAM_VDIG";
				qcom,gpio-req-tbl-num = <0x00 0x01 0x02>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-vdig = <0x02>;
				qcom,sensor-mode = <0x00>;
				qcom,sensor-position = <0x01>;
				reg = <0x02>;
				status = "ok";
			};

			qcom,i2c_custom_mode {
				phandle = <0x384>;
				qcom,cci-clk-src = <0x23c3460>;
				qcom,hw-scl-stretch-en = <0x01>;
				qcom,hw-tbuf = <0x3e>;
				qcom,hw-thd-dat = <0x16>;
				qcom,hw-thd-sta = <0x23>;
				qcom,hw-thigh = <0x26>;
				qcom,hw-tlow = <0x38>;
				qcom,hw-trdhld = <0x06>;
				qcom,hw-tsp = <0x03>;
				qcom,hw-tsu-sta = <0x28>;
				qcom,hw-tsu-sto = <0x28>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				phandle = <0x383>;
				qcom,cci-clk-src = <0x23c3460>;
				qcom,hw-scl-stretch-en = <0x00>;
				qcom,hw-tbuf = <0x3e>;
				qcom,hw-thd-dat = <0x16>;
				qcom,hw-thd-sta = <0x23>;
				qcom,hw-thigh = <0x26>;
				qcom,hw-tlow = <0x38>;
				qcom,hw-trdhld = <0x06>;
				qcom,hw-tsp = <0x03>;
				qcom,hw-tsu-sta = <0x28>;
				qcom,hw-tsu-sto = <0x28>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				phandle = <0x385>;
				qcom,cci-clk-src = <0x23c3460>;
				qcom,hw-scl-stretch-en = <0x00>;
				qcom,hw-tbuf = <0x18>;
				qcom,hw-thd-dat = <0x10>;
				qcom,hw-thd-sta = <0x0f>;
				qcom,hw-thigh = <0x10>;
				qcom,hw-tlow = <0x16>;
				qcom,hw-trdhld = <0x03>;
				qcom,hw-tsp = <0x03>;
				qcom,hw-tsu-sta = <0x12>;
				qcom,hw-tsu-sto = <0x11>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				phandle = <0x382>;
				qcom,cci-clk-src = <0x23c3460>;
				qcom,hw-scl-stretch-en = <0x00>;
				qcom,hw-tbuf = <0xe3>;
				qcom,hw-thd-dat = <0x16>;
				qcom,hw-thd-sta = <0xa2>;
				qcom,hw-thigh = <0xc9>;
				qcom,hw-tlow = <0xae>;
				qcom,hw-trdhld = <0x06>;
				qcom,hw-tsp = <0x03>;
				qcom,hw-tsu-sta = <0xe7>;
				qcom,hw-tsu-sto = <0xcc>;
				status = "ok";
			};

			qcom,ois {
				cam_vaf-supply = <0x22d>;
				cell-index = <0x00>;
				compatible = "qcom,ois";
				phandle = <0x23f>;
				qcom,cam-vreg-max-voltage = <0x2ab980>;
				qcom,cam-vreg-min-voltage = <0x2ab980>;
				qcom,cam-vreg-name = "cam_vaf";
				qcom,cam-vreg-op-mode = <0x00>;
				qcom,cci-master = <0x00>;
				status = "disabled";
			};
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,config-arr = <0x178880b8 0x178980b8 0x178a80b8 0x178b80b8>;
			qcom,threshold-arr = <0x178880b0 0x178980b0 0x178a80b0 0x178b80b0>;
		};

		qcom,chd_silver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,config-arr = <0x179880b8 0x179980b8 0x179a80b8 0x179b80b8>;
			qcom,threshold-arr = <0x179880b0 0x179980b0 0x179a80b0 0x179b80b0>;
		};

		qcom,clk-cpu-630@179c0000 {
			#clock-cells = <0x01>;
			clock-names = "aux_clk\0xo_a";
			clocks = <0x1c 0xa1 0x3a 0x01>;
			compatible = "qcom,clk-cpu-osm-sdm630";
			interrupt-names = "pwrcl-irq\0perfcl-irq";
			interrupts = <0x00 0x23 0x01 0x00 0x24 0x01>;
			phandle = <0xd9>;
			qcom,apcs-cfg-rcgr = <0x17911054 0x17811054>;
			qcom,apcs-cmd-rcgr = <0x17911050 0x17811050>;
			qcom,apcs-itm-present = <0x179d143c 0x179d143c>;
			qcom,apcs-pll-user-ctl = <0x1791600c 0x1781600c>;
			qcom,apm-ctrl-status = <0x179d000c 0x179d0018>;
			qcom,apm-mode-ctl = <0x179d0004 0x179d0010>;
			qcom,apm-threshold-voltage = <0xd4e40>;
			qcom,boost-fsm-en;
			qcom,cc-delay = <0x05>;
			qcom,cc-factor = <0x64>;
			qcom,cc-reads = <0x0a>;
			qcom,down-timer = <0x3e8 0x3e8>;
			qcom,droop-fsm-en;
			qcom,enable-llm-freq-vote;
			qcom,enable-llm-volt-vote;
			qcom,l-val-base = <0x17916004 0x17816004>;
			qcom,llm-freq-down-timer = <0x4fffb 0x4fffb>;
			qcom,llm-freq-up-timer = <0x4fffb 0x4fffb>;
			qcom,llm-volt-down-timer = <0x4fffb 0x4fffb>;
			qcom,llm-volt-up-timer = <0x4fffb 0x4fffb>;
			qcom,osm-clk-rate = <0xbebc200>;
			qcom,pc-fsm-en;
			qcom,perfcl-speedbin0-v0 = <0x11e1a300 0x4000f 0x1200020 0x01 0x01 0x2eebb800 0x5040029 0x4200020 0x01 0x02 0x42603000 0x404003a 0x52e002e 0x01 0x03 0x501bd000 0x4040046 0x7380038 0x02 0x04 0x5a688800 0x404004f 0x73f003f 0x02 0x05 0x63904800 0x4040057 0x8450045 0x02 0x06 0x7026f000 0x4040062 0x94e004e 0x02 0x07 0x7829b800 0x4040069 0xa540054 0x02 0x08 0x802c8000 0x4040070 0xb590059 0x02 0x09 0x8de82000 0x404007c 0xc630063 0x03 0x0a>;
			qcom,perfcl-speedbin1-v0 = <0x11e1a300 0x4000f 0x1200020 0x01 0x01 0x2eebb800 0x5040029 0x4200020 0x01 0x02 0x42603000 0x404003a 0x52e002e 0x01 0x03 0x501bd000 0x4040046 0x7380038 0x02 0x04 0x5a688800 0x404004f 0x73f003f 0x02 0x05 0x63904800 0x4040057 0x8450045 0x02 0x06 0x7026f000 0x4040062 0x94e004e 0x02 0x07 0x7829b800 0x4040069 0xa540054 0x02 0x08 0x802c8000 0x4040070 0xb590059 0x02 0x09 0x839b6800 0x4040073 0xb5c005c 0x03 0x0a>;
			qcom,perfcl-speedbin2-v0 = <0x11e1a300 0x4000f 0x1200020 0x01 0x01 0x2eebb800 0x5040029 0x4200020 0x01 0x02 0x42603000 0x404003a 0x52e002e 0x01 0x03 0x501bd000 0x4040046 0x7380038 0x02 0x04 0x5a688800 0x404004f 0x73f003f 0x02 0x05 0x63904800 0x4040057 0x8450045 0x02 0x06 0x7026f000 0x4040062 0x94e004e 0x02 0x07 0x7829b800 0x4040069 0xa540054 0x02 0x08 0x802c8000 0x4040070 0xb590059 0x02 0x09 0x8de82000 0x404007c 0xc630063 0x03 0x0a 0x95eae800 0x4040083 0xd680068 0x03 0x0b>;
			qcom,perfcl-speedbin3-v0 = <0x11e1a300 0x4000f 0x1200020 0x01 0x01 0x2eebb800 0x5040029 0x4200020 0x01 0x02 0x42603000 0x404003a 0x52e002e 0x01 0x03 0x501bd000 0x4040046 0x7380038 0x02 0x04 0x5a688800 0x404004f 0x73f003f 0x02 0x05 0x63904800 0x4040057 0x8450045 0x02 0x06 0x7026f000 0x4040062 0x94e004e 0x02 0x07 0x7829b800 0x4040069 0xa540054 0x02 0x08>;
			qcom,ps-fsm-en;
			qcom,pwrcl-speedbin0-v0 = <0x11e1a300 0x4000f 0x1200020 0x01 0x01 0x249f0000 0x5040020 0x3200020 0x01 0x02 0x34a49000 0x404002e 0x4250025 0x01 0x03 0x413b3800 0x4040039 0x52e002e 0x02 0x04 0x5265c000 0x4040048 0x7390039 0x02 0x05 0x5b8d8000 0x4040050 0x8400040 0x02 0x06 0x66ff3000 0x404005a 0x9480048 0x02 0x07 0x6ddd0000 0x4040060 0x94c004c 0x03 0x08>;
			qcom,safe-fsm-en;
			qcom,set-ret-inactive;
			qcom,up-timer = <0x3e8 0x3e8>;
			qcom,wfx-fsm-en;
			qcom,xo-clk-rate = <0x124f800>;
			reg = <0x179c0000 0x4000 0x17916000 0x1000 0x17816000 0x1000 0x179d1000 0x1000 0x784130 0x08>;
			reg-names = "osm\0pwrcl_pll\0perfcl_pll\0apcs_common\0perfcl_efuse";
			vdd-perfcl-supply = <0x101>;
			vdd-pwrcl-supply = <0x100>;

			qcom,limits-dcvs@0 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x25 0x04>;
				phandle = <0x0d>;
			};

			qcom,limits-dcvs@1 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x26 0x04>;
				phandle = <0x03>;
			};
		};

		qcom,cpp@ca04000 {
			camss-vdd-supply = <0x183>;
			cell-index = <0x00>;
			clock-names = "mmssnoc_axi_clk\0mnoc_ahb_clk\0camss_ahb_clk\0camss_top_ahb_clk\0cpp_src_clk\0cpp_core_clk\0camss_cpp_ahb_clk\0camss_cpp_axi_clk\0micro_iface_clk\0mmss_smmu_axi_clk\0cpp_vbif_ahb_clk";
			clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x59 0xb7 0x87 0xb7 0x0b 0xb7 0x62 0xb7 0x60 0xb7 0x61 0xb7 0x86 0xb7 0x58 0xb7 0x63>;
			compatible = "qcom,cpp";
			interrupt-names = "cpp";
			interrupts = <0x00 0x126 0x00>;
			qcom,bus-master = <0x01>;
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0xbebc200 0xbebc200 0x00 0x00 0x00 0x00 0x00>;
			qcom,micro-reset;
			qcom,min-clock-rate = <0xbebc200>;
			qcom,msm-bus,name = "msm_camera_cpp";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x6a 0x200 0x00 0x00 0x6a 0x200 0x00 0x00>;
			qcom,msm-bus-vector-dyn-vote;
			qcom,src-clock-rates = <0x7270e00 0xf424000 0x16e36000 0x1c9c3800 0x202fbf00 0x22551000>;
			qcom,vbif-qos-setting = <0x550 0x55555555 0x554 0x55555555 0x558 0x55555555 0x55c 0x55555555 0x560 0x55555555 0x564 0x55555555 0x568 0x55555555 0x56c 0x55555555 0x570 0x55555555 0x574 0x55555555 0x578 0x55555555 0x57c 0x55555555 0x580 0x55555555 0x584 0x55555555 0x588 0x55555555 0x58c 0x55555555>;
			qcom,vdd-names = "smmu-vdd\0camss-vdd\0vdd";
			reg = <0xca04000 0x100 0xca80000 0x3000 0xca18000 0x3000 0xc8c36d4 0x04>;
			reg-names = "cpp\0cpp_vbif\0cpp_hw\0camss_cpp";
			reset-names = "micro_iface_reset";
			resets = <0xb7 0x00>;
			smmu-vdd-supply = <0x182>;
			status = "ok";
			vdd-supply = <0x226>;

			qcom,cpp-fw-payload-info {
				qcom,dup-frame-indicator-off = <0x46>;
				qcom,dup-we-mmu-pf-ptr-off = <0x12>;
				qcom,fe-mmu-pf-ptr-off = <0x07>;
				qcom,fe-ptr-off = <0x0b>;
				qcom,plane-base = <0x2cb>;
				qcom,plane-size = <0x19>;
				qcom,ref-fe-mmu-pf-ptr-off = <0x0a>;
				qcom,ref-fe-ptr-off = <0x11>;
				qcom,ref-we-mmu-pf-ptr-off = <0x17>;
				qcom,ref-we-ptr-off = <0x24>;
				qcom,set-group-buffer-len = <0x87>;
				qcom,stripe-base = <0x316>;
				qcom,stripe-size = <0x3f>;
				qcom,we-meta-ptr-off = <0x2a>;
				qcom,we-mmu-pf-ptr-off = <0x0d>;
				qcom,we-ptr-off = <0x17>;
			};
		};

		qcom,cpu-bwmon {
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x00 0xb7 0x04>;
			phandle = <0x306>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x00>;
			qcom,target-dev = <0xfb>;
			reg = <0x1008000 0x300 0x1001000 0x200>;
			reg-names = "base\0global_base";
		};

		qcom,cpubw {
			compatible = "qcom,devbw";
			governor = "performance";
			phandle = <0xfb>;
			qcom,active-only;
			qcom,bw-tbl = <0x17d 0x23c 0x2fa 0x478 0x623 0x826 0xa25 0xb71 0xf27 0x134f 0x142b>;
			qcom,src-dst-ports = <0x01 0x200>;
		};

		qcom,csid@ca30000 {
			bimc_smmu-supply = <0x182>;
			cell-index = <0x00>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0bmic_smmu_ahb\0bmic_smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0ispif_ahb_clk\0csi_src_clk\0csiphy_clk_src\0csi_clk\0csi_ahb_clk\0csi_rdi_clk\0csi_pix_clk\0cphy_csid_clk";
			clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x57 0xb7 0x58 0xb7 0x59 0xb7 0x87 0xb7 0x7e 0xb7 0x0c 0xb7 0x13 0xb7 0x65 0xb7 0x64 0xb7 0x68 0xb7 0x67 0xb7 0x5c>;
			compatible = "qcom,csid-v5.0\0qcom,csid";
			gdscr-supply = <0x183>;
			interrupt-names = "csid";
			interrupts = <0x00 0x128 0x00>;
			qcom,cam-vreg-max-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-min-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-name = "vdd_sec\0gdscr\0bimc_smmu";
			qcom,cam-vreg-op-mode = <0x00 0x00 0x00>;
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x127a3980 0xbebc200 0x00 0x00 0x00 0x00 0x00>;
			qcom,csi-vdd-voltage = <0x124f80>;
			qcom,mipi-csi-vdd-supply = <0x18a>;
			reg = <0xca30000 0x400>;
			reg-names = "csid";
			status = "ok";
			vdd_sec-supply = <0x189>;
		};

		qcom,csid@ca30400 {
			bimc_smmu-supply = <0x182>;
			cell-index = <0x01>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0bmic_smmu_ahb\0bmic_smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0ispif_ahb_clk\0csi_src_clk\0csiphy_clk_src\0csi_clk\0csi_ahb_clk\0csi_rdi_clk\0csi_pix_clk\0cphy_csid_clk";
			clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x57 0xb7 0x58 0xb7 0x59 0xb7 0x87 0xb7 0x7e 0xb7 0x0e 0xb7 0x13 0xb7 0x6a 0xb7 0x69 0xb7 0x6d 0xb7 0x6c 0xb7 0x5d>;
			compatible = "qcom,csid-v5.0\0qcom,csid";
			gdscr-supply = <0x183>;
			interrupt-names = "csid";
			interrupts = <0x00 0x129 0x00>;
			qcom,cam-vreg-max-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-min-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-name = "vdd_sec\0gdscr\0bimc_smmu";
			qcom,cam-vreg-op-mode = <0x00 0x00 0x00>;
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x127a3980 0xbebc200 0x00 0x00 0x00 0x00 0x00>;
			qcom,csi-vdd-voltage = <0x124f80>;
			qcom,mipi-csi-vdd-supply = <0x18a>;
			reg = <0xca30400 0x400>;
			reg-names = "csid";
			status = "ok";
			vdd_sec-supply = <0x189>;
		};

		qcom,csid@ca30800 {
			bimc_smmu-supply = <0x182>;
			cell-index = <0x02>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0bmic_smmu_ahb\0bmic_smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0ispif_ahb_clk\0csi_src_clk\0csiphy_clk_src\0csi_clk\0csi_ahb_clk\0csi_rdi_clk\0csi_pix_clk\0cphy_csid_clk";
			clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x57 0xb7 0x58 0xb7 0x59 0xb7 0x87 0xb7 0x7e 0xb7 0x10 0xb7 0x13 0xb7 0x6f 0xb7 0x6e 0xb7 0x72 0xb7 0x71 0xb7 0x5e>;
			compatible = "qcom,csid-v5.0\0qcom,csid";
			gdscr-supply = <0x183>;
			interrupt-names = "csid";
			interrupts = <0x00 0x12a 0x00>;
			qcom,cam-vreg-max-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-min-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-name = "vdd_sec\0gdscr\0bimc_smmu";
			qcom,cam-vreg-op-mode = <0x00 0x00 0x00>;
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x127a3980 0xbebc200 0x00 0x00 0x00 0x00 0x00>;
			qcom,csi-vdd-voltage = <0x124f80>;
			qcom,mipi-csi-vdd-supply = <0x18a>;
			reg = <0xca30800 0x400>;
			reg-names = "csid";
			status = "ok";
			vdd_sec-supply = <0x189>;
		};

		qcom,csid@ca30c00 {
			bimc_smmu-supply = <0x182>;
			cell-index = <0x03>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0bmic_smmu_ahb\0bmic_smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0ispif_ahb_clk\0csi_src_clk\0csiphy_clk_src\0csi_clk\0csi_ahb_clk\0csi_rdi_clk\0csi_pix_clk\0cphy_csid_clk";
			clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x57 0xb7 0x58 0xb7 0x59 0xb7 0x87 0xb7 0x7e 0xb7 0x12 0xb7 0x13 0xb7 0x74 0xb7 0x73 0xb7 0x76 0xb7 0x75 0xb7 0x5f>;
			compatible = "qcom,csid-v5.0\0qcom,csid";
			gdscr-supply = <0x183>;
			interrupt-names = "csid";
			interrupts = <0x00 0x12b 0x00>;
			qcom,cam-vreg-max-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-min-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-name = "vdd_sec\0gdscr\0bimc_smmu";
			qcom,cam-vreg-op-mode = <0x00 0x00 0x00>;
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x127a3980 0xbebc200 0x00 0x00 0x00 0x00 0x00>;
			qcom,csi-vdd-voltage = <0x124f80>;
			qcom,mipi-csi-vdd-supply = <0x18a>;
			reg = <0xca30c00 0x400>;
			reg-names = "csid";
			status = "ok";
			vdd_sec-supply = <0x189>;
		};

		qcom,csiphy@c824000 {
			bimc_smmu-supply = <0x182>;
			cell-index = <0x00>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0bmic_smmu_ahb\0bmic_smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0csi_src_clk\0csi_clk\0cphy_csid_clk\0csiphy_timer_src_clk\0csiphy_timer_clk\0camss_ispif_ahb_clk\0csiphy_clk_src\0csiphy_clk\0csiphy_ahb2crif";
			clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x57 0xb7 0x58 0xb7 0x59 0xb7 0x87 0xb7 0x0c 0xb7 0x65 0xb7 0x5c 0xb7 0x0d 0xb7 0x66 0xb7 0x7e 0xb7 0x13 0xb7 0x79 0xb7 0x90>;
			compatible = "qcom,csiphy-v3.5\0qcom,csiphy";
			gdscr-supply = <0x183>;
			interrupt-names = "csiphy";
			interrupts = <0x00 0x4e 0x00>;
			qcom,cam-vreg-name = "gdscr\0bimc_smmu";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x127a3980 0x00 0x00 0x100db355 0x00 0x00 0xbebc200 0x00 0x00>;
			reg = <0xc824000 0x1000 0xca00120 0x04>;
			reg-names = "csiphy\0csiphy_clk_mux";
			status = "ok";
		};

		qcom,csiphy@c825000 {
			bimc_smmu-supply = <0x182>;
			cell-index = <0x01>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0bmic_smmu_ahb\0bmic_smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0csi_src_clk\0csi_clk\0cphy_csid_clk\0csiphy_timer_src_clk\0csiphy_timer_clk\0camss_ispif_ahb_clk\0csiphy_clk_src\0csiphy_clk\0csiphy_ahb2crif";
			clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x57 0xb7 0x58 0xb7 0x59 0xb7 0x87 0xb7 0x0e 0xb7 0x6a 0xb7 0x5d 0xb7 0x0f 0xb7 0x6b 0xb7 0x7e 0xb7 0x13 0xb7 0x7a 0xb7 0x90>;
			compatible = "qcom,csiphy-v3.5\0qcom,csiphy";
			gdscr-supply = <0x183>;
			interrupt-names = "csiphy";
			interrupts = <0x00 0x4f 0x00>;
			qcom,cam-vreg-name = "gdscr\0bimc_smmu";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x127a3980 0x00 0x00 0x100db355 0x00 0x00 0xbebc200 0x00 0x00>;
			reg = <0xc825000 0x1000 0xca00124 0x04>;
			reg-names = "csiphy\0csiphy_clk_mux";
			status = "ok";
		};

		qcom,csiphy@c826000 {
			bimc_smmu-supply = <0x182>;
			cell-index = <0x02>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0bmic_smmu_ahb\0bmic_smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0csi_src_clk\0csi_clk\0cphy_csid_clk\0csiphy_timer_src_clk\0csiphy_timer_clk\0camss_ispif_ahb_clk\0csiphy_clk_src\0csiphy_clk\0csiphy_ahb2crif";
			clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x57 0xb7 0x58 0xb7 0x59 0xb7 0x87 0xb7 0x10 0xb7 0x6f 0xb7 0x5e 0xb7 0x11 0xb7 0x70 0xb7 0x7e 0xb7 0x13 0xb7 0x7b 0xb7 0x90>;
			compatible = "qcom,csiphy-v3.5\0qcom,csiphy";
			gdscr-supply = <0x183>;
			interrupt-names = "csiphy";
			interrupts = <0x00 0x50 0x00>;
			qcom,cam-vreg-name = "gdscr\0bimc_smmu";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x127a3980 0x00 0x00 0x100db355 0x00 0x00 0xbebc200 0x00 0x00>;
			reg = <0xc826000 0x1000 0xca00128 0x04>;
			reg-names = "csiphy\0csiphy_clk_mux";
			status = "ok";
		};

		qcom,dp_ctrl@c990000 {
			cell-index = <0x00>;
			clock-names = "core_mnoc_clk\0core_iface_clk\0core_bus_clk\0core_mdp_core_clk\0core_alt_iface_clk\0core_aux_clk\0core_ref_clk_src\0core_ref_clk\0core_ahb_phy_clk\0ctrl_link_clk\0ctrl_link_iface_clk\0ctrl_crypto_clk\0ctrl_pixel_clk\0pixel_clk_rcg\0pixel_parent";
			clocks = <0xb7 0xa9 0xb7 0x92 0xb7 0x93 0xb7 0xa2 0xb7 0xa1 0xb7 0x99 0x3a 0x2e 0x1c 0x6e 0x1c 0x71 0xb7 0x9c 0xb7 0x9d 0xb7 0x9a 0xb7 0x9e 0xb7 0x18 0x259 0x04>;
			compatible = "qcom,mdss-dp";
			gdsc-supply = <0x184>;
			phandle = <0x248>;
			qcom,aux-cfg0-settings = " ";
			qcom,aux-cfg1-settings = <0x2413231d>;
			qcom,aux-cfg2-settings = "(";
			qcom,aux-cfg3-settings = ",";
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 28];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,dp-usbpd-detection = <0x192>;
			qcom,logical2physical-lane-map = <0x10203>;
			qcom,max-pclk-frequency-khz = <0x249f0>;
			qcom,mdss-fb-map = <0x258>;
			qcom,msm_ext_disp = <0x257>;
			qcom,phy-register-offset = <0x04>;
			reg = <0xc990000 0xa84 0xc011000 0x910 0x1fcb200 0x50 0xc8c2200 0x1a0 0x780000 0x621c 0xc9e1000 0x2c>;
			reg-names = "dp_ctrl\0dp_phy\0tcsr_regs\0dp_mmss_cc\0qfprom_physical\0hdcp_physical";
			status = "ok";
			vdda-0p9-supply = <0x189>;
			vdda-1p8-supply = <0xf7>;

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-name = "gdsc";
					reg = <0x00>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x04>;
					qcom,supply-enable-load = <0x3110>;
					qcom,supply-max-voltage = <0x1dc130>;
					qcom,supply-min-voltage = <0x1b2920>;
					qcom,supply-name = "vdda-1p8";
					reg = <0x00>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x20>;
					qcom,supply-enable-load = <0x11eb8>;
					qcom,supply-max-voltage = <0xe1d48>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x00>;
				};
			};
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			phandle = <0x190>;
			reg = <0x10f004 0x04>;
			regulator-name = "gdsc_usb30";
			status = "ok";
		};

		qcom,gdsc@175004 {
			compatible = "qcom,gdsc";
			phandle = <0x18b>;
			reg = <0x175004 0x04>;
			regulator-name = "gdsc_ufs";
			status = "ok";
		};

		qcom,gdsc@17d034 {
			compatible = "qcom,gdsc";
			phandle = <0x1a9>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d034 0x04>;
			regulator-name = "gdsc_hlos1_vote_lpass_adsp";
			status = "ok";
		};

		qcom,gdsc@17d04c {
			compatible = "qcom,gdsc";
			phandle = <0x362>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d04c 0x04>;
			regulator-name = "gdsc_hlos1_vote_turing_adsp";
			status = "disabled";
		};

		qcom,gdsc@17e04c {
			compatible = "qcom,gdsc";
			phandle = <0x363>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17e04c 0x04>;
			regulator-name = "gdsc_hlos2_vote_turing_adsp";
			status = "disabled";
		};

		qcom,gdsc@5066004 {
			compatible = "qcom,gdsc";
			hw-ctrl-addr = <0x185>;
			phandle = <0x1aa>;
			qcom,gds-timeout = <0x7d0>;
			qcom,no-status-check-on-disable;
			reg = <0x5066004 0x04>;
			regulator-name = "gdsc_gpu_cx";
			status = "ok";
		};

		qcom,gdsc@5066094 {
			clock-names = "core_root_clk";
			clocks = <0x188 0x0c>;
			compatible = "qcom,gdsc";
			domain-addr = <0x186>;
			parent-supply = <0xdb>;
			phandle = <0x224>;
			qcom,force-enable-root-clk;
			qcom,reset-aon-logic;
			qcom,retain-periph;
			reg = <0x5066094 0x04>;
			regulator-name = "gdsc_gpu_gx";
			status = "ok";
			sw-reset = <0x187>;
		};

		qcom,gdsc@c8c1024 {
			compatible = "qcom,gdsc";
			phandle = <0x113>;
			reg = <0xc8c1024 0x04>;
			regulator-name = "gdsc_venus";
			status = "ok";
		};

		qcom,gdsc@c8c1040 {
			compatible = "qcom,gdsc";
			phandle = <0x246>;
			qcom,support-hw-trigger;
			reg = <0xc8c1040 0x04>;
			regulator-name = "gdsc_venus_core0";
			status = "ok";
		};

		qcom,gdsc@c8c2304 {
			compatible = "qcom,gdsc";
			phandle = <0x184>;
			proxy-supply = <0x184>;
			qcom,proxy-consumer-enable;
			reg = <0xc8c2304 0x04>;
			regulator-name = "gdsc_mdss";
			status = "ok";
		};

		qcom,gdsc@c8c34a0 {
			compatible = "qcom,gdsc";
			phandle = <0x183>;
			reg = <0xc8c34a0 0x04>;
			regulator-name = "gdsc_camss_top";
			status = "ok";
		};

		qcom,gdsc@c8c3664 {
			compatible = "qcom,gdsc";
			parent-supply = <0x183>;
			phandle = <0x227>;
			reg = <0xc8c3664 0x04>;
			regulator-name = "gdsc_vfe0";
			status = "ok";
		};

		qcom,gdsc@c8c3674 {
			compatible = "qcom,gdsc";
			parent-supply = <0x183>;
			phandle = <0x228>;
			reg = <0xc8c3674 0x04>;
			regulator-name = "gdsc_vfe1";
			status = "ok";
		};

		qcom,gdsc@c8c36d4 {
			compatible = "qcom,gdsc";
			parent-supply = <0x183>;
			phandle = <0x226>;
			qcom,support-hw-trigger;
			reg = <0xc8c36d4 0x04>;
			regulator-name = "gdsc_cpp";
			status = "ok";
		};

		qcom,gdsc@c8ce020 {
			clock-names = "bus_clk";
			clocks = <0xb7 0x58>;
			compatible = "qcom,gdsc";
			hw-ctrl-addr = <0x181>;
			phandle = <0x182>;
			proxy-supply = <0x182>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			qcom,proxy-consumer-enable;
			reg = <0xc8ce020 0x04>;
			regulator-name = "gdsc_bimc_smmu";
			status = "ok";
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect";
			qcom,config-reg = <0x179d1434>;
			qcom,threshold-arr = <0x179d141c 0x179d1420 0x179d1424 0x179d1428 0x179d142c 0x179d1430>;
		};

		qcom,glink-fifo-config-wdsp {
			compatible = "qcom,glink-fifo-config";
			phandle = <0x105>;
			qcom,in-read-idx-reg = <0x1200c>;
			qcom,in-write-idx-reg = <0x12010>;
			qcom,out-read-idx-reg = <0x12000>;
			qcom,out-write-idx-reg = <0x12004>;
		};

		qcom,glink-qos-config-adsp {
			compatible = "qcom,glink-qos-config";
			phandle = <0x104>;
			qcom,flow-info = <0x3c 0x00 0x3c 0x00 0x3c 0x00 0x3c 0x00>;
			qcom,mtu-size = <0x800>;
			qcom,tput-stats-cycle = <0x0a>;
		};

		qcom,glink-qos-config-wdsp {
			compatible = "qcom,glink-qos-config";
			phandle = <0x106>;
			qcom,flow-info = <0x80 0x00 0x70 0x01 0x60 0x02 0x50 0x03>;
			qcom,mtu-size = <0x800>;
			qcom,tput-stats-cycle = <0x0a>;
		};

		qcom,glink-smem-native-xprt-adsp@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			interrupts = <0x00 0x9d 0x01>;
			label = "lpass";
			qcom,irq-mask = <0x200>;
			qcom,qos-config = <0x104>;
			qcom,ramp-time = <0xaf>;
			reg = <0x86000000 0x200000 0x17911008 0x04>;
			reg-names = "smem\0irq-reg-base";
		};

		qcom,glink-smem-native-xprt-modem@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			interrupts = <0x00 0x1c4 0x01>;
			label = "mpss";
			qcom,irq-mask = <0x8000>;
			reg = <0x86000000 0x200000 0x17911008 0x04>;
			reg-names = "smem\0irq-reg-base";
		};

		qcom,glink-smem-native-xprt-rpm@778000 {
			compatible = "qcom,glink-rpm-native-xprt";
			interrupts = <0x00 0xa8 0x01>;
			label = "rpm";
			qcom,irq-mask = <0x01>;
			reg = <0x778000 0x7000 0x17911008 0x04>;
			reg-names = "msgram\0irq-reg-base";
		};

		qcom,glink-spi-xprt-wdsp {
			compatible = "qcom,glink-spi-xprt";
			label = "wdsp";
			phandle = <0x1ae>;
			qcom,qos-config = <0x106>;
			qcom,ramp-time = <0x10 0x20 0x30 0x40>;
			qcom,remote-fifo-config = <0x105>;
		};

		qcom,glink-ssr-adsp {
			compatible = "qcom,glink_ssr";
			label = "adsp";
			phandle = <0x107>;
			qcom,edge = "lpass";
			qcom,notify-edges = <0x109 0x108>;
			qcom,xprt = "smem";
		};

		qcom,glink-ssr-modem {
			compatible = "qcom,glink_ssr";
			label = "modem";
			phandle = <0x109>;
			qcom,edge = "mpss";
			qcom,notify-edges = <0x107 0x108>;
			qcom,xprt = "smem";
		};

		qcom,glink-ssr-rpm {
			compatible = "qcom,glink_ssr";
			label = "rpm";
			phandle = <0x108>;
			qcom,edge = "rpm";
			qcom,notify-edges = <0x107 0x109>;
			qcom,xprt = "smem";
		};

		qcom,glink_pkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-loopback_cntl {
				qcom,glinkpkt-ch-name = "LOCAL_LOOPBACK_CLNT";
				qcom,glinkpkt-dev-name = "glink_pkt_loopback_ctrl";
				qcom,glinkpkt-edge = "local";
				qcom,glinkpkt-transport = "lloop";
			};

			qcom,glinkpkt-loopback_data {
				qcom,glinkpkt-ch-name = "glink_pkt_lloop_CLNT";
				qcom,glinkpkt-dev-name = "glink_pkt_loopback";
				qcom,glinkpkt-edge = "local";
				qcom,glinkpkt-transport = "lloop";
			};
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			phandle = <0x223>;
			qcom,active-only;
			qcom,bw-tbl = <0x00 0x17d 0x23c 0x2fa 0x478 0x623 0x826 0xa25 0xb71 0xf27 0x134f 0x1429>;
			qcom,src-dst-ports = <0x1a 0x200>;
		};

		qcom,icnss@18800000 {
			clock-names = "cxo_ref_clk_pin";
			clocks = <0x3a 0x14>;
			compatible = "qcom,icnss";
			interrupts = <0x00 0x19d 0x00 0x00 0x19e 0x00 0x00 0x19f 0x00 0x00 0x1a0 0x00 0x00 0x1a1 0x00 0x00 0x1a2 0x00 0x00 0x1a4 0x00 0x00 0x1a5 0x00 0x00 0x1a6 0x00 0x00 0x1a7 0x00 0x00 0x1a8 0x00 0x00 0x1a9 0x00>;
			iommus = <0xff 0x1a00 0xff 0x1a01>;
			qcom,smmu-s1-bypass;
			qcom,vdd-0.8-cx-mx-config = <0xcf080 0xcf080>;
			qcom,vdd-1.3-rfa-config = <0x124f80 0x14e790>;
			qcom,vdd-1.8-xo-config = <0x1ab3f0 0x1cfde0>;
			qcom,vdd-3.3-ch0-config = <0x30d400 0x33e140>;
			qcom,wlan-msa-fixed-region = <0x10e>;
			qcom,wlan-msa-memory = <0x100000>;
			reg = <0x18800000 0x800000 0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "membase\0smmu_iova_base\0smmu_iova_ipa";
			vdd-0.8-cx-mx-supply = <0x10a>;
			vdd-1.3-rfa-supply = <0x10c>;
			vdd-1.8-xo-supply = <0x10b>;
			vdd-3.3-ch0-supply = <0x10d>;
		};

		qcom,ion {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "qcom,msm-ion";

			qcom,ion-heap@10 {
				memory-region = <0x12a>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0x0a>;
			};

			qcom,ion-heap@22 {
				memory-region = <0x102>;
				qcom,ion-heap-type = "DMA";
				reg = <0x16>;
			};

			qcom,ion-heap@25 {
				phandle = <0x347>;
				qcom,ion-heap-type = "SYSTEM";
				reg = <0x19>;
			};

			qcom,ion-heap@27 {
				memory-region = <0x129>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1b>;
			};

			qcom,ion-heap@9 {
				qcom,ion-heap-type = "SYSTEM_SECURE";
				reg = <0x09>;
			};
		};

		qcom,ipa@14780000 {
			clock-names = "core_clk\0smmu_clk";
			clocks = <0x3a 0x22 0x3a 0x59>;
			compatible = "qcom,ipa";
			interrupt-names = "ipa-irq\0bam-irq";
			interrupts = <0x00 0x14d 0x00 0x00 0x1b0 0x00>;
			phandle = <0x30b>;
			qcom,arm-smmu;
			qcom,bus-vector-names = "MIN\0SVS\0PERF\0TURBO";
			qcom,ee = <0x00>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,ipa-hw-ver = <0x06>;
			qcom,ipa-polling-iteration = <0x28>;
			qcom,ipa-wdi2;
			qcom,lan-rx-ring-size = <0xc0>;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x00 0x00 0x01 0x2a4 0x00 0x00 0x5a 0x200 0x13880 0x9c400 0x01 0x2a4 0x13880 0x13880 0x5a 0x200 0x324b0 0xea600 0x01 0x2a4 0x324b0 0x27100 0x5a 0x200 0x324b0 0xea600 0x01 0x2a4 0x324b0 0x27100>;
			qcom,rx-polling-sleep-ms = <0x01>;
			qcom,smmu-disable-htw;
			qcom,smmu-s1-bypass;
			qcom,use-dma-zone;
			qcom,use-ipa-tethering-bridge;
			qcom,wan-rx-ring-size = <0xc0>;
			reg = <0x14780000 0x4effc 0x14784000 0x26934>;
			reg-names = "ipa-base\0bam-base";
			status = "disabled";

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				iommus = <0xff 0x19c0>;
				phandle = <0x30c>;
				qcom,iova-mapping = <0x10000000 0x40000000>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0xff 0x19c2>;
				phandle = <0x30e>;
				qcom,iova-mapping = <0x40000000 0x20000000>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				iommus = <0xff 0x19c1>;
				phandle = <0x30d>;
				status = "disabled";
			};
		};

		qcom,ipc-spinlock@1f40000 {
			compatible = "qcom,ipc-spinlock-sfpb";
			qcom,num-locks = <0x08>;
			reg = <0x1f40000 0x8000>;
		};

		qcom,ipc_router {
			compatible = "qcom,ipc_router";
			qcom,node-id = <0x01>;
		};

		qcom,ipc_router_modem_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,fragmented-data;
			qcom,glink-xprt = "smem";
			qcom,xprt-linkid = <0x01>;
			qcom,xprt-remote = "mpss";
			qcom,xprt-version = <0x01>;
		};

		qcom,ipc_router_q6_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,fragmented-data;
			qcom,glink-xprt = "smem";
			qcom,xprt-linkid = <0x01>;
			qcom,xprt-remote = "lpass";
			qcom,xprt-version = <0x01>;
		};

		qcom,ispif@ca31000 {
			camss-vdd-supply = <0x183>;
			cell-index = <0x00>;
			clock-names = "mmssnoc_axi\0mnoc_ahb_clk\0camss_ahb_clk\0camss_top_ahb_clk\0ispif_ahb_clk\0csi0_src_clk\0csi1_src_clk\0csi2_src_clk\0csi3_src_clk\0csi0_rdi_clk\0csi1_rdi_clk\0csi2_rdi_clk\0csi3_rdi_clk\0csi0_pix_clk\0csi1_pix_clk\0csi2_pix_clk\0csi3_pix_clk\0camss_csi0_clk\0camss_csi1_clk\0camss_csi2_clk\0camss_csi3_clk\0vfe0_clk_src\0camss_vfe_vfe0_clk\0camss_csi_vfe0_clk\0vfe1_clk_src\0camss_vfe_vfe1_clk\0camss_csi_vfe1_clk";
			clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x59 0xb7 0x87 0xb7 0x7e 0xb7 0x0c 0xb7 0x0e 0xb7 0x10 0xb7 0x12 0xb7 0x68 0xb7 0x6d 0xb7 0x72 0xb7 0x76 0xb7 0x67 0xb7 0x6c 0xb7 0x71 0xb7 0x75 0xb7 0x65 0xb7 0x6a 0xb7 0x6f 0xb7 0x74 0xb7 0xbb 0xb7 0x89 0xb7 0x77 0xb7 0xbc 0xb7 0x8c 0xb7 0x78>;
			compatible = "qcom,ispif-v3.0\0qcom,ispif";
			interrupt-names = "ispif";
			interrupts = <0x00 0x135 0x00>;
			qcom,clock-cntl-support;
			qcom,clock-control = "INIT_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0INIT_RATE\0INIT_RATE\0INIT_RATE\0INIT_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0INIT_RATE\0NO_SET_RATE\0NO_SET_RATE\0INIT_RATE\0NO_SET_RATE\0NO_SET_RATE";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,num-isps = <0x02>;
			qcom,vdd-names = "camss-vdd\0vfe0-vdd\0vfe1-vdd";
			reg = <0xca31000 0xc00 0xca00020 0x04>;
			reg-names = "ispif\0csi_clk_mux";
			status = "ok";
			vfe0-vdd-supply = <0x227>;
			vfe1-vdd-supply = <0x228>;
		};

		qcom,jpeg@ca1c000 {
			camss-vdd-supply = <0x183>;
			cell-index = <0x00>;
			clock-names = "mmssnoc_axi\0mmss_mnoc_ahb_clk\0mmss_bimc_smmu_ahb_clk\0mmss_bimc_smmu_axi_clk\0mmss_camss_ahb_clk\0mmss_camss_top_ahb_clk\0core_clk\0mmss_camss_jpeg_ahb_clk\0mmss_camss_jpeg_axi_clk";
			clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x57 0xb7 0x58 0xb7 0x59 0xb7 0x87 0xb7 0x00 0xb7 0x80 0xb7 0x81>;
			compatible = "qcom,jpeg";
			interrupt-names = "jpeg";
			interrupts = <0x00 0x13c 0x00>;
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
			qcom,msm-bus,name = "msm_camera_jpeg0";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3e 0x200 0x00 0x00 0x3e 0x200 0x124f80 0x124f80>;
			qcom,prefetch-reg-settings = <0x30c 0x1111 0x318 0x31 0x324 0x31 0x330 0x31 0x33c 0x00>;
			qcom,vbif-reg-settings = <0x04 0x01>;
			qcom,vdd-names = "smmu-vdd\0camss-vdd";
			reg = <0xca1c000 0x4000 0xca60000 0x3000>;
			reg-names = "jpeg_hw\0jpeg_vbif";
			smmu-vdd-supply = <0x182>;
			status = "ok";
		};

		qcom,jpeg@caa0000 {
			camss-vdd-supply = <0x183>;
			cell-index = <0x03>;
			clock-names = "mmssnoc_axi\0mmss_mnoc_ahb_clk\0mmss_bimc_smmu_ahb_clk\0mmss_bimc_smmu_axi_clk\0mmss_camss_ahb_clk\0mmss_camss_top_ahb_clk\0core_clk\0mmss_camss_jpeg_ahb_clk\0mmss_camss_jpeg_axi_clk";
			clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x57 0xb7 0x58 0xb7 0x59 0xb7 0x87 0xb7 0x01 0xb7 0x80 0xb7 0x81>;
			compatible = "qcom,jpegdma";
			interrupt-names = "jpeg";
			interrupts = <0x00 0x130 0x00>;
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
			qcom,max-ds-factor = <0x80>;
			qcom,msm-bus,name = "msm_camera_jpeg_dma";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3e 0x200 0x00 0x00 0x3e 0x200 0x124f80 0x124f80>;
			qcom,prefetch-reg-settings = <0x18c 0x11 0x1a0 0x31 0x1b0 0x31>;
			qcom,vbif-reg-settings = <0x04 0x01>;
			qcom,vdd-names = "smmu-vdd\0camss-vdd";
			reg = <0xcaa0000 0x4000 0xca60000 0x3000>;
			reg-names = "jpeg_hw\0jpeg_vbif";
			smmu-vdd-supply = <0x182>;
			status = "ok";
		};

		qcom,kgsl-3d0@5000000 {
			clock-names = "core_clk\0iface_clk\0rbbmtimer_clk\0mem_clk\0alt_mem_iface_clk\0rbcpr_clk";
			clocks = <0x188 0x0d 0x1c 0x42 0x188 0x0e 0x1c 0x40 0x1c 0x20 0x17d 0x01>;
			compatible = "qcom,kgsl-3d0\0qcom,kgsl-3d";
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x00 0x12c 0x00>;
			label = "kgsl-3d0";
			phandle = <0x37b>;
			qcom,bus-control;
			qcom,bus-width = <0x20>;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,ca-target-pwrlevel = <0x04>;
			qcom,chipid = <0x5000800>;
			qcom,enable-ca-jump;
			qcom,enable-midframe-timer;
			qcom,gpu-quirk-dp2clockgating-disable;
			qcom,gpu-quirk-lmloadkill-disable;
			qcom,gpu-speed-bin = <0x41a0 0x1fe00000 0x15>;
			qcom,gpubw-dev = <0x223>;
			qcom,highest-bank-bit = <0x0e>;
			qcom,id = <0x00>;
			qcom,idle-timeout = <0x50>;
			qcom,initial-pwrlevel = <0x05>;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0x0c>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x00 0x00 0x1a 0x200 0x00 0x61a80 0x1a 0x200 0x00 0x927c0 0x1a 0x200 0x00 0xc3500 0x1a 0x200 0x00 0x124f80 0x1a 0x200 0x00 0x192580 0x1a 0x200 0x00 0x2162e0 0x1a 0x200 0x00 0x2990a0 0x1a 0x200 0x00 0x2ee000 0x1a 0x200 0x00 0x3e12a0 0x1a 0x200 0x00 0x4f1a00 0x1a 0x200 0x00 0x5294a0>;
			qcom,pm-qos-active-latency = <0x1a8>;
			qcom,pm-qos-wakeup-latency = <0x1a8>;
			qcom,snapshot-size = <0x100000>;
			reg = <0x5000000 0x40000 0x780000 0x6220>;
			reg-names = "kgsl_3d0_reg_memory\0qfprom_memory";
			regulator-names = "vddcx\0vdd";
			status = "ok";
			vdd-supply = <0x224>;
			vddcx-supply = <0x1aa>;

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";
				qcom,mempool-max-pages = <0x8000>;

				qcom,gpu-mempool@0 {
					qcom,mempool-page-size = <0x1000>;
					reg = <0x00>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x10000>;
					reg = <0x01>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,initial-pwrlevel = <0x05>;
					qcom,speed-bin = <0x00>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0x0b>;
						qcom,bus-max = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,gpu-freq = <0x2e318fc0>;
						reg = <0x00>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x0a>;
						qcom,bus-max = <0x0b>;
						qcom,bus-min = <0x09>;
						qcom,gpu-freq = <0x29b92700>;
						reg = <0x01>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x09>;
						qcom,bus-max = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,gpu-freq = <0x26906fc0>;
						reg = <0x02>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x09>;
						qcom,bus-max = <0x09>;
						qcom,bus-min = <0x07>;
						qcom,gpu-freq = "#\f+";
						reg = <0x03>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x08>;
						qcom,bus-max = <0x09>;
						qcom,bus-min = <0x06>;
						qcom,gpu-freq = <0x1bb75640>;
						reg = <0x04>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x05>;
						qcom,bus-max = <0x07>;
						qcom,bus-min = <0x04>;
						qcom,gpu-freq = <0x160dc080>;
						reg = <0x05>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x03>;
						qcom,bus-max = <0x05>;
						qcom,bus-min = <0x03>;
						qcom,gpu-freq = <0xe4e1c00>;
						reg = <0x06>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x03>;
						qcom,bus-max = <0x04>;
						qcom,bus-min = <0x02>;
						qcom,gpu-freq = <0x9896800>;
						reg = <0x07>;
					};

					qcom,gpu-pwrlevel@8 {
						qcom,bus-freq = <0x00>;
						qcom,bus-max = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,gpu-freq = <0x124f800>;
						reg = <0x08>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,initial-pwrlevel = <0x05>;
					qcom,speed-bin = <0xa2>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0x0b>;
						qcom,bus-max = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,gpu-freq = <0x2e318fc0>;
						reg = <0x00>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x0a>;
						qcom,bus-max = <0x0b>;
						qcom,bus-min = <0x09>;
						qcom,gpu-freq = <0x29b92700>;
						reg = <0x01>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x09>;
						qcom,bus-max = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,gpu-freq = <0x26906fc0>;
						reg = <0x02>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x09>;
						qcom,bus-max = <0x09>;
						qcom,bus-min = <0x07>;
						qcom,gpu-freq = "#\f+";
						reg = <0x03>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x08>;
						qcom,bus-max = <0x09>;
						qcom,bus-min = <0x06>;
						qcom,gpu-freq = <0x1bb75640>;
						reg = <0x04>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x05>;
						qcom,bus-max = <0x07>;
						qcom,bus-min = <0x04>;
						qcom,gpu-freq = <0x160dc080>;
						reg = <0x05>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x03>;
						qcom,bus-max = <0x05>;
						qcom,bus-min = <0x03>;
						qcom,gpu-freq = <0xe4e1c00>;
						reg = <0x06>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x03>;
						qcom,bus-max = <0x04>;
						qcom,bus-min = <0x02>;
						qcom,gpu-freq = <0x9896800>;
						reg = <0x07>;
					};

					qcom,gpu-pwrlevel@8 {
						qcom,bus-freq = <0x00>;
						qcom,bus-max = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,gpu-freq = <0x124f800>;
						reg = <0x08>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,initial-pwrlevel = <0x04>;
					qcom,speed-bin = <0x92>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0x0b>;
						qcom,bus-max = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,gpu-freq = <0x29b92700>;
						reg = <0x00>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x09>;
						qcom,bus-max = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,gpu-freq = <0x26906fc0>;
						reg = <0x01>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x09>;
						qcom,bus-max = <0x09>;
						qcom,bus-min = <0x07>;
						qcom,gpu-freq = "#\f+";
						reg = <0x02>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x08>;
						qcom,bus-max = <0x09>;
						qcom,bus-min = <0x06>;
						qcom,gpu-freq = <0x1bb75640>;
						reg = <0x03>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x05>;
						qcom,bus-max = <0x07>;
						qcom,bus-min = <0x04>;
						qcom,gpu-freq = <0x160dc080>;
						reg = <0x04>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x03>;
						qcom,bus-max = <0x05>;
						qcom,bus-min = <0x03>;
						qcom,gpu-freq = <0xe4e1c00>;
						reg = <0x05>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x03>;
						qcom,bus-max = <0x04>;
						qcom,bus-min = <0x02>;
						qcom,gpu-freq = <0x9896800>;
						reg = <0x06>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x00>;
						qcom,bus-max = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,gpu-freq = <0x124f800>;
						reg = <0x07>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,initial-pwrlevel = <0x03>;
					qcom,speed-bin = <0x87>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0x0b>;
						qcom,bus-max = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,gpu-freq = <0x26906fc0>;
						reg = <0x00>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x09>;
						qcom,bus-max = <0x09>;
						qcom,bus-min = <0x07>;
						qcom,gpu-freq = "#\f+";
						reg = <0x01>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x08>;
						qcom,bus-max = <0x09>;
						qcom,bus-min = <0x06>;
						qcom,gpu-freq = <0x1bb75640>;
						reg = <0x02>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x05>;
						qcom,bus-max = <0x07>;
						qcom,bus-min = <0x04>;
						qcom,gpu-freq = <0x160dc080>;
						reg = <0x03>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x03>;
						qcom,bus-max = <0x05>;
						qcom,bus-min = <0x03>;
						qcom,gpu-freq = <0xe4e1c00>;
						reg = <0x04>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x03>;
						qcom,bus-max = <0x04>;
						qcom,bus-min = <0x02>;
						qcom,gpu-freq = <0x9896800>;
						reg = <0x05>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x00>;
						qcom,bus-max = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,gpu-freq = <0x124f800>;
						reg = <0x06>;
					};
				};
			};
		};

		qcom,kgsl-busmon {
			compatible = "qcom,kgsl-busmon";
			label = "kgsl-busmon";
			phandle = <0x37a>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			phandle = <0x379>;
			qcom,firmware-name = "a508_zap";
			qcom,pas-id = <0x0d>;
		};

		qcom,kgsl-iommu {
			clock-names = "iface_clk\0mem_clk\0alt_mem_iface_clk";
			clocks = <0x1c 0x42 0x1c 0x40 0x1c 0x20>;
			compatible = "qcom,kgsl-smmu-v2";
			phandle = <0x37c>;
			qcom,hyp_secure_alloc;
			qcom,micro-mmu-control = <0x6000>;
			qcom,protect = <0x40000 0x10000>;
			qcom,retention;
			qcom,secure_align_mask = <0xfff>;
			reg = <0x5040000 0x10000>;

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x225 0x02>;
				phandle = <0x37e>;
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x225 0x00>;
				label = "gfx3d_user";
				phandle = <0x37d>;
				qcom,gpu-offset = <0x48000>;
			};
		};

		qcom,limit_info-0 {
			phandle = <0x02>;
			qcom,hotplug-mitigation-enable;
			qcom,temperature-sensor = <0xd4>;
		};

		qcom,limit_info-1 {
			phandle = <0x06>;
			qcom,hotplug-mitigation-enable;
			qcom,temperature-sensor = <0xd5>;
		};

		qcom,limit_info-2 {
			phandle = <0x08>;
			qcom,hotplug-mitigation-enable;
			qcom,temperature-sensor = <0xd6>;
		};

		qcom,limit_info-3 {
			phandle = <0x0a>;
			qcom,hotplug-mitigation-enable;
			qcom,temperature-sensor = <0xd7>;
		};

		qcom,limit_info-4 {
			phandle = <0x0c>;
			qcom,hotplug-mitigation-enable;
			qcom,temperature-sensor = <0xd8>;
		};

		qcom,lmh {
			compatible = "qcom,lmh_v1";
			interrupts = <0x00 0x86 0x04>;
		};

		qcom,lpass@15700000 {
			clock-names = "xo";
			clocks = <0x3a 0x52>;
			compatible = "qcom,pil-tz-generic";
			interrupts = <0x00 0xa2 0x01>;
			memory-region = <0x110>;
			qcom,firmware-name = "adsp";
			qcom,gpio-err-fatal = <0x111 0x00 0x00>;
			qcom,gpio-err-ready = <0x111 0x01 0x00>;
			qcom,gpio-force-stop = <0x112 0x00 0x00>;
			qcom,gpio-proxy-unvote = <0x111 0x02 0x00>;
			qcom,gpio-stop-ack = <0x111 0x03 0x00>;
			qcom,pas-id = <0x01>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,sysmon-id = <0x01>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			reg = <0x15700000 0x100>;
			status = "ok";
			vdd_cx-supply = <0x10f>;
		};

		qcom,lpm-levels {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "qcom,lpm-levels";
			qcom,use-psci;

			qcom,pm-cluster@0 {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				label = "system";
				qcom,psci-mode-mask = <0x0f>;
				qcom,psci-mode-shift = <0x08>;
				qcom,spm-device-names = "cci";
				reg = <0x00>;

				qcom,pm-cluster-level@0 {
					label = "system-active";
					qcom,energy-overhead = <0xf136>;
					qcom,latency-us = <0x32>;
					qcom,psci-mode = <0x00>;
					qcom,ss-power = <0xf0>;
					qcom,time-overhead = <0x1ebe>;
					reg = <0x00>;
				};

				qcom,pm-cluster-level@1 {
					label = "system-pc";
					qcom,energy-overhead = <0xb719e>;
					qcom,is-reset;
					qcom,latency-us = <0xfba>;
					qcom,min-child-idx = <0x03>;
					qcom,notify-rpm;
					qcom,psci-mode = <0x03>;
					qcom,ss-power = <0xa7>;
					qcom,time-overhead = <0x39b5>;
					reg = <0x01>;
				};

				qcom,pm-cluster@0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					label = "pwr";
					qcom,cpu = <0x13 0x14 0x15 0x16>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,psci-mode-shift = <0x04>;
					qcom,spm-device-names = "l2";
					reg = <0x00>;

					qcom,pm-cluster-level@0 {
						label = "pwr-l2-active";
						qcom,energy-overhead = <0x1478c>;
						qcom,latency-us = <0x33>;
						qcom,psci-mode = <0x01>;
						qcom,ss-power = <0xc6>;
						qcom,time-overhead = <0x5b>;
						reg = <0x00>;
					};

					qcom,pm-cluster-level@1 {
						label = "pwr-l2-dynret";
						qcom,energy-overhead = <0x3070d>;
						qcom,latency-us = <0x180>;
						qcom,min-child-idx = <0x01>;
						qcom,psci-mode = <0x02>;
						qcom,ss-power = <0xc5>;
						qcom,time-overhead = <0x29c>;
						reg = <0x01>;
					};

					qcom,pm-cluster-level@2 {
						label = "pwr-l2-ret";
						qcom,energy-overhead = <0x353c7>;
						qcom,latency-us = <0x1a7>;
						qcom,min-child-idx = <0x02>;
						qcom,psci-mode = <0x03>;
						qcom,ss-power = <0xc1>;
						qcom,time-overhead = <0x2f9>;
						reg = <0x02>;
					};

					qcom,pm-cluster-level@3 {
						label = "pwr-l2-pc";
						qcom,energy-overhead = <0x886f3>;
						qcom,is-reset;
						qcom,latency-us = <0x71d>;
						qcom,min-child-idx = <0x02>;
						qcom,psci-mode = <0x04>;
						qcom,ss-power = <0xb8>;
						qcom,time-overhead = <0x920>;
						reg = <0x03>;
					};

					qcom,pm-cpu {
						#address-cells = <0x01>;
						#size-cells = <0x00>;
						qcom,psci-mode-mask = <0x0f>;
						qcom,psci-mode-shift = <0x00>;

						qcom,pm-cpu-level@0 {
							qcom,energy-overhead = <0x7762>;
							qcom,latency-us = <0x2a>;
							qcom,psci-cpu-mode = <0x01>;
							qcom,spm-cpu-mode = "wfi";
							qcom,ss-power = <0xf0>;
							qcom,time-overhead = <0x5b>;
							reg = <0x00>;
						};

						qcom,pm-cpu-level@1 {
							qcom,energy-overhead = <0x134de>;
							qcom,latency-us = <0x5a>;
							qcom,psci-cpu-mode = <0x02>;
							qcom,spm-cpu-mode = "ret";
							qcom,ss-power = <0xd5>;
							qcom,time-overhead = <0xfd>;
							reg = <0x01>;
						};

						qcom,pm-cpu-level@2 {
							qcom,energy-overhead = <0x298e7>;
							qcom,is-reset;
							qcom,latency-us = <0x157>;
							qcom,psci-cpu-mode = <0x03>;
							qcom,spm-cpu-mode = "pc";
							qcom,ss-power = <0xc8>;
							qcom,time-overhead = <0x25d>;
							reg = <0x02>;
						};
					};
				};

				qcom,pm-cluster@1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					label = "perf";
					qcom,cpu = <0x17 0x18 0x19 0x1a>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,psci-mode-shift = <0x04>;
					qcom,spm-device-names = "l2";
					reg = <0x01>;

					qcom,pm-cluster-level@0 {
						label = "perf-l2-active";
						qcom,energy-overhead = <0xefe4>;
						qcom,latency-us = <0x33>;
						qcom,psci-mode = <0x01>;
						qcom,ss-power = <0x11f>;
						qcom,time-overhead = <0x59>;
						reg = <0x00>;
					};

					qcom,pm-cluster-level@1 {
						label = "perf-l2-dynret";
						qcom,energy-overhead = <0x32894>;
						qcom,latency-us = <0x149>;
						qcom,min-child-idx = <0x01>;
						qcom,psci-mode = <0x02>;
						qcom,ss-power = <0x11c>;
						qcom,time-overhead = <0x259>;
						reg = <0x01>;
					};

					qcom,pm-cluster-level@2 {
						label = "perf-l2-ret";
						qcom,energy-overhead = <0x3ab42>;
						qcom,latency-us = <0x170>;
						qcom,min-child-idx = <0x02>;
						qcom,psci-mode = <0x03>;
						qcom,ss-power = <0x115>;
						qcom,time-overhead = <0x2bc>;
						reg = <0x02>;
					};

					qcom,pm-cluster-level@3 {
						label = "perf-l2-pc";
						qcom,energy-overhead = <0xaba55>;
						qcom,is-reset;
						qcom,latency-us = <0x649>;
						qcom,min-child-idx = <0x02>;
						qcom,psci-mode = <0x04>;
						qcom,ss-power = <0x106>;
						qcom,time-overhead = <0x86a>;
						reg = <0x03>;
					};

					qcom,pm-cpu {
						#address-cells = <0x01>;
						#size-cells = <0x00>;
						qcom,psci-mode-mask = <0x0f>;
						qcom,psci-mode-shift = <0x00>;

						qcom,pm-cpu-level@0 {
							qcom,energy-overhead = <0x92b6>;
							qcom,latency-us = <0x27>;
							qcom,psci-cpu-mode = <0x01>;
							qcom,spm-cpu-mode = "wfi";
							qcom,ss-power = <0x13b>;
							qcom,time-overhead = <0x53>;
							reg = <0x00>;
						};

						qcom,pm-cpu-level@1 {
							qcom,energy-overhead = <0x1652a>;
							qcom,latency-us = <0x57>;
							qcom,psci-cpu-mode = <0x02>;
							qcom,spm-cpu-mode = "ret";
							qcom,ss-power = <0x12b>;
							qcom,time-overhead = <0xf1>;
							reg = <0x01>;
						};

						qcom,pm-cpu-level@2 {
							qcom,energy-overhead = <0x30ad1>;
							qcom,is-reset;
							qcom,latency-us = <0x12d>;
							qcom,psci-cpu-mode = <0x03>;
							qcom,spm-cpu-mode = "pc";
							qcom,ss-power = <0x123>;
							qcom,time-overhead = <0x233>;
							reg = <0x02>;
						};
					};
				};
			};
		};

		qcom,mdss_dp_pll@c011000 {
			#clock-cells = <0x01>;
			cell-index = <0x00>;
			clock-names = "iface_clk\0ref_clk_src\0ref_clk";
			clock-rate = <0x00>;
			clocks = <0xb7 0x92 0x3a 0x2e 0x1c 0x6e>;
			compatible = "qcom,mdss_dp_pll_sdm630";
			gdsc-supply = <0x184>;
			label = "MDSS DP PLL";
			phandle = <0x259>;
			reg = <0xc011c00 0x190 0xc011000 0x910 0xc8c2300 0x08>;
			reg-names = "pll_base\0phy_base\0gdsc_base";
			status = "ok";

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-name = "gdsc";
					reg = <0x00>;
				};
			};
		};

		qcom,mdss_dsi@0 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			clock-names = "mdp_core_clk\0mnoc_clk\0iface_clk\0bus_clk\0core_mmss_clk\0ext_byte0_clk\0ext_pixel0_clk";
			clocks = <0xb7 0xa2 0xb7 0xa9 0xb7 0x92 0xb7 0x93 0xb7 0xa7 0x24a 0x00 0x24a 0x02>;
			compatible = "qcom,mdss-dsi";
			gdsc-supply = <0x184>;
			hw-config = "single_dsi";
			phandle = <0x393>;
			qcom,mmss-ulp-clamp-ctrl-offset = <0x14>;
			qcom,msm-bus,name = "mdss_dsi";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x16 0x200 0x00 0x3e8>;
			ranges = <0xc994000 0xc994000 0x400 0xc994400 0xc994400 0x588 0xc828000 0xc828000 0xac>;
			vdda-0p9-supply = <0x189>;
			vdda-1p2-supply = <0x18a>;

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-name = "gdsc";
					reg = <0x00>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x04>;
					qcom,supply-enable-load = <0x3110>;
					qcom,supply-max-voltage = <0x1312d0>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x00>;
				};
			};

			qcom,mdss_dsi_ctrl0@c994000 {
				cell-index = <0x00>;
				clock-names = "byte_clk\0pixel_clk\0core_clk\0byte_clk_rcg\0pixel_clk_rcg\0byte_intf_clk\0pll_byte_clk_mux\0pll_pixel_clk_mux\0pll_byte_clk_src\0pll_pixel_clk_src\0pll_shadow_byte_clk_src\0pll_shadow_pixel_clk_src";
				clocks = <0xb7 0x94 0xb7 0xa3 0xb7 0x9f 0xb7 0x06 0xb7 0xb8 0xb7 0x95 0x24a 0x00 0x24a 0x02 0x24a 0x01 0x24a 0x03 0x24a 0x07 0x24a 0x08>;
				compatible = "qcom,mdss-dsi-ctrl";
				ibb-supply = <0x24d>;
				lab-supply = <0x24c>;
				label = "MDSS DSI CTRL->0";
				oledb-supply = <0x255>;
				phandle = <0x394>;
				pinctrl-0 = <0x251 0x252>;
				pinctrl-1 = <0x253 0x254>;
				pinctrl-names = "mdss_default\0mdss_sleep";
				qcom,dsi-pref-prim-pan = <0x250>;
				qcom,mdss-fb-map = <0x24f>;
				qcom,mdss-mdp = <0x24e>;
				qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>;
				qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
				qcom,platform-reset-gpio = <0x1d 0x35 0x00>;
				qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00];
				qcom,platform-te-gpio = <0x1d 0x3b 0x00>;
				qcom,timing-db-mode;
				reg = <0xc994000 0x400 0xc994400 0x588 0xc828000 0xac>;
				reg-names = "dsi_ctrl\0dsi_phy\0mmss_misc_phys";
				vdda-3p3-supply = <0x24b>;
				wqhd-vddio-supply = <0x194>;
			};

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x20>;
					qcom,supply-enable-load = <0x11eb8>;
					qcom,supply-max-voltage = <0xe1d48>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_pll@c994400 {
			#clock-cells = <0x01>;
			cell-index = <0x00>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			clocks = <0xb7 0x92>;
			compatible = "qcom,mdss_dsi_pll_sdm630";
			gdsc-supply = <0x184>;
			label = "MDSS DSI 0 PLL";
			phandle = <0x24a>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			reg = <0xc994400 0x588 0xc8c2300 0x08 0xc994200 0x98>;
			reg-names = "pll_base\0gdsc_base\0dynamic_pll_base";
			status = "ok";

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-name = "gdsc";
					reg = <0x00>;
				};
			};
		};

		qcom,mdss_mdp@c900000 {
			#interrupt-cells = <0x01>;
			clock-names = "mnoc_clk\0iface_clk\0bus_clk\0throttle_bus_clk\0core_clk_src\0core_clk\0vsync_clk\0lut_clk";
			clocks = <0xb7 0xa9 0xb7 0x92 0xb7 0x93 0xb7 0xaf 0xb7 0x20 0xb7 0xa2 0xb7 0xa6 0xb7 0x20>;
			compatible = "qcom,mdss_mdp";
			interrupt-controller;
			interrupts = <0x00 0x53 0x00>;
			phandle = <0x24e>;
			qcom,max-bandwidth-high-kbps = <0x3e8fa0>;
			qcom,max-bandwidth-low-kbps = <0x3e8fa0>;
			qcom,max-bandwidth-per-pipe-kbps = <0x01 0x30d400 0x02 0x249f00>;
			qcom,max-bw-settings = <0x01 0x3e8fa0 0x02 0x2dc6c0>;
			qcom,max-clk-rate = <0x18964020>;
			qcom,max-dest-scaler-input-width = <0x800>;
			qcom,max-dest-scaler-output-width = <0xa00>;
			qcom,max-mixer-width = <0x800>;
			qcom,max-pipe-width = <0x800>;
			qcom,mdp-settings = <0x1190 0x00 0x12ac 0xc0000ccc 0x12b4 0xc0000ccc 0x12bc 0xcccccc 0x12c4 0xcccc 0x13a8 0xcccc0c0 0x13b0 0xccccc0c0 0x13b8 0xcccc0000 0x13d0 0xcc0000 0x506c 0x00 0x706c 0x00 0x906c 0x00 0xb06c 0x00 0x1506c 0x00 0x1706c 0x00 0x1906c 0x00 0x1b06c 0x00 0x2506c 0x00 0x2706c 0x00>;
			qcom,mdss-ab-factor = <0x01 0x01>;
			qcom,mdss-ad-off = <0x79000 0x79800>;
			qcom,mdss-cdm-off = <0x7a200>;
			qcom,mdss-clk-factor = <0x69 0x64>;
			qcom,mdss-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-dram-channels = <0x02>;
			qcom,mdss-dspp-off = <0x55000>;
			qcom,mdss-has-decimation;
			qcom,mdss-has-panic-ctrl;
			qcom,mdss-has-pingpong-split;
			qcom,mdss-has-separate-rotator;
			qcom,mdss-has-source-split;
			qcom,mdss-highest-bank-bit = <0x01>;
			qcom,mdss-ib-factor = <0x01 0x01>;
			qcom,mdss-idle-power-collapse-enabled;
			qcom,mdss-intf-off = <0x6b000 0x6b800>;
			qcom,mdss-mdp-reg-offset = <0x1000>;
			qcom,mdss-mixer-intf-off = <0x45000 0x47000>;
			qcom,mdss-per-pipe-panic-luts = <0x0f 0xffff 0xfffc 0xff00>;
			qcom,mdss-pingpong-off = <0x71000 0x72000>;
			qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3a8 0x10 0x0f>;
			qcom,mdss-pipe-cursor-off = <0x35000>;
			qcom,mdss-pipe-cursor-xin-id = <0x02>;
			qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 0x08 0x0c 0x2b4 0x08 0x0c 0x2c4 0x08 0x0c>;
			qcom,mdss-pipe-dma-off = <0x25000 0x27000 0x29000>;
			qcom,mdss-pipe-dma-xin-id = <0x01 0x05 0x09>;
			qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2ac 0x00 0x00>;
			qcom,mdss-pipe-vig-off = <0x5000>;
			qcom,mdss-pipe-vig-xin-id = <0x00>;
			qcom,mdss-ppb-cfg-off = <0x334 0x33c>;
			qcom,mdss-ppb-ctl-off = <0x330 0x338 0x370 0x374>;
			qcom,mdss-pref-prim-intf = "dsi";
			qcom,mdss-prefill-outstanding-buffer-bytes = <0x00>;
			qcom,mdss-prefill-pingpong-buffer-pixels = <0x1400>;
			qcom,mdss-prefill-post-scaler-buffer-pixels = <0xa00>;
			qcom,mdss-prefill-scaler-buffer-lines-bilinear = <0x02>;
			qcom,mdss-prefill-scaler-buffer-lines-caf = <0x04>;
			qcom,mdss-prefill-y-buffer-bytes = <0x00>;
			qcom,mdss-slave-pingpong-off = "\0\a0";
			qcom,mdss-vbif-qos-nrt-setting = <0x01 0x01 0x01 0x01>;
			qcom,mdss-vbif-qos-rt-setting = <0x01 0x02 0x02 0x02>;
			qcom,mdss-wb-off = <0x66000>;
			qcom,mdss-wfd-mode = "intf";
			qcom,msm-bus,name = "mdss_mdp";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x17 0x200 0x00 0x00 0x16 0x200 0x00 0x61a800 0x17 0x200 0x00 0x61a800 0x16 0x200 0x00 0x61a800 0x17 0x200 0x00 0x61a800>;
			qcom,regs-dump-mdp = <0x1000 0x1458 0x2000 0x2094 0x2200 0x2294 0x2400 0x2494 0x2600 0x2694 0x2800 0x2894 0x5000 0x5154 0x5a00 0x5b00 0x25000 0x25184 0x27000 0x27184 0x29000 0x29184 0x35000 0x35150 0x45000 0x452bc 0x47000 0x472bc 0x55000 0x5522c 0x66000 0x662c0 0x6b000 0x6b268 0x6b800 0x6ba68 0x71000 0x710d4 0x72000 0x720d4>;
			qcom,regs-dump-names-mdp = "MDP\0CTL_0\0CTL_1\0CTL_2\0CTL_3\0CTL_4\0VIG0_SSPP\0VIG0\0DMA0_SSPP\0DMA1_SSPP\0DMA2_SSPP\0CURSOR0_SSPP\0LAYER_0\0LAYER_2\0DSPP_0\0WB_2\0INTF_0\0INTF_1\0PP_0\0PP_2";
			qcom,vbif-settings = <0xac 0x8040 0xd0 0x2828>;
			reg = <0xc900000 0x90000 0xc9b0000 0x1040>;
			reg-names = "mdp_phys\0vbif_phys";
			status = "ok";
			vdd-supply = <0x184>;

			qcom,mdss-pp-offsets {
				qcom,mdss-dspp-gamut-off = <0x1600>;
				qcom,mdss-dspp-pcc-off = <0x1700>;
				qcom,mdss-dspp-pgc-off = <0x17c0>;
				qcom,mdss-lm-pgc-off = <0x3c0>;
				qcom,mdss-sspp-dma-pcc-off = <0x380>;
				qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>;
				qcom,mdss-sspp-rgb-pcc-off = <0x380>;
				qcom,mdss-sspp-vig-pcc-off = <0x1b00>;
			};

			qcom,mdss-reg-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x04>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00 0x01 0x24e 0x00 0x27100 0x01 0x24e 0x00 0x4e200>;
			};

			qcom,mdss-scaler-offsets {
				qcom,mdss-dest-block-off = <0x61000>;
				qcom,mdss-dest-scaler-lut-off = <0x900 0x1100>;
				qcom,mdss-dest-scaler-off = <0x800 0x1000>;
				qcom,mdss-has-dest-scaler;
				qcom,mdss-vig-scaler-lut-off = <0xb00>;
				qcom,mdss-vig-scaler-off = <0xa00>;
			};

			qcom,mdss_dsi_hx8399_truly_fhd_video {
				phandle = <0x392>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x2a>;
				qcom,mdss-dsi-h-front-porch = <0x2a>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-pulse-width = <0x0a>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-min-refresh-rate = <0x30>;
				qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 96 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 b9 ff 83 99 39 01 00 00 00 00 02 d2 88 39 01 00 00 00 00 0c b1 02 04 72 92 01 32 aa 11 11 52 57 39 01 00 00 00 00 10 b2 00 80 80 cc 05 07 5a 11 10 10 00 1e 70 03 d4 39 01 00 00 00 00 2d b4 00 ff 59 59 01 ab 00 00 09 00 03 05 00 28 03 0b 0d 21 03 02 00 0c a3 80 59 59 02 ab 00 00 09 00 03 05 00 28 03 0b 0d 02 00 0c a3 01 39 01 00 00 05 00 22 d3 00 0c 03 03 00 00 10 10 00 00 03 00 03 00 08 78 08 78 00 00 00 00 00 24 02 05 05 03 00 00 00 05 40 39 01 00 00 05 00 21 d5 20 20 19 19 18 18 02 03 00 01 24 24 18 18 18 18 24 24 00 00 00 00 00 00 00 00 2f 2f 30 30 31 31 39 01 00 00 05 00 21 d6 24 24 18 18 19 19 01 00 03 02 24 24 18 18 18 18 20 20 40 40 40 40 40 40 40 40 2f 2f 30 30 31 31 39 01 00 00 00 00 02 bd 00 39 01 00 00 00 00 11 d8 aa aa aa aa aa aa aa aa aa ba aa aa aa ba aa aa 39 01 00 00 00 00 02 bd 01 39 01 00 00 00 00 11 d8 00 00 00 00 00 00 00 00 82 ea aa aa 82 ea aa aa 39 01 00 00 00 00 02 bd 02 39 01 00 00 00 00 09 d8 ff ff c0 3f ff ff c0 3f 39 01 00 00 00 00 02 bd 00 39 01 00 00 05 00 37 e0 01 21 31 2d 66 6f 7b 75 7a 81 86 89 8c 90 95 97 9a a1 a2 aa 9e ad b0 5b 57 63 7a 01 21 31 2d 66 6f 7b 75 7a 81 86 89 8c 90 95 97 9a a1 a2 aa 9e ad b0 5b 57 63 7a 39 01 00 00 00 00 03 b6 7e 7e 39 01 00 00 00 00 02 cc 08 05 01 00 00 96 00 02 11 00 05 01 00 00 32 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x870>;
				qcom,mdss-dsi-panel-name = "hx8399c video mode dsi truly panel";
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241c0809 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-t-clk-post = <0x0e>;
				qcom,mdss-dsi-t-clk-pre = <0x31>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0x0f>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-v-front-porch = <0x0a>;
				qcom,mdss-dsi-v-pulse-width = <0x03>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-pan-physical-height-dimension = <0x81>;
				qcom,mdss-pan-physical-width-dimension = <0x41>;
			};

			qcom,mdss_dsi_lgd_incell_sw49106_fhd_video {
				phandle = <0x391>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x08>;
				qcom,mdss-dsi-h-front-porch = <0x08>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-pulse-width = <0x04>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 64 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-on-command = [05 01 00 00 0b 00 02 35 00 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 24 15 01 00 00 00 00 02 55 80 39 01 00 00 00 00 02 b0 ac 39 01 00 00 00 00 06 b1 46 00 80 14 85 39 01 00 00 00 00 08 b3 05 08 14 00 1c 00 02 39 01 00 00 00 00 10 b4 83 08 00 04 04 04 04 00 00 00 00 00 00 00 00 39 01 00 00 00 00 13 b5 03 1e 0b 02 29 00 00 00 00 04 00 24 00 10 10 10 10 00 39 01 00 00 00 00 0a b6 00 72 39 13 08 67 00 60 46 39 01 00 00 00 00 05 b7 00 50 37 04 39 01 00 00 00 00 0c b8 70 38 14 ed 08 04 00 01 0a a0 00 39 01 00 00 00 00 06 c0 8a 8f 18 c1 12 39 01 00 00 00 00 07 c1 01 00 30 c2 c7 0f 39 01 00 00 00 00 03 c2 2a 00 39 01 00 00 00 00 07 c3 05 0e 0e 50 88 09 39 01 00 00 00 00 04 c4 a2 e8 f4 39 01 00 00 00 00 05 c5 c2 2a 4e 08 39 01 00 00 00 00 03 c6 15 01 39 01 00 00 00 00 07 ca 00 00 03 84 55 f5 39 01 00 00 00 00 03 cb 3f a0 39 01 00 00 00 00 09 cc f0 03 10 55 11 fc 34 34 39 01 00 00 00 00 07 cd 11 50 50 90 00 f3 39 01 00 00 00 00 07 ce a0 28 28 34 00 ab 39 01 00 00 00 00 10 d0 10 1b 22 2a 35 42 4a 53 4d 44 34 23 10 03 81 39 01 00 00 00 00 10 d1 09 15 1c 25 31 3f 47 52 4f 45 34 22 0e 01 83 39 01 00 00 00 00 10 d2 10 1b 22 29 34 41 49 52 4e 44 34 23 10 03 81 39 01 00 00 00 00 10 d3 09 15 1c 24 30 3e 46 51 50 45 34 22 0e 01 83 39 01 00 00 00 00 10 d4 10 1b 22 2a 35 42 4a 53 4d 44 34 23 10 03 81 39 01 00 00 00 00 10 d5 09 15 1c 25 31 3f 47 52 4f 45 34 22 0e 01 83 39 01 00 00 00 00 0d e5 24 23 11 10 00 0a 08 06 04 11 0e 23 39 01 00 00 00 00 0d e6 24 23 11 10 01 0b 09 07 05 11 0e 23 39 01 00 00 00 00 07 e7 15 16 17 18 19 1a 39 01 00 00 00 00 07 e8 1b 1c 1d 1e 1f 20 39 01 00 00 00 00 05 ed 00 01 53 0c 39 01 00 00 00 00 03 f0 b2 00 39 01 00 00 00 00 05 f2 01 00 17 00 39 01 00 00 64 00 07 f3 00 50 90 c9 00 01 05 01 00 00 78 00 02 11 00 05 01 00 00 05 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x870>;
				qcom,mdss-dsi-panel-name = "lgd incell sw49106 fhd video";
				qcom,mdss-dsi-panel-timings = <0xf83c2800 0x6e722e40 0x30030400>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241b0809 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x190 0x00 0x190 0x01 0x190>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-t-clk-post = <0x0d>;
				qcom,mdss-dsi-t-clk-pre = <0x30>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0x5c>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-v-front-porch = <0xaa>;
				qcom,mdss-dsi-v-pulse-width = <0x01>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_cmd {
				phandle = <0x38d>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x3c>;
				qcom,mdss-dsi-h-front-porch = <0x78>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-pulse-width = <0x0c>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 35 02 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-panel-max-error-count = <0x03>;
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd command mode dsi panel";
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-timings = <0xe6382600 0x686e2a3c 0x44030400>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x241e0809 0x50304a0 0x241e0809 0x50304a0 0x241e0809 0x50304a0 0x241e0809 0x50304a0 0x241a0809 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-t-clk-post = <0x0d>;
				qcom,mdss-dsi-t-clk-pre = <0x2f>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0x02>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-v-front-porch = <0x0c>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,ulps-enabled;
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_video {
				phandle = <0x38c>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x3c>;
				qcom,mdss-dsi-h-front-porch = <0x78>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-pulse-width = <0x0c>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-min-refresh-rate = <0x30>;
				qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 03 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-panel-max-error-count = <0x03>;
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd video mode dsi panel";
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-timings = <0xe6382600 0x686e2a3c 0x44030400>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x241e0809 0x50304a0 0x241e0809 0x50304a0 0x241e0809 0x50304a0 0x241e0809 0x50304a0 0x241a0809 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-t-clk-post = <0x0d>;
				qcom,mdss-dsi-t-clk-pre = <0x2f>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0x02>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-v-front-porch = <0x0c>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
			};

			qcom,mdss_dsi_rm67195_amoled_fhd_cmd {
				phandle = <0x250>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x3c>;
				qcom,mdss-dsi-h-front-porch = <0x78>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-pulse-width = <0x0c>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 82 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-on-command = <0x15010000 0x2fe 0xd150100 0x02 0xbc01501 0x00 0x2420015 0x1000000 0x21808 0x15010000 0x208 0x41150100 0x02 0x46021501 0x00 0x21e0415 0x1000002 0x21e00 0x15010000 0x2fe 0xa150100 0x02 0x24171501 0x00 0x2040715 0x1000000 0x21a0c 0x15010000 0x200020f 0x44150100 0x02 0xfe0b1501 0x00 0x2284015 0x1000002 0x2294f 0x15010000 0x2fe 0x4150100 0x02 0xad81501 0x00 0x20ce615 0x1000000 0x24e20 0x15010000 0x24f 0x1b150100 0x02 0x502f1501 0x200 0x2510815 0x1000000 0x2fe09 0x15010000 0x200 0x8150100 0x02 0x1081501 0x00 0x2020015 0x1000000 0x20300 0x15010000 0x204 0x10150100 0x02 0x5001501 0x00 0x2060815 0x1000000 0x20708 0x15010000 0x208 0x150100 0x02 0x12241501 0x00 0x2134915 0x1000000 0x21492 0x15010000 0x215 0x49150100 0x02 0x16921501 0x00 0x2172415 0x1000000 0x21824 0x15010000 0x219 0x49150100 0x02 0x1a921501 0x00 0x21b4915 0x1000000 0x21c92 0x15010000 0x21d 0x24150100 0x02 0x1e241501 0x00 0x21f4915 0x1000000 0x22092 0x15010000 0x221 0x49150100 0x02 0x22921501 0x00 0x2232415 0x1000000 0x29b07 0x15010000 0x200029c 0xa5150100 0x02 0xfe001501 0x00 0x2c20815 0x1000002 0x23500 0x39010000 0x344 0x3e80501 0x8200 0x2110005 0x1000014 0x22900>;
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-panel-name = "rm67195 amoled fhd cmd mode dsi panel";
				qcom,mdss-dsi-panel-orientation = "180";
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241a0809 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0x14 0x01 0x14>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-t-clk-post = <0x0d>;
				qcom,mdss-dsi-t-clk-pre = <0x2f>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0x0c>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-v-front-porch = <0x08>;
				qcom,mdss-dsi-v-pulse-width = <0x04>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-pan-physical-height-dimension = <0x7d>;
				qcom,mdss-pan-physical-width-dimension = <0x46>;
				qcom,panel-supply-entries = <0x249>;
			};

			qcom,mdss_dsi_sharp_split_link_wuxga_video {
				phandle = <0x390>;
				qcom,lanes-per-sublink = <0x02>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-pmic-bank-select = <0x02>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,mdss-dsi-bl-pmic-pwm-frequency = <0x32>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x04>;
				qcom,mdss-dsi-h-front-porch = <0x36>;
				qcom,mdss-dsi-h-pulse-width = <0x06>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-min-refresh-rate = <0x30>;
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-on-command = [05 01 00 00 a0 00 02 11 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-panel-name = "SHARP split DSI video mode dsi panel";
				qcom,mdss-dsi-panel-timings = <0x240708 0xe140709 0x7030400>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x251f090a 0x60304a0 0x251f090a 0x60304a0 0x251f090a 0x60304a0 0x251f090a 0x60304a0 0x251f080a 0x60304a0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-width = <0x258>;
				qcom,mdss-dsi-post-panel-on-command = [05 01 00 00 a0 00 02 29 00];
				qcom,mdss-dsi-pre-off-command = [05 01 00 00 02 00 02 28 00 05 01 00 00 a0 00 02 10 00];
				qcom,mdss-dsi-reset-sequence = <0x01 0x02 0x00 0x05 0x01 0x78>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-t-clk-post = <0x0e>;
				qcom,mdss-dsi-t-clk-pre = <0x35>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0x654321>;
				qcom,mdss-dsi-v-back-porch = <0x06>;
				qcom,mdss-dsi-v-front-porch = <0x0c>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-pan-physical-height-dimension = <0x85>;
				qcom,mdss-pan-physical-width-dimension = <0x53>;
				qcom,split-link-enabled = <0x01>;
				qcom,sublinks-count = <0x02>;
			};

			qcom,mdss_dsi_sim_video {
				phandle = <0x38b>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x08>;
				qcom,mdss-dsi-h-front-porch = <0x08>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-pulse-width = <0x08>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
				qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x1e0>;
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
				qcom,mdss-dsi-panel-timings = <0x00 0x00 0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-width = <0x280>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x00 0x00 0x00 0x01 0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-t-clk-post = <0x04>;
				qcom,mdss-dsi-t-clk-pre = <0x1b>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0x06>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-v-front-porch = <0x06>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,panel-ack-disabled;
			};

			qcom,mdss_dsi_truly_1080p_cmd {
				phandle = <0x38e>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x40>;
				qcom,mdss-dsi-h-front-porch = <0x60>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-on-command = [23 01 00 00 00 00 02 d6 01 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 00 05 01 00 00 78 00 02 11 00 23 01 00 00 00 00 02 b0 04 29 01 00 00 00 00 07 b3 04 00 00 00 00 00 29 01 00 00 00 00 03 b6 3a d3 29 01 00 00 00 00 03 c0 00 00 29 01 00 00 00 00 23 c1 84 60 10 eb ff 6f ce ff ff 17 02 58 73 ae b1 20 c6 ff ff 1f f3 ff 5f 10 10 10 10 00 02 01 22 22 00 01 29 01 00 00 00 00 08 c2 31 f7 80 06 08 00 00 29 01 00 00 00 00 17 c4 70 00 00 00 00 04 00 00 00 0c 06 00 00 00 00 00 04 00 00 00 0c 06 29 01 00 00 00 00 29 c6 78 69 00 69 00 69 00 00 00 00 00 69 00 69 00 69 10 19 07 00 78 00 69 00 69 00 69 00 00 00 00 00 69 00 69 00 69 10 19 07 29 01 00 00 00 00 0a cb 31 fc 3f 8c 00 00 00 00 c0 23 01 00 00 00 00 02 cc 0b 29 01 00 00 00 00 0b d0 11 81 bb 1e 1e 4c 19 19 0c 00 29 01 00 00 00 00 1a d3 1b 33 bb bb b3 33 33 33 00 01 00 a0 d8 a0 0d 4e 4e 33 3b 22 72 07 3d bf 33 29 01 00 00 00 00 08 d5 06 00 00 01 51 01 32 29 01 00 00 00 00 1f c7 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77 29 01 00 00 14 00 14 c8 01 00 00 00 00 fc 00 00 00 00 00 fc 00 00 00 00 00 fc 00 05 01 00 00 14 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-panel-max-error-count = <0x03>;
				qcom,mdss-dsi-panel-name = "truly 1080p cmd mode dsi panel";
				qcom,mdss-dsi-panel-on-check-value = <0x1c>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-timings = <0xe6382600 0x686e2a3c 0x44030400>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231a0809 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-t-clk-post = <0x02>;
				qcom,mdss-dsi-t-clk-pre = <0x2d>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0x10>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-v-front-porch = <0x04>;
				qcom,mdss-dsi-v-pulse-width = <0x01>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,ulps-enabled;
			};

			qcom,mdss_dsi_truly_1080p_video {
				phandle = <0x38f>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x40>;
				qcom,mdss-dsi-h-front-porch = <0x60>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-min-refresh-rate = <0x30>;
				qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 00 05 01 00 00 78 00 02 11 00 23 01 00 00 00 00 02 b0 00 29 01 00 00 00 00 07 b3 14 00 00 00 00 00 29 01 00 00 00 00 03 b6 3a d3 29 01 00 00 00 00 03 c0 00 00 29 01 00 00 00 00 23 c1 84 60 10 eb ff 6f ce ff ff 17 02 58 73 ae b1 20 c6 ff ff 1f f3 ff 5f 10 10 10 10 00 02 01 22 22 00 01 29 01 00 00 00 00 08 c2 31 f7 80 06 08 00 00 29 01 00 00 00 00 17 c4 70 00 00 00 00 04 00 00 00 0c 06 00 00 00 00 00 04 00 00 00 0c 06 29 01 00 00 00 00 29 c6 00 69 00 69 00 69 00 00 00 00 00 69 00 69 00 69 10 19 07 00 01 00 69 00 69 00 69 00 00 00 00 00 69 00 69 00 69 10 19 07 29 01 00 00 00 00 0a cb 31 fc 3f 8c 00 00 00 00 c0 23 01 00 00 00 00 02 cc 0b 29 01 00 00 00 00 0b d0 11 81 bb 1e 1e 4c 19 19 0c 00 29 01 00 00 00 00 1a d3 1b 33 bb bb b3 33 33 33 00 01 00 a0 d8 a0 0d 4e 4e 33 3b 22 72 07 3d bf 33 29 01 00 00 00 00 08 d5 06 00 00 01 51 01 32 29 01 00 00 00 00 1f c7 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77 29 01 00 00 14 00 14 c8 01 00 00 00 00 fc 00 00 00 00 00 fc 00 00 00 00 00 fc 00 05 01 00 00 14 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-panel-max-error-count = <0x03>;
				qcom,mdss-dsi-panel-name = "truly 1080p video mode dsi panel";
				qcom,mdss-dsi-panel-on-check-value = <0x1c>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-timings = <0xe6382600 0x686e2a3c 0x44030400>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231a0809 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-t-clk-post = <0x02>;
				qcom,mdss-dsi-t-clk-pre = <0x2d>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0x10>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-v-front-porch = <0x04>;
				qcom,mdss-dsi-v-pulse-width = <0x01>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
			};

			qcom,mdss_fb_dp {
				cell-index = <0x02>;
				compatible = "qcom,mdss-fb";
				phandle = <0x258>;
				qcom,mdss-intf = <0x248>;
			};

			qcom,mdss_fb_primary {
				cell-index = <0x00>;
				compatible = "qcom,mdss-fb";
				phandle = <0x24f>;

				qcom,cont-splash-memory {
					linux,contiguous-region = <0x247>;
				};
			};

			qcom,mdss_fb_wfd {
				cell-index = <0x01>;
				compatible = "qcom,mdss-fb";
				phandle = <0x256>;
			};

			qcom,smmu_mdp_sec_cb {
				clock-names = "mmss_noc_axi_clk\0mmss_noc_ahb_clk\0mmss_smmu_ahb_clk\0mmss_smmu_axi_clk";
				clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x57 0xb7 0x58>;
				compatible = "qcom,smmu_mdp_sec";
				gdsc-mmagic-mdss-supply = <0x182>;
				iommus = <0x1ab 0x01>;
				phandle = <0x38a>;
			};

			qcom,smmu_mdp_unsec_cb {
				clock-names = "mmss_noc_axi_clk\0mmss_noc_ahb_clk\0mmss_smmu_ahb_clk\0mmss_smmu_axi_clk";
				clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x57 0xb7 0x58>;
				compatible = "qcom,smmu_mdp_unsec";
				gdsc-mmagic-mdss-supply = <0x182>;
				iommus = <0x1ab 0x00>;
				phandle = <0x389>;
			};
		};

		qcom,mdss_rotator {
			clock-names = "mnoc_clk\0iface_clk\0rot_core_clk\0rot_clk\0axi_clk";
			clocks = <0xb7 0xa9 0xb7 0x92 0xb7 0xba 0xb7 0xa5 0xb7 0x93>;
			compatible = "qcom,sde_rotator";
			interrupt-parent = <0x24e>;
			interrupts = <0x02 0x00>;
			phandle = <0x395>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-highest-bank-bit = <0x01>;
			qcom,mdss-rot-mode = <0x01>;
			qcom,mdss-rot-vbif-qos-setting = <0x01 0x01 0x01 0x01>;
			qcom,mdss-rot-xin-id = <0x0e 0x0f>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x16 0x200 0x00 0x61a800 0x16 0x200 0x00 0x61a800>;
			qcom,supply-names = "rot-vdd";
			reg = <0xc900000 0xab100 0xc9b0000 0x1040>;
			reg-names = "mdp_phys\0rot_vbif_phys";
			rot-vdd-supply = <0x184>;

			qcom,sde-reg-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x04>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00 0x01 0x24e 0x00 0x27100 0x01 0x24e 0x00 0x4e200>;
			};
		};

		qcom,mdss_wb_panel {
			compatible = "qcom,mdss_wb";
			qcom,mdss-fb-map = <0x256>;
			qcom,mdss_pan_bpp = <0x18>;
			qcom,mdss_pan_res = <0x280 0x1e0>;
		};

		qcom,memlat-cpu0 {
			compatible = "qcom,devbw";
			governor = "powersave";
			phandle = <0xfc>;
			qcom,active-only;
			qcom,bw-tbl = <0x17d 0x23c 0x2fa 0x478 0x623 0x826 0xa25 0xb71 0xf27 0x134f 0x142b>;
			qcom,src-dst-ports = <0x01 0x200>;
		};

		qcom,memlat-cpu4 {
			compatible = "qcom,devbw";
			governor = "powersave";
			phandle = <0xfd>;
			qcom,active-only;
			qcom,bw-tbl = <0x17d 0x23c 0x2fa 0x478 0x623 0x826 0xa25 0xb71 0xf27 0x134f 0x142b>;
			qcom,src-dst-ports = <0x01 0x200>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-boot-time;
				qcom,client-id = <0x00>;
				qcom,peripheral-size = <0x200000>;
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,client-id = <0x02>;
				qcom,peripheral-size = <0x300000>;
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				phandle = <0x2e8>;
				qcom,allocate-on-request;
				qcom,client-id = <0x01>;
				qcom,peripheral-size = <0x00>;
			};
		};

		qcom,mincpubw {
			compatible = "qcom,devbw";
			governor = "powersave";
			phandle = <0xfe>;
			qcom,active-only;
			qcom,bw-tbl = <0x17d 0x23c 0x2fa 0x478 0x623 0x826 0xa25 0xb71 0xf27 0x134f 0x142b>;
			qcom,src-dst-ports = <0x01 0x200>;
		};

		qcom,mpm2-sleep-counter@10a3000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0x10a3000 0x1000>;
		};

		qcom,mpm@7781b8 {
			clock-names = "xo";
			clocks = <0x3a 0x50>;
			compatible = "qcom,mpm-v2";
			interrupts = <0x00 0xab 0x01>;
			qcom,gic-map = <0x02 0xd8 0x31 0xd4 0x34 0x113 0x3d 0xd1 0x4f 0x17b 0x57 0x166 0x5b 0x207 0xff 0x10 0xff 0x11 0xff 0x12 0xff 0x13 0xff 0x14 0xff 0x15 0xff 0x16 0xff 0x17 0xff 0x18 0xff 0x1c 0xff 0x1d 0xff 0x1e 0xff 0x20 0xff 0x21 0xff 0x22 0xff 0x23 0xff 0x24 0xff 0x27 0xff 0x28 0xff 0x29 0xff 0x2a 0xff 0x2b 0xff 0x2c 0xff 0x2d 0xff 0x2e 0xff 0x2f 0xff 0x30 0xff 0x31 0xff 0x32 0xff 0x33 0xff 0x34 0xff 0x36 0xff 0x37 0xff 0x38 0xff 0x39 0xff 0x3a 0xff 0x3b 0xff 0x3c 0xff 0x3d 0xff 0x3e 0xff 0x3f 0xff 0x40 0xff 0x41 0xff 0x42 0xff 0x43 0xff 0x44 0xff 0x45 0xff 0x46 0xff 0x49 0xff 0x4a 0xff 0x4b 0xff 0x4c 0xff 0x4d 0xff 0x4e 0xff 0x4f 0xff 0x50 0xff 0x51 0xff 0x52 0xff 0x53 0xff 0x54 0xff 0x62 0xff 0x64 0xff 0x65 0xff 0x66 0xff 0x6a 0xff 0x6b 0xff 0x6d 0xff 0x6e 0xff 0x6f 0xff 0x70 0xff 0x73 0xff 0x74 0xff 0x75 0xff 0x77 0xff 0x7a 0xff 0x7b 0xff 0x7c 0xff 0x7d 0xff 0x7f 0xff 0x80 0xff 0x81 0xff 0x82 0xff 0x85 0xff 0x86 0xff 0x87 0xff 0x88 0xff 0x8b 0xff 0x8c 0xff 0x8e 0xff 0x8f 0xff 0x90 0xff 0x91 0xff 0x92 0xff 0x94 0xff 0x95 0xff 0x96 0xff 0x97 0xff 0x98 0xff 0x9b 0xff 0x9c 0xff 0x9d 0xff 0x9e 0xff 0x9f 0xff 0xa0 0xff 0xa3 0xff 0xa4 0xff 0xa5 0xff 0xa6 0xff 0xa9 0xff 0xac 0xff 0xad 0xff 0xb8 0xff 0xb9 0xff 0xba 0xff 0xbc 0xff 0xbd 0xff 0xbe 0xff 0xbf 0xff 0xc0 0xff 0xc1 0xff 0xc2 0xff 0xc3 0xff 0xc4 0xff 0xc5 0xff 0xc7 0xff 0xc8 0xff 0xc9 0xff 0xca 0xff 0xcb 0xff 0xcc 0xff 0xcd 0xff 0xce 0xff 0xcf 0xff 0xd0 0xff 0xd2 0xff 0xd5 0xff 0xd6 0xff 0xd7 0xff 0xd9 0xff 0xda 0xff 0xdb 0xff 0xdc 0xff 0xdd 0xff 0xde 0xff 0xdf 0xff 0xe0 0xff 0xe1 0xff 0xe2 0xff 0xe3 0xff 0xe4 0xff 0xe5 0xff 0xe6 0xff 0xe7 0xff 0xe8 0xff 0xe9 0xff 0xea 0xff 0xeb 0xff 0xec 0xff 0xed 0xff 0xee 0xff 0xef 0xff 0xf0 0xff 0xf1 0xff 0xf2 0xff 0xf3 0xff 0xf4 0xff 0xf5 0xff 0xf6 0xff 0xf7 0xff 0xf8 0xff 0xf9 0xff 0xfa 0xff 0xfb 0xff 0xfc 0xff 0xfd 0xff 0xfe 0xff 0xff 0xff 0x100 0xff 0x101 0xff 0x102 0xff 0x105 0xff 0x106 0xff 0x107 0xff 0x108 0xff 0x109 0xff 0x10a 0xff 0x10b 0xff 0x10d 0xff 0x10e 0xff 0x10f 0xff 0x114 0xff 0x115 0xff 0x116 0xff 0x117 0xff 0x118 0xff 0x119 0xff 0x11a 0xff 0x11b 0xff 0x11c 0xff 0x11d 0xff 0x11e 0xff 0x11f 0xff 0x120 0xff 0x121 0xff 0x123 0xff 0x124 0xff 0x125 0xff 0x126 0xff 0x127 0xff 0x128 0xff 0x129 0xff 0x12a 0xff 0x12b 0xff 0x12c 0xff 0x12d 0xff 0x12e 0xff 0x12f 0xff 0x130 0xff 0x131 0xff 0x132 0xff 0x133 0xff 0x134 0xff 0x13c 0xff 0x13d 0xff 0x13e 0xff 0x13f 0xff 0x143 0xff 0x144 0xff 0x145 0xff 0x146 0xff 0x147 0xff 0x148 0xff 0x149 0xff 0x14a 0xff 0x14b 0xff 0x14c 0xff 0x14d 0xff 0x14e 0xff 0x14f 0xff 0x150 0xff 0x151 0xff 0x152 0xff 0x153 0xff 0x154 0xff 0x155 0xff 0x156 0xff 0x159 0xff 0x15a 0xff 0x15b 0xff 0x15c 0xff 0x15e 0xff 0x15f 0xff 0x165 0xff 0x167 0xff 0x168 0xff 0x169 0xff 0x16a 0xff 0x16b 0xff 0x16c 0xff 0x16d 0xff 0x16e 0xff 0x17d 0xff 0x17e 0xff 0x181 0xff 0x182 0xff 0x183 0xff 0x184 0xff 0x185 0xff 0x186 0xff 0x187 0xff 0x188 0xff 0x189 0xff 0x194 0xff 0x195 0xff 0x196 0xff 0x197 0xff 0x198 0xff 0x199 0xff 0x19a 0xff 0x19b 0xff 0x19c 0xff 0x19d 0xff 0x19e 0xff 0x19f 0xff 0x1a0 0xff 0x1a1 0xff 0x1a2 0xff 0x1a3 0xff 0x1a7 0xff 0x1a8 0xff 0x1a9 0xff 0x1aa 0xff 0x1ab 0xff 0x1ac 0xff 0x1ad 0xff 0x1ae 0xff 0x1af 0xff 0x1b0 0xff 0x1b1 0xff 0x1b2 0xff 0x1b3 0xff 0x1b4 0xff 0x1bd 0xff 0x1be 0xff 0x1bf 0xff 0x1c0 0xff 0x1c1 0xff 0x1c2 0xff 0x1c4 0xff 0x1c5 0xff 0x1c6 0xff 0x1c7 0xff 0x1c8 0xff 0x1c9 0xff 0x1ca 0xff 0x1ce 0xff 0x1d0 0xff 0x1d1 0xff 0x1d2 0xff 0x1d4 0xff 0x1d5 0xff 0x1d7 0xff 0x1d8 0xff 0x1da 0xff 0x1db 0xff 0x1dc 0xff 0x1dd 0xff 0x1de 0xff 0x1df 0xff 0x1e0 0xff 0x1e1 0xff 0x1e2 0xff 0x1e3 0xff 0x1e4 0xff 0x1e5 0xff 0x1e6 0xff 0x1e7 0xff 0x1e8 0xff 0x1ea 0xff 0x1eb 0xff 0x1ec 0xff 0x1ee 0xff 0x1ef 0xff 0x1f0 0xff 0x1f1 0xff 0x1f2 0xff 0x1f3 0xff 0x1f4 0xff 0x1f5 0xff 0x1f7 0xff 0x1f8 0xff 0x1f9 0xff 0x1fa 0xff 0x204 0xff 0x205 0xff 0x208>;
			qcom,gic-parent = <0x01>;
			qcom,gpio-map = <0x03 0x01 0x04 0x05 0x05 0x09 0x06 0x0a 0x07 0x42 0x08 0x16 0x09 0x19 0x0a 0x1c 0x0b 0x3a 0x0d 0x29 0x0e 0x2b 0x0f 0x28 0x10 0x2a 0x11 0x2e 0x12 0x32 0x13 0x2c 0x15 0x38 0x16 0x2d 0x17 0x44 0x18 0x45 0x19 0x46 0x1a 0x47 0x1b 0x48 0x1c 0x49 0x1d 0x40 0x1e 0x02 0x1f 0x0d 0x20 0x6f 0x21 0x4a 0x22 0x4b 0x23 0x4c 0x24 0x52 0x25 0x11 0x26 0x4d 0x27 0x2f 0x28 0x36 0x29 0x30 0x2a 0x65 0x2b 0x31 0x2c 0x33 0x2d 0x56 0x2e 0x5a 0x2f 0x5b 0x30 0x34 0x32 0x37 0x33 0x06 0x35 0x41 0x37 0x43 0x38 0x53 0x39 0x54 0x3a 0x55 0x3b 0x57 0x3f 0x15 0x40 0x4e 0x41 0x71 0x42 0x3c 0x43 0x62 0x44 0x1e 0x46 0x1f 0x47 0x1d 0x4c 0x6b 0x53 0x6d 0x54 0x67 0x55 0x69>;
			qcom,gpio-parent = <0x1d>;
			qcom,ipc-bit-offset = <0x01>;
			qcom,num-mpm-irqs = <0x60>;
			reg = <0x7781b8 0x1000 0x17911008 0x04>;
			reg-names = "vmpm\0ipc";
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x00>;
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x102>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";

			msm_audio_apr_dummy {
				compatible = "qcom,msm-audio-apr-dummy";
			};
		};

		qcom,msm-audio-ion {
			compatible = "qcom,msm-audio-ion";
			iommus = <0x103 0x01>;
			qcom,smmu-enabled;
			qcom,smmu-version = <0x02>;
		};

		qcom,msm-cam@ca00000 {
			bus-vectors = "suspend\0svs\0nominal\0turbo";
			compatible = "qcom,msm-cam";
			qcom,bus-votes = <0x00 0x8f0d180 0x1312d000 0x1312d000>;
			reg = <0xca00000 0x4000>;
			reg-names = "msm-cam";
			status = "ok";
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x1bb>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x1b5>;
		};

		qcom,msm-core@780000 {
			compatible = "qcom,apss-core-ea";
			qcom,high-hyst-temp = <0x64>;
			qcom,low-hyst-temp = <0x64>;
			reg = <0x780000 0x1000>;

			ea0 {
				phandle = <0x04>;
				sensor = <0xd4>;
			};

			ea1 {
				phandle = <0x07>;
				sensor = <0xd5>;
			};

			ea2 {
				phandle = <0x09>;
				sensor = <0xd6>;
			};

			ea3 {
				phandle = <0x0b>;
				sensor = <0xd7>;
			};

			ea4 {
				phandle = <0x0e>;
				sensor = <0xd8>;
			};

			ea5 {
				phandle = <0x10>;
				sensor = <0xd8>;
			};

			ea6 {
				phandle = <0x11>;
				sensor = <0xd8>;
			};

			ea7 {
				phandle = <0x12>;
				sensor = <0xd8>;
			};
		};

		qcom,msm-cpe-lsm {
			compatible = "qcom,msm-cpe-lsm";
			phandle = <0x1ba>;
		};

		qcom,msm-cpe-lsm@3 {
			compatible = "qcom,msm-cpe-lsm";
			phandle = <0x1bd>;
			qcom,msm-cpe-lsm-id = <0x03>;
		};

		qcom,msm-cpufreq {
			clock-names = "cpu0_clk\0cpu4_clk";
			clocks = <0xd9 0x02 0xd9 0x01>;
			compatible = "qcom,msm-cpufreq";
			phandle = <0x30a>;
			qcom,cpufreq-table-0 = <0xc0300 0x10fe00 0x148200 0x172500 0x197d00 0x1cb600 0x1ec300 0x20d000 0x21b100 0x245400 0x266100>;
			qcom,cpufreq-table-4 = <0x96000 0xd7a00 0x10b300 0x151800 0x177000 0x1a5e00 0x1c2000>;
			qcom,governor-per-policy;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";

			qcom,msm-dai-q6-int-mi2s0 {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x200>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x07>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
			};

			qcom,msm-dai-q6-int-mi2s1 {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x201>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x08>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
			};

			qcom,msm-dai-q6-int-mi2s2 {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x202>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x09>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
			};

			qcom,msm-dai-q6-int-mi2s3 {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x203>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x0a>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
			};

			qcom,msm-dai-q6-int-mi2s4 {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x204>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x0b>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
			};

			qcom,msm-dai-q6-int-mi2s5 {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x205>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x0c>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
			};

			qcom,msm-dai-q6-int-mi2s6 {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x36c>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x0d>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
			};

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x1bf>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x1c2>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x36a>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x05>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x1c0>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x00>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x36b>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x06>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x1c1>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1d4>;
				qcom,msm-dai-q6-dev-id = <0xf1>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1d5>;
				qcom,msm-dai-q6-dev-id = <0xf0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1d2>;
				qcom,msm-dai-q6-dev-id = <0xe0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1d3>;
				qcom,msm-dai-q6-dev-id = <0xe1>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x36d>;
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x36e>;
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1d9>;
				qcom,msm-dai-q6-dev-id = <0x8002>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1d8>;
				qcom,msm-dai-q6-dev-id = <0x8005>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1d6>;
				qcom,msm-dai-q6-dev-id = <0x8003>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1d7>;
				qcom,msm-dai-q6-dev-id = <0x8004>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x36f>;
				qcom,msm-dai-q6-dev-id = <0x3004>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x370>;
				qcom,msm-dai-q6-dev-id = <0x3005>;
			};

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1c7>;
				qcom,msm-dai-q6-dev-id = <0x4000>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1c8>;
				qcom,msm-dai-q6-dev-id = <0x4001>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1c9>;
				qcom,msm-dai-q6-dev-id = <0x4002>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1ca>;
				qcom,msm-dai-q6-dev-id = <0x4003>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1cb>;
				qcom,msm-dai-q6-dev-id = <0x4004>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1cc>;
				qcom,msm-dai-q6-dev-id = <0x4005>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1cd>;
				qcom,msm-dai-q6-dev-id = <0x4006>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1ce>;
				qcom,msm-dai-q6-dev-id = <0x4007>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1cf>;
				qcom,msm-dai-q6-dev-id = <0x4008>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1d0>;
				qcom,msm-dai-q6-dev-id = <0x4009>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1da>;
				qcom,msm-dai-q6-dev-id = <0x400a>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1d1>;
				qcom,msm-dai-q6-dev-id = <0x400b>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1db>;
				qcom,msm-dai-q6-dev-id = <0x400c>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1dc>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1dd>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1df>;
				qcom,msm-dai-q6-dev-id = <0x4010>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1de>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1e0>;
				qcom,msm-dai-q6-dev-id = <0x7000>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1e1>;
				qcom,msm-dai-q6-dev-id = <0x7001>;
			};
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x1be>;
			qcom,msm-dai-q6-dev-id = <0x6020>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1e2>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1e3>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1e8>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1e9>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1e4>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1e5>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1e6>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x1e7>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
			};
		};

		qcom,msm-gladiator-v2@17900000 {
			clock-names = "atb_clk";
			clocks = <0x3a 0x08>;
			compatible = "qcom,msm-gladiator-v2";
			interrupts = <0x00 0x16 0x00>;
			reg = <0x17900000 0xe000>;
			reg-names = "gladiator_base";
		};

		qcom,msm-imem@146bf000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			compatible = "qcom,msm-imem";
			ranges = <0x00 0x146bf000 0x1000>;
			reg = <0x146bf000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x1b8>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x1af>;
			qcom,msm-pcm-dsp-id = <0x00>;
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x1b7>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			phandle = <0x1bc>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x1b6>;

			audio_test_mod {
				compatible = "qcom,audio-test-mod";
			};
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x1b4>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x1b0>;
			qcom,latency-level = "regular";
			qcom,msm-pcm-dsp-id = <0x01>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x1b9>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			phandle = <0x1b3>;
			qcom,destroy-cvd;
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x1c3>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x1c6>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x1c4>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x1ea>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x1c5>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
		};

		qcom,msm-thermal {
			clock-names = "osm";
			clocks = <0xd9 0x02>;
			compatible = "qcom,msm-thermal";
			qcom,core-limit-temp = <0x46>;
			qcom,core-temp-hysteresis = <0x0a>;
			qcom,hotplug-temp = <0x69>;
			qcom,hotplug-temp-hysteresis = <0x14>;
			qcom,online-hotplug-core;
			qcom,poll-ms = <0x64>;
			qcom,sensor-id = <0x03>;
			qcom,synchronous-cluster-id = <0x00 0x01>;
			qcom,synchronous-cluster-map = <0x00 0x04 0x13 0x14 0x15 0x16 0x01 0x04 0x17 0x18 0x19 0x1a>;
			qcom,therm-reset-temp = <0x73>;
			qcom,vdd-restriction-temp = <0x05>;
			qcom,vdd-restriction-temp-hysteresis = <0x0a>;
			vdd-dig-supply = <0xda>;
			vdd-gfx-supply = <0xdb>;

			qcom,vdd-apps-rstr {
				phandle = <0x2f9>;
				qcom,freq-req;
				qcom,levels = <0x130b00>;
				qcom,vdd-rstr-reg = "vdd-apps";
			};

			qcom,vdd-dig-rstr {
				qcom,levels = <0x100 0x180 0x180>;
				qcom,min-level = <0x00>;
				qcom,vdd-rstr-reg = "vdd-dig";
			};

			qcom,vdd-gfx-rstr {
				qcom,levels = <0x05 0x06 0x06>;
				qcom,min-level = <0x01>;
				qcom,vdd-rstr-reg = "vdd-gfx";
			};
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x1b1>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-dsp-id = <0x02>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x1b2>;
		};

		qcom,msm_ext_disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x257>;
			status = "ok";

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x1eb>;
				qcom,msm_ext_disp = <0x257>;
			};
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-adsp";
			qcom,fastrpc-glink;
			qcom,fastrpc-vmid-heap-shared;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x103 0x03>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x103 0x07>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x103 0x08>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x103 0x09>;
				label = "adsprpc-smd";
			};
		};

		qcom,mss@4080000 {
			clock-names = "xo\0iface_clk\0bus_clk\0mem_clk\0gpll0_mss_clk\0snoc_axi_clk\0mnoc_axi_clk\0qdss_clk";
			clocks = <0x3a 0x00 0x1c 0x4d 0x1c 0x22 0x1c 0x39 0x1c 0xb2 0x1c 0x51 0x1c 0x4f 0x3a 0x08>;
			compatible = "qcom,pil-q6v55-mss";
			interrupts = <0x00 0x1c0 0x01>;
			memory-region = <0x115>;
			phandle = <0x323>;
			qcom,active-clock-names = "iface_clk\0bus_clk\0mem_clk\0gpll0_mss_clk\0snoc_axi_clk\0mnoc_axi_clk";
			qcom,firmware-name = "modem";
			qcom,gpio-err-fatal = <0x116 0x00 0x00>;
			qcom,gpio-err-ready = <0x116 0x01 0x00>;
			qcom,gpio-force-stop = <0x117 0x00 0x00>;
			qcom,gpio-proxy-unvote = <0x116 0x02 0x00>;
			qcom,gpio-shutdown-ack = <0x116 0x07 0x00>;
			qcom,gpio-stop-ack = <0x116 0x03 0x00>;
			qcom,mem-protect-id = <0x0f>;
			qcom,pil-self-auth;
			qcom,proxy-clock-names = "xo\0qdss_clk";
			qcom,qdsp6v62-1-5;
			qcom,ssctl-instance-id = <0x12>;
			qcom,sysmon-id = <0x00>;
			reg = <0x4080000 0x100 0x1f63000 0x08 0x1f65000 0x08 0x1f64000 0x08 0x4180000 0x40 0x179000 0x04>;
			reg-names = "qdsp6_base\0halt_q6\0halt_modem\0halt_nc\0rmb_base\0restart_reg";
			status = "ok";
			vdd_cx-supply = <0xf4>;
			vdd_cx-voltage = <0x180>;
			vdd_mx-supply = <0xf6>;
			vdd_mx-uV = <0x180>;

			qcom,mba-mem@0 {
				compatible = "qcom,pil-mba-mem";
				memory-region = <0x118>;
			};
		};

		qcom,qbt1000 {
			clock-frequency = <0xe4e1c0>;
			clock-names = "core\0iface";
			clocks = <0x1c 0x29 0x1c 0x23>;
			compatible = "qcom,qbt1000";
			qcom,finger-detect-gpio = <0x35 0x0b 0x00>;
			qcom,ipc-gpio = <0x1d 0x48 0x00>;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-loaduC;
			qcom,rmnet-ipa-ssr;
			status = "disabled";
		};

		qcom,rmtfs_sharedmem@85e00000 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x01>;
			reg = <0x85e00000 0x200000>;
			reg-names = "rmtfs";
		};

		qcom,rpm-log@200000 {
			compatible = "qcom,rpm-log";
			qcom,offset-log-len = <0x28>;
			qcom,offset-log-len-mask = <0x2c>;
			qcom,offset-page-buffer-addr = <0x24>;
			qcom,offset-page-indices = <0x38>;
			qcom,offset-version = <0x04>;
			qcom,rpm-addr-phys = <0x200000>;
			reg = <0x200000 0x4000 0x290018 0x04>;
		};

		qcom,rpm-master-stats@778150 {
			compatible = "qcom,rpm-master-stats";
			qcom,master-offset = <0x1000>;
			qcom,master-stats-version = <0x02>;
			qcom,masters = "APSS\0MPSS\0ADSP\0CDSP\0TZ";
			reg = <0x778150 0x5000>;
		};

		qcom,rpm-rail-stats@200000 {
			compatible = "qcom,rpm-rail-stats";
			reg = <0x200000 0x100 0x29000c 0x04>;
			reg-names = "phys_addr_base\0offset_addr";
		};

		qcom,rpm-smd {
			compatible = "qcom,rpm-glink";
			phandle = <0x310>;
			qcom,glink-edge = "rpm";
			rpm-channel-name = "rpm_requests";

			rpm-regulator-bobb {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x04>;
				qcom,resource-id = <0x01>;
				qcom,resource-name = "bobb";
				status = "okay";

				regulator-bob {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xe0>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "pm660l_bob";
					status = "okay";
				};

				regulator-bob-pin1 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x268>;
					qcom,set = <0x03>;
					qcom,use-pin-ctrl-voltage1;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "pm660l_bob_pin1";
				};

				regulator-bob-pin2 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x321>;
					qcom,set = <0x03>;
					qcom,use-pin-ctrl-voltage2;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "pm660l_bob_pin2";
				};

				regulator-bob-pin3 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x322>;
					qcom,set = <0x03>;
					qcom,use-pin-ctrl-voltage3;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "pm660l_bob_pin3";
				};
			};

			rpm-regulator-ldoa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x01>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x18a>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1312d0>;
					regulator-min-microvolt = <0x118c30>;
					regulator-name = "pm660_l1";
					status = "okay";
				};
			};

			rpm-regulator-ldoa10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0a>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xf7>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x1b2920>;
					regulator-name = "pm660_l10";
					status = "okay";
				};
			};

			rpm-regulator-ldoa11 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0b>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l11 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x194>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x1b2920>;
					regulator-name = "pm660_l11";
					status = "okay";
				};
			};

			rpm-regulator-ldoa12 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0c>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l12 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x315>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x1b2920>;
					regulator-name = "pm660_l12";
					status = "okay";
				};
			};

			rpm-regulator-ldoa13 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0d>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l13 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x264>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x1b2920>;
					regulator-name = "pm660_l13";
					status = "okay";
				};
			};

			rpm-regulator-ldoa14 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0e>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l14 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x316>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x1a17b0>;
					regulator-name = "pm660_l14";
					status = "okay";
				};
			};

			rpm-regulator-ldoa15 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0f>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l15 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x317>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x2d0370>;
					regulator-min-microvolt = <0x192d50>;
					regulator-name = "pm660_l15";
					status = "okay";
				};
			};

			rpm-regulator-ldoa17 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x11>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l17 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x318>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x2d0370>;
					regulator-min-microvolt = <0x192d50>;
					regulator-name = "pm660_l17";
					status = "okay";
				};
			};

			rpm-regulator-ldoa19 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x13>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l19 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x267>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x33e140>;
					regulator-min-microvolt = <0x30d400>;
					regulator-name = "pm660_l19";
					status = "okay";
				};

				regulator-l19-pin-ctrl {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x10d>;
					qcom,enable-with-pin-ctrl = <0x00 0x02>;
					qcom,init-pin-ctrl-mode = <0x02>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x33e140>;
					regulator-min-microvolt = <0x30d400>;
					regulator-name = "pm660_l19_pin_ctrl";
				};
			};

			rpm-regulator-ldoa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x02>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x312>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0xf6950>;
					regulator-min-microvolt = <0xe7ef0>;
					regulator-name = "pm660_l2";
					status = "okay";
				};
			};

			rpm-regulator-ldoa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x03>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x313>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0xf6950>;
					regulator-min-microvolt = <0xe7ef0>;
					regulator-name = "pm660_l3";
					status = "okay";
				};
			};

			rpm-regulator-ldoa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x05>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x10a>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-min-microvolt = <0x802c8>;
					regulator-name = "pm660_l5";
					status = "okay";
				};
			};

			rpm-regulator-ldoa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x06>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x266>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x14e790>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm660_l6";
					status = "okay";
				};

				regulator-l6-pin-ctrl {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x10c>;
					qcom,enable-with-pin-ctrl = <0x00 0x02>;
					qcom,init-pin-ctrl-mode = <0x02>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x14e790>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm660_l6_pin_ctrl";
				};
			};

			rpm-regulator-ldoa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x07>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x314>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm660_l7";
					status = "okay";
				};
			};

			rpm-regulator-ldoa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x08>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x18f>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x1ab3f0>;
					regulator-name = "pm660_l8";
					status = "okay";
				};
			};

			rpm-regulator-ldoa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x09>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x265>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x1ab3f0>;
					regulator-name = "pm660_l9";
					status = "okay";
				};

				regulator-l9-pin-ctrl {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x10b>;
					qcom,enable-with-pin-ctrl = <0x00 0x02>;
					qcom,init-pin-ctrl-mode = <0x02>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x1ab3f0>;
					regulator-name = "pm660_l9_pin_ctrl";
				};
			};

			rpm-regulator-ldob1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x01>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x189>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0xe1d48>;
					regulator-min-microvolt = "\0\f5";
					regulator-name = "pm660l_l1";
					status = "okay";
				};
			};

			rpm-regulator-ldob10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x00>;
				qcom,resource-name = "rwlm";
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x03>;
					regulator-name = "pm660l_l10";
					status = "disabled";
				};

				regulator-l10-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x320>;
					qcom,always-send-voltage;
					qcom,set = <0x03>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_l10_floor_level";
				};

				regulator-l10-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x31f>;
					qcom,set = <0x03>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_l10_level";
				};
			};

			rpm-regulator-ldob2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x02>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x93>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x55730>;
					regulator-name = "pm660l_l2";
					status = "okay";
				};
			};

			rpm-regulator-ldob3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x03>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x263>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x1a17b0>;
					regulator-name = "pm660l_l3";
					status = "okay";
				};
			};

			rpm-regulator-ldob4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x04>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x18e>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x2d0370>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "pm660l_l4";
					status = "okay";
				};
			};

			rpm-regulator-ldob5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x05>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x92>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x1a42a8>;
					regulator-name = "pm660l_l5";
					status = "okay";
				};
			};

			rpm-regulator-ldob6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x06>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x24b>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "pm660l_l6";
					status = "okay";
				};
			};

			rpm-regulator-ldob7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x07>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					parent-supply = <0xf7>;
					phandle = <0x11d>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x2faf08>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-name = "pm660l_l7";
					status = "okay";
				};
			};

			rpm-regulator-ldob8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x08>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x31d>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x33e140>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "pm660l_l8";
					status = "okay";
				};
			};

			rpm-regulator-ldob9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x00>;
				qcom,resource-name = "rwlc";
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x03>;
					regulator-name = "pm660l_l9";
					status = "disabled";
				};

				regulator-l9-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x31e>;
					qcom,always-send-voltage;
					qcom,set = <0x03>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_l9_floor_level";
				};

				regulator-l9-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x10f>;
					qcom,set = <0x03>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_l9_level";
				};
			};

			rpm-regulator-smpa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x01>;
				qcom,resource-id = <0x04>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s4 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x128>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1f20c0>;
					regulator-min-microvolt = <0x1b8ac8>;
					regulator-name = "pm660_s4";
					status = "okay";
				};
			};

			rpm-regulator-smpa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x01>;
				qcom,resource-id = <0x05>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s5 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x22f>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x149970>;
					regulator-min-microvolt = <0x12ad40>;
					regulator-name = "pm660_s5";
					status = "okay";
				};
			};

			rpm-regulator-smpa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x01>;
				qcom,resource-id = <0x06>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s6 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x311>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0xf2300>;
					regulator-min-microvolt = <0x7b0c0>;
					regulator-name = "pm660_s6";
					status = "okay";
				};
			};

			rpm-regulator-smpb1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x01>;
				qcom,resource-id = <0x01>;
				qcom,resource-name = "smpb";
				status = "okay";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x319>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x112a88>;
					regulator-min-microvolt = <0x112a88>;
					regulator-name = "pm660l_s1";
					status = "okay";
				};
			};

			rpm-regulator-smpb2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x01>;
				qcom,resource-id = <0x02>;
				qcom,resource-name = "smpb";
				status = "okay";

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x31a>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x100590>;
					regulator-min-microvolt = <0x100590>;
					regulator-name = "pm660l_s2";
					status = "okay";
				};
			};

			rpm-regulator-smpb3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x01>;
				qcom,resource-id = <0x00>;
				qcom,resource-name = "rwcx";
				status = "okay";

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x03>;
					regulator-name = "pm660l_s3";
					status = "disabled";
				};

				regulator-s3-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xda>;
					qcom,always-send-voltage;
					qcom,set = <0x03>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_s3_floor_level";
				};

				regulator-s3-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xf4>;
					qcom,set = <0x03>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_s3_level";
				};

				regulator-s3-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xf5>;
					qcom,set = <0x01>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_s3_level_ao";
				};
			};

			rpm-regulator-smpb5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x01>;
				qcom,resource-id = <0x00>;
				qcom,resource-name = "rwmx";
				status = "okay";

				regulator-s5 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x03>;
					regulator-name = "pm660l_s5";
					status = "disabled";
				};

				regulator-s5-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x31b>;
					qcom,always-send-voltage;
					qcom,set = <0x03>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_s5_floor_level";
				};

				regulator-s5-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xf6>;
					qcom,set = <0x03>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_s5_level";
				};

				regulator-s5-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x31c>;
					qcom,set = <0x01>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_s5_level_ao";
				};
			};
		};

		qcom,rpm-stats@200000 {
			compatible = "qcom,rpm-stats";
			qcom,sleep-stats-version = <0x02>;
			reg = <0x200000 0x1000 0x290014 0x04 0x29001c 0x04>;
			reg-names = "phys_addr_base\0offset_addr\0heap_phys_addrbase";
		};

		qcom,rpmcc {
			#clock-cells = <0x01>;
			compatible = "qcom,rpmcc-sdm660\0qcom,rpmcc";
			phandle = <0x3a>;
		};

		qcom,sensor-information {
			compatible = "qcom,sensor-information";

			qcom,sensor-information-0 {
				phandle = <0x2ea>;
				qcom,scaling-factor = <0x0a>;
				qcom,sensor-name = "tsens_tz_sensor0";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-1 {
				phandle = <0x2eb>;
				qcom,scaling-factor = <0x0a>;
				qcom,sensor-name = "tsens_tz_sensor1";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-10 {
				phandle = <0x2ef>;
				qcom,scaling-factor = <0x0a>;
				qcom,sensor-name = "tsens_tz_sensor10";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-11 {
				phandle = <0x2f0>;
				qcom,scaling-factor = <0x0a>;
				qcom,sensor-name = "tsens_tz_sensor11";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-12 {
				phandle = <0x2f1>;
				qcom,scaling-factor = <0x3e8>;
				qcom,sensor-name = "pm660_tz";
				qcom,sensor-type = "alarm";
			};

			qcom,sensor-information-13 {
				phandle = <0x2f2>;
				qcom,sensor-name = "msm_therm";
				qcom,sensor-type = "adc";
			};

			qcom,sensor-information-14 {
				phandle = <0x2f3>;
				qcom,sensor-name = "xo_therm";
				qcom,sensor-type = "adc";
			};

			qcom,sensor-information-15 {
				phandle = <0x2f4>;
				qcom,sensor-name = "pa_therm0";
				qcom,sensor-type = "adc";
			};

			qcom,sensor-information-16 {
				phandle = <0x2f5>;
				qcom,sensor-name = "pa_therm1";
				qcom,sensor-type = "adc";
			};

			qcom,sensor-information-17 {
				phandle = <0x2f6>;
				qcom,sensor-name = "quiet_therm";
				qcom,sensor-type = "adc";
			};

			qcom,sensor-information-18 {
				phandle = <0x2f7>;
				qcom,sensor-name = "limits_sensor-00";
				qcom,sensor-type = "llm";
			};

			qcom,sensor-information-19 {
				phandle = <0x2f8>;
				qcom,sensor-name = "limits_sensor-01";
				qcom,sensor-type = "llm";
			};

			qcom,sensor-information-2 {
				phandle = <0x2ec>;
				qcom,scaling-factor = <0x0a>;
				qcom,sensor-name = "tsens_tz_sensor2";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-3 {
				phandle = <0xd4>;
				qcom,scaling-factor = <0x0a>;
				qcom,sensor-name = "tsens_tz_sensor3";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-4 {
				phandle = <0xd5>;
				qcom,scaling-factor = <0x0a>;
				qcom,sensor-name = "tsens_tz_sensor4";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-5 {
				phandle = <0xd6>;
				qcom,scaling-factor = <0x0a>;
				qcom,sensor-name = "tsens_tz_sensor5";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-6 {
				phandle = <0xd7>;
				qcom,scaling-factor = <0x0a>;
				qcom,sensor-name = "tsens_tz_sensor6";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-7 {
				phandle = <0xd8>;
				qcom,scaling-factor = <0x0a>;
				qcom,sensor-name = "tsens_tz_sensor7";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-8 {
				phandle = <0x2ed>;
				qcom,alias-name = "gpu";
				qcom,scaling-factor = <0x0a>;
				qcom,sensor-name = "tsens_tz_sensor8";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-9 {
				phandle = <0x2ee>;
				qcom,scaling-factor = <0x0a>;
				qcom,sensor-name = "tsens_tz_sensor9";
				qcom,sensor-type = "tsens";
			};
		};

		qcom,smem@86000000 {
			compatible = "qcom,smem";
			qcom,mpu-enabled;
			reg = <0x86000000 0x200000 0x17911008 0x04 0x778000 0x7000 0x1fd4000 0x08>;
			reg-names = "smem\0irq-reg-base\0aux-mem1\0smem_targ_info_reg";
		};

		qcom,smp2p-adsp@17911008 {
			compatible = "qcom,smp2p";
			interrupts = <0x00 0x9e 0x01>;
			qcom,irq-bitmask = <0x400>;
			qcom,remote-pid = <0x02>;
			reg = <0x17911008 0x04>;
		};

		qcom,smp2p-modem@17911008 {
			compatible = "qcom,smp2p";
			interrupts = <0x00 0x1c3 0x01>;
			qcom,irq-bitmask = <0x4000>;
			qcom,remote-pid = <0x01>;
			reg = <0x17911008 0x04>;
		};

		qcom,smp2pgpio-sleepstate-2-out {
			compatible = "qcom,smp2pgpio-sleepstate-out";
			gpios = <0x67 0x00 0x00>;
		};

		qcom,smp2pgpio-sleepstate-gpio-2-out {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x67>;
			qcom,entry-name = "sleepstate";
			qcom,remote-pid = <0x02>;
		};

		qcom,smp2pgpio-smp2p-1-in {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x63>;
			qcom,entry-name = "smp2p";
			qcom,is-inbound;
			qcom,remote-pid = <0x01>;
		};

		qcom,smp2pgpio-smp2p-1-out {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x64>;
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x01>;
		};

		qcom,smp2pgpio-smp2p-15-in {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x61>;
			qcom,entry-name = "smp2p";
			qcom,is-inbound;
			qcom,remote-pid = <0x0f>;
		};

		qcom,smp2pgpio-smp2p-15-out {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x62>;
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x0f>;
		};

		qcom,smp2pgpio-smp2p-2-in {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x65>;
			qcom,entry-name = "smp2p";
			qcom,is-inbound;
			qcom,remote-pid = <0x02>;
		};

		qcom,smp2pgpio-smp2p-2-out {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x66>;
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x02>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-in {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x116>;
			qcom,entry-name = "slave-kernel";
			qcom,is-inbound;
			qcom,remote-pid = <0x01>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-out {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x117>;
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x01>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-in {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x111>;
			qcom,entry-name = "slave-kernel";
			qcom,is-inbound;
			qcom,remote-pid = <0x02>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-out {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x112>;
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x02>;
		};

		qcom,smp2pgpio_test_smp2p_15_in {
			compatible = "qcom,smp2pgpio_test_smp2p_15_in";
			gpios = <0x61 0x00 0x00>;
		};

		qcom,smp2pgpio_test_smp2p_15_out {
			compatible = "qcom,smp2pgpio_test_smp2p_15_out";
			gpios = <0x62 0x00 0x00>;
		};

		qcom,smp2pgpio_test_smp2p_1_in {
			compatible = "qcom,smp2pgpio_test_smp2p_1_in";
			gpios = <0x63 0x00 0x00>;
		};

		qcom,smp2pgpio_test_smp2p_1_out {
			compatible = "qcom,smp2pgpio_test_smp2p_1_out";
			gpios = <0x64 0x00 0x00>;
		};

		qcom,smp2pgpio_test_smp2p_2_in {
			compatible = "qcom,smp2pgpio_test_smp2p_2_in";
			gpios = <0x65 0x00 0x00>;
		};

		qcom,smp2pgpio_test_smp2p_2_out {
			compatible = "qcom,smp2pgpio_test_smp2p_2_out";
			gpios = <0x66 0x00 0x00>;
		};

		qcom,spm@178120000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			compatible = "qcom,spm-v2";
			qcom,cpu-vctl-list = <0x17 0x18 0x19 0x1a>;
			qcom,name = "gold-l2";
			qcom,pfm-port = <0x02>;
			qcom,phase-port = <0x01>;
			qcom,saw2-avs-ctl = <0x1010031>;
			qcom,saw2-avs-limit = <0x4580458>;
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,vctl-port = <0x00>;
			qcom,vctl-timeout-us = <0x1f4>;
			reg = <0x17812000 0x1000>;
		};

		qcom,spm@179120000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			compatible = "qcom,spm-v2";
			qcom,cpu-vctl-list = <0x13 0x14 0x15 0x16>;
			qcom,name = "silver-l2";
			qcom,pfm-port = <0x02>;
			qcom,phase-port = <0x01>;
			qcom,saw2-avs-ctl = <0x1010031>;
			qcom,saw2-avs-limit = <0x4580458>;
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,vctl-port = <0x00>;
			qcom,vctl-timeout-us = <0x1f4>;
			reg = <0x17912000 0x1000>;
		};

		qcom,spmi@800f000 {
			#address-cells = <0x02>;
			#interrupt-cells = <0x04>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts = <0x00 0x146 0x00>;
			phandle = <0x127>;
			qcom,channel = <0x00>;
			qcom,ee = <0x00>;
			qcom,reserved-chan = <0x1ff>;
			reg = <0x800f000 0x1000 0x8400000 0x1000000 0x9400000 0x1000000 0xa400000 0x220000 0x800a000 0x3000>;
			reg-names = "core\0chnls\0obsrvr\0intr\0cnfg";
			status = "ok";

			qcom,pm660@0 {
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;

				bcl@4200 {
					compatible = "qcom,msm-bcl-lmh";
					interrupt-names = "bcl-high-ibat-int\0bcl-low-vbat-int";
					interrupts = <0x00 0x42 0x00 0x00 0x00 0x42 0x02 0x00>;
					qcom,ibat-polling-delay-ms = <0x64>;
					qcom,vbat-polling-delay-ms = <0x64>;
					reg = <0x4200 0xff 0x4300 0xff>;
					reg-names = "fg_user_adc\0fg_lmh";
				};

				gpios {
					#address-cells = <0x01>;
					#gpio-cells = <0x02>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-pin";
					gpio-controller;
					label = "pm660-gpio";
					phandle = <0x35>;

					gpio@c000 {
						qcom,pin-num = <0x01>;
						reg = <0xc000 0x100>;
						status = "disabled";
					};

					gpio@c100 {
						qcom,pin-num = <0x02>;
						reg = <0xc100 0x100>;
						status = "disabled";
					};

					gpio@c200 {
						qcom,master-en = <0x01>;
						qcom,mode = <0x01>;
						qcom,out-strength = <0x02>;
						qcom,pin-num = <0x03>;
						qcom,pull = <0x04>;
						qcom,src-sel = <0x02>;
						qcom,vin-sel = <0x00>;
						reg = <0xc200 0x100>;
						status = "ok";
					};

					gpio@c300 {
						qcom,master-en = <0x01>;
						qcom,mode = <0x00>;
						qcom,pin-num = <0x04>;
						qcom,src-sel = <0x00>;
						qcom,vin-sel = <0x01>;
						reg = <0xc300 0x100>;
						status = "okay";
					};

					gpio@c400 {
						qcom,pin-num = <0x05>;
						reg = <0xc400 0x100>;
						status = "disabled";
					};

					gpio@c500 {
						qcom,pin-num = <0x06>;
						reg = <0xc500 0x100>;
						status = "disabled";
					};

					gpio@c600 {
						qcom,pin-num = <0x07>;
						reg = <0xc600 0x100>;
						status = "disabled";
					};

					gpio@c700 {
						qcom,pin-num = <0x08>;
						reg = <0xc700 0x100>;
						status = "disabled";
					};

					gpio@c800 {
						qcom,pin-num = <0x09>;
						reg = <0xc800 0x100>;
						status = "disabled";
					};

					gpio@c900 {
						qcom,pin-num = <0x0a>;
						reg = <0xc900 0x100>;
						status = "disabled";
					};

					gpio@ca00 {
						qcom,mode = <0x00>;
						qcom,out-strength = <0x01>;
						qcom,pin-num = <0x0b>;
						qcom,pull = <0x00>;
						qcom,src-sel = <0x00>;
						qcom,vin-sel = <0x00>;
						reg = <0xca00 0x100>;
						status = "ok";
					};

					gpio@cb00 {
						qcom,pin-num = <0x0c>;
						reg = <0xcb00 0x100>;
						status = "disabled";
					};

					gpio@cc00 {
						qcom,pin-num = <0x0d>;
						reg = <0xcc00 0x100>;
						status = "disabled";
					};
				};

				qcom,coincell@2800 {
					compatible = "qcom,qpnp-coincell";
					phandle = <0x32e>;
					qcom,charge-enable = <0x00>;
					reg = <0x2800 0x100>;
				};

				qcom,misc@900 {
					compatible = "qcom,qpnp-misc";
					phandle = <0x121>;
					reg = <0x900 0x100>;
				};

				qcom,pm660_rtc {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-rtc";
					phandle = <0x32f>;
					qcom,qpnp-rtc-alarm-pwrup = <0x00>;
					qcom,qpnp-rtc-write = <0x00>;

					qcom,pm660_rtc_alarm@6100 {
						interrupts = <0x00 0x61 0x01 0x00>;
						reg = <0x6100 0x100>;
					};

					qcom,pm660_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					interrupt-names = "kpdpwr\0resin\0resin-bark\0kpdpwr-resin-bark";
					interrupts = <0x00 0x08 0x00 0x00 0x00 0x08 0x01 0x00 0x00 0x08 0x04 0x00 0x00 0x08 0x05 0x00>;
					qcom,kpdpwr-sw-debounce;
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,store-hard-reset-reason;
					qcom,system-reset;
					reg = <0x800 0x100>;

					qcom,pon_1 {
						linux,code = <0x74>;
						qcom,pon-type = <0x00>;
						qcom,pull-up = <0x01>;
						qcom,s1-timer = <0x1180>;
						qcom,s2-timer = <0x7d0>;
						qcom,s2-type = <0x07>;
						qcom,support-reset = <0x01>;
					};

					qcom,pon_2 {
						linux,code = <0x72>;
						qcom,pon-type = <0x01>;
						qcom,pull-up = <0x01>;
					};

					qcom,pon_3 {
						qcom,pon-type = <0x03>;
						qcom,pull-up = <0x01>;
						qcom,s1-timer = <0x1180>;
						qcom,s2-timer = <0x3e8>;
						qcom,s2-type = <0x01>;
						qcom,support-reset = <0x01>;
					};
				};

				qcom,qpnp-smb2 {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-smb2";
					dpdm-supply = <0x11c>;
					io-channel-names = "charger_temp\0charger_temp_max\0usbin_i\0usbin_v";
					io-channels = <0x11b 0x08 0x11b 0x0a 0x11b 0x03 0x11b 0x04>;
					phandle = <0x330>;
					qcom,dc-icl-ua = <0x2c4020>;
					qcom,fcc-max-ua = <0x2c4020>;
					qcom,fv-max-uv = <0x432380>;
					qcom,otg-cl-ua = <0x16e360>;
					qcom,pmic-revid = <0x11a>;
					qcom,sw-jeita-enable;
					qcom,thermal-mitigation = <0x2c4020 0x1e8480 0x1b7740 0x16e360 0xf4240 0x7a120 0x186a0>;
					qcom,usb-icl-ua = <0x2c4020>;
					qcom,wipower-max-uw = <0x4c4b40>;

					qcom,bat-if@1200 {
						interrupt-names = "bat-temp\0bat-ocp\0bat-ov\0bat-low\0bat-therm-or-id-missing\0bat-terminal-missing";
						interrupts = <0x00 0x12 0x00 0x01 0x00 0x12 0x01 0x03 0x00 0x12 0x02 0x03 0x00 0x12 0x03 0x03 0x00 0x12 0x04 0x03 0x00 0x12 0x05 0x03>;
						reg = <0x1200 0x100>;
					};

					qcom,chgr-misc@1600 {
						interrupt-names = "wdog-snarl\0wdog-bark\0aicl-fail\0aicl-done\0high-duty-cycle\0input-current-limiting\0temperature-change\0switcher-power-ok";
						interrupts = <0x00 0x16 0x00 0x01 0x00 0x16 0x01 0x01 0x00 0x16 0x02 0x03 0x00 0x16 0x03 0x03 0x00 0x16 0x04 0x03 0x00 0x16 0x05 0x03 0x00 0x16 0x06 0x02 0x00 0x16 0x07 0x03>;
						reg = <0x1600 0x100>;
					};

					qcom,chgr@1000 {
						interrupt-names = "chg-error\0chg-state-change\0step-chg-state-change\0step-chg-soc-update-fail\0step-chg-soc-update-request";
						interrupts = <0x00 0x10 0x00 0x01 0x00 0x10 0x01 0x01 0x00 0x10 0x02 0x01 0x00 0x10 0x03 0x01 0x00 0x10 0x04 0x01>;
						reg = <0x1000 0x100>;
					};

					qcom,dc-chgpth@1400 {
						interrupt-names = "dcin-collapse\0dcin-lt-3p6v\0dcin-uv\0dcin-ov\0dcin-plugin\0div2-en-dg\0dcin-icl-change";
						interrupts = <0x00 0x14 0x00 0x03 0x00 0x14 0x01 0x03 0x00 0x14 0x02 0x03 0x00 0x14 0x03 0x03 0x00 0x14 0x04 0x03 0x00 0x14 0x05 0x03 0x00 0x14 0x06 0x01>;
						reg = <0x1400 0x100>;
					};

					qcom,otg@1100 {
						interrupt-names = "otg-fail\0otg-overcurrent\0otg-oc-dis-sw-sts\0testmode-change-detect";
						interrupts = <0x00 0x11 0x00 0x03 0x00 0x11 0x01 0x03 0x00 0x11 0x02 0x03 0x00 0x11 0x03 0x03>;
						reg = <0x1100 0x100>;
					};

					qcom,smb2-vbus {
						phandle = <0x11e>;
						regulator-name = "smb2-vbus";
					};

					qcom,smb2-vconn {
						phandle = <0x11f>;
						regulator-name = "smb2-vconn";
					};

					qcom,usb-chgpth@1300 {
						interrupt-names = "usbin-collapse\0usbin-lt-3p6v\0usbin-uv\0usbin-ov\0usbin-plugin\0usbin-src-change\0usbin-icl-change\0type-c-change";
						interrupts = <0x00 0x13 0x00 0x03 0x00 0x13 0x01 0x03 0x00 0x13 0x02 0x03 0x00 0x13 0x03 0x03 0x00 0x13 0x04 0x03 0x00 0x13 0x05 0x01 0x00 0x13 0x06 0x01 0x00 0x13 0x07 0x01>;
						reg = <0x1300 0x100>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					phandle = <0x11a>;
					qcom,fab-id-valid;
					qcom,tp-rev-valid;
					reg = <0x100 0x100>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,qpnp-temp-alarm";
					interrupts = <0x00 0x24 0x00 0x01>;
					label = "pm660_tz";
					qcom,channel-num = <0x06>;
					qcom,temp_alarm-vadc = <0x119>;
					reg = <0x2400 0x100>;
				};

				qcom,usb-pdphy@1700 {
					compatible = "qcom,qpnp-pdphy";
					interrupt-names = "sig-tx\0sig-rx\0msg-tx\0msg-rx\0msg-tx-failed\0msg-tx-discarded\0msg-rx-discarded";
					interrupts = <0x00 0x17 0x00 0x01 0x00 0x17 0x01 0x01 0x00 0x17 0x02 0x01 0x00 0x17 0x03 0x01 0x00 0x17 0x04 0x01 0x00 0x17 0x05 0x01 0x00 0x17 0x06 0x01>;
					phandle = <0x192>;
					qcom,default-sink-caps = <0x1388 0xbb8 0x2328 0xbb8>;
					reg = <0x1700 0x100>;
					vbus-supply = <0x11e>;
					vconn-supply = <0x11f>;
					vdd-pdphy-supply = <0x11d>;
				};

				qpnp,fg {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,fg-gen3";
					io-channel-names = "rradc_batt_id\0rradc_die_temp";
					io-channels = <0x11b 0x00 0x11b 0x07>;
					phandle = <0x332>;
					qcom,battery-data = <0x120>;
					qcom,battery-thermal-coefficients = [9d 50 ff];
					qcom,cycle-counter-en;
					qcom,fg-chg-term-current = <0xc8>;
					qcom,fg-cutoff-voltage = <0xd48>;
					qcom,fg-esr-timer-asleep = <0x100 0x100>;
					qcom,fg-esr-timer-awake = <0x60 0x60>;
					qcom,fg-esr-timer-charging = <0x00 0x60>;
					qcom,fg-jeita-hyst-temp = <0x00>;
					qcom,fg-jeita-thresholds = <0x00 0x05 0x37 0x37>;
					qcom,fg-recharge-voltage = <0x10f4>;
					qcom,fg-sys-term-current = <0x12c>;
					qcom,pmic-revid = <0x11a>;
					qcom,rradc-base = <0x4500>;
					status = "okay";

					qcom,fg-batt-info@4100 {
						interrupt-names = "vbatt-pred-delta\0vbatt-low\0esr-delta\0batt-missing\0batt-temp-delta";
						interrupts = <0x00 0x41 0x00 0x03 0x00 0x41 0x01 0x03 0x00 0x41 0x02 0x03 0x00 0x41 0x03 0x03 0x00 0x41 0x06 0x03>;
						reg = <0x4100 0x100>;
						status = "okay";
					};

					qcom,fg-batt-soc@4000 {
						interrupt-names = "soc-update\0soc-ready\0bsoc-delta\0msoc-delta\0msoc-low\0msoc-empty\0msoc-high\0msoc-full";
						interrupts = <0x00 0x40 0x00 0x03 0x00 0x40 0x01 0x03 0x00 0x40 0x02 0x01 0x00 0x40 0x03 0x01 0x00 0x40 0x04 0x03 0x00 0x40 0x05 0x01 0x00 0x40 0x06 0x03 0x00 0x40 0x07 0x03>;
						reg = <0x4000 0x100>;
						status = "okay";
					};

					qcom,fg-memif@4400 {
						interrupt-names = "ima-rdy\0mem-xcp\0dma-grant";
						interrupts = <0x00 0x44 0x00 0x03 0x00 0x44 0x01 0x03 0x00 0x44 0x02 0x03>;
						reg = <0x4400 0x100>;
						status = "okay";
					};
				};

				rradc@4500 {
					#address-cells = <0x01>;
					#io-channel-cells = <0x01>;
					#size-cells = <0x00>;
					compatible = "qcom,rradc";
					phandle = <0x11b>;
					qcom,pmic-revid = <0x11a>;
					reg = <0x4500 0x100>;
				};

				vadc@3100 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					compatible = "qcom,qpnp-vadc-hc";
					interrupt-names = "eoc-int-en-set";
					interrupts = <0x00 0x31 0x00 0x01>;
					phandle = <0x119>;
					qcom,adc-bit-resolution = <0x0f>;
					qcom,adc-vdd-reference = <0x753>;
					reg = <0x3100 0x100>;

					chan@0 {
						label = "ref_gnd";
						qcom,cal-val = <0x00>;
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x00>;
						reg = <0x00>;
					};

					chan@1 {
						label = "ref_1250v";
						qcom,cal-val = <0x00>;
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x00>;
						reg = <0x01>;
					};

					chan@1d {
						label = "drax_temp";
						qcom,cal-val = <0x00>;
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x03>;
						reg = <0x1d>;
					};

					chan@4c {
						label = "xo_therm";
						qcom,calibration-type = "ratiometric";
						qcom,decimation = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x04>;
						reg = <0x4c>;
					};

					chan@4d {
						label = "msm_therm";
						qcom,calibration-type = "ratiometric";
						qcom,decimation = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x02>;
						reg = <0x4d>;
					};

					chan@4e {
						label = "emmc_therm";
						qcom,calibration-type = "ratiometric";
						qcom,decimation = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x02>;
						qcom,vadc-thermal-node;
						reg = <0x4e>;
					};

					chan@4f {
						label = "pa_therm0";
						qcom,calibration-type = "ratiometric";
						qcom,decimation = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x02>;
						qcom,vadc-thermal-node;
						reg = <0x4f>;
					};

					chan@50 {
						label = "backlight_therm";
						qcom,calibration-type = "ratiometric";
						qcom,decimation = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x02>;
						qcom,vadc-thermal-node;
						reg = <0x50>;
					};

					chan@51 {
						label = "quiet_therm";
						qcom,calibration-type = "ratiometric";
						qcom,decimation = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x02>;
						reg = <0x51>;
					};

					chan@6 {
						label = "die_temp";
						qcom,cal-val = <0x00>;
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x03>;
						reg = <0x06>;
					};

					chan@83 {
						label = "vph_pwr";
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x01>;
						qcom,scale-function = <0x00>;
						reg = <0x83>;
					};

					chan@85 {
						label = "vcoin";
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x01>;
						qcom,scale-function = <0x00>;
						reg = <0x85>;
					};
				};

				vadc@3400 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					compatible = "qcom,qpnp-adc-tm-hc";
					interrupt-names = "eoc-int-en-set";
					interrupts = <0x00 0x34 0x00 0x01>;
					phandle = <0x331>;
					qcom,adc-bit-resolution = <0x0f>;
					qcom,adc-vdd-reference = <0x753>;
					qcom,adc_tm-vadc = <0x119>;
					qcom,decimation = <0x00>;
					qcom,fast-avg-setup = <0x00>;
					reg = <0x3400 0x100>;

					chan@4c {
						label = "xo_therm";
						qcom,btm-channel-number = <0x78>;
						qcom,calibration-type = "ratiometric";
						qcom,hw-settle-time = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x04>;
						qcom,thermal-node;
						reg = <0x4c>;
					};

					chan@4d {
						label = "msm_therm";
						qcom,btm-channel-number = <0x68>;
						qcom,calibration-type = "ratiometric";
						qcom,hw-settle-time = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x02>;
						qcom,thermal-node;
						reg = <0x4d>;
					};

					chan@51 {
						label = "quiet_therm";
						qcom,btm-channel-number = <0x70>;
						qcom,calibration-type = "ratiometric";
						qcom,hw-settle-time = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x02>;
						qcom,thermal-node;
						reg = <0x51>;
					};

					chan@83 {
						label = "vph_pwr";
						qcom,btm-channel-number = <0x60>;
						qcom,calibration-type = "absolute";
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x01>;
						qcom,scale-function = <0x00>;
						reg = <0x83>;
					};
				};
			};

			qcom,pm660@1 {
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;

				qcom,haptic@c000 {
					compatible = "qcom,qpnp-haptic";
					interrupt-names = "sc-irq\0play-irq";
					interrupts = <0x01 0xc0 0x00 0x03 0x01 0xc0 0x01 0x03>;
					phandle = <0x333>;
					qcom,actuator-type = "lra";
					qcom,brake-pattern = <0x2020100>;
					qcom,en-brake;
					qcom,ilim-ma = <0x320>;
					qcom,int-pwm-freq-khz = <0xfd>;
					qcom,lra-auto-res-mode = "none";
					qcom,lra-calibrate-at-eop = <0x00>;
					qcom,lra-high-z = "opt1";
					qcom,lra-hw-auto-resonance;
					qcom,misc-clk-trim-error-reg = <0xf3>;
					qcom,play-mode = "buffer";
					qcom,pmic-misc = <0x121>;
					qcom,pmic-revid = <0x11a>;
					qcom,sc-deb-cycles = <0x08>;
					qcom,vmax-mv = <0x89c>;
					qcom,wave-play-rate-us = <0x130e>;
					qcom,wave-rep-cnt = <0x01>;
					qcom,wave-samp-rep-cnt = <0x01>;
					qcom,wave-samples = <0x3e3e3e00 0x00>;
					qcom,wave-samples-three = ">>>>>\0\0";
					qcom,wave-samples-two = ">>>>\0\0\0";
					qcom,wave-shape = "sine";
					reg = <0xc000 0x100>;
				};
			};

			qcom,pm660l@2 {
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;

				gpios {
					#address-cells = <0x01>;
					#gpio-cells = <0x02>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-pin";
					gpio-controller;
					label = "pm660l-gpio";
					phandle = <0x234>;

					gpio@c000 {
						qcom,pin-num = <0x01>;
						reg = <0xc000 0x100>;
						status = "disabled";
					};

					gpio@c100 {
						qcom,pin-num = <0x02>;
						reg = <0xc100 0x100>;
						status = "disabled";
					};

					gpio@c200 {
						qcom,invert = <0x00>;
						qcom,master-en = <0x01>;
						qcom,mode = <0x01>;
						qcom,pin-num = <0x03>;
						qcom,pull = <0x05>;
						qcom,src-sel = <0x00>;
						qcom,vin-sel = <0x00>;
						reg = <0xc200 0x100>;
						status = "ok";
					};

					gpio@c300 {
						qcom,invert = <0x00>;
						qcom,master-en = <0x01>;
						qcom,mode = <0x01>;
						qcom,pin-num = <0x04>;
						qcom,pull = <0x05>;
						qcom,src-sel = <0x00>;
						qcom,vin-sel = <0x00>;
						reg = <0xc300 0x100>;
						status = "ok";
					};

					gpio@c400 {
						qcom,pin-num = <0x05>;
						reg = <0xc400 0x100>;
						status = "disabled";
					};

					gpio@c500 {
						qcom,pin-num = <0x06>;
						reg = <0xc500 0x100>;
						status = "disabled";
					};

					gpio@c600 {
						qcom,mode = <0x00>;
						qcom,out-strength = <0x01>;
						qcom,pin-num = <0x07>;
						qcom,pull = <0x00>;
						qcom,src-sel = <0x00>;
						qcom,vin-sel = <0x00>;
						reg = <0xc600 0x100>;
						status = "ok";
					};

					gpio@c700 {
						qcom,pin-num = <0x08>;
						reg = <0xc700 0x100>;
						status = "disabled";
					};

					gpio@c800 {
						qcom,pin-num = <0x09>;
						reg = <0xc800 0x100>;
						status = "disabled";
					};

					gpio@c900 {
						qcom,pin-num = <0x0a>;
						reg = <0xc900 0x100>;
						status = "disabled";
					};

					gpio@ca00 {
						qcom,pin-num = <0x0b>;
						reg = <0xca00 0x100>;
						status = "disabled";
					};

					gpio@cb00 {
						qcom,pin-num = <0x0c>;
						reg = <0xcb00 0x100>;
						status = "disabled";
					};
				};

				qcom,pbs@7300 {
					compatible = "qcom,qpnp-pbs";
					phandle = <0x126>;
					reg = <0x7300 0x100>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					qcom,hard-reset-poweroff-type = <0x04>;
					qcom,secondary-pon-reset;
					reg = <0x800 0x100>;
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					phandle = <0x125>;
					reg = <0x100 0x100>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,qpnp-temp-alarm";
					interrupts = <0x02 0x24 0x00 0x01>;
					label = "pm660l_tz";
					reg = <0x2400 0x100>;
				};
			};

			qcom,pm660l@3 {
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				compatible = "qcom,spmi-pmic";
				phandle = <0x334>;
				reg = <0x03 0x00>;

				analog-codec@f000 {
					#address-cells = <0x02>;
					#size-cells = <0x00>;
					cdc-vdd-mic-bias-supply = <0x11d>;
					cdc-vdd-pa-supply = <0x128>;
					cdc-vdda-cp-supply = <0x128>;
					compatible = "qcom,pmic-analog-codec";
					interrupt-names = "spk_cnp_int\0spk_clip_int\0spk_ocp_int\0ins_rem_det1\0but_rel_det\0but_press_det\0ins_rem_det\0mbhc_int\0ear_ocp_int\0hphr_ocp_int\0hphl_ocp_det\0ear_cnp_int\0hphr_cnp_int\0hphl_cnp_int";
					interrupt-parent = <0x127>;
					interrupts = <0x03 0xf0 0x00 0x00 0x03 0xf0 0x01 0x00 0x03 0xf0 0x02 0x00 0x03 0xf0 0x03 0x00 0x03 0xf0 0x04 0x00 0x03 0xf0 0x05 0x00 0x03 0xf0 0x06 0x00 0x03 0xf0 0x07 0x00 0x03 0xf1 0x00 0x00 0x03 0xf1 0x01 0x00 0x03 0xf1 0x02 0x00 0x03 0xf1 0x03 0x00 0x03 0xf1 0x04 0x00 0x03 0xf1 0x05 0x00>;
					phandle = <0x207>;
					qcom,cdc-mclk-clk-rate = <0x927c00>;
					qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
					qcom,cdc-static-supplies = "cdc-vdda-cp\0cdc-vdd-pa";
					qcom,cdc-vdd-mic-bias-current = <0x1388>;
					qcom,cdc-vdd-mic-bias-voltage = <0x2f1e80 0x2f1e80>;
					qcom,cdc-vdd-pa-current = <0x3f7a0>;
					qcom,cdc-vdd-pa-voltage = <0x1f20c0 0x1f20c0>;
					qcom,cdc-vdda-cp-current = <0xc350>;
					qcom,cdc-vdda-cp-voltage = <0x1cfde0 0x1f47d0>;
					reg = <0xf000 0x200>;
					status = "disabled";

					msm-dig-codec {
						compatible = "qcom,msm-digital-codec";
						phandle = <0x206>;
						reg = <0x152c0000 0x00>;
					};
				};

				pwm@b100 {
					#pwm-cells = <0x02>;
					compatible = "qcom,qpnp-pwm";
					phandle = <0x124>;
					qcom,channel-id = <0x01>;
					qcom,lpg-lut-size = <0x7e>;
					qcom,ramp-index = <0x00>;
					qcom,supported-sizes = <0x06 0x09>;
					reg = <0xb100 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
				};

				pwm@b200 {
					#pwm-cells = <0x02>;
					compatible = "qcom,qpnp-pwm";
					phandle = <0x123>;
					qcom,channel-id = <0x02>;
					qcom,lpg-lut-size = <0x7e>;
					qcom,ramp-index = <0x01>;
					qcom,supported-sizes = <0x06 0x09>;
					reg = <0xb200 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
				};

				pwm@b300 {
					#pwm-cells = <0x02>;
					compatible = "qcom,qpnp-pwm";
					phandle = <0x122>;
					qcom,channel-id = <0x03>;
					qcom,lpg-lut-size = <0x7e>;
					qcom,period = <0x5b8d80>;
					qcom,ramp-index = <0x02>;
					qcom,supported-sizes = <0x06 0x09>;
					reg = <0xb300 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";

					qcom,lpg {
						cell-index = <0x00>;
						label = "lpg";
						qcom,duty-percents = <0x01 0x0a 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0x0a 0x01>;
					};
				};

				pwm@b400 {
					#pwm-cells = <0x02>;
					compatible = "qcom,qpnp-pwm";
					phandle = <0x335>;
					qcom,channel-id = <0x04>;
					qcom,lpg-lut-size = <0x7e>;
					qcom,ramp-index = <0x03>;
					qcom,supported-sizes = <0x06 0x09>;
					reg = <0xb400 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
					status = "disabled";
				};

				qcom,leds@d000 {
					compatible = "qcom,leds-qpnp";
					label = "rgb";
					reg = <0xd000 0x100>;

					qcom,rgb_0 {
						label = "rgb";
						linux,name = "red";
						phandle = <0x336>;
						pwms = <0x122 0x00 0x00>;
						qcom,default-state = "off";
						qcom,duty-pcts = [3c 3c 3b 3a 3b 37 35 33 31 2e 2a 27 23 1f 1b 17 13 0e 09 05 00 00 00 00 00 00];
						qcom,id = <0x03>;
						qcom,idx-len = <0x1a>;
						qcom,max-current = <0x0c>;
						qcom,mode = "pwm";
						qcom,pwm-us = <0x3e8>;
						qcom,ramp-step-ms = <0x80>;
						qcom,start-idx = <0x00>;
						qcom,use-blink;
					};

					qcom,rgb_1 {
						label = "rgb";
						linux,name = "green";
						phandle = <0x337>;
						pwms = <0x123 0x00 0x00>;
						qcom,default-state = "off";
						qcom,id = <0x04>;
						qcom,max-current = <0x0c>;
						qcom,mode = "pwm";
						qcom,pwm-us = <0x3e8>;
					};

					qcom,rgb_2 {
						label = "rgb";
						linux,name = "blue";
						phandle = <0x338>;
						pwms = <0x124 0x00 0x00>;
						qcom,default-state = "off";
						qcom,id = <0x05>;
						qcom,max-current = <0x0c>;
						qcom,mode = "pwm";
						qcom,pwm-us = <0x3e8>;
					};
				};

				qcom,leds@d300 {
					compatible = "qcom,qpnp-flash-led-v2";
					interrupt-names = "led-fault-irq\0all-ramp-down-done-irq\0all-ramp-up-done-irq";
					interrupts = <0x03 0xd3 0x00 0x01 0x03 0xd3 0x03 0x01 0x03 0xd3 0x04 0x01>;
					label = "flash";
					phandle = <0x33a>;
					qcom,hdrm-auto-mode;
					qcom,isc-delay = <0xc0>;
					qcom,open-circuit-det;
					qcom,pmic-revid = <0x125>;
					qcom,short-circuit-det;
					qcom,thermal-derate-current = <0xc8 0x1f4 0x3e8>;
					qcom,thermal-derate-en;
					qcom,vph-droop-det;
					reg = <0xd300 0x100>;

					qcom,flash_0 {
						label = "flash";
						phandle = <0x25c>;
						qcom,current-ma = <0x384>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,duration-ms = <0x500>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x00>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:flash_0";
						qcom,max-current = <0x5dc>;
					};

					qcom,flash_1 {
						label = "flash";
						phandle = <0x25d>;
						qcom,current-ma = <0x384>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,duration-ms = <0x500>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x01>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:flash_1";
						qcom,max-current = <0x5dc>;
					};

					qcom,flash_2 {
						label = "flash";
						phandle = <0x33b>;
						qcom,current-ma = <0x5a>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,duration-ms = <0x500>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x02>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:flash_2";
						qcom,max-current = <0x64>;
					};

					qcom,flashlight_0 {
						label = "flashlight";
						qcom,id = <0x00>;
						qcom,led-name = "flashlight";
						qcom,switch-name = "led:switch_0";
						qcom,torch-name = "led:torch_0\0led:torch_1";
					};

					qcom,led_switch_0 {
						label = "switch";
						phandle = <0x260>;
						qcom,default-led-trigger = "switch0_trigger";
						qcom,led-mask = <0x03>;
						qcom,led-name = "led:switch_0";
					};

					qcom,led_switch_1 {
						label = "switch";
						phandle = <0x33d>;
						qcom,default-led-trigger = "switch1_trigger";
						qcom,led-mask = <0x04>;
						qcom,led-name = "led:switch_1";
					};

					qcom,torch_0 {
						label = "torch";
						phandle = <0x25e>;
						qcom,current-ma = <0x64>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x00>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:torch_0";
						qcom,max-current = <0x3e8>;
					};

					qcom,torch_1 {
						label = "torch";
						phandle = <0x25f>;
						qcom,current-ma = <0x64>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x01>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:torch_1";
						qcom,max-current = <0x3e8>;
					};

					qcom,torch_2 {
						label = "torch";
						phandle = <0x33c>;
						qcom,current-ma = <0x5a>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x02>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:torch_2";
						qcom,max-current = <0x96>;
					};
				};

				qcom,leds@d800 {
					compatible = "qcom,qpnp-wled";
					interrupt-names = "ovp-irq";
					interrupts = <0x03 0xd8 0x01 0x01>;
					linux,default-trigger = "bkl-trigger";
					linux,name = "wled";
					phandle = <0x339>;
					qcom,auto-calibration-enable;
					qcom,boost-duty-ns = <0x1a>;
					qcom,cons-sync-write-delay-us = <0x3e8>;
					qcom,dim-mode = "hybrid";
					qcom,en-cabc;
					qcom,fdbk-output = "auto";
					qcom,fs-curr-ua = <0x4e20>;
					qcom,hyb-thres = <0x271>;
					qcom,ilim-ma = <0x3ca>;
					qcom,led-strings-list = [00 01 02];
					qcom,loop-auto-gm-en;
					qcom,mod-freq-khz = <0x2580>;
					qcom,ovp-mv = <0x73a0>;
					qcom,pmic-revid = <0x125>;
					qcom,switch-freq-khz = <0x320>;
					qcom,sync-dly-us = <0x320>;
					qcom,vref-uv = <0x1f20c>;
					reg = <0xd800 0x100 0xd900 0x100>;
					reg-names = "qpnp-wled-ctrl-base\0qpnp-wled-sink-base";
					status = "disabled";
				};

				qpnp-labibb-regulator {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-labibb-regulator";
					phandle = <0x341>;
					qcom,pmic-revid = <0x125>;
					qcom,swire-control;
					status = "okay";

					qcom,ibb@dc00 {
						phandle = <0x24d>;
						qcom,qpnp-ibb-init-amoled-voltage = "\0=\t";
						qcom,qpnp-ibb-init-voltage = "\0=\t";
						qcom,qpnp-ibb-min-voltage = <0x155cc0>;
						qcom,qpnp-ibb-slew-rate = <0x1e8480>;
						qcom,qpnp-ibb-step-size = <0x186a0>;
						reg = <0xdc00 0x100>;
						reg-names = "ibb_reg";
						regulator-max-microvolt = <0x602160>;
						regulator-min-microvolt = "\0=\t";
						regulator-name = "ibb_reg";
					};

					qcom,lab@de00 {
						phandle = <0x24c>;
						qcom,notify-lab-vreg-ok-sts;
						qcom,qpnp-lab-init-amoled-voltage = <0x4630c0>;
						qcom,qpnp-lab-init-voltage = <0x4630c0>;
						qcom,qpnp-lab-min-voltage = <0x4630c0>;
						qcom,qpnp-lab-slew-rate = <0x1388>;
						qcom,qpnp-lab-step-size = <0x186a0>;
						reg = <0xde00 0x100>;
						reg-names = "lab";
						regulator-max-microvolt = <0x5d1420>;
						regulator-min-microvolt = <0x4630c0>;
						regulator-name = "lab_reg";
					};
				};

				qpnp-lcdb@ec00 {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-lcdb-regulator";
					interrupt-names = "sc-irq";
					interrupts = <0x03 0xec 0x01 0x01>;
					phandle = <0x33e>;
					qcom,pmic-revid = <0x125>;
					reg = <0xec00 0x100>;
					status = "disabled";

					ldo {
						label = "ldo";
						phandle = <0x33f>;
						qcom,ldo-ilim-ma = <0x104>;
						regulator-max-microvolt = <0x5b8d80>;
						regulator-min-microvolt = "\0=\t";
						regulator-name = "lcdb_ldo";
					};

					ncp {
						label = "ncp";
						phandle = <0x340>;
						qcom,ncp-ilim-ma = <0x104>;
						regulator-max-microvolt = <0x5b8d80>;
						regulator-min-microvolt = "\0=\t";
						regulator-name = "lcdb_ncp";
					};
				};

				qpnp-oledb@e000 {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-oledb-regulator";
					label = "oledb";
					phandle = <0x255>;
					qcom,ext-pin-control;
					qcom,oledb-default-voltage-mv = <0x1900>;
					qcom,pbs-client = <0x126>;
					qcom,pmic-revid = <0x125>;
					qcom,swire-control;
					reg = <0xe000 0x100>;
					regulator-max-microvolt = <0x7b98a0>;
					regulator-min-microvolt = <0x4c4b40>;
					regulator-name = "regulator-oledb";
					status = "okay";
				};
			};
		};

		qcom,sps {
			compatible = "qcom,msm_sps_4k";
			qcom,pipe-attr-ee;
		};

		qcom,sps-dma@0xc144000 {
			#dma-cells = <0x04>;
			compatible = "qcom,sps-dma";
			interrupts = <0x00 0xee 0x00>;
			phandle = <0x1b>;
			qcom,summing-threshold = <0x10>;
			reg = <0xc144000 0x1f000>;
		};

		qcom,sps-dma@0xc184000 {
			#dma-cells = <0x04>;
			compatible = "qcom,sps-dma";
			interrupts = <0x00 0xef 0x00>;
			phandle = <0x2e>;
			qcom,summing-threshold = <0x10>;
			reg = <0xc184000 0x1f000>;
		};

		qcom,system-stats {
			compatible = "qcom,system-stats";
			qcom,masters = "APSS\0MPSS\0ADSP\0CDSP\0TZ";
			qcom,rpm-code-ram = <0x245>;
			qcom,rpm-msg-ram = <0x244>;
		};

		qcom,venus@cce0000 {
			clock-names = "core_clk\0mnoc_ahb_clk\0iface_clk\0noc_axi_clk\0bus_clk";
			clocks = <0xb7 0xb6 0xb7 0xa9 0xb7 0xb4 0x3a 0x3c 0xb7 0xb5>;
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x114>;
			qcom,firmware-name = "venus";
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x00 0x4a380>;
			qcom,pas-id = <0x09>;
			qcom,proxy-clock-names = "core_clk\0mnoc_ahb_clk\0iface_clk\0noc_axi_clk\0bus_clk";
			qcom,proxy-reg-names = "vdd";
			qcom,proxy-timeout-ms = <0x64>;
			reg = <0xcce0000 0x4000>;
			status = "ok";
			vdd-supply = <0x113>;
		};

		qcom,vfe {
			compatible = "qcom,vfe";
			num_child = <0x02>;
		};

		qcom,vfe0@ca10000 {
			camss-vdd-supply = <0x183>;
			cell-index = <0x00>;
			clock-names = "mmssnoc_axi\0mnoc_ahb_clk\0bimc_smmu_ahb_clk\0bimc_smmu_axi_clk\0camss_ahb_clk\0camss_top_ahb_clk\0vfe_clk_src\0camss_vfe_clk\0camss_vfe_stream_clk\0camss_vfe_ahb_clk\0camss_vfe_vbif_ahb_clk\0camss_vfe_vbif_axi_clk\0camss_csi_vfe_clk";
			clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x57 0xb7 0x58 0xb7 0x59 0xb7 0x87 0xb7 0xbb 0xb7 0x89 0xb7 0x8a 0xb7 0x88 0xb7 0x8e 0xb7 0x8f 0xb7 0x77>;
			compatible = "qcom,vfe48";
			ds-entries = <0x11>;
			ds-regs = <0x424 0x428 0x42c 0x430 0x434 0x438 0x43c 0x440 0x444 0x448 0x44c 0x450 0x454 0x458 0x45c 0x460 0x464>;
			ds-settings = <0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0x110>;
			interrupt-names = "vfe";
			interrupts = <0x00 0x13a 0x00>;
			phandle = <0x37f>;
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x18148d00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x22551000 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,msm-bus,name = "msm_camera_vfe";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1d 0x200 0x00 0x00 0x1d 0x200 0x5f5e100 0x5f5e100>;
			qcom,msm-bus-vector-dyn-vote;
			qcom,vdd-names = "vdd\0camss-vdd\0smmu-vdd";
			qos-entries = <0x08>;
			qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418 0x41c 0x420>;
			qos-settings = <0xaaa5aaa5 0xaaa5aaa5 0xaaa5aaa5 0xaa55aaa5 0xaa55aa55 0xaa55aa55 0xaa55aa55 0x5aa55>;
			reg = <0xca10000 0x4000 0xca40000 0x3000 0x7801a4 0x08>;
			reg-names = "vfe\0vfe_vbif\0vfe_fuse";
			smmu-vdd-supply = <0x182>;
			status = "ok";
			vbif-entries = <0x03>;
			vbif-regs = <0x124 0xac 0xd0>;
			vbif-settings = <0x03 0x40 0x1010>;
			vdd-supply = <0x227>;
		};

		qcom,vfe1@ca14000 {
			camss-vdd-supply = <0x183>;
			cell-index = <0x01>;
			clock-names = "mmssnoc_axi\0mnoc_ahb_clk\0bimc_smmu_ahb_clk\0bimc_smmu_axi_clk\0camss_ahb_clk\0camss_top_ahb_clk\0vfe_clk_src\0camss_vfe_clk\0camss_vfe_stream_clk\0camss_vfe_ahb_clk\0camss_vfe_vbif_ahb_clk\0camss_vfe_vbif_axi_clk\0camss_csi_vfe_clk";
			clocks = <0x3a 0x3c 0xb7 0xa9 0xb7 0x57 0xb7 0x58 0xb7 0x59 0xb7 0x87 0xb7 0xbc 0xb7 0x8c 0xb7 0x8d 0xb7 0x8b 0xb7 0x8e 0xb7 0x8f 0xb7 0x78>;
			compatible = "qcom,vfe48";
			ds-entries = <0x11>;
			ds-regs = <0x424 0x428 0x42c 0x430 0x434 0x438 0x43c 0x440 0x444 0x448 0x44c 0x450 0x454 0x458 0x45c 0x460 0x464>;
			ds-settings = <0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0x110>;
			interrupt-names = "vfe";
			interrupts = <0x00 0x13b 0x00>;
			phandle = <0x380>;
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x18148d00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x22551000 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,msm-bus,name = "msm_camera_vfe";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1d 0x200 0x00 0x00 0x1d 0x200 0x5f5e100 0x5f5e100>;
			qcom,msm-bus-vector-dyn-vote;
			qcom,vdd-names = "vdd\0camss-vdd\0smmu-vdd";
			qos-entries = <0x08>;
			qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418 0x41c 0x420>;
			qos-settings = <0xaaa5aaa5 0xaaa5aaa5 0xaaa5aaa5 0xaa55aaa5 0xaa55aa55 0xaa55aa55 0xaa55aa55 0x5aa55>;
			reg = <0xca14000 0x4000 0xca40000 0x3000 0x7801a4 0x08>;
			reg-names = "vfe\0vfe_vbif\0vfe_fuse";
			smmu-vdd-supply = <0x182>;
			status = "ok";
			vbif-entries = <0x03>;
			vbif-regs = <0x124 0xac 0xd0>;
			vbif-settings = <0x03 0x40 0x1010>;
			vdd-supply = <0x228>;
		};

		qcom,vidc@cc00000 {
			clock-names = "gcc_mmss_sys_noc_axi_clk\0mmssnoc_axi_clk\0mmss_throttle_video_axi_clk\0mmss_mnoc_ahb_clk\0mmss_bimc_smmu_ahb_clk\0mmss_bimc_smmu_axi_clk\0mmss_video_core_clk\0mmss_video_ahb_clk\0mmss_video_axi_clk\0mmss_video_core0_clk";
			clocks = <0x1c 0x4c 0x3a 0x3c 0xb7 0xb2 0xb7 0xa9 0xb7 0x57 0xb7 0x58 0xb7 0xb6 0xb7 0xb4 0xb7 0xb5 0xb7 0xb7>;
			compatible = "qcom,msm-vidc";
			interrupts = <0x00 0x11f 0x04>;
			phandle = <0x386>;
			qcom,allowed-clock-rates = <0x1ee62800 0x1a524800 0x18148d00 0x1312d000 0x100da650 0x7f27450>;
			qcom,clock-configs = <0x00 0x00 0x00 0x00 0x00 0x00 0x03 0x00 0x02 0x03>;
			qcom,dcvs-limit = <0x7e90 0x1e 0x7e90 0x18>;
			qcom,dcvs-tbl = <0xdb240 0xbf400 0xef100 0x3f00000c 0xc7380 0xb34c0 0xca800 0xc000000 0xdb240 0xdb240 0xef100 0x4000004>;
			qcom,firmware-name = "venus";
			qcom,hfi = "venus";
			qcom,hfi-version = "3xx";
			qcom,max-hw-load = <0xfd200>;
			qcom,max-secure-instances = <0x05>;
			qcom,never-unload-fw;
			qcom,reg-presets = <0x80010 0x1f001f 0x80018 0x156 0x8001c 0x156>;
			qcom,sw-power-collapse;
			reg = <0xcc00000 0x100000>;
			smmu-vdd-supply = <0x182>;
			status = "ok";
			venus-core0-supply = <0x246>;
			venus-supply = <0x113>;

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x01 0x01>;
				qcom,bus-slave = <0x200>;
			};

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x01>;
				qcom,bus-range-kbps = <0x01 0x01>;
				qcom,bus-slave = <0x254>;
			};

			firmware_cb {
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1ab 0x580 0x1ab 0x586>;
				qcom,fw-context-bank;
			};

			non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1ab 0x400 0x1ab 0x401 0x1ab 0x40a 0x1ab 0x407 0x1ab 0x40e 0x1ab 0x40f 0x1ab 0x408 0x1ab 0x409 0x1ab 0x40b 0x1ab 0x40c 0x1ab 0x40d 0x1ab 0x410 0x1ab 0x421 0x1ab 0x428 0x1ab 0x429 0x1ab 0x42b 0x1ab 0x42c 0x1ab 0x42d 0x1ab 0x411 0x1ab 0x431>;
				label = "venus_ns";
				virtual-addr-pool = <0x79000000 0x60000000>;
			};

			qcom,clock-freq-tbl {

				qcom,profile-dec {
					qcom,codec-mask = <0xf3ffffff>;
					qcom,cycles-per-mb = <0x163>;
				};

				qcom,profile-enc {
					qcom,codec-mask = <0x55555555>;
					qcom,cycles-per-mb = <0x3a3>;
					qcom,low-power-mode-factor = <0x8206>;
				};

				qcom,profile-hevcdec {
					qcom,codec-mask = <0xc000000>;
					qcom,cycles-per-mb = <0x190>;
				};
			};

			secure_bitstream_cb {
				buffer-types = <0x241>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1ab 0x500 0x1ab 0x502 0x1ab 0x509 0x1ab 0x50a 0x1ab 0x50b 0x1ab 0x50e 0x1ab 0x526 0x1ab 0x529 0x1ab 0x52b>;
				label = "venus_sec_bitstream";
				qcom,secure-context-bank;
				virtual-addr-pool = <0x51000000 0x28000000>;
			};

			secure_non_pixel_cb {
				buffer-types = <0x480>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1ab 0x505 0x1ab 0x507 0x1ab 0x508 0x1ab 0x50d 0x1ab 0x50f 0x1ab 0x525 0x1ab 0x528 0x1ab 0x52d 0x1ab 0x540>;
				label = "venus_sec_non_pixel";
				phandle = <0x388>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x28000000>;
			};

			secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1ab 0x504 0x1ab 0x50c 0x1ab 0x510 0x1ab 0x52c>;
				label = "venus_sec_pixel";
				phandle = <0x387>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x29000000 0x28000000>;
			};

			venus-ddr-gov {
				compatible = "qcom,msm-vidc,governor,table";
				status = "ok";

				qcom,bus-freq-table {

					qcom,profile-dec {
						qcom,codec-mask = <0xffffffff>;
						qcom,load-busfreq-tbl = <0xef100 0x241648 0xd2f00 0x1e2e90 0x77880 0x1149c8 0x69780 0xf2ad0 0x3bc40 0x8d9a0 0x34bc0 0x7a508 0x1a5e0 0x3e418 0x00 0x00>;
					};

					qcom,profile-dec-ubwc {
						qcom,codec-mask = <0xffffffff>;
						qcom,load-busfreq-tbl = <0xef100 0x1cdea0 0xd2f00 0x17b650 0x77880 0xda818 0x69780 0xbeac8 0x3bc40 0x704e0 0x34bc0 0x497c8 0x1a5e0 0x31510 0x00 0x00>;
						qcom,ubwc-mode;
					};

					qcom,profile-dec-ubwc-10bit {
						qcom,codec-mask = <0xffffffff>;
						qcom,load-busfreq-tbl = <0xef100 0x255400 0xd2f00 0x202c00 0x77880 0x126c00 0x69780 0x102800 0x3bc40 0x96800 0x34bc0 0x82800 0x1a5e0 0x42400 0x00 0x00>;
						qcom,ubwc-10bit;
					};

					qcom,profile-enc {
						qcom,codec-mask = <0x55555555>;
						qcom,load-busfreq-tbl = <0xef100 0xfee20 0xd2f00 0xd88d8 0x77880 0xa2990 0x69780 0x8d1d0 0x3bc40 0x54790 0x34bc0 0x47888 0x1a5e0 0x24dd8 0x00 0x00>;
					};
				};
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-governor = "venus-ddr-gov";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x3e8 0x241648>;
				qcom,bus-slave = <0x200>;
			};
		};

		qcom,wcd-dsp-glink {
			compatible = "qcom,wcd-dsp-glink";
			phandle = <0x369>;
		};

		qcom,wcd-dsp-mgr {
			compatible = "qcom,wcd-dsp-mgr";
			phandle = <0x368>;
			qcom,img-filename = "cpe_9340";
			qcom,wdsp-components = <0x1ac 0x00 0x1ad 0x01 0x1ae 0x02>;
		};

		qcom,wdt@17817000 {
			compatible = "qcom,msm-watchdog";
			interrupts = <0x00 0x03 0x00 0x00 0x04 0x00>;
			phandle = <0x2fa>;
			qcom,bark-time = <0x2af8>;
			qcom,ipi-ping;
			qcom,pet-time = <0x2710>;
			qcom,scandump-size = <0x40000>;
			qcom,wakeup-enable;
			reg = <0x17817000 0x1000>;
			reg-names = "wdt-base";
		};

		qcrypto@1de0000 {
			clock-names = "core_clk_src\0core_clk\0iface_clk\0bus_clk";
			clocks = <0x3a 0x4a 0x3a 0x4a 0x3a 0x4a 0x3a 0x4a>;
			compatible = "qcom,qcrypto";
			interrupts = <0x00 0xce 0x00>;
			phandle = <0x344>;
			qcom,bam-ee = <0x00>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-hw-shared;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00 0x37 0x200 0x60180 0x60180>;
			qcom,use-sw-aead-algo;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-hmac-algo;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
		};

		qpdi@1fc1000 {
			compatible = "qcom,coresight-qpdi";
			coresight-name = "coresight-qpdi";
			phandle = <0x2d3>;
			qcom,vdd-current-level = <0x3a98 0xdbba0>;
			qcom,vdd-io-current-level = <0xc8 0x55f0>;
			qcom,vdd-io-voltage-level = <0x1b7740 0x2d0370>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d0370>;
			reg = <0x1fc1000 0x04>;
			reg-names = "qpdi-base";
			vdd-io-supply = <0x93>;
			vdd-supply = <0x92>;
		};

		qrng@793000 {
			clock-names = "iface_clk";
			clocks = <0x1c 0x54>;
			compatible = "qcom,msm-rng";
			phandle = <0x346>;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x26a 0x00 0x00 0x01 0x26a 0x00 0x320>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			reg = <0x793000 0x1000>;
		};

		qseecom@86d00000 {
			clock-names = "core_clk_src\0core_clk\0iface_clk\0bus_clk";
			clocks = <0x3a 0x4b 0x3a 0x4b 0x3a 0x4b 0x3a 0x4b>;
			compatible = "qcom,qseecom";
			phandle = <0x342>;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,fde-key-size;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,msm-bus,name = "qseecom-noc";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00 0x37 0x200 0x30d40 0x61a80 0x37 0x200 0x493e0 0xc3500 0x37 0x200 0x61a80 0xf4240>;
			qcom,no-clock-support;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,qsee-reentrancy-support = <0x02>;
			qcom,support-fde;
			reg = <0x86d00000 0x2200000>;
			reg-names = "secapp-region";
		};

		qusb@c012000 {
			clock-names = "ref_clk_src\0ref_clk\0cfg_ahb_clk";
			clocks = <0x3a 0x2e 0x1c 0x57 0x1c 0x71>;
			compatible = "qcom,qusb2phy";
			phandle = <0x11c>;
			phy_type = "utmi";
			qcom,major-rev = <0x01>;
			qcom,phy-clk-scheme = "cml";
			qcom,qusb-phy-init-seq = <0xf8 0x80 0xb3 0x84 0x83 0x88 0xc7 0x8c 0x30 0x08 0x79 0x0c 0x21 0x10 0x14 0x9c 0x9f 0x1c 0x00 0x18>;
			qcom,tune2-efuse-bit-pos = <0x19>;
			qcom,tune2-efuse-num-bits = <0x04>;
			qcom,vdd-voltage-level = <0x00 0xe1d48 0xe1d48>;
			reg = <0xc012000 0x180 0x1fcb24c 0x04 0x780240 0x04 0x188018 0x04>;
			reg-names = "qusb_phy_base\0tcsr_clamp_dig_n_1p8\0tune2_efuse_addr\0ref_clk_addr";
			reset-names = "phy_reset";
			resets = <0x1c 0x00>;
			vdd-supply = <0x189>;
			vdda18-supply = <0xf7>;
			vdda33-supply = <0x11d>;
		};

		qusb@c014000 {
			clock-names = "cfg_ahb_clk\0ref_clk\0ref_clk_src";
			clocks = <0x1c 0x71 0x1c 0x58 0x3a 0x2e>;
			compatible = "qcom,qusb2phy";
			phandle = <0x195>;
			phy_type = "utmi";
			qcom,hold-reset;
			qcom,major-rev = <0x01>;
			qcom,phy-clk-scheme = "cml";
			qcom,qusb-phy-init-seq = <0xf8 0x80 0xb3 0x84 0x83 0x88 0xc0 0x8c 0x30 0x08 0x79 0x0c 0x21 0x10 0x14 0x9c 0x9f 0x1c 0x00 0x18>;
			qcom,vdd-voltage-level = <0x00 0xe1d48 0xe1d48>;
			reg = <0xc014000 0x180 0x188014 0x04>;
			reg-names = "qusb_phy_base\0ref_clk_addr";
			reset-names = "phy_reset";
			resets = <0x1c 0x01>;
			vdd-supply = <0x189>;
			vdda18-supply = <0xf7>;
			vdda33-supply = <0x11d>;
		};

		regulator@01fcf004 {
			compatible = "qcom,mem-acc-regulator";
			phandle = <0x17f>;
			qcom,acc-sel-l1-bit-pos = <0x00>;
			qcom,acc-sel-l1-bit-size = <0x01>;
			qcom,corner-acc-map = <0x01 0x00>;
			reg = <0x1fcf004 0x04>;
			reg-names = "acc-sel-l1";
			regulator-max-microvolt = <0x02>;
			regulator-min-microvolt = <0x01>;
			regulator-name = "gfx_mem_acc_corner";
		};

		replicator@6046000 {
			arm,primecell-periphid = <0x3b909>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator";
			phandle = <0x2a3>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x6a>;
						remote-endpoint = <0x6b>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x6d>;
						remote-endpoint = <0x6c>;
						slave-mode;
					};
				};
			};
		};

		restart@10ac000 {
			compatible = "qcom,pshold";
			reg = <0x10ac000 0x04 0x1fd3000 0x04>;
			reg-names = "pshold-base\0tcsr-boot-misc-detect";
		};

		rpm-memory@0x778000 {
			compatible = "qcom,rpm-code-ram";
			phandle = <0x245>;
			reg = <0x778000 0x5000>;
		};

		rpm_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-rpm-etm0";
			qcom,inst-id = <0x04>;

			port {

				endpoint {
					phandle = <0x75>;
					remote-endpoint = <0xba>;
				};
			};
		};

		sdcc1ice@c0c8000 {
			clock-names = "ice_core_clk_src\0ice_core_clk\0bus_clk\0iface_clk";
			clocks = <0x1c 0xa7 0x1c 0x5c 0x1c 0x5b 0x1c 0x5a>;
			compatible = "qcom,ice";
			phandle = <0x197>;
			qcom,bus-vector-names = "MIN\0MAX";
			qcom,enable-ice-clk;
			qcom,instance-type = "sdcc";
			qcom,msm-bus,name = "sdcc_ice_noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x00 0x00 0x4e 0x200 0x3e8 0x00>;
			qcom,op-freq-hz = <0x11e1a300 0x00 0x00 0x00>;
			reg = <0xc0c8000 0x8000>;
		};

		sdhci@c084000 {
			#address-cells = <0x00>;
			#interrupt-cells = <0x01>;
			cd-gpios = <0x1d 0x36 0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x5d 0x1c 0x5e>;
			compatible = "qcom,sdhci-msm-v5";
			interrupt-map = <0x00 0x01 0x00 0x00 0x7d 0x00 0x01 0x01 0x00 0x00 0xdd 0x00 0x02 0x1d 0x36 0x00>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "hc_irq\0pwr_irq\0status_irq";
			interrupt-parent = <0x1a8>;
			interrupts = <0x00 0x01 0x02>;
			phandle = <0x1a8>;
			pinctrl-0 = <0x1a0 0x1a1 0x1a2 0x1a3>;
			pinctrl-1 = <0x1a4 0x1a5 0x1a6 0x1a7>;
			pinctrl-names = "active\0sleep";
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
			qcom,bus-speed-mode = "SDR12\0SDR25\0SDR50\0DDR50\0SDR104";
			qcom,bus-width = <0x04>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200>;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x00 0x00 0x01 0x260 0x00 0x00 0x51 0x200 0x416 0x640 0x01 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x13880 0x01 0x260 0x13880 0x13880 0x51 0x200 0xff50 0x186a0 0x01 0x260 0x186a0 0x186a0 0x51 0x200 0x1fe9e 0x30d40 0x01 0x260 0x208c8 0x208c8 0x51 0x200 0x3fd3e 0x30d40 0x01 0x260 0x249f0 0x249f0 0x51 0x200 0x3fd3e 0x61a80 0x01 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x01 0x260 0x146cc2 0x3e8000>;
			qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
			qcom,pm-qos-irq-latency = <0x2b 0x206>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-legacy-latency-us = <0x2b 0x206 0x28 0x206>;
			qcom,vdd-current-level = <0x3a98 0xc3500>;
			qcom,vdd-io-current-level = <0xc8 0x55f0>;
			qcom,vdd-io-voltage-level = <0x1b7740 0x2d0370>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d0370>;
			reg = <0xc084000 0x1000>;
			reg-names = "hc_mem";
			status = "ok";
			vdd-io-supply = <0x93>;
			vdd-supply = <0x92>;
		};

		sdhci@c0c4000 {
			clock-names = "iface_clk\0core_clk\0ice_core_clk";
			clocks = <0x1c 0x5a 0x1c 0x5b 0x1c 0x5c>;
			compatible = "qcom,sdhci-msm-v5";
			interrupt-names = "hc_irq\0pwr_irq";
			interrupts = <0x00 0x6e 0x00 0x00 0x70 0x00>;
			phandle = <0x367>;
			pinctrl-0 = <0x198 0x199 0x19a 0x19b>;
			pinctrl-1 = <0x19c 0x19d 0x19e 0x19f>;
			pinctrl-names = "active\0sleep";
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0x17d78400 0xffffffff>;
			qcom,bus-speed-mode = "HS400_1p8v\0HS200_1p8v\0DDR_1p8v";
			qcom,bus-width = <0x08>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,ice-clk-rates = <0x11e1a300 0x47868c0>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x09>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x00 0x00 0x01 0x25e 0x00 0x00 0x4e 0x200 0x416 0x640 0x01 0x25e 0x640 0x640 0x4e 0x200 0xcc3e 0x13880 0x01 0x25e 0x13880 0x13880 0x4e 0x200 0xff50 0x186a0 0x01 0x25e 0x186a0 0x186a0 0x4e 0x200 0x1fe9e 0x30d40 0x01 0x25e 0x208c8 0x208c8 0x4e 0x200 0x1fe9e 0x30d40 0x01 0x25e 0x249f0 0x249f0 0x4e 0x200 0x3fd3e 0x61a80 0x01 0x25e 0x493e0 0x493e0 0x4e 0x200 0x3fd3e 0x61a80 0x01 0x25e 0x493e0 0x493e0 0x4e 0x200 0x146cc2 0x3e8000 0x01 0x25e 0x146cc2 0x3e8000>;
			qcom,nonremovable;
			qcom,pm-qos-cmdq-latency-us = <0x2b 0x206 0x28 0x206>;
			qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
			qcom,pm-qos-irq-latency = <0x2b 0x206>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-legacy-latency-us = <0x2b 0x206 0x28 0x206>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			qcom,vdd-current-level = <0xc8 0x8b290>;
			qcom,vdd-io-always-on;
			qcom,vdd-io-current-level = <0xc8 0x4f588>;
			qcom,vdd-io-lpm-sup;
			qcom,vdd-io-voltage-level = <0x1b7740 0x1b7740>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d0370>;
			reg = <0xc0c4000 0x1000 0xc0c5000 0x1000>;
			reg-names = "hc_mem\0cmdq_mem";
			sdhc-msm-crypto = <0x197>;
			status = "ok";
			vdd-io-supply = <0x18f>;
			vdd-supply = <0x18e>;
		};

		sdw_clk_data_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			phandle = <0x378>;
			status = "disabled";
		};

		serial@0c170000 {
			clock-names = "core\0iface";
			clocks = <0x1c 0x2d 0x1c 0x23>;
			compatible = "qcom,msm-uartdm-v1.4\0qcom,msm-uartdm";
			interrupts = <0x00 0x6c 0x00>;
			phandle = <0x2fb>;
			pinctrl-0 = <0xdc>;
			pinctrl-names = "default";
			reg = <0xc170000 0x1000>;
			status = "ok";
		};

		serial@0c1b0000 {
			clock-names = "core\0iface";
			clocks = <0x1c 0x38 0x1c 0x2e>;
			compatible = "qcom,msm-uartdm-v1.4\0qcom,msm-uartdm";
			interrupts = <0x00 0x72 0x00>;
			phandle = <0x2fc>;
			reg = <0xc1b0000 0x1000>;
			status = "disabled";
		};

		slim@151c0000 {
			cell-index = <0x01>;
			compatible = "qcom,slim-ngd";
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			interrupts = <0x00 0xa3 0x00 0x00 0xa4 0x00>;
			phandle = <0x2fd>;
			qcom,apps-ch-pipes = <0x7e0000>;
			qcom,ea-pc = <0x260>;
			reg = <0x151c0000 0x2c000 0x15184000 0x2a000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";
			status = "okay";

			msm_dai_slim {
				compatible = "qcom,msm-dai-slim";
				elemental-addr = [ff ff ff fe 17 02];
				phandle = <0x302>;
			};

			tasha_codec {
				cdc-vdd-mic-bias-supply = <0xe0>;
				clock-names = "wcd_clk\0wcd_native_clk";
				clocks = <0xdf 0x00 0xdf 0x03>;
				compatible = "qcom,tasha-slim-pgd";
				elemental-addr = [00 01 a0 01 17 02];
				interrupt-parent = <0xdd>;
				interrupts = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e>;
				phandle = <0x2fe>;
				qcom,cdc-dmic-sample-rate = "\0I>";
				qcom,cdc-mad-dmic-rate = <0x927c0>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-micbias1-mv = <0x708>;
				qcom,cdc-micbias2-mv = <0x708>;
				qcom,cdc-micbias3-mv = <0x708>;
				qcom,cdc-micbias4-mv = <0x708>;
				qcom,cdc-slim-ifd = "tasha-slim-ifd";
				qcom,cdc-slim-ifd-elemental-addr = [00 00 a0 01 17 02];
				qcom,cdc-static-supplies = "cdc-vdd-mic-bias";
				qcom,cdc-vdd-mic-bias-current = <0x76c0>;
				qcom,cdc-vdd-mic-bias-voltage = <0x325aa0 0x325aa0>;
				qcom,wcd-rst-gpio-node = <0xde>;

				msm_cdc_pinctrll {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0xe5>;
					pinctrl-0 = <0xe1>;
					pinctrl-1 = <0xe2>;
					pinctrl-names = "aud_active\0aud_sleep";
				};

				msm_cdc_pinctrlr {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0xe6>;
					pinctrl-0 = <0xe3>;
					pinctrl-1 = <0xe4>;
					pinctrl-names = "aud_active\0aud_sleep";
				};

				swr_master {
					#address-cells = <0x02>;
					#size-cells = <0x00>;
					compatible = "qcom,swr-wcd";

					wsa881x@20170211 {
						compatible = "qcom,wsa881x";
						phandle = <0x1ec>;
						qcom,spkr-sd-n-node = <0xe5>;
						reg = <0x00 0x20170211>;
					};

					wsa881x@20170212 {
						compatible = "qcom,wsa881x";
						phandle = <0x2ff>;
						qcom,spkr-sd-n-node = <0xe6>;
						reg = <0x00 0x20170212>;
					};

					wsa881x@21170213 {
						compatible = "qcom,wsa881x";
						phandle = <0x1ed>;
						qcom,spkr-sd-n-node = <0xe5>;
						reg = <0x00 0x21170213>;
					};

					wsa881x@21170214 {
						compatible = "qcom,wsa881x";
						phandle = <0x300>;
						qcom,spkr-sd-n-node = <0xe6>;
						reg = <0x00 0x21170214>;
					};
				};
			};

			tavil_codec {
				cdc-vdd-mic-bias-supply = <0xe0>;
				clock-names = "wcd_clk";
				clocks = <0xe7 0x00>;
				compatible = "qcom,tavil-slim-pgd";
				elemental-addr = [00 01 50 02 17 02];
				interrupt-parent = <0xdd>;
				interrupts = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
				phandle = <0x1ac>;
				qcom,cdc-dmic-sample-rate = "\0I>";
				qcom,cdc-mad-dmic-rate = <0x927c0>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-micbias1-mv = <0x708>;
				qcom,cdc-micbias2-mv = <0x708>;
				qcom,cdc-micbias3-mv = <0x708>;
				qcom,cdc-micbias4-mv = <0x708>;
				qcom,cdc-slim-ifd = "tavil-slim-ifd";
				qcom,cdc-slim-ifd-elemental-addr = [00 00 50 02 17 02];
				qcom,cdc-static-supplies = "cdc-vdd-mic-bias";
				qcom,cdc-vdd-mic-bias-current = <0x76c0>;
				qcom,cdc-vdd-mic-bias-voltage = <0x325aa0 0x325aa0>;
				qcom,wcd-rst-gpio-node = <0xde>;
				qcom,wdsp-cmpnt-dev-name = "tavil_codec";

				msm_cdc_pinctrl_hph_en0 {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x1ef>;
					pinctrl-0 = <0xee>;
					pinctrl-1 = <0xef>;
					pinctrl-names = "aud_active\0aud_sleep";
				};

				msm_cdc_pinctrl_hph_en1 {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x1f0>;
					pinctrl-0 = <0xf0>;
					pinctrl-1 = <0xf1>;
					pinctrl-names = "aud_active\0aud_sleep";
				};

				msm_cdc_pinctrl_us_euro_sw {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x1ee>;
					pinctrl-0 = <0xec>;
					pinctrl-1 = <0xed>;
					pinctrl-names = "aud_active\0aud_sleep";
				};

				msm_cdc_pinctrll {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0xf2>;
					pinctrl-0 = <0xe8>;
					pinctrl-1 = <0xe9>;
					pinctrl-names = "aud_active\0aud_sleep";
				};

				msm_cdc_pinctrlr {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0xf3>;
					pinctrl-0 = <0xea>;
					pinctrl-1 = <0xeb>;
					pinctrl-names = "aud_active\0aud_sleep";
				};

				swr_master {
					#address-cells = <0x02>;
					#size-cells = <0x00>;
					compatible = "qcom,swr-wcd";

					wsa881x@20170211 {
						compatible = "qcom,wsa881x";
						phandle = <0x1f1>;
						qcom,spkr-sd-n-node = <0xf2>;
						reg = <0x00 0x20170211>;
					};

					wsa881x@20170212 {
						compatible = "qcom,wsa881x";
						phandle = <0x1f2>;
						qcom,spkr-sd-n-node = <0xf3>;
						reg = <0x00 0x20170212>;
					};

					wsa881x@21170213 {
						compatible = "qcom,wsa881x";
						phandle = <0x1f3>;
						qcom,spkr-sd-n-node = <0xf2>;
						reg = <0x00 0x21170213>;
					};

					wsa881x@21170214 {
						compatible = "qcom,wsa881x";
						phandle = <0x1f4>;
						qcom,spkr-sd-n-node = <0xf3>;
						reg = <0x00 0x21170214>;
					};
				};

				wcd_pinctrl@5 {
					#gpio-cells = <0x02>;
					compatible = "qcom,wcd-pinctrl";
					gpio-controller;
					phandle = <0x301>;
					qcom,num-gpios = <0x05>;

					hph_en0_wcd_active {
						phandle = <0xee>;

						config {
							output-high;
							pins = "gpio4";
						};

						mux {
							pins = "gpio4";
						};
					};

					hph_en0_wcd_sleep {
						phandle = <0xef>;

						config {
							output-low;
							pins = "gpio4";
						};

						mux {
							pins = "gpio4";
						};
					};

					hph_en1_wcd_active {
						phandle = <0xf0>;

						config {
							output-high;
							pins = "gpio5";
						};

						mux {
							pins = "gpio5";
						};
					};

					hph_en1_wcd_sleep {
						phandle = <0xf1>;

						config {
							output-low;
							pins = "gpio5";
						};

						mux {
							pins = "gpio5";
						};
					};

					spkr_1_wcd_en_active {
						phandle = <0xe8>;

						config {
							output-high;
							pins = "gpio2";
						};

						mux {
							pins = "gpio2";
						};
					};

					spkr_1_wcd_en_sleep {
						phandle = <0xe9>;

						config {
							input-enable;
							pins = "gpio2";
						};

						mux {
							pins = "gpio2";
						};
					};

					spkr_2_sd_n_active {
						phandle = <0xea>;

						config {
							output-high;
							pins = "gpio3";
						};

						mux {
							pins = "gpio3";
						};
					};

					spkr_2_sd_n_sleep {
						phandle = <0xeb>;

						config {
							input-enable;
							pins = "gpio3";
						};

						mux {
							pins = "gpio3";
						};
					};

					us_euro_sw_wcd_active {
						phandle = <0xec>;

						config {
							output-high;
							pins = "gpio1";
						};

						mux {
							pins = "gpio1";
						};
					};

					us_euro_sw_wcd_sleep {
						phandle = <0xed>;

						config {
							output-low;
							pins = "gpio1";
						};

						mux {
							pins = "gpio1";
						};
					};
				};

				wcd_spi {
					compatible = "qcom,wcd-spi-v2";
					phandle = <0x1ad>;
					qcom,chip-select = <0x00>;
					qcom,master-bus-num = <0x07>;
					qcom,max-frequency = <0x16e3600>;
					qcom,mem-base-addr = <0x100000>;
				};
			};
		};

		slim@15240000 {
			cell-index = <0x03>;
			compatible = "qcom,slim-ngd";
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			interrupts = <0x00 0x123 0x00 0x00 0x124 0x00>;
			phandle = <0x303>;
			qcom,apps-ch-pipes = <0x1800>;
			reg = <0x15240000 0x2c000 0x15204000 0x20000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				phandle = <0x304>;
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
			};
		};

		sound {
			asoc-codec = <0x1ea 0x206 0x207 0x208 0x1eb>;
			asoc-codec-names = "msm-stub-codec.1\0msm-dig-codec\0analog-codec\0msm_sdw_codec\0msm-ext-disp-audio-codec-rx";
			asoc-cpu = <0x1be 0x1bf 0x1c0 0x1c1 0x1c2 0x200 0x201 0x202 0x203 0x204 0x205 0x1c3 0x1c4 0x1c5 0x1c6 0x1d2 0x1d3 0x1d4 0x1d5 0x1d6 0x1d7 0x1d8 0x1d9 0x1dc 0x1dd 0x1de 0x1df 0x1e0 0x1e1 0x1e2 0x1e3 0x1e4 0x1e5 0x1e6 0x1e7 0x1e8 0x1e9>;
			asoc-cpu-names = "msm-dai-q6-dp.24608\0msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-mi2s.7\0msm-dai-q6-mi2s.8\0msm-dai-q6-mi2s.9\0msm-dai-q6-mi2s.10\0msm-dai-q6-mi2s.11\0msm-dai-q6-mi2s.12\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-dev.16401\0msm-dai-q6-dev.16400\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913";
			asoc-platform = <0x1af 0x1b0 0x1b1 0x1b2 0x1b3 0x1b4 0x1b5 0x1b6 0x1b7 0x1b8 0x1b9 0x1bb 0x1bc>;
			asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-compr-dsp\0msm-pcm-dsp-noirq";
			compatible = "qcom,sdm660-asoc-snd";
			phandle = <0x373>;
			pinctrl-0 = <0x1f8 0x1f9 0x1fa 0x1fb>;
			pinctrl-1 = <0x1fc 0x1fd 0x1fe 0x1ff>;
			pinctrl-names = "pri_i2s_active\0pri_i2s_sleep";
			qcom,audio-routing = "RX_BIAS\0INT_MCLK0\0SPK_RX_BIAS\0INT_MCLK0\0INT_LDO_H\0INT_MCLK0\0RX_I2S_CLK\0INT_MCLK0\0TX_I2S_CLK\0INT_MCLK0\0MIC BIAS External\0Handset Mic\0MIC BIAS External2\0Headset Mic\0MIC BIAS External\0Secondary Mic\0AMIC1\0MIC BIAS External\0AMIC2\0MIC BIAS External2\0AMIC3\0MIC BIAS External\0DMIC1\0MIC BIAS External\0MIC BIAS External\0Digital Mic1\0DMIC2\0MIC BIAS External\0MIC BIAS External\0Digital Mic2\0DMIC3\0MIC BIAS External\0MIC BIAS External\0Digital Mic3\0DMIC4\0MIC BIAS External\0MIC BIAS External\0Digital Mic4\0SpkrLeft IN\0SPK1 OUT\0SpkrRight IN\0SPK2 OUT\0PDM_IN_RX1\0PDM_OUT_RX1\0PDM_IN_RX2\0PDM_OUT_RX2\0PDM_IN_RX3\0PDM_OUT_RX3\0ADC1_IN\0ADC1_OUT\0ADC2_IN\0ADC2_OUT\0ADC3_IN\0ADC3_OUT";
			qcom,auxpcm-audio-intf;
			qcom,cdc-comp-gpios = <0x1f6>;
			qcom,cdc-dmic-gpios = <0x1f7>;
			qcom,cdc-pdm-gpios = <0x1f5>;
			qcom,ext-disp-audio-rx;
			qcom,mi2s-audio-intf;
			qcom,model = "sdm660-snd-card";
			qcom,msm-hs-micbias-type = "external";
			qcom,msm-mbhc-gnd-swh = <0x01>;
			qcom,msm-mbhc-hphl-swh = <0x01>;
			qcom,msm-mclk-freq = <0x927c00>;
			qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01>;
			qcom,msm-micbias1-ext-cap;
			qcom,wcn-btfm;
			qcom,wsa-aux-dev-prefix = "SpkrLeft\0SpkrRight\0SpkrLeft\0SpkrRight";
			qcom,wsa-devs = <0x209 0x20a 0x20b 0x20c>;
			qcom,wsa-disable;
			qcom,wsa-max-devs = <0x02>;
			status = "disabled";
		};

		sound-9335 {
			asoc-codec = <0x1ea 0x1eb>;
			asoc-codec-names = "msm-stub-codec.1\0msm-ext-disp-audio-codec-rx";
			asoc-cpu = <0x1be 0x1bf 0x1c0 0x1c1 0x1c2 0x1c3 0x1c4 0x1c5 0x1c6 0x1c7 0x1c8 0x1c9 0x1ca 0x1cb 0x1cc 0x1cd 0x1ce 0x1cf 0x1d0 0x1d1 0x1d2 0x1d3 0x1d4 0x1d5 0x1d6 0x1d7 0x1d8 0x1d9 0x1da 0x1db 0x1dc 0x1dd 0x1de 0x1df 0x1e0 0x1e1 0x1e2 0x1e3 0x1e4 0x1e5 0x1e6 0x1e7 0x1e8 0x1e9>;
			asoc-cpu-names = "msm-dai-q6-dp.24608\0msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-dev.16384\0msm-dai-q6-dev.16385\0msm-dai-q6-dev.16386\0msm-dai-q6-dev.16387\0msm-dai-q6-dev.16388\0msm-dai-q6-dev.16389\0msm-dai-q6-dev.16390\0msm-dai-q6-dev.16391\0msm-dai-q6-dev.16392\0msm-dai-q6-dev.16393\0msm-dai-q6-dev.16395\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.16394\0msm-dai-q6-dev.16396\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-dev.16401\0msm-dai-q6-dev.16400\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913";
			asoc-platform = <0x1af 0x1b0 0x1b1 0x1b2 0x1b3 0x1b4 0x1b5 0x1b6 0x1b7 0x1b8 0x1b9 0x1ba 0x1bb 0x1bc 0x1bd>;
			asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-cpe-lsm\0msm-compr-dsp\0msm-pcm-dsp-noirq\0msm-cpe-lsm.3";
			compatible = "qcom,sdm660-asoc-snd-tasha";
			phandle = <0x371>;
			qcom,audio-routing = "AIF4 VI\0MCLK\0RX_BIAS\0MCLK\0MADINPUT\0MCLK\0AMIC2\0MIC BIAS2\0MIC BIAS2\0Headset Mic\0DMIC0\0MIC BIAS1\0MIC BIAS1\0Digital Mic0\0DMIC3\0MIC BIAS3\0MIC BIAS3\0Digital Mic3\0DMIC5\0MIC BIAS4\0MIC BIAS4\0Digital Mic5\0SpkrLeft IN\0SPK1 OUT";
			qcom,auxpcm-audio-intf;
			qcom,ext-disp-audio-rx;
			qcom,mi2s-audio-intf;
			qcom,model = "sdm660-tasha-skus-snd-card";
			qcom,msm-mbhc-gnd-swh = <0x01>;
			qcom,msm-mbhc-hphl-swh = <0x00>;
			qcom,msm-mclk-freq = <0x927c00>;
			qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01>;
			qcom,wcn-btfm;
			qcom,wsa-aux-dev-prefix = "SpkrLeft\0SpkrLeft";
			qcom,wsa-devs = <0x1ec 0x1ed>;
			qcom,wsa-max-devs = <0x01>;
		};

		sound-tavil {
			asoc-codec = <0x1ea 0x1eb>;
			asoc-codec-names = "msm-stub-codec.1\0msm-ext-disp-audio-codec-rx";
			asoc-cpu = <0x1be 0x1bf 0x1c0 0x1c1 0x1c2 0x1c3 0x1c4 0x1c5 0x1c6 0x1c7 0x1c8 0x1c9 0x1ca 0x1cb 0x1cc 0x1cd 0x1ce 0x1cf 0x1d0 0x1d1 0x1d2 0x1d3 0x1d4 0x1d5 0x1d6 0x1d7 0x1d8 0x1d9 0x1da 0x1db 0x1dc 0x1dd 0x1de 0x1df 0x1e0 0x1e1 0x1e2 0x1e3 0x1e4 0x1e5 0x1e6 0x1e7 0x1e8 0x1e9>;
			asoc-cpu-names = "msm-dai-q6-dp.24608\0msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-dev.16384\0msm-dai-q6-dev.16385\0msm-dai-q6-dev.16386\0msm-dai-q6-dev.16387\0msm-dai-q6-dev.16388\0msm-dai-q6-dev.16389\0msm-dai-q6-dev.16390\0msm-dai-q6-dev.16391\0msm-dai-q6-dev.16392\0msm-dai-q6-dev.16393\0msm-dai-q6-dev.16395\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.16394\0msm-dai-q6-dev.16396\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-dev.16401\0msm-dai-q6-dev.16400\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913";
			asoc-platform = <0x1af 0x1b0 0x1b1 0x1b2 0x1b3 0x1b4 0x1b5 0x1b6 0x1b7 0x1b8 0x1b9 0x1ba 0x1bb 0x1bc>;
			asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-cpe-lsm\0msm-compr-dsp\0msm-pcm-dsp-noirq";
			compatible = "qcom,sdm660-asoc-snd-tavil";
			phandle = <0x372>;
			qcom,audio-routing = "AIF4 VI\0MCLK\0RX_BIAS\0MCLK\0MADINPUT\0MCLK\0AMIC2\0MIC BIAS2\0MIC BIAS2\0Headset Mic\0AMIC3\0MIC BIAS2\0MIC BIAS2\0ANCRight Headset Mic\0AMIC4\0MIC BIAS2\0MIC BIAS2\0ANCLeft Headset Mic\0AMIC5\0MIC BIAS3\0MIC BIAS3\0Handset Mic\0DMIC0\0MIC BIAS1\0MIC BIAS1\0Digital Mic0\0DMIC1\0MIC BIAS1\0MIC BIAS1\0Digital Mic1\0DMIC2\0MIC BIAS3\0MIC BIAS3\0Digital Mic2\0DMIC3\0MIC BIAS3\0MIC BIAS3\0Digital Mic3\0DMIC4\0MIC BIAS4\0MIC BIAS4\0Digital Mic4\0DMIC5\0MIC BIAS4\0MIC BIAS4\0Digital Mic5\0SpkrLeft IN\0SPK1 OUT\0SpkrRight IN\0SPK2 OUT";
			qcom,auxpcm-audio-intf;
			qcom,ext-disp-audio-rx;
			qcom,hph-en0-gpio = <0x1ef>;
			qcom,hph-en1-gpio = <0x1f0>;
			qcom,mi2s-audio-intf;
			qcom,model = "sdm660-tavil-snd-card";
			qcom,msm-mbhc-gnd-swh = <0x01>;
			qcom,msm-mbhc-hphl-swh = <0x01>;
			qcom,msm-mclk-freq = <0x927c00>;
			qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01>;
			qcom,us-euro-gpios = <0x1ee>;
			qcom,wcn-btfm;
			qcom,wsa-aux-dev-prefix = "SpkrLeft\0SpkrRight\0SpkrLeft\0SpkrRight";
			qcom,wsa-devs = <0x1f1 0x1f2 0x1f3 0x1f4>;
			qcom,wsa-max-devs = <0x02>;
		};

		spi@c175000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x23 0x1c 0x25>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x5f 0x00 0x00 0xee 0x00>;
			phandle = <0x29a>;
			pinctrl-0 = <0x41>;
			pinctrl-1 = <0x42>;
			pinctrl-names = "spi_default\0spi_sleep";
			qcom,bam-consumer-pipe-index = <0x04>;
			qcom,bam-producer-pipe-index = <0x05>;
			qcom,master-id = <0x56>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc175000 0x600 0xc144000 0x1f000>;
			reg-names = "spi_physical\0spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c176000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x23 0x1c 0x27>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x60 0x00 0x00 0xee 0x00>;
			phandle = <0x29b>;
			pinctrl-0 = <0x43>;
			pinctrl-1 = <0x44>;
			pinctrl-names = "spi_default\0spi_sleep";
			qcom,bam-consumer-pipe-index = <0x06>;
			qcom,bam-producer-pipe-index = <0x07>;
			qcom,master-id = <0x56>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc176000 0x600 0xc144000 0x1f000>;
			reg-names = "spi_physical\0spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c177000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x23 0x1c 0x29>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x61 0x00 0x00 0xee 0x00>;
			phandle = <0x29c>;
			pinctrl-0 = <0x45>;
			pinctrl-1 = <0x46>;
			pinctrl-names = "spi_default\0spi_sleep";
			qcom,bam-consumer-pipe-index = <0x08>;
			qcom,bam-producer-pipe-index = <0x09>;
			qcom,master-id = <0x56>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc177000 0x600 0xc144000 0x1f000>;
			reg-names = "spi_physical\0spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c178000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x23 0x1c 0x2b>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x62 0x00 0x00 0xee 0x00>;
			phandle = <0x29d>;
			pinctrl-0 = <0x47>;
			pinctrl-1 = <0x48>;
			pinctrl-names = "spi_default\0spi_sleep";
			qcom,bam-consumer-pipe-index = <0x0a>;
			qcom,bam-producer-pipe-index = <0x0b>;
			qcom,master-id = <0x56>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc178000 0x600 0xc144000 0x1f000>;
			reg-names = "spi_physical\0spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c1b5000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x2e 0x1c 0x30>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x65 0x00 0x00 0xef 0x00>;
			phandle = <0x29e>;
			pinctrl-0 = <0x49>;
			pinctrl-1 = <0x4a>;
			pinctrl-names = "spi_default\0spi_sleep";
			qcom,bam-consumer-pipe-index = <0x04>;
			qcom,bam-producer-pipe-index = <0x05>;
			qcom,master-id = <0x54>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc1b5000 0x600 0xc184000 0x1f000>;
			reg-names = "spi_physical\0spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c1b6000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x2e 0x1c 0x32>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x66 0x00 0x00 0xef 0x00>;
			phandle = <0x29f>;
			pinctrl-0 = <0x4b>;
			pinctrl-1 = <0x4c>;
			pinctrl-names = "spi_default\0spi_sleep";
			qcom,bam-consumer-pipe-index = <0x06>;
			qcom,bam-producer-pipe-index = <0x07>;
			qcom,master-id = <0x54>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc1b6000 0x600 0xc184000 0x1f000>;
			reg-names = "spi_physical\0spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c1b7000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x2e 0x1c 0x34>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x67 0x00 0x00 0xef 0x00>;
			phandle = <0x2a0>;
			pinctrl-0 = <0x4d>;
			pinctrl-1 = <0x4e>;
			pinctrl-names = "spi_default\0spi_sleep";
			qcom,bam-consumer-pipe-index = <0x08>;
			qcom,bam-producer-pipe-index = <0x09>;
			qcom,master-id = <0x54>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc1b7000 0x600 0xc184000 0x1f000>;
			reg-names = "spi_physical\0spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "okay";

			device@1 {
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				compatible = "qcom,spi-msm-codec-slave";
				reg = <0x01>;
				spi-cpol;
				spi-max-frequency = <0xf4240>;
			};
		};

		spi@c1b8000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0x1c 0x2e 0x1c 0x36>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x68 0x00 0x00 0xef 0x00>;
			phandle = <0x2a1>;
			pinctrl-0 = <0x4f>;
			pinctrl-1 = <0x50>;
			pinctrl-names = "spi_default\0spi_sleep";
			qcom,bam-consumer-pipe-index = <0x0a>;
			qcom,bam-producer-pipe-index = <0x0b>;
			qcom,master-id = <0x54>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc1b8000 0x600 0xc184000 0x1f000>;
			reg-names = "spi_physical\0spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		ssphy@c010000 {
			clock-names = "aux_clk\0pipe_clk\0cfg_ahb_clk\0ref_clk_src\0ref_clk";
			clocks = <0x1c 0x6f 0x1c 0x70 0x1c 0x71 0x3a 0x2e 0x1c 0x6e>;
			compatible = "qcom,usb-ssphy-qmp-v2";
			core-supply = <0xf7>;
			fpc-redrive-supply = <0x194>;
			phandle = <0x193>;
			qcom,core-voltage-level = <0x00 0x1b7740 0x1b7740>;
			qcom,qmp-phy-init-seq = <0xac 0x14 0x00 0x34 0x08 0x00 0x174 0x30 0x00 0x3c 0x06 0x00 0xb4 0x00 0x00 0xb8 0x08 0x00 0x70 0x0f 0x00 0x19c 0x01 0x00 0x178 0x00 0x00 0xd0 0x82 0x00 0xdc 0x55 0x00 0xe0 0x55 0x00 0xe4 0x03 0x00 0x78 0x0b 0x00 0x84 0x16 0x00 0x90 0x28 0x00 0x108 0x80 0x00 0x10c 0x00 0x00 0x184 0x0a 0x00 0x4c 0x15 0x00 0x50 0x34 0x00 0x54 0x00 0x00 0xc8 0x00 0x00 0x18c 0x00 0x00 0xcc 0x00 0x00 0x128 0x00 0x00 0x0c 0x0a 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x14 0x00 0x00 0x18 0x00 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x48 0x0f 0x00 0x194 0x06 0x00 0x100 0x80 0x00 0xa8 0x01 0x00 0x430 0x0b 0x00 0x830 0x0b 0x00 0x444 0x00 0x00 0x844 0x00 0x00 0x43c 0x00 0x00 0x83c 0x00 0x00 0x440 0x00 0x00 0x840 0x00 0x00 0x408 0x0a 0x00 0x808 0x0a 0x00 0x414 0x06 0x00 0x814 0x06 0x00 0x434 0x75 0x00 0x834 0x75 0x00 0x4d4 0x02 0x00 0x8d4 0x02 0x00 0x4d8 0x4e 0x00 0x8d8 0x4e 0x00 0x4dc 0x18 0x00 0x8dc 0x18 0x00 0x4f8 0x77 0x00 0x8f8 0x77 0x00 0x4fc 0x80 0x00 0x8fc 0x80 0x00 0x4c0 0x0a 0x00 0x8c0 0x0a 0x00 0x504 0x03 0x00 0x904 0x03 0x00 0x50c 0x16 0x00 0x90c 0x16 0x00 0x500 0x00 0x00 0x900 0x00 0x00 0x564 0x00 0x00 0x964 0x00 0x00 0x260 0x10 0x00 0x660 0x10 0x00 0x2a4 0x12 0x00 0x6a4 0x12 0x00 0x28c 0xc6 0x00 0x68c 0xc6 0x00 0x244 0x00 0x00 0x644 0x00 0x00 0x248 0x00 0x00 0x648 0x00 0x00 0xc0c 0x9f 0x00 0xc24 0x17 0x00 0xc28 0x0f 0x00 0xcc8 0x83 0x00 0xcc4 0x02 0x00 0xccc 0x09 0x00 0xcd0 0xa2 0x00 0xcd4 0x85 0x00 0xc80 0xd1 0x00 0xc84 0x1f 0x00 0xc88 0x47 0x00 0xcb8 0x75 0x00 0xcbc 0x13 0x00 0xcb0 0x86 0x00 0xca0 0x04 0x00 0xc8c 0x44 0x00 0xc70 0xe7 0x00 0xc74 0x03 0x00 0xc78 0x40 0x00 0xc7c 0x00 0x00 0xdd8 0x88 0x00 0xffffffff 0xffffffff 0x00>;
			qcom,qmp-phy-reg-offset = <0xd74 0xcd8 0xcdc 0xc04 0xc00 0xc08 0xa00>;
			qcom,redrive-load = <0x19a28>;
			qcom,redrive-voltage-level = <0x00 0x1b7740 0x1dc130>;
			qcom,vbus-valid-override;
			qcom,vdd-voltage-level = <0x00 0xe1d48 0xe1d48>;
			reg = <0xc010000 0xe18 0x1fcb244 0x04 0x1fcb248 0x04>;
			reg-names = "qmp_phy_base\0vls_clamp_reg\0tcsr_usb3_dp_phymode";
			reset-names = "phy_reset\0phy_phy_reset";
			resets = <0x1c 0x04 0x1c 0x05>;
			vdd-supply = <0x189>;
		};

		ssusb@a800000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			USB3_GDSC-supply = <0x190>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0noc_aggr_clk\0utmi_clk\0sleep_clk\0cfg_ahb_clk\0xo";
			clocks = <0x1c 0x6b 0x1c 0x3b 0x1c 0x1f 0x3a 0x5a 0x1c 0x6c 0x1c 0x6d 0x1c 0x71 0x3a 0x4f>;
			compatible = "qcom,dwc-usb3-msm";
			extcon = <0x192>;
			interrupt-names = "hs_phy_irq\0ss_phy_irq\0pwr_event_irq";
			interrupts = <0x00 0x15b 0x00 0x00 0xf3 0x00 0x00 0xb4 0x00>;
			phandle = <0x365>;
			qcom,core-clk-rate = <0x7f27450>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,msm-bus,name = "usb3";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x00 0x00 0x3d 0x200 0x3a980 0xc3500>;
			qcom,pm-qos-latency = <0x29>;
			qcom,usb-dbm = <0x191>;
			ranges;
			reg = <0xa800000 0xfc100 0xc016000 0x400>;
			reg-names = "core_base\0ahb2phy_base";
			reset-names = "core_reset";
			resets = <0x1c 0x07>;

			dwc3@a800000 {
				compatible = "snps,dwc3";
				interrupt-parent = <0x01>;
				interrupts = <0x00 0x83 0x00>;
				reg = <0xa800000 0xc8d0>;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,nominal-elastic-buffer;
				snps,usb3-u1u2-disable;
				tx-fifo-resize;
				usb-phy = <0x11c 0x193>;
			};

			qcom,usbbam@a904000 {
				compatible = "qcom,usb-bam-msm";
				interrupt-parent = <0x01>;
				interrupts = <0x00 0x84 0x00>;
				qcom,bam-type = <0x00>;
				qcom,disable-clk-gating;
				qcom,ignore-core-reset-ack;
				qcom,reset-bam-on-connect;
				qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,usb-bam-num-pipes = <0x08>;
				qcom,usb-bam-override-threshold = <0x4001>;
				reg = <0xa904000 0x17000>;

				qcom,pipe0 {
					label = "ssusb-ipa-out-0";
					qcom,data-fifo-size = <0x8000>;
					qcom,descriptor-fifo-size = <0x2000>;
					qcom,dir = <0x00>;
					qcom,peer-bam = <0x01>;
					qcom,pipe-num = <0x00>;
					qcom,src-bam-pipe-index = <0x01>;
					qcom,usb-bam-mem-type = <0x01>;
				};

				qcom,pipe1 {
					label = "ssusb-ipa-in-0";
					qcom,data-fifo-size = <0x8000>;
					qcom,descriptor-fifo-size = <0x2000>;
					qcom,dir = <0x01>;
					qcom,dst-bam-pipe-index = <0x00>;
					qcom,peer-bam = <0x01>;
					qcom,pipe-num = <0x00>;
					qcom,usb-bam-mem-type = <0x01>;
				};

				qcom,pipe2 {
					label = "ssusb-qdss-in-0";
					qcom,data-fifo-offset = <0x00>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
					qcom,dir = <0x01>;
					qcom,dst-bam-pipe-index = <0x03>;
					qcom,peer-bam = <0x00>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,pipe-num = <0x00>;
					qcom,src-bam-pipe-index = <0x00>;
					qcom,usb-bam-mem-type = <0x02>;
				};

				qcom,pipe3 {
					label = "ssusb-dpl-ipa-in-1";
					qcom,data-fifo-size = <0x8000>;
					qcom,descriptor-fifo-size = <0x2000>;
					qcom,dir = <0x01>;
					qcom,dst-bam-pipe-index = <0x02>;
					qcom,peer-bam = <0x01>;
					qcom,pipe-num = <0x01>;
					qcom,usb-bam-mem-type = <0x01>;
				};
			};
		};

		stm@6002000 {
			arm,primecell-periphid = <0x3b962>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-name = "coresight-stm";
			phandle = <0x2aa>;
			reg = <0x6002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base\0stm-data-base";

			port {

				endpoint {
					phandle = <0x74>;
					remote-endpoint = <0x88>;
				};
			};
		};

		syscon@05065120 {
			compatible = "syscon";
			phandle = <0xfa>;
			reg = <0x5065120 0x04>;
		};

		syscon@1791101c {
			compatible = "syscon";
			phandle = <0xf8>;
			reg = <0x1791101c 0x04>;
		};

		syscon@5065130 {
			compatible = "syscon";
			phandle = <0x186>;
			reg = <0x5065130 0x04>;
		};

		syscon@5066008 {
			compatible = "syscon";
			phandle = <0x185>;
			reg = <0x5066008 0x04>;
		};

		syscon@5066090 {
			compatible = "syscon";
			phandle = <0x187>;
			reg = <0x5066090 0x04>;
		};

		syscon@c8c0900 {
			compatible = "syscon";
			phandle = <0xf9>;
			reg = <0xc8c0900 0x04>;
		};

		syscon@c8ce024 {
			compatible = "syscon";
			phandle = <0x181>;
			reg = <0xc8ce024 0x04>;
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x01 0xf08 0x01 0x02 0xf08 0x01 0x03 0xf08 0x01 0x00 0xf08>;
		};

		timer@17920000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			ranges;
			reg = <0x17920000 0x1000>;

			frame@17921000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x07 0x04>;
				reg = <0x17921000 0x1000 0x17922000 0x1000>;
			};

			frame@17923000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x17923000 0x1000>;
				status = "disabled";
			};

			frame@17924000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x17924000 0x1000>;
				status = "disabled";
			};

			frame@17925000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x17925000 0x1000>;
				status = "disabled";
			};

			frame@17926000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x17926000 0x1000>;
				status = "disabled";
			};

			frame@17927000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x17927000 0x1000>;
				status = "disabled";
			};

			frame@17928000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x17928000 0x1000>;
				status = "disabled";
			};
		};

		tmc@6047000 {
			arm,primecell-periphid = <0x3b961>;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-ctis = <0x68 0x69>;
			coresight-name = "coresight-tmc-etf";
			phandle = <0x2a4>;
			reg = <0x6047000 0x1000>;
			reg-names = "tmc-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x6c>;
						remote-endpoint = <0x6d>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x6f>;
						remote-endpoint = <0x6e>;
						slave-mode;
					};
				};
			};
		};

		tmc@6048000 {
			arm,buffer-size = <0x400000>;
			arm,default-sink;
			arm,primecell-periphid = <0x3b961>;
			arm,sg-enable;
			clock-names = "apb_pclk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "arm,primecell";
			coresight-ctis = <0x68 0x69>;
			coresight-name = "coresight-tmc-etr";
			phandle = <0x2a2>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base\0bam-base";

			port {

				endpoint {
					phandle = <0x6b>;
					remote-endpoint = <0x6a>;
					slave-mode;
				};
			};
		};

		tpda@6004000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpda";
			coresight-name = "coresight-tpda";
			phandle = <0x2d5>;
			qcom,bc-elem-size = <0x08 0x20 0x0a 0x20>;
			qcom,cmb-elem-size = <0x04 0x20 0x05 0x20 0x06 0x20 0x0a 0x40>;
			qcom,dsb-elem-size = <0x02 0x20 0x08 0x20 0x0a 0x20 0x0b 0x20>;
			qcom,tc-elem-size = <0x04 0x20 0x07 0x20 0x0a 0x20>;
			qcom,tpda-atid = <0x41>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x95>;
						remote-endpoint = <0x97>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						phandle = <0xb1>;
						remote-endpoint = <0x98>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x04>;

					endpoint {
						phandle = <0x9f>;
						remote-endpoint = <0x99>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x05>;

					endpoint {
						phandle = <0xa0>;
						remote-endpoint = <0x9a>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x06>;

					endpoint {
						phandle = <0xa1>;
						remote-endpoint = <0x9b>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0x08>;

					endpoint {
						phandle = <0xa2>;
						remote-endpoint = <0x9c>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0x0a>;

					endpoint {
						phandle = <0xa3>;
						remote-endpoint = <0x9d>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0x0b>;

					endpoint {
						phandle = <0xa4>;
						remote-endpoint = <0x9e>;
						slave-mode;
					};
				};
			};
		};

		tpda@7043000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpda";
			coresight-name = "coresight-tpda-mss";
			phandle = <0x2df>;
			qcom,cmb-elem-size = <0x00 0x20>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,tpda-atid = <0x43>;
			reg = <0x7043000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0xb5>;
						remote-endpoint = <0xaa>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0xac>;
						remote-endpoint = <0xab>;
						slave-mode;
					};
				};
			};
		};

		tpda@7191000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpda";
			coresight-name = "coresight-tpda-nav";
			phandle = <0x2dc>;
			qcom,cmb-elem-size = <0x00 0x20>;
			qcom,tpda-atid = <0x44>;
			reg = <0x7191000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x77>;
						remote-endpoint = <0xa5>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0xad>;
						remote-endpoint = <0xa6>;
						slave-mode;
					};
				};
			};
		};

		tpda@7b92000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpda";
			coresight-name = "coresight-tpda-olc";
			phandle = <0x2e2>;
			qcom,cmb-elem-size = <0x00 0x40>;
			qcom,tpda-atid = <0x45>;
			reg = <0x7b92000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x7d>;
						remote-endpoint = <0xae>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0xb0>;
						remote-endpoint = <0xaf>;
						slave-mode;
					};
				};
			};
		};

		tpda@7bc2000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpda";
			coresight-name = "coresight-tpda-apss";
			phandle = <0x2dd>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,tpda-atid = <0x42>;
			reg = <0x7bc2000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x7e>;
						remote-endpoint = <0xa7>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0xa9>;
						remote-endpoint = <0xa8>;
						slave-mode;
					};
				};
			};
		};

		tpdm@6006000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm";
			phandle = <0x2db>;
			reg = <0x6006000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x9e>;
					remote-endpoint = <0xa4>;
				};
			};
		};

		tpdm@7038000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-vsense";
			phandle = <0x2d6>;
			reg = <0x7038000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x99>;
					remote-endpoint = <0x9f>;
				};
			};
		};

		tpdm@7042000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-mss";
			phandle = <0x2e0>;
			reg = <0x7042000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xab>;
					remote-endpoint = <0xac>;
				};
			};
		};

		tpdm@704c000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-prng";
			phandle = <0x2d8>;
			reg = <0x704c000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x9b>;
					remote-endpoint = <0xa1>;
				};
			};
		};

		tpdm@7050000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-pimem";
			phandle = <0x2da>;
			reg = <0x7050000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x9d>;
					remote-endpoint = <0xa3>;
				};
			};
		};

		tpdm@7054000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-dcc";
			phandle = <0x2d7>;
			reg = <0x7054000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x9a>;
					remote-endpoint = <0xa0>;
				};
			};
		};

		tpdm@7190000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-nav";
			phandle = <0x2e1>;
			reg = <0x7190000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xa6>;
					remote-endpoint = <0xad>;
				};
			};
		};

		tpdm@71c2000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-dlct";
			phandle = <0x2e5>;
			reg = <0x71c2000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xb3>;
					remote-endpoint = <0xb6>;
				};
			};
		};

		tpdm@71d0000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-qm";
			phandle = <0x2d9>;
			reg = <0x71d0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x9c>;
					remote-endpoint = <0xa2>;
				};
			};
		};

		tpdm@7b90000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-olc";
			phandle = <0x2e3>;
			reg = <0x7b90000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xaf>;
					remote-endpoint = <0xb0>;
				};
			};
		};

		tpdm@7bc0000 {
			clock-names = "core_clk\0core_a_clk";
			clocks = <0x3a 0x08 0x3a 0x09>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-apss";
			phandle = <0x2de>;
			reg = <0x7bc0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xa8>;
					remote-endpoint = <0xa9>;
				};
			};
		};

		tsens@10ad000 {
			compatible = "qcom,sdm630-tsens";
			interrupt-names = "tsens-upper-lower\0tsens-critical";
			interrupts = <0x00 0xb8 0x00 0x00 0x1ae 0x00>;
			phandle = <0x2e9>;
			qcom,client-id = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b>;
			qcom,sensor-id = <0x00 0x08 0x0a 0x04 0x05 0x06 0x07 0x09 0x02 0x01 0x03 0x0b>;
			qcom,sensors = <0x0c>;
			reg = <0x10ad000 0x2000>;
			reg-names = "tsens_physical";
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0x0d>;

			port {

				endpoint {
					phandle = <0x7a>;
					remote-endpoint = <0xbb>;
				};
			};
		};

		tz-log@146bf720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x345>;
			qcom,hyplog-enabled;
			reg = <0x146bf720 0x3000>;
		};

		uart@c16f000 {
			#address-cells = <0x00>;
			#interrupt-cells = <0x01>;
			clock-names = "core_clk\0iface_clk";
			clocks = <0x1c 0x2c 0x1c 0x23>;
			compatible = "qcom,msm-hsuart-v14";
			interrupt-map = <0x00 0x01 0x00 0x00 0x6b 0x00 0x01 0x01 0x00 0x00 0xee 0x00 0x02 0x1d 0x01 0x00>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "core_irq\0bam_irq\0wakeup_irq";
			interrupt-parent = <0x51>;
			interrupts = <0x00 0x01 0x02>;
			phandle = <0x51>;
			pinctrl-0 = <0x52>;
			pinctrl-1 = <0x53>;
			pinctrl-names = "sleep\0default";
			qcom,bam-rx-ep-pipe-index = <0x01>;
			qcom,bam-tx-ep-pipe-index = <0x00>;
			qcom,inject-rx-on-wakeup;
			qcom,master-id = <0x56>;
			qcom,msm-bus,name = "buart1";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x00 0x00 0x56 0x200 0x1f4 0x320>;
			qcom,rx-char-to-inject = <0xfd>;
			reg = <0xc16f000 0x200 0xc144000 0x1f000>;
			reg-names = "core_mem\0bam_mem";
			status = "disabled";
		};

		uart@c170000 {
			#address-cells = <0x00>;
			#interrupt-cells = <0x01>;
			clock-names = "core_clk\0iface_clk";
			clocks = <0x1c 0x2d 0x1c 0x23>;
			compatible = "qcom,msm-hsuart-v14";
			interrupt-map = <0x00 0x01 0x00 0x00 0x6c 0x00 0x01 0x01 0x00 0x00 0xee 0x00 0x02 0x1d 0x05 0x00>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "core_irq\0bam_irq\0wakeup_irq";
			interrupt-parent = <0x54>;
			interrupts = <0x00 0x01 0x02>;
			phandle = <0x54>;
			pinctrl-0 = <0x55>;
			pinctrl-1 = <0x56>;
			pinctrl-names = "sleep\0default";
			qcom,bam-rx-ep-pipe-index = <0x03>;
			qcom,bam-tx-ep-pipe-index = <0x02>;
			qcom,inject-rx-on-wakeup;
			qcom,master-id = <0x56>;
			qcom,msm-bus,name = "buart2";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x00 0x00 0x56 0x200 0x1f4 0x320>;
			qcom,rx-char-to-inject = <0xfd>;
			reg = <0xc170000 0x200 0xc144000 0x1f000>;
			reg-names = "core_mem\0bam_mem";
			status = "disabled";
		};

		uart@c1af000 {
			#address-cells = <0x00>;
			#interrupt-cells = <0x01>;
			clock-names = "core_clk\0iface_clk";
			clocks = <0x1c 0x37 0x1c 0x2e>;
			compatible = "qcom,msm-hsuart-v14";
			interrupt-map = <0x00 0x01 0x00 0x00 0x71 0x00 0x01 0x01 0x00 0x00 0xef 0x00 0x02 0x1d 0x11 0x00>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "core_irq\0bam_irq\0wakeup_irq";
			interrupt-parent = <0x57>;
			interrupts = <0x00 0x01 0x02>;
			phandle = <0x57>;
			pinctrl-0 = <0x58 0x59 0x5a>;
			pinctrl-1 = <0x5b 0x5c 0x5d>;
			pinctrl-names = "sleep\0default";
			qcom,bam-rx-ep-pipe-index = <0x01>;
			qcom,bam-tx-ep-pipe-index = <0x00>;
			qcom,inject-rx-on-wakeup;
			qcom,master-id = <0x54>;
			qcom,msm-bus,name = "buart3";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x54 0x200 0x00 0x00 0x54 0x200 0x1f4 0x320>;
			qcom,rx-char-to-inject = <0xfd>;
			reg = <0xc1af000 0x200 0xc184000 0x1f000>;
			reg-names = "core_mem\0bam_mem";
			status = "ok";
		};

		uart@c1b0000 {
			#address-cells = <0x00>;
			#interrupt-cells = <0x01>;
			clock-names = "core_clk\0iface_clk";
			clocks = <0x1c 0x38 0x1c 0x2e>;
			compatible = "qcom,msm-hsuart-v14";
			interrupt-map = <0x00 0x01 0x00 0x00 0x72 0x00 0x01 0x01 0x00 0x00 0xef 0x00 0x02 0x1d 0x19 0x00>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "core_irq\0bam_irq\0wakeup_irq";
			interrupt-parent = <0x5e>;
			interrupts = <0x00 0x01 0x02>;
			phandle = <0x5e>;
			pinctrl-0 = <0x5f>;
			pinctrl-1 = <0x60>;
			pinctrl-names = "sleep\0default";
			qcom,bam-rx-ep-pipe-index = <0x03>;
			qcom,bam-tx-ep-pipe-index = <0x02>;
			qcom,inject-rx-on-wakeup;
			qcom,master-id = <0x54>;
			qcom,msm-bus,name = "buart4";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x54 0x200 0x00 0x00 0x54 0x200 0x1f4 0x320>;
			qcom,rx-char-to-inject = <0xfd>;
			reg = <0xc1b0000 0x200 0xc184000 0x1f000>;
			reg-names = "core_mem\0bam_mem";
			status = "disabled";
		};

		ufshc@1da4000 {
			clock-names = "core_clk\0bus_aggr_clk\0iface_clk\0core_clk_unipro\0core_clk_ice\0ref_clk\0tx_lane0_sync_clk\0rx_lane0_sync_clk";
			clocks = <0x1c 0x60 0x1c 0x1e 0x1c 0x5f 0x1c 0x67 0x1c 0x62 0x3a 0x2e 0x1c 0x66 0x1c 0x64>;
			compatible = "qcom,ufshc";
			freq-table-hz = <0x2faf080 0xbebc200 0x00 0x00 0x00 0x00 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x00>;
			interrupts = <0x00 0x109 0x00>;
			lanes-per-direction = <0x01>;
			non-removable;
			phandle = <0x364>;
			phy-names = "ufsphy";
			phys = <0x18c>;
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0MAX";
			qcom,msm-bus,name = "ufs1";
			qcom,msm-bus,num-cases = <0x0c>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x5f 0x200 0x00 0x00 0x01 0x28a 0x00 0x00 0x5f 0x200 0x39a 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x734 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0xe68 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x1cd0 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x1f334 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x3e667 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x200000 0x00 0x01 0x28a 0x19000 0x00 0x5f 0x200 0x247ae 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x48ccd 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x200000 0x00 0x01 0x28a 0x19000 0x00 0x5f 0x200 0x74a000 0x00 0x01 0x28a 0x4b000 0x00>;
			qcom,pm-qos-cpu-group-latency-us = <0x1a 0x1a>;
			qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
			qcom,pm-qos-default-cpu = <0x00>;
			reg = <0x1da4000 0x3000>;
			reset-names = "core_reset";
			resets = <0x1c 0x02>;
			status = "ok";
			ufs-qcom-crypto = <0x18d>;
			vcc-max-microamp = <0x7a120>;
			vcc-supply = <0x18e>;
			vccq2-max-microamp = <0x927c0>;
			vccq2-supply = <0x18f>;
			vdd-hba-fixed-regulator;
			vdd-hba-supply = <0x18b>;
		};

		ufsice@1db0000 {
			clock-names = "ufs_core_clk\0bus_clk\0iface_clk\0ice_core_clk";
			clocks = <0x1c 0x60 0x1c 0x61 0x1c 0x5f 0x1c 0x62>;
			compatible = "qcom,ice";
			phandle = <0x18d>;
			qcom,bus-vector-names = "MIN\0MAX";
			qcom,enable-ice-clk;
			qcom,instance-type = "ufs";
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x28a 0x00 0x00 0x01 0x28a 0x3e8 0x00>;
			qcom,op-freq-hz = <0x00 0x00 0x00 0x11e1a300>;
			reg = <0x1db0000 0x8000>;
			vdd-hba-supply = <0x18b>;
		};

		ufsphy@1da7000 {
			#phy-cells = <0x00>;
			clock-names = "ref_clk_src\0ref_clk\0ref_aux_clk";
			clocks = <0x3a 0x2e 0x1c 0x61 0x1c 0x63>;
			compatible = "qcom,ufs-phy-qmp-v3-660";
			phandle = <0x18c>;
			reg = <0x1da7000 0xdb8>;
			reg-names = "phy_mem";
			status = "ok";
			vdda-phy-max-microamp = <0xc8c8>;
			vdda-phy-supply = <0x189>;
			vdda-pll-max-microamp = <0x3778>;
			vdda-pll-supply = <0xf7>;
			vddp-ref-clk-always-on;
			vddp-ref-clk-max-microamp = <0x64>;
			vddp-ref-clk-supply = <0x18a>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x103 0x06>;
			qcom,usb-audio-intr-num = <0x02>;
			qcom,usb-audio-stream-id = <0x06>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x196>;
		};

		wcd9xxx-irq {
			#interrupt-cells = <0x01>;
			compatible = "qcom,wcd9xxx-irq";
			interrupt-controller;
			interrupt-names = "wcd_irq";
			interrupts = <0x00 0xb1 0x00>;
			phandle = <0xdd>;
		};

		wsa_spkr_en1_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			phandle = <0x221>;
			status = "disabled";
		};

		wsa_spkr_en2_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			phandle = <0x222>;
			status = "disabled";
		};
	};
};
