0.6
2018.2
Jun 14 2018
20:41:02
D:/study/verilog/debug/RISCV/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/study/verilog/debug/RISCV/mips_cpu/mips_cpu.srcs/sim_1/new/myplayer_tb.v,1666529655,verilog,,,,myplayer_tb,,,,,,,,
D:/study/verilog/debug/RISCV/mips_cpu/mips_cpu.srcs/sources_1/new/myTOP.v,1666343367,verilog,,D:/study/verilog/debug/RISCV/mips_cpu/mips_cpu.srcs/sources_1/new/myVGA.v,,_myPlayer,,,,,,,,
D:/study/verilog/debug/RISCV/mips_cpu/mips_cpu.srcs/sources_1/new/myVGA.v,1666408473,verilog,,D:/study/verilog/debug/RISCV/mips_cpu/mips_cpu.srcs/sim_1/new/myplayer_tb.v,,myvga,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/arithmetic/Adder.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/wiring/Bit_Extender_12_32_SIGN.v,,Adder,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/arithmetic/Comparator.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/circuit/DISPLAY.v,,Comparator,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/arithmetic/Shifter_32_bit.v,1666260891,verilog,,D:/study/verilog/debug/RISCV/verilog/arithmetic/Subtractor.v,,Shifter_32_bit,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/arithmetic/Subtractor.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/XOR_GATE_BUS.v,,Subtractor,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/circuit/ALU.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/AND_GATE.v,,ALU,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/circuit/COMPUTESIGNAL.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/circuit/CONTROLLER.v,,COMPUTESIGNAL,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/circuit/CONTROLLER.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/circuit/CONTROLSIGNAL.v,,CONTROLLER,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/circuit/CONTROLSIGNAL.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/arithmetic/Comparator.v,,CONTROLSIGNAL,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/circuit/DISPLAY.v,1666266120,verilog,,D:/study/verilog/debug/RISCV/verilog/memory/D_Flip_Flop.v,,DISPLAY,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/circuit/INTRsignalGEN.v,1666263650,verilog,,D:/study/verilog/debug/RISCV/verilog/circuit/IRIECTRL.v,,INTRsignalGEN,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/circuit/IRIECTRL.v,1666264691,verilog,,D:/study/verilog/debug/RISCV/verilog/memory/LogisimCounter.v,,IRIECTRL,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/circuit/MAZEMAP.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/circuit/MIPS_Regifile.v,,MAZEMAP,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/circuit/MIPS_Regifile.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/plexers/Multiplexer_16.v,,MIPS_Regifile,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/circuit/RISCV.v,1666339215,verilog,,D:/study/verilog/debug/RISCV/verilog/memory/ROM_IRPLACE.v,,RISCV,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/AND_GATE.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/AND_GATE_10_INPUTS.v,,AND_GATE,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/AND_GATE_10_INPUTS.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/AND_GATE_5_INPUTS.v,,AND_GATE_10_INPUTS,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/AND_GATE_5_INPUTS.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/AND_GATE_6_INPUTS.v,,AND_GATE_5_INPUTS,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/AND_GATE_6_INPUTS.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/AND_GATE_7_INPUTS.v,,AND_GATE_6_INPUTS,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/AND_GATE_7_INPUTS.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/AND_GATE_8_INPUTS.v,,AND_GATE_7_INPUTS,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/AND_GATE_8_INPUTS.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/AND_GATE_BUS.v,,AND_GATE_8_INPUTS,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/AND_GATE_BUS.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/arithmetic/Adder.v,,AND_GATE_BUS,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/NOR_GATE_BUS.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/NOT_GATE.v,,NOR_GATE_BUS,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/NOT_GATE.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/OR_GATE.v,,NOT_GATE,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/OR_GATE.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/OR_GATE_11_INPUTS.v,,OR_GATE,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/OR_GATE_11_INPUTS.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/OR_GATE_15_INPUTS.v,,OR_GATE_11_INPUTS,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/OR_GATE_15_INPUTS.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/OR_GATE_20_INPUTS.v,,OR_GATE_15_INPUTS,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/OR_GATE_20_INPUTS.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/OR_GATE_8_INPUTS.v,,OR_GATE_20_INPUTS,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/OR_GATE_8_INPUTS.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/OR_GATE_9_INPUTS.v,,OR_GATE_8_INPUTS,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/OR_GATE_9_INPUTS.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/OR_GATE_BUS.v,,OR_GATE_9_INPUTS,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/OR_GATE_BUS.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/plexers/Priority_Encoder.v,,OR_GATE_BUS,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/gates/XOR_GATE_BUS.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/mips_cpu/mips_cpu.srcs/sources_1/new/myTOP.v,,XOR_GATE_BUS,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/memory/D_Flip_Flop.v,1666263790,verilog,,D:/study/verilog/debug/RISCV/verilog/plexers/Demultiplexer_32.v,,D_Flip_Flop,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/memory/LogisimCounter.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/circuit/MAZEMAP.v,,LogisimCounter,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/memory/RAM_DATAPLACE.v,1666260896,verilog,,D:/study/verilog/debug/RISCV/verilog/memory/REGISTER_FLIP_FLOP.v,,RAM_DATAPLACE,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/memory/REGISTER_FLIP_FLOP.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/memory/REGISTER_FLIP_FLOP_PC.v,,REGISTER_FLIP_FLOP,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/memory/REGISTER_FLIP_FLOP_PC.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/circuit/RISCV.v,,REGISTER_FLIP_FLOP_PC,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/memory/ROM_IRPLACE.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/arithmetic/Shifter_32_bit.v,,ROM_IRPLACE,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/plexers/Demultiplexer_32.v,1666260932,verilog,,D:/study/verilog/debug/RISCV/verilog/plexers/Demultiplexer_8.v,,Demultiplexer_32,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/plexers/Demultiplexer_8.v,1666260987,verilog,,D:/study/verilog/debug/RISCV/verilog/circuit/INTRsignalGEN.v,,Demultiplexer_8,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/plexers/Multiplexer_16.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/plexers/Multiplexer_bus_16.v,,Multiplexer_16,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/plexers/Multiplexer_bus_16.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/plexers/Multiplexer_bus_2.v,,Multiplexer_bus_16,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/plexers/Multiplexer_bus_2.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/plexers/Multiplexer_bus_4.v,,Multiplexer_bus_2,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/plexers/Multiplexer_bus_4.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/plexers/Multiplexer_bus_8.v,,Multiplexer_bus_4,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/plexers/Multiplexer_bus_8.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/gates/NOR_GATE_BUS.v,,Multiplexer_bus_8,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/plexers/Priority_Encoder.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/memory/RAM_DATAPLACE.v,,Priority_Encoder,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/wiring/Bit_Extender_12_32_SIGN.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/wiring/Bit_Extender_20_32.v,,Bit_Extender_12_32_SIGN,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/wiring/Bit_Extender_20_32.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/wiring/Bit_Extender_20_32_SIGN.v,,Bit_Extender_20_32,,,,,,,,
D:/study/verilog/debug/RISCV/verilog/wiring/Bit_Extender_20_32_SIGN.v,1666260616,verilog,,D:/study/verilog/debug/RISCV/verilog/circuit/COMPUTESIGNAL.v,,Bit_Extender_20_32_SIGN,,,,,,,,
