
map -a "ECP5U" -p LFE5U-85F -t CABGA756 -s 8 -oc Commercial   "FPGA10_impl1.ngd" -o "FPGA10_impl1_map.ncd" -pr "FPGA10_impl1.prf" -mp "FPGA10_impl1.mrp" -lpf "C:/Cu_Suicide_Heat_Test/FPGA10/impl1/FPGA10_impl1_synplify.lpf" -lpf "C:/Cu_Suicide_Heat_Test/FPGA10/FPGA10.lpf"             
map:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: FPGA10_impl1.ngd
   Picdevice="LFE5U-85F"

   Pictype="CABGA756"

   Picspeed=8

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-85FCABGA756, Performance used: 8.

Loading device for application baspr from file 'sa5p85.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.40.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    137 out of 84735 (0%)
      PFU registers:           64 out of 83640 (0%)
      PIO registers:           73 out of  1095 (7%)
   Number of SLICEs:       118 out of 41820 (0%)
      SLICEs as Logic/ROM:    118 out of 41820 (0%)
      SLICEs as RAM:            0 out of 31365 (0%)
      SLICEs as Carry:          0 out of 41820 (0%)
   Number of LUT4s:        192 out of 83640 (0%)
      Number used as logic LUTs:        192
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 294 out of 365 (81%)
   Number of block RAMs:  0 out of 208 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  1 out of 4 (25%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 312 (0 %)
   Number of Used DSP ALU Sites:  0 out of 156 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 312 (0 %)
   Number of clocks:  3
     Net CLK_c: 1 loads, 1 rising, 0 falling (Driver: PIO CLK )
     Net clk125: 71 loads, 71 rising, 0 falling (Driver: __/PLLInst_0 )
     Net clk_50: 39 loads, 39 rising, 0 falling (Driver: __/PLLInst_0 )
   Number of Clock Enables:  6
     Net data_rx_flag_IL07[1]: 1 loads, 0 LSLICEs
     Net un1_counter_IL07_12520_i: 3 loads, 3 LSLICEs
     Net un1_counter_12516_1_i: 3 loads, 3 LSLICEs
     Net data_rx_flag_IL07[0]: 1 loads, 0 LSLICEs
     Net un1_counter_IL07_5020_i: 2 loads, 2 LSLICEs
     Net un1_counter_5016_1_i: 3 loads, 3 LSLICEs
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net IL12_c[26]: 36 loads
     Net IL12_c[30]: 33 loads
     Net IL12_c[1]: 18 loads
     Net IL12_c[25]: 18 loads
     Net IL12_c[29]: 18 loads
     Net IL12_c[33]: 18 loads
     Net IL12_c[5]: 18 loads
     Net IL12_c[37]: 15 loads
     Net IL12_c[0]: 12 loads
     Net IL12_c[4]: 12 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 2 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 249 MB

Dumping design to file FPGA10_impl1_map.ncd.

trce -f "FPGA10_impl1.mt" -o "FPGA10_impl1.tw1" "FPGA10_impl1_map.ncd" "FPGA10_impl1.prf"
trce:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file fpga10_impl1_map.ncd.
Design name: FPGA10
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA756
Performance: 8
Loading device for application trce from file 'sa5p85.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.40.
Performance Hardware Data Status:   Final          Version 50.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.1.119
Tue Jun 27 13:05:49 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FPGA10_impl1.tw1 -gui -msgset C:/Cu_Suicide_Heat_Test/FPGA10/promote.xml FPGA10_impl1_map.ncd FPGA10_impl1.prf 
Design file:     fpga10_impl1_map.ncd
Preference file: fpga10_impl1.prf
Device,speed:    LFE5U-85F,8
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   1.500 V (Bank 1, defined by PAR)
                   1.500 V (Bank 2, defined by PAR)
                   1.500 V (Bank 3, defined by PAR)
                   1.500 V (Bank 4, defined by PAR)
                   1.500 V (Bank 6, defined by PAR)
                   1.500 V (Bank 7, defined by PAR)



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 710 paths, 4 nets, and 831 connections (72.01% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.1.119
Tue Jun 27 13:05:50 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FPGA10_impl1.tw1 -gui -msgset C:/Cu_Suicide_Heat_Test/FPGA10/promote.xml FPGA10_impl1_map.ncd FPGA10_impl1.prf 
Design file:     fpga10_impl1_map.ncd
Preference file: fpga10_impl1.prf
Device,speed:    LFE5U-85F,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   1.500 V (Bank 1, defined by PAR)
                   1.500 V (Bank 2, defined by PAR)
                   1.500 V (Bank 3, defined by PAR)
                   1.500 V (Bank 4, defined by PAR)
                   1.500 V (Bank 6, defined by PAR)
                   1.500 V (Bank 7, defined by PAR)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 710 paths, 4 nets, and 831 connections (72.01% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 3 secs 

mpartrce -p "FPGA10_impl1.p2t" -f "FPGA10_impl1.p3t" -tf "FPGA10_impl1.pt" "FPGA10_impl1_map.ncd" "FPGA10_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "FPGA10_impl1_map.ncd"
Tue Jun 27 13:05:50 2017

PAR: Place And Route Diamond (64-bit) 3.9.1.119.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Cu_Suicide_Heat_Test/FPGA10/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF FPGA10_impl1_map.ncd FPGA10_impl1.dir/5_1.ncd FPGA10_impl1.prf
Preference file: FPGA10_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file FPGA10_impl1_map.ncd.
Design name: FPGA10
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA756
Performance: 8
Loading device for application par from file 'sa5p85.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.40.
Performance Hardware Data Status:   Final          Version 50.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)     294/365          80% used
                    294/365          80% bonded
   IOLOGIC           73/365          20% used

   SLICE            118/41820        <1% used

   PLL                1/4            25% used


Number of Signals: 405
Number of Connections: 1154

Pin Constraint Summary:
   286 out of 294 pins locked (97% locked).

The following 2 signals are selected to use the primary clock routing resources:
    clk125 (driver: __/PLLInst_0, clk/ce/sr load #: 71/0/0)
    clk_50 (driver: __/PLLInst_0, clk/ce/sr load #: 39/0/0)


No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
.............
Finished Placer Phase 0.  REAL time: 4 secs 

Starting Placer Phase 1.
....................
Placer score = 290996.
Finished Placer Phase 1.  REAL time: 10 secs 

Starting Placer Phase 2.
.
Placer score =  290770
Finished Placer Phase 2.  REAL time: 10 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 0 out of 12 (0%)
  PLL        : 1 out of 4 (25%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "clk125" from CLKOS on comp "__/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 66
  PRIMARY "clk_50" from CLKOP on comp "__/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 34

  PRIMARY  : 2 out of 16 (12%)

Quadrant TR Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant BL Clocks:
  PRIMARY "clk125" from CLKOS on comp "__/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 5

  PRIMARY  : 1 out of 16 (6%)

Quadrant BR Clocks:
  PRIMARY "clk_50" from CLKOP on comp "__/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 5

  PRIMARY  : 1 out of 16 (6%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   295 out of 365 (80.8%) PIO sites used.
   295 out of 365 (80.8%) bonded PIO sites used.
   Number of PIO comps: 294; differential: 0.
   Number of Vref pins used: 1.

I/O Bank Usage Summary:
+----------+----------------+------------+-------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1  | Bank Vref2 |
+----------+----------------+------------+-------------+------------+
| 0        | 31 / 56 ( 55%) | 1.5V       | -           | -          |
| 1        | 26 / 48 ( 54%) | 1.5V       | -           | -          |
| 2        | 46 / 48 ( 95%) | 1.5V       | -           | -          |
| 3        | 51 / 64 ( 79%) | 1.5V       | -           | -          |
| 4        | 22 / 24 ( 91%) | 1.5V       | -           | -          |
| 6        | 63 / 64 ( 98%) | 1.5V       | -           | -          |
| 7        | 48 / 48 (100%) | 1.5V       | 0.75V@VREF1 | -          |
| 8        | 8 / 13 ( 61%)  | 1.5V       | -           | -          |
+----------+----------------+------------+-------------+------------+

Total placer CPU time: 9 secs 

Dumping design to file FPGA10_impl1.dir/5_1.ncd.

0 connections routed; 1154 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 19 secs 

Start NBR router at 13:06:09 06/27/17

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 13:06:09 06/27/17

Start NBR section for initial routing at 13:06:09 06/27/17
Level 1, iteration 1
0(0.00%) conflict; 945(81.89%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.533ns/0.000ns; real time: 20 secs 
Level 2, iteration 1
4(0.00%) conflicts; 935(81.02%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.805ns/0.000ns; real time: 20 secs 
Level 3, iteration 1
81(0.00%) conflicts; 561(48.61%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.358ns/0.000ns; real time: 20 secs 
Level 4, iteration 1
46(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.590ns/0.000ns; real time: 20 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 13:06:10 06/27/17
Level 1, iteration 1
27(0.00%) conflicts; 31(2.69%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.590ns/0.000ns; real time: 20 secs 
Level 2, iteration 1
18(0.00%) conflicts; 37(3.21%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.590ns/0.000ns; real time: 20 secs 
Level 3, iteration 1
18(0.00%) conflicts; 28(2.43%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.590ns/0.000ns; real time: 20 secs 
Level 4, iteration 1
11(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.590ns/0.000ns; real time: 20 secs 
Level 4, iteration 2
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.590ns/0.000ns; real time: 20 secs 
Level 4, iteration 3
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.590ns/0.000ns; real time: 20 secs 
Level 4, iteration 4
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.590ns/0.000ns; real time: 20 secs 
Level 4, iteration 5
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.590ns/0.000ns; real time: 20 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.590ns/0.000ns; real time: 20 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 13:06:10 06/27/17

Start NBR section for re-routing at 13:06:11 06/27/17
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.590ns/0.000ns; real time: 21 secs 

Start NBR section for post-routing at 13:06:11 06/27/17

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 1.590ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 21 secs 
Total REAL time: 22 secs 
Completely routed.
End of route.  1154 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file FPGA10_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 1.590
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.178
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 22 secs 
Total REAL time to completion: 22 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "FPGA10_impl1.pt" -o "FPGA10_impl1.twr" "FPGA10_impl1.ncd" "FPGA10_impl1.prf"
trce:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file fpga10_impl1.ncd.
Design name: FPGA10
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA756
Performance: 8
Loading device for application trce from file 'sa5p85.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.40.
Performance Hardware Data Status:   Final          Version 50.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.1.119
Tue Jun 27 13:06:15 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o FPGA10_impl1.twr -gui -msgset C:/Cu_Suicide_Heat_Test/FPGA10/promote.xml FPGA10_impl1.ncd FPGA10_impl1.prf 
Design file:     fpga10_impl1.ncd
Preference file: fpga10_impl1.prf
Device,speed:    LFE5U-85F,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   1.500 V (Bank 1, defined by PAR)
                   1.500 V (Bank 2, defined by PAR)
                   1.500 V (Bank 3, defined by PAR)
                   1.500 V (Bank 4, defined by PAR)
                   1.500 V (Bank 6, defined by PAR)
                   1.500 V (Bank 7, defined by PAR)



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 710 paths, 4 nets, and 831 connections (72.01% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.1.119
Tue Jun 27 13:06:15 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o FPGA10_impl1.twr -gui -msgset C:/Cu_Suicide_Heat_Test/FPGA10/promote.xml FPGA10_impl1.ncd FPGA10_impl1.prf 
Design file:     fpga10_impl1.ncd
Preference file: fpga10_impl1.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   1.500 V (Bank 1, defined by PAR)
                   1.500 V (Bank 2, defined by PAR)
                   1.500 V (Bank 3, defined by PAR)
                   1.500 V (Bank 4, defined by PAR)
                   1.500 V (Bank 6, defined by PAR)
                   1.500 V (Bank 7, defined by PAR)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 710 paths, 4 nets, and 831 connections (72.01% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 2 secs 

iotiming  "FPGA10_impl1.ncd" "FPGA10_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file fpga10_impl1.ncd.
Design name: FPGA10
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA756
Performance: 8
Loading device for application iotiming from file 'sa5p85.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.40.
Performance Hardware Data Status:   Final          Version 50.1.
Running Performance Grade: 8
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file fpga10_impl1.ncd.
Design name: FPGA10
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA756
Performance: 9
Package Status:                     Final          Version 1.40.
Performance Hardware Data Status:   Final          Version 50.1.
Running Performance Grade: 9
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file fpga10_impl1.ncd.
Design name: FPGA10
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA756
Performance: M
Package Status:                     Final          Version 1.40.
Performance Hardware Data Status:   Final          Version 50.1.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

bitgen -w "FPGA10_impl1.ncd" -f "FPGA10_impl1.t2b" -e -s "C:/Cu_Suicide_Heat_Test/FPGA10/FPGA10.sec" -k "C:/Cu_Suicide_Heat_Test/FPGA10/FPGA10.bek" "FPGA10_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.9.1.119
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file FPGA10_impl1.ncd.
Design name: FPGA10
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA756
Performance: 8
Loading device for application Bitgen from file 'sa5p85.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.40.
Performance Hardware Data Status:   Final          Version 50.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from FPGA10_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                            1.5  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.23.
 
Saving bit stream in "FPGA10_impl1.bit".
