m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/simulation/modelsim
valtdq_dqs2_acv_connect_to_hard_phy_cyclonev
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1582573661
!i10b 1
!s100 L@LBY8?m2K81I=]<dLF[?0
I`l7lNI3IX@SVP<Ge3noma0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_sv_unit
S1
R0
Z4 w1580429739
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
L0 19
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1582573661.000000
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv|
!i113 1
Z7 o-sv -work Computer_System
Z8 !s92 -sv -work Computer_System +incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules
Z9 tCvgOpt 0
valtera_avalon_sc_fifo
Z10 !s110 1582573657
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
IdJCVoM[=JH9@:;3f1mf?n3
R3
R0
Z11 w1580429712
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Z12 L0 21
R5
r1
!s85 0
31
Z13 !s108 1582573657.000000
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z14 o-vlog01compat -work Computer_System
Z15 !s92 -vlog01compat -work Computer_System +incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules
R9
valtera_mem_if_dll_cyclonev
R1
R2
!i10b 1
!s100 [9G>WEm;j6E]1F8H81dZV1
IkIc74`fmiG^GX^c6>nPe^1
R3
!s105 altera_mem_if_dll_cyclonev_sv_unit
S1
R0
R4
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
Z16 L0 23
R5
r1
!s85 0
31
R6
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv|
!i113 1
R7
R8
R9
valtera_mem_if_hard_memory_controller_top_cyclonev
R1
R2
!i10b 1
!s100 PV@kBzX4E7SXn_NC4_1fM3
Ii2EfLk6lRQGb`JdmJEzNZ3
R3
!s105 altera_mem_if_hard_memory_controller_top_cyclonev_sv_unit
S1
R0
R4
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
Z17 L0 18
R5
r1
!s85 0
31
R6
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv|
!i113 1
R7
R8
R9
valtera_mem_if_hhp_qseq_synth_top
Z18 !s110 1582573648
!i10b 1
!s100 N_QfhY9G55ERAG1GzlAo@2
I95R:fmzH?m;P[^2EJNPCS3
R3
R0
R4
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
L0 15
R5
r1
!s85 0
31
Z19 !s108 1582573647.000000
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v|
!i113 1
R14
R15
R9
valtera_mem_if_oct_cyclonev
R1
Z20 !s110 1582573662
!i10b 1
!s100 AcnzJmTb5Jz0V@UURnjO60
I9<:]Dn3V=:?5oFGm3kn302
R3
!s105 altera_mem_if_oct_cyclonev_sv_unit
S1
R0
R4
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
R16
R5
r1
!s85 0
31
Z21 !s108 1582573662.000000
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv|
!i113 1
R7
R8
R9
valtera_merlin_address_alignment
R1
Z22 !s110 1582573656
!i10b 1
!s100 ;A9^i^d]cR@BAQXEG>h_<3
IU=?_6IBmjRz@ICk3NmZSL2
R3
!s105 altera_merlin_address_alignment_sv_unit
S1
R0
R11
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
L0 26
R5
r1
!s85 0
31
Z23 !s108 1582573656.000000
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv|
!i113 1
R7
R8
R9
valtera_merlin_arb_adder
R1
Z24 !s110 1582573655
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
I`gZe?RGCQkjPcb??3EV^L2
R3
Z25 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R11
Z26 8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Z27 FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R5
r1
!s85 0
31
Z28 !s108 1582573655.000000
Z29 !s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv|
Z30 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
R7
R8
R9
valtera_merlin_arbitrator
R1
R24
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
IAiIP2kSJ;f]>MnTH=0O`R1
R3
R25
S1
R0
R11
R26
R27
L0 103
R5
r1
!s85 0
31
R28
R29
R30
!i113 1
R7
R8
R9
valtera_merlin_axi_master_ni
R1
Z31 !s110 1582573658
!i10b 1
!s100 3_AI>HiSXNYzWC0UYFJ8?0
ISe]AmaFa<HoTEh5i=]?ho2
R3
!s105 altera_merlin_axi_master_ni_sv_unit
S1
R0
R11
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
L0 27
R5
r1
!s85 0
31
Z32 !s108 1582573658.000000
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv|
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter
R1
R22
!i10b 1
!s100 OCc70X^k:B?GW6i71n`L_3
IEgJg8Z232N7EoX]nTV67K1
R3
!s105 altera_merlin_burst_adapter_sv_unit
S1
R0
R11
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv
R12
R5
r1
!s85 0
31
R23
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv|
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter_13_1
R1
R22
!i10b 1
!s100 iQDJAL[b9z>XeokOb35D]1
IzbbB?HbFdd[Jf5VlB^M@Q0
R3
Z33 !s105 altera_merlin_burst_adapter_13_1_sv_unit
S1
R0
R11
Z34 8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
Z35 FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
L0 264
R5
r1
!s85 0
31
R23
Z36 !s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv|
Z37 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv|
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter_adder
R1
R22
!i10b 1
!s100 cJB8e]Mn>T^mE[9iEE1jk1
I617H8MEN:Z[:>nW<_ZBzS2
R3
R33
S1
R0
R11
R34
R35
L0 55
R5
r1
!s85 0
31
R23
R36
R37
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter_burstwrap_increment
R1
R22
!i10b 1
!s100 ILP^RoOQ^]Ef]XAJeF<SX0
I7z5_jD7;Kc;GaMAgRT=670
R3
R33
S1
R0
R11
R34
R35
Z38 L0 40
R5
r1
!s85 0
31
R23
R36
R37
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter_min
R1
R22
!i10b 1
!s100 5OK?oF?>S0i7IYQi<IKhS1
Imj@RYhB_l3MUTA0D4bD[<2
R3
R33
S1
R0
R11
R34
R35
L0 98
R5
r1
!s85 0
31
R23
R36
R37
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter_subtractor
R1
R22
!i10b 1
!s100 3nMfY`gC_:azzfSULAX8f2
IDT`heOj3C2E_jYcQRz`KK1
R3
R33
S1
R0
R11
R34
R35
L0 77
R5
r1
!s85 0
31
R23
R36
R37
!i113 1
R7
R8
R9
valtera_merlin_burst_uncompressor
R1
R31
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
Id;1=n>l`9Y2o<fCJC>I8d0
R3
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
R11
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
R38
R5
r1
!s85 0
31
R32
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R7
R8
R9
valtera_merlin_slave_agent
R1
R31
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
Ie?o^mMa0GBoel0>elb:fe3
R3
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R11
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv
L0 34
R5
r1
!s85 0
31
R32
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R7
R8
R9
valtera_merlin_slave_translator
R1
R31
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
I8zVj?WZaFRJNMXbN5eWab0
R3
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R11
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R5
r1
!s85 0
31
R32
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R7
R8
R9
valtera_merlin_traffic_limiter
R1
R10
!i10b 1
!s100 0h4;DR_^c13j]SXILa7d?1
I?`h6DonIYAMSBfZFJF4TD1
R3
!s105 altera_merlin_traffic_limiter_sv_unit
S1
R0
R11
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
L0 49
R5
r1
!s85 0
31
R23
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv|
!i113 1
R7
R8
R9
valtera_merlin_width_adapter
R1
Z39 !s110 1582573659
!i10b 1
!s100 QzdA5DP6CReOTH<9QzODa3
IBzJi0kO@anFVI3I;OGzXj2
R3
!s105 altera_merlin_width_adapter_sv_unit
S1
R0
R11
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv
Z40 L0 25
R5
r1
!s85 0
31
Z41 !s108 1582573659.000000
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv|
!i113 1
R7
R8
R9
valtera_reset_controller
Z42 !s110 1582573644
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
I2N6_cdOcH[oY=392Da;VD3
R3
R0
Z43 w1580429711
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v
L0 42
R5
r1
!s85 0
31
Z44 !s108 1582573644.000000
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v|
!i113 1
R14
R15
R9
valtera_reset_synchronizer
Z45 !s110 1582573645
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
I84L]mCR41SE4WZTkIFiC63
R3
R0
R43
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R5
r1
!s85 0
31
R44
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R14
R15
R9
valtera_up_avalon_reset_from_locked_signal
Z46 !s110 1582573646
!i10b 1
!s100 21LY9FTb`4C4iU[D9:fdD3
I@Tg>Zb?M`0^8iQAIIS_?P0
R3
R0
R11
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
Z47 L0 28
R5
r1
!s85 0
31
Z48 !s108 1582573646.000000
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v|
!i113 1
R14
R15
R9
vComputer_System
R42
!i10b 1
!s100 jE1cfX6lj4@WLP`WHU>gL3
IkQ`Vko8RG[OQgjASa@J7h0
R3
R0
w1580429700
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v
L0 6
R5
r1
!s85 0
31
R44
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v|
!i113 1
R14
!s92 -vlog01compat -work Computer_System +incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis
R9
n@computer_@system
vComputer_System_ARM_A9_HPS
Z49 !s110 1582573647
!i10b 1
!s100 _afVY_J0@ak?CKAH>H:R<0
I9z8Y_nDPlLbJ__LKIVc`13
R3
R0
Z50 w1580429703
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v
L0 9
R5
r1
!s85 0
31
R19
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v|
!i113 1
R14
R15
R9
n@computer_@system_@a@r@m_@a9_@h@p@s
vComputer_System_ARM_A9_HPS_hps_io
R49
!i10b 1
!s100 M2]S4X1k]dVTKaTm4MQ9:2
I@=7a6V9XbeVML@gc4JB^>0
R3
R0
R11
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v
L0 9
R5
r1
!s85 0
31
R19
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v|
!i113 1
R14
R15
R9
n@computer_@system_@a@r@m_@a9_@h@p@s_hps_io
vComputer_System_fifo_FPGA_to_HPS
R46
!i10b 1
!s100 BAGIkDPMEO`XRkB0k;WS82
IG5T[?C[bMVoe@zCU>bkOW0
R3
R0
Z51 w1580429705
Z52 8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v
Z53 FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v
L0 829
R5
r1
!s85 0
31
R48
Z54 !s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v|
Z55 !s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v|
!i113 1
R14
R15
R9
n@computer_@system_fifo_@f@p@g@a_to_@h@p@s
vComputer_System_fifo_FPGA_to_HPS_dcfifo_with_controls
R46
!i10b 1
!s100 j0BS4Ne5V`:J3E2BQL2OQ2
ID0gL7S6]4[??cE0b^l=C80
R3
R0
R51
R52
R53
L0 113
R5
r1
!s85 0
31
R48
R54
R55
!i113 1
R14
R15
R9
n@computer_@system_fifo_@f@p@g@a_to_@h@p@s_dcfifo_with_controls
vComputer_System_fifo_FPGA_to_HPS_dual_clock_fifo
R46
!i10b 1
!s100 b;FeUfBaGUollL0DCMb390
IX3mf5=iH3T7Y7>^m3YI<J3
R3
R0
R51
R52
R53
R12
R5
r1
!s85 0
31
R48
R54
R55
!i113 1
R14
R15
R9
n@computer_@system_fifo_@f@p@g@a_to_@h@p@s_dual_clock_fifo
vComputer_System_irq_mapper
R1
Z56 !s110 1582573654
!i10b 1
!s100 oBDFoCK3RWNi]FdnEVo`=1
IEaZMkG5HYY1gK_1]NA75L0
R3
!s105 Computer_System_irq_mapper_sv_unit
S1
R0
R43
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv
L0 31
R5
r1
!s85 0
31
Z57 !s108 1582573654.000000
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv|
!i113 1
R7
R8
R9
n@computer_@system_irq_mapper
vComputer_System_mm_interconnect_0
R45
!i10b 1
!s100 eDo:N@M6cc]4BIQK9F5?i0
IF_<oM`l2e=HXM[j^dEMA93
R3
R0
w1580429709
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v
L0 9
R5
r1
!s85 0
31
Z58 !s108 1582573645.000000
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v|
!i113 1
R14
R15
R9
n@computer_@system_mm_interconnect_0
vComputer_System_mm_interconnect_0_avalon_st_adapter
R45
!i10b 1
!s100 :akHZ;CD94?YWGUN]6ac82
IQQa<^nS7dI9=6b`jmk=:Y0
R3
R0
Z59 w1580429713
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v
L0 9
R5
r1
!s85 0
31
R58
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R14
R15
R9
n@computer_@system_mm_interconnect_0_avalon_st_adapter
vComputer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R1
R56
!i10b 1
!s100 Lc>zT0ERU^eAIBeRHbLBA0
IY`e7Q7[g7OFiW5N]L3C2e1
R3
!s105 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R4
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
L0 66
R5
r1
!s85 0
31
R57
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
vComputer_System_mm_interconnect_0_cmd_demux
R1
Z60 !s110 1582573660
!i10b 1
!s100 em7WFFKFGcln4h0V0J<[M0
IDLDLRPATk8l`UIDG_]lQn1
R3
!s105 Computer_System_mm_interconnect_0_cmd_demux_sv_unit
S1
R0
R11
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
Z61 L0 43
R5
r1
!s85 0
31
Z62 !s108 1582573660.000000
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_cmd_demux
vComputer_System_mm_interconnect_0_cmd_mux
R1
R60
!i10b 1
!s100 kV099j8d<FEKE2V97NIDO0
IEMaR;W:VXI8SgfUNnG7FW1
R3
!s105 Computer_System_mm_interconnect_0_cmd_mux_sv_unit
S1
R0
R11
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
Z63 L0 51
R5
r1
!s85 0
31
R62
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_cmd_mux
vComputer_System_mm_interconnect_0_router
R1
R60
!i10b 1
!s100 VILK4JCnWlzKz9e_0DCb62
IOZ>5@zniJo`IBGgVV`6:F0
R3
Z64 !s105 Computer_System_mm_interconnect_0_router_sv_unit
S1
R0
R11
Z65 8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
Z66 FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
Z67 L0 84
R5
r1
!s85 0
31
R62
Z68 !s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv|
Z69 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_router
vComputer_System_mm_interconnect_0_router_002
R1
R60
!i10b 1
!s100 R50L8RlY>lzKYdIH;6Ral2
I<cFG_Z=;L[^J]lm:4hXKc3
R3
Z70 !s105 Computer_System_mm_interconnect_0_router_002_sv_unit
S1
R0
R11
Z71 8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
Z72 FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
R67
R5
r1
!s85 0
31
R62
Z73 !s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv|
Z74 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_router_002
vComputer_System_mm_interconnect_0_router_002_default_decode
R1
R60
!i10b 1
!s100 gYChkVK^F>?VjLAG]k8Wk2
IVMKOZ>P4j0BlJBoD]EjTV3
R3
R70
S1
R0
R11
R71
R72
Z75 L0 45
R5
r1
!s85 0
31
R62
R73
R74
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_router_002_default_decode
vComputer_System_mm_interconnect_0_router_default_decode
R1
R60
!i10b 1
!s100 enNMF6>L4@iX:CTEO_[W73
I1zPA9zATn4XU0XI:8IO_R0
R3
R64
S1
R0
R11
R65
R66
R75
R5
r1
!s85 0
31
R62
R68
R69
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_router_default_decode
vComputer_System_mm_interconnect_0_rsp_demux
R1
R39
!i10b 1
!s100 SQ:iZZZ5hSZ>8^RW@A89`0
I9C?ZFJMeh=bf?AgTXW6<O3
R3
!s105 Computer_System_mm_interconnect_0_rsp_demux_sv_unit
S1
R0
R11
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
R61
R5
r1
!s85 0
31
R41
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_rsp_demux
vComputer_System_mm_interconnect_0_rsp_mux
R1
R39
!i10b 1
!s100 g<0=chgJAZFeYlVVZJB?M2
I[M>Ch2kLDBm]_a^>lX1e10
R3
!s105 Computer_System_mm_interconnect_0_rsp_mux_sv_unit
S1
R0
R11
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
R63
R5
r1
!s85 0
31
R41
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_rsp_mux
vComputer_System_mm_interconnect_1
R45
!i10b 1
!s100 ERHJzan`>=_<[YoBB`5Ek1
IgFfL:1Nm:A[_oXO=KCET@3
R3
R0
R43
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v
L0 9
R5
r1
!s85 0
31
R58
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v|
!i113 1
R14
R15
R9
n@computer_@system_mm_interconnect_1
vComputer_System_mm_interconnect_1_cmd_demux
R1
R24
!i10b 1
!s100 X7b@^EdP4n>2aLRBVbUJX3
I]I:iS?b_lHVX4nVRL;aBz2
R3
!s105 Computer_System_mm_interconnect_1_cmd_demux_sv_unit
S1
R0
R59
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
R61
R5
r1
!s85 0
31
R28
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_cmd_demux
vComputer_System_mm_interconnect_1_cmd_mux
R1
R24
!i10b 1
!s100 @NbCOi>n^n9dY1bjOLCc00
I]CGkeeb];>mSShPdSfaMQ3
R3
!s105 Computer_System_mm_interconnect_1_cmd_mux_sv_unit
S1
R0
R59
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
R63
R5
r1
!s85 0
31
R28
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_cmd_mux
vComputer_System_mm_interconnect_1_router
R1
R31
!i10b 1
!s100 dn=EGgo^PZA_N<6i1Vih40
INO0G<Z_OZg98:9hd1:=8T2
R3
Z76 !s105 Computer_System_mm_interconnect_1_router_sv_unit
S1
R0
R59
Z77 8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
Z78 FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
R67
R5
r1
!s85 0
31
R13
Z79 !s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv|
Z80 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_router
vComputer_System_mm_interconnect_1_router_002
R1
R10
!i10b 1
!s100 ORLcb7i2hVm<XXTN32z2l0
ImmGn?K61DCLVRaMNY<<NX1
R3
Z81 !s105 Computer_System_mm_interconnect_1_router_002_sv_unit
S1
R0
R59
Z82 8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
Z83 FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
R67
R5
r1
!s85 0
31
R13
Z84 !s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv|
Z85 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_router_002
vComputer_System_mm_interconnect_1_router_002_default_decode
R1
R10
!i10b 1
!s100 7IGS5SS57Wzmo_]^Vek^g0
Id``=jKIU_JfO2L0]6P4bG2
R3
R81
S1
R0
R59
R82
R83
R75
R5
r1
!s85 0
31
R13
R84
R85
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_router_002_default_decode
vComputer_System_mm_interconnect_1_router_default_decode
R1
R10
!i10b 1
!s100 HLVj1MKV5az>4RHdg8l2E3
I@W86OPN;@J0]8@=aci`102
R3
R76
S1
R0
R59
R77
R78
R75
R5
r1
!s85 0
31
R13
R79
R80
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_router_default_decode
vComputer_System_mm_interconnect_1_rsp_demux
R1
R24
!i10b 1
!s100 iX8n;<cFBZc<mTiiMCmi<0
I8PbkF1gdiCN=CM4>ah5>23
R3
!s105 Computer_System_mm_interconnect_1_rsp_demux_sv_unit
S1
R0
R59
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
R61
R5
r1
!s85 0
31
R28
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_rsp_demux
vComputer_System_mm_interconnect_1_rsp_mux
R1
R56
!i10b 1
!s100 <md`;9i6[M22P_Hh:ZX:D3
IS8^aKk9gl;d[A<[3JKHCi1
R3
!s105 Computer_System_mm_interconnect_1_rsp_mux_sv_unit
S1
R0
R59
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
R63
R5
r1
!s85 0
31
R57
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_rsp_mux
vComputer_System_Onchip_SRAM
R49
!i10b 1
!s100 k60F94^gzBd@;LFOfaDEc0
IS1GXiYBR=lXT:62j:W4PE2
R3
R0
R50
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v
R12
R5
r1
!s85 0
31
R19
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v|
!i113 1
R14
R15
R9
n@computer_@system_@onchip_@s@r@a@m
vComputer_System_pll_0
R46
!i10b 1
!s100 R_QoeT?TZGcgnzA0n>0VI2
Ic:YcaRF^XRh`IDimH`bOC1
R3
R0
R51
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v
L0 2
R5
r1
!s85 0
31
R58
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v|
!i113 1
R14
R15
R9
n@computer_@system_pll_0
vComputer_System_System_PLL
R46
!i10b 1
!s100 O]5>?2li_AnF`9R5RW7@o3
I@d[Y?i25?2FK_zECN^bCK2
R3
R0
w1580429704
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v
L0 9
R5
r1
!s85 0
31
R48
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v|
!i113 1
R14
R15
R9
n@computer_@system_@system_@p@l@l
vComputer_System_System_PLL_sys_pll
R46
!i10b 1
!s100 OQ9hC`EPn;^aTzSWGjWM`2
IiK1FMkdV=OeVk?m9DTTY71
R3
R0
R11
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v
L0 2
R5
r1
!s85 0
31
R48
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v|
!i113 1
R14
R15
R9
n@computer_@system_@system_@p@l@l_sys_pll
vhps_sdram
R49
!i10b 1
!s100 jbW90WZhb:4iXkRi;gdi^0
IFhWMMW8WENeLX_aZhzUkl2
R3
R0
R4
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v
L0 9
R5
r1
!s85 0
31
R19
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v|
!i113 1
R14
R15
R9
vhps_sdram_p0
R1
R20
!i10b 1
!s100 ^51L0T@9;J3b7;fD0gebL2
IW]>zY@C;LQ?cNlg66[Hk]2
R3
!s105 hps_sdram_p0_sv_unit
S1
R0
R4
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv
R17
R5
r1
!s85 0
31
R21
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv|
!i113 1
R7
R8
R9
vhps_sdram_p0_acv_hard_addr_cmd_pads
R18
!i10b 1
!s100 JDiQYD`mV<S3ZbNU2oLkD2
IDn_N<c7I6@>F==YPV;HKH2
R3
R0
R4
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
Z86 L0 17
R5
r1
!s85 0
31
Z87 !s108 1582573648.000000
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v|
!i113 1
R14
R15
R9
vhps_sdram_p0_acv_hard_io_pads
R18
!i10b 1
!s100 SfJ5bje>CFhFCXN8?j91<1
IY@KYOHk6hFF8TSo4U3BSU1
R3
R0
R4
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
R86
R5
r1
!s85 0
31
R87
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v|
!i113 1
R14
R15
R9
vhps_sdram_p0_acv_hard_memphy
R18
!i10b 1
!s100 YZmZZ30=2fY45]I4U[QfM1
IHA49W2h3oo0HhRK@W_bbf1
R3
R0
R4
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
R12
R5
r1
!s85 0
31
R87
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v|
!i113 1
R14
R15
R9
vhps_sdram_p0_acv_ldc
Z88 !s110 1582573649
!i10b 1
!s100 SK2LP`?Ld8_6n1Ui2PFoz1
I1HmCEQijji?R1PJ_I^RO@2
R3
R0
R4
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v
R86
R5
r1
!s85 0
31
R87
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v|
!i113 1
R14
R15
R9
vhps_sdram_p0_altdqdqs
R88
!i10b 1
!s100 Xk]PjMGV;<WQjf6YEGK3:1
IWNiF?Q8zXjD4F1P7f]MlX2
R3
R0
R4
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v
R86
R5
r1
!s85 0
31
Z89 !s108 1582573649.000000
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v|
!i113 1
R14
R15
R9
vhps_sdram_p0_clock_pair_generator
R88
!i10b 1
!s100 XFAX];RG805f0mE=G4m7f3
IC:a=Hk]m7KXam=dTWP<m42
R3
R0
R4
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
R47
R5
r1
!s85 0
31
R89
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v|
!i113 1
R14
R15
R9
vhps_sdram_p0_generic_ddio
R88
!i10b 1
!s100 MEaB39e4Y6@9cRdAAXSbL3
Id>z:bX?U2PjPL5h`^_N`61
R3
R0
R4
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v
R86
R5
r1
!s85 0
31
R89
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v|
!i113 1
R14
R15
R9
vhps_sdram_pll
R1
R20
!i10b 1
!s100 U9abk]hQl`M=9NB[d=N6P0
IX4UzPW6<8A47bMh<]A]^N2
R3
!s105 hps_sdram_pll_sv_unit
S1
R0
R4
8C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv
FC:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv
R40
R5
r1
!s85 0
31
R21
!s107 C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules|C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv|
!i113 1
R7
R8
R9
