                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 4.0.0 #11528 (MINGW64)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_clk
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _CLKPrescTable
                                     12 	.globl _HSIDivFactor
                                     13 	.globl _CLK_DeInit
                                     14 	.globl _CLK_GetClockFreq
                                     15 ;--------------------------------------------------------
                                     16 ; ram data
                                     17 ;--------------------------------------------------------
                                     18 	.area DATA
                                     19 ;--------------------------------------------------------
                                     20 ; ram data
                                     21 ;--------------------------------------------------------
                                     22 	.area INITIALIZED
                                     23 ;--------------------------------------------------------
                                     24 ; absolute external ram data
                                     25 ;--------------------------------------------------------
                                     26 	.area DABS (ABS)
                                     27 
                                     28 ; default segment ordering for linker
                                     29 	.area HOME
                                     30 	.area GSINIT
                                     31 	.area GSFINAL
                                     32 	.area CONST
                                     33 	.area INITIALIZER
                                     34 	.area CODE
                                     35 
                                     36 ;--------------------------------------------------------
                                     37 ; global & static initialisations
                                     38 ;--------------------------------------------------------
                                     39 	.area HOME
                                     40 	.area GSINIT
                                     41 	.area GSFINAL
                                     42 	.area GSINIT
                                     43 ;--------------------------------------------------------
                                     44 ; Home
                                     45 ;--------------------------------------------------------
                                     46 	.area HOME
                                     47 	.area HOME
                                     48 ;--------------------------------------------------------
                                     49 ; code
                                     50 ;--------------------------------------------------------
                                     51 	.area CODE
                           000000    52 	Sstm8s_clk$CLK_DeInit$0 ==.
                                     53 ;	Source/Std_Lib/Src/stm8s_clk.c: 72: void CLK_DeInit(void)
                                     54 ;	-----------------------------------------
                                     55 ;	 function CLK_DeInit
                                     56 ;	-----------------------------------------
      000000                         57 _CLK_DeInit:
                           000000    58 	Sstm8s_clk$CLK_DeInit$1 ==.
                           000000    59 	Sstm8s_clk$CLK_DeInit$2 ==.
                                     60 ;	Source/Std_Lib/Src/stm8s_clk.c: 74: CLK->ICKR = CLK_ICKR_RESET_VALUE;
      000000 35 01 50 C0      [ 1]   61 	mov	0x50c0+0, #0x01
                           000004    62 	Sstm8s_clk$CLK_DeInit$3 ==.
                                     63 ;	Source/Std_Lib/Src/stm8s_clk.c: 75: CLK->ECKR = CLK_ECKR_RESET_VALUE;
      000004 35 00 50 C1      [ 1]   64 	mov	0x50c1+0, #0x00
                           000008    65 	Sstm8s_clk$CLK_DeInit$4 ==.
                                     66 ;	Source/Std_Lib/Src/stm8s_clk.c: 76: CLK->SWR  = CLK_SWR_RESET_VALUE;
      000008 35 E1 50 C4      [ 1]   67 	mov	0x50c4+0, #0xe1
                           00000C    68 	Sstm8s_clk$CLK_DeInit$5 ==.
                                     69 ;	Source/Std_Lib/Src/stm8s_clk.c: 77: CLK->SWCR = CLK_SWCR_RESET_VALUE;
      00000C 35 00 50 C5      [ 1]   70 	mov	0x50c5+0, #0x00
                           000010    71 	Sstm8s_clk$CLK_DeInit$6 ==.
                                     72 ;	Source/Std_Lib/Src/stm8s_clk.c: 78: CLK->CKDIVR = CLK_CKDIVR_RESET_VALUE;
      000010 35 18 50 C6      [ 1]   73 	mov	0x50c6+0, #0x18
                           000014    74 	Sstm8s_clk$CLK_DeInit$7 ==.
                                     75 ;	Source/Std_Lib/Src/stm8s_clk.c: 79: CLK->PCKENR1 = CLK_PCKENR1_RESET_VALUE;
      000014 35 FF 50 C7      [ 1]   76 	mov	0x50c7+0, #0xff
                           000018    77 	Sstm8s_clk$CLK_DeInit$8 ==.
                                     78 ;	Source/Std_Lib/Src/stm8s_clk.c: 80: CLK->PCKENR2 = CLK_PCKENR2_RESET_VALUE;
      000018 35 FF 50 CA      [ 1]   79 	mov	0x50ca+0, #0xff
                           00001C    80 	Sstm8s_clk$CLK_DeInit$9 ==.
                                     81 ;	Source/Std_Lib/Src/stm8s_clk.c: 81: CLK->CSSR = CLK_CSSR_RESET_VALUE;
      00001C 35 00 50 C8      [ 1]   82 	mov	0x50c8+0, #0x00
                           000020    83 	Sstm8s_clk$CLK_DeInit$10 ==.
                                     84 ;	Source/Std_Lib/Src/stm8s_clk.c: 82: CLK->CCOR = CLK_CCOR_RESET_VALUE;
      000020 35 00 50 C9      [ 1]   85 	mov	0x50c9+0, #0x00
                           000024    86 	Sstm8s_clk$CLK_DeInit$11 ==.
                                     87 ;	Source/Std_Lib/Src/stm8s_clk.c: 83: while ((CLK->CCOR & CLK_CCOR_CCOEN)!= 0)
      000024                         88 00101$:
      000024 C6 50 C9         [ 1]   89 	ld	a, 0x50c9
      000027 44               [ 1]   90 	srl	a
      000028 25 FA            [ 1]   91 	jrc	00101$
                           00002A    92 	Sstm8s_clk$CLK_DeInit$12 ==.
                                     93 ;	Source/Std_Lib/Src/stm8s_clk.c: 85: CLK->CCOR = CLK_CCOR_RESET_VALUE;
      00002A 35 00 50 C9      [ 1]   94 	mov	0x50c9+0, #0x00
                           00002E    95 	Sstm8s_clk$CLK_DeInit$13 ==.
                                     96 ;	Source/Std_Lib/Src/stm8s_clk.c: 86: CLK->HSITRIMR = CLK_HSITRIMR_RESET_VALUE;
      00002E 35 00 50 CC      [ 1]   97 	mov	0x50cc+0, #0x00
                           000032    98 	Sstm8s_clk$CLK_DeInit$14 ==.
                                     99 ;	Source/Std_Lib/Src/stm8s_clk.c: 87: CLK->SWIMCCR = CLK_SWIMCCR_RESET_VALUE;
      000032 35 00 50 CD      [ 1]  100 	mov	0x50cd+0, #0x00
                           000036   101 	Sstm8s_clk$CLK_DeInit$15 ==.
                                    102 ;	Source/Std_Lib/Src/stm8s_clk.c: 88: }
                           000036   103 	Sstm8s_clk$CLK_DeInit$16 ==.
                           000036   104 	XG$CLK_DeInit$0$0 ==.
      000036 81               [ 4]  105 	ret
                           000037   106 	Sstm8s_clk$CLK_DeInit$17 ==.
                           000037   107 	Sstm8s_clk$CLK_GetClockFreq$18 ==.
                                    108 ;	Source/Std_Lib/Src/stm8s_clk.c: 569: uint32_t CLK_GetClockFreq(void)
                                    109 ;	-----------------------------------------
                                    110 ;	 function CLK_GetClockFreq
                                    111 ;	-----------------------------------------
      000037                        112 _CLK_GetClockFreq:
                           000037   113 	Sstm8s_clk$CLK_GetClockFreq$19 ==.
      000037 52 04            [ 2]  114 	sub	sp, #4
                           000039   115 	Sstm8s_clk$CLK_GetClockFreq$20 ==.
                           000039   116 	Sstm8s_clk$CLK_GetClockFreq$21 ==.
                                    117 ;	Source/Std_Lib/Src/stm8s_clk.c: 576: clocksource = (CLK_Source_TypeDef)CLK->CMSR;
      000039 C6 50 C3         [ 1]  118 	ld	a, 0x50c3
      00003C 6B 04            [ 1]  119 	ld	(0x04, sp), a
                           00003E   120 	Sstm8s_clk$CLK_GetClockFreq$22 ==.
                                    121 ;	Source/Std_Lib/Src/stm8s_clk.c: 578: if (clocksource == CLK_SOURCE_HSI)
      00003E 7B 04            [ 1]  122 	ld	a, (0x04, sp)
      000040 A1 E1            [ 1]  123 	cp	a, #0xe1
      000042 26 26            [ 1]  124 	jrne	00105$
                           000044   125 	Sstm8s_clk$CLK_GetClockFreq$23 ==.
                           000044   126 	Sstm8s_clk$CLK_GetClockFreq$24 ==.
                           000044   127 	Sstm8s_clk$CLK_GetClockFreq$25 ==.
                                    128 ;	Source/Std_Lib/Src/stm8s_clk.c: 580: tmp = (uint8_t)(CLK->CKDIVR & CLK_CKDIVR_HSIDIV);
      000044 C6 50 C6         [ 1]  129 	ld	a, 0x50c6
      000047 A4 18            [ 1]  130 	and	a, #0x18
                           000049   131 	Sstm8s_clk$CLK_GetClockFreq$26 ==.
                                    132 ;	Source/Std_Lib/Src/stm8s_clk.c: 581: tmp = (uint8_t)(tmp >> 3);
      000049 44               [ 1]  133 	srl	a
      00004A 44               [ 1]  134 	srl	a
      00004B 44               [ 1]  135 	srl	a
                           00004C   136 	Sstm8s_clk$CLK_GetClockFreq$27 ==.
                                    137 ;	Source/Std_Lib/Src/stm8s_clk.c: 582: presc = HSIDivFactor[tmp];
      00004C 5F               [ 1]  138 	clrw	x
      00004D 97               [ 1]  139 	ld	xl, a
      00004E 1Cr00r00         [ 2]  140 	addw	x, #(_HSIDivFactor + 0)
      000051 F6               [ 1]  141 	ld	a, (x)
                           000052   142 	Sstm8s_clk$CLK_GetClockFreq$28 ==.
                                    143 ;	Source/Std_Lib/Src/stm8s_clk.c: 583: clockfrequency = HSI_VALUE / presc;
      000052 5F               [ 1]  144 	clrw	x
      000053 97               [ 1]  145 	ld	xl, a
      000054 90 5F            [ 1]  146 	clrw	y
                           000056   147 	Sstm8s_clk$CLK_GetClockFreq$29 ==.
      000056 89               [ 2]  148 	pushw	x
                           000057   149 	Sstm8s_clk$CLK_GetClockFreq$30 ==.
      000057 90 89            [ 2]  150 	pushw	y
                           000059   151 	Sstm8s_clk$CLK_GetClockFreq$31 ==.
      000059 4B 00            [ 1]  152 	push	#0x00
                           00005B   153 	Sstm8s_clk$CLK_GetClockFreq$32 ==.
      00005B 4B 24            [ 1]  154 	push	#0x24
                           00005D   155 	Sstm8s_clk$CLK_GetClockFreq$33 ==.
      00005D 4B F4            [ 1]  156 	push	#0xf4
                           00005F   157 	Sstm8s_clk$CLK_GetClockFreq$34 ==.
      00005F 4B 00            [ 1]  158 	push	#0x00
                           000061   159 	Sstm8s_clk$CLK_GetClockFreq$35 ==.
      000061 CDr00r00         [ 4]  160 	call	__divulong
      000064 5B 08            [ 2]  161 	addw	sp, #8
                           000066   162 	Sstm8s_clk$CLK_GetClockFreq$36 ==.
      000066 1F 03            [ 2]  163 	ldw	(0x03, sp), x
      000068 20 1A            [ 2]  164 	jra	00106$
      00006A                        165 00105$:
                           00006A   166 	Sstm8s_clk$CLK_GetClockFreq$37 ==.
                                    167 ;	Source/Std_Lib/Src/stm8s_clk.c: 585: else if ( clocksource == CLK_SOURCE_LSI)
      00006A 7B 04            [ 1]  168 	ld	a, (0x04, sp)
      00006C A1 D2            [ 1]  169 	cp	a, #0xd2
      00006E 26 0B            [ 1]  170 	jrne	00102$
                           000070   171 	Sstm8s_clk$CLK_GetClockFreq$38 ==.
                           000070   172 	Sstm8s_clk$CLK_GetClockFreq$39 ==.
                           000070   173 	Sstm8s_clk$CLK_GetClockFreq$40 ==.
                                    174 ;	Source/Std_Lib/Src/stm8s_clk.c: 587: clockfrequency = LSI_VALUE;
      000070 AE F4 00         [ 2]  175 	ldw	x, #0xf400
      000073 1F 03            [ 2]  176 	ldw	(0x03, sp), x
      000075 90 AE 00 01      [ 2]  177 	ldw	y, #0x0001
                           000079   178 	Sstm8s_clk$CLK_GetClockFreq$41 ==.
      000079 20 09            [ 2]  179 	jra	00106$
      00007B                        180 00102$:
                           00007B   181 	Sstm8s_clk$CLK_GetClockFreq$42 ==.
                           00007B   182 	Sstm8s_clk$CLK_GetClockFreq$43 ==.
                                    183 ;	Source/Std_Lib/Src/stm8s_clk.c: 591: clockfrequency = HSE_VALUE;
      00007B AE 24 00         [ 2]  184 	ldw	x, #0x2400
      00007E 1F 03            [ 2]  185 	ldw	(0x03, sp), x
      000080 90 AE 00 F4      [ 2]  186 	ldw	y, #0x00f4
                           000084   187 	Sstm8s_clk$CLK_GetClockFreq$44 ==.
      000084                        188 00106$:
                           000084   189 	Sstm8s_clk$CLK_GetClockFreq$45 ==.
                                    190 ;	Source/Std_Lib/Src/stm8s_clk.c: 594: return((uint32_t)clockfrequency);
      000084 1E 03            [ 2]  191 	ldw	x, (0x03, sp)
                           000086   192 	Sstm8s_clk$CLK_GetClockFreq$46 ==.
                                    193 ;	Source/Std_Lib/Src/stm8s_clk.c: 595: }
      000086 5B 04            [ 2]  194 	addw	sp, #4
                           000088   195 	Sstm8s_clk$CLK_GetClockFreq$47 ==.
                           000088   196 	Sstm8s_clk$CLK_GetClockFreq$48 ==.
                           000088   197 	XG$CLK_GetClockFreq$0$0 ==.
      000088 81               [ 4]  198 	ret
                           000089   199 	Sstm8s_clk$CLK_GetClockFreq$49 ==.
                                    200 	.area CODE
                                    201 	.area CONST
                           000000   202 G$HSIDivFactor$0_0$0 == .
      000000                        203 _HSIDivFactor:
      000000 01                     204 	.db #0x01	; 1
      000001 02                     205 	.db #0x02	; 2
      000002 04                     206 	.db #0x04	; 4
      000003 08                     207 	.db #0x08	; 8
                           000004   208 G$CLKPrescTable$0_0$0 == .
      000004                        209 _CLKPrescTable:
      000004 01                     210 	.db #0x01	; 1
      000005 02                     211 	.db #0x02	; 2
      000006 04                     212 	.db #0x04	; 4
      000007 08                     213 	.db #0x08	; 8
      000008 0A                     214 	.db #0x0a	; 10
      000009 10                     215 	.db #0x10	; 16
      00000A 14                     216 	.db #0x14	; 20
      00000B 28                     217 	.db #0x28	; 40
                                    218 	.area INITIALIZER
                                    219 	.area CABS (ABS)
                                    220 
                                    221 	.area .debug_line (NOLOAD)
      000000 00 00 01 3D            222 	.dw	0,Ldebug_line_end-Ldebug_line_start
      000004                        223 Ldebug_line_start:
      000004 00 02                  224 	.dw	2
      000006 00 00 00 7F            225 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      00000A 01                     226 	.db	1
      00000B 01                     227 	.db	1
      00000C FB                     228 	.db	-5
      00000D 0F                     229 	.db	15
      00000E 0A                     230 	.db	10
      00000F 00                     231 	.db	0
      000010 01                     232 	.db	1
      000011 01                     233 	.db	1
      000012 01                     234 	.db	1
      000013 01                     235 	.db	1
      000014 00                     236 	.db	0
      000015 00                     237 	.db	0
      000016 00                     238 	.db	0
      000017 01                     239 	.db	1
      000018 43 3A 5C 50 72 6F 67   240 	.ascii "C:\Program Files\SDCC\bin\..\include\stm8"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
             5C 73 74 6D 38
      000040 00                     241 	.db	0
      000041 43 3A 5C 50 72 6F 67   242 	.ascii "C:\Program Files\SDCC\bin\..\include"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
      000064 00                     243 	.db	0
      000065 00                     244 	.db	0
      000066 53 6F 75 72 63 65 2F   245 	.ascii "Source/Std_Lib/Src/stm8s_clk.c"
             53 74 64 5F 4C 69 62
             2F 53 72 63 2F 73 74
             6D 38 73 5F 63 6C 6B
             2E 63
      000084 00                     246 	.db	0
      000085 00                     247 	.uleb128	0
      000086 00                     248 	.uleb128	0
      000087 00                     249 	.uleb128	0
      000088 00                     250 	.db	0
      000089                        251 Ldebug_line_stmt:
      000089 00                     252 	.db	0
      00008A 05                     253 	.uleb128	5
      00008B 02                     254 	.db	2
      00008C 00 00r00r00            255 	.dw	0,(Sstm8s_clk$CLK_DeInit$0)
      000090 03                     256 	.db	3
      000091 C7 00                  257 	.sleb128	71
      000093 01                     258 	.db	1
      000094 09                     259 	.db	9
      000095 00 00                  260 	.dw	Sstm8s_clk$CLK_DeInit$2-Sstm8s_clk$CLK_DeInit$0
      000097 03                     261 	.db	3
      000098 02                     262 	.sleb128	2
      000099 01                     263 	.db	1
      00009A 09                     264 	.db	9
      00009B 00 04                  265 	.dw	Sstm8s_clk$CLK_DeInit$3-Sstm8s_clk$CLK_DeInit$2
      00009D 03                     266 	.db	3
      00009E 01                     267 	.sleb128	1
      00009F 01                     268 	.db	1
      0000A0 09                     269 	.db	9
      0000A1 00 04                  270 	.dw	Sstm8s_clk$CLK_DeInit$4-Sstm8s_clk$CLK_DeInit$3
      0000A3 03                     271 	.db	3
      0000A4 01                     272 	.sleb128	1
      0000A5 01                     273 	.db	1
      0000A6 09                     274 	.db	9
      0000A7 00 04                  275 	.dw	Sstm8s_clk$CLK_DeInit$5-Sstm8s_clk$CLK_DeInit$4
      0000A9 03                     276 	.db	3
      0000AA 01                     277 	.sleb128	1
      0000AB 01                     278 	.db	1
      0000AC 09                     279 	.db	9
      0000AD 00 04                  280 	.dw	Sstm8s_clk$CLK_DeInit$6-Sstm8s_clk$CLK_DeInit$5
      0000AF 03                     281 	.db	3
      0000B0 01                     282 	.sleb128	1
      0000B1 01                     283 	.db	1
      0000B2 09                     284 	.db	9
      0000B3 00 04                  285 	.dw	Sstm8s_clk$CLK_DeInit$7-Sstm8s_clk$CLK_DeInit$6
      0000B5 03                     286 	.db	3
      0000B6 01                     287 	.sleb128	1
      0000B7 01                     288 	.db	1
      0000B8 09                     289 	.db	9
      0000B9 00 04                  290 	.dw	Sstm8s_clk$CLK_DeInit$8-Sstm8s_clk$CLK_DeInit$7
      0000BB 03                     291 	.db	3
      0000BC 01                     292 	.sleb128	1
      0000BD 01                     293 	.db	1
      0000BE 09                     294 	.db	9
      0000BF 00 04                  295 	.dw	Sstm8s_clk$CLK_DeInit$9-Sstm8s_clk$CLK_DeInit$8
      0000C1 03                     296 	.db	3
      0000C2 01                     297 	.sleb128	1
      0000C3 01                     298 	.db	1
      0000C4 09                     299 	.db	9
      0000C5 00 04                  300 	.dw	Sstm8s_clk$CLK_DeInit$10-Sstm8s_clk$CLK_DeInit$9
      0000C7 03                     301 	.db	3
      0000C8 01                     302 	.sleb128	1
      0000C9 01                     303 	.db	1
      0000CA 09                     304 	.db	9
      0000CB 00 04                  305 	.dw	Sstm8s_clk$CLK_DeInit$11-Sstm8s_clk$CLK_DeInit$10
      0000CD 03                     306 	.db	3
      0000CE 01                     307 	.sleb128	1
      0000CF 01                     308 	.db	1
      0000D0 09                     309 	.db	9
      0000D1 00 06                  310 	.dw	Sstm8s_clk$CLK_DeInit$12-Sstm8s_clk$CLK_DeInit$11
      0000D3 03                     311 	.db	3
      0000D4 02                     312 	.sleb128	2
      0000D5 01                     313 	.db	1
      0000D6 09                     314 	.db	9
      0000D7 00 04                  315 	.dw	Sstm8s_clk$CLK_DeInit$13-Sstm8s_clk$CLK_DeInit$12
      0000D9 03                     316 	.db	3
      0000DA 01                     317 	.sleb128	1
      0000DB 01                     318 	.db	1
      0000DC 09                     319 	.db	9
      0000DD 00 04                  320 	.dw	Sstm8s_clk$CLK_DeInit$14-Sstm8s_clk$CLK_DeInit$13
      0000DF 03                     321 	.db	3
      0000E0 01                     322 	.sleb128	1
      0000E1 01                     323 	.db	1
      0000E2 09                     324 	.db	9
      0000E3 00 04                  325 	.dw	Sstm8s_clk$CLK_DeInit$15-Sstm8s_clk$CLK_DeInit$14
      0000E5 03                     326 	.db	3
      0000E6 01                     327 	.sleb128	1
      0000E7 01                     328 	.db	1
      0000E8 09                     329 	.db	9
      0000E9 00 01                  330 	.dw	1+Sstm8s_clk$CLK_DeInit$16-Sstm8s_clk$CLK_DeInit$15
      0000EB 00                     331 	.db	0
      0000EC 01                     332 	.uleb128	1
      0000ED 01                     333 	.db	1
      0000EE 00                     334 	.db	0
      0000EF 05                     335 	.uleb128	5
      0000F0 02                     336 	.db	2
      0000F1 00 00r00r37            337 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$18)
      0000F5 03                     338 	.db	3
      0000F6 B8 04                  339 	.sleb128	568
      0000F8 01                     340 	.db	1
      0000F9 09                     341 	.db	9
      0000FA 00 02                  342 	.dw	Sstm8s_clk$CLK_GetClockFreq$21-Sstm8s_clk$CLK_GetClockFreq$18
      0000FC 03                     343 	.db	3
      0000FD 07                     344 	.sleb128	7
      0000FE 01                     345 	.db	1
      0000FF 09                     346 	.db	9
      000100 00 05                  347 	.dw	Sstm8s_clk$CLK_GetClockFreq$22-Sstm8s_clk$CLK_GetClockFreq$21
      000102 03                     348 	.db	3
      000103 02                     349 	.sleb128	2
      000104 01                     350 	.db	1
      000105 09                     351 	.db	9
      000106 00 06                  352 	.dw	Sstm8s_clk$CLK_GetClockFreq$25-Sstm8s_clk$CLK_GetClockFreq$22
      000108 03                     353 	.db	3
      000109 02                     354 	.sleb128	2
      00010A 01                     355 	.db	1
      00010B 09                     356 	.db	9
      00010C 00 05                  357 	.dw	Sstm8s_clk$CLK_GetClockFreq$26-Sstm8s_clk$CLK_GetClockFreq$25
      00010E 03                     358 	.db	3
      00010F 01                     359 	.sleb128	1
      000110 01                     360 	.db	1
      000111 09                     361 	.db	9
      000112 00 03                  362 	.dw	Sstm8s_clk$CLK_GetClockFreq$27-Sstm8s_clk$CLK_GetClockFreq$26
      000114 03                     363 	.db	3
      000115 01                     364 	.sleb128	1
      000116 01                     365 	.db	1
      000117 09                     366 	.db	9
      000118 00 06                  367 	.dw	Sstm8s_clk$CLK_GetClockFreq$28-Sstm8s_clk$CLK_GetClockFreq$27
      00011A 03                     368 	.db	3
      00011B 01                     369 	.sleb128	1
      00011C 01                     370 	.db	1
      00011D 09                     371 	.db	9
      00011E 00 18                  372 	.dw	Sstm8s_clk$CLK_GetClockFreq$37-Sstm8s_clk$CLK_GetClockFreq$28
      000120 03                     373 	.db	3
      000121 02                     374 	.sleb128	2
      000122 01                     375 	.db	1
      000123 09                     376 	.db	9
      000124 00 06                  377 	.dw	Sstm8s_clk$CLK_GetClockFreq$40-Sstm8s_clk$CLK_GetClockFreq$37
      000126 03                     378 	.db	3
      000127 02                     379 	.sleb128	2
      000128 01                     380 	.db	1
      000129 09                     381 	.db	9
      00012A 00 0B                  382 	.dw	Sstm8s_clk$CLK_GetClockFreq$43-Sstm8s_clk$CLK_GetClockFreq$40
      00012C 03                     383 	.db	3
      00012D 04                     384 	.sleb128	4
      00012E 01                     385 	.db	1
      00012F 09                     386 	.db	9
      000130 00 09                  387 	.dw	Sstm8s_clk$CLK_GetClockFreq$45-Sstm8s_clk$CLK_GetClockFreq$43
      000132 03                     388 	.db	3
      000133 03                     389 	.sleb128	3
      000134 01                     390 	.db	1
      000135 09                     391 	.db	9
      000136 00 02                  392 	.dw	Sstm8s_clk$CLK_GetClockFreq$46-Sstm8s_clk$CLK_GetClockFreq$45
      000138 03                     393 	.db	3
      000139 01                     394 	.sleb128	1
      00013A 01                     395 	.db	1
      00013B 09                     396 	.db	9
      00013C 00 03                  397 	.dw	1+Sstm8s_clk$CLK_GetClockFreq$48-Sstm8s_clk$CLK_GetClockFreq$46
      00013E 00                     398 	.db	0
      00013F 01                     399 	.uleb128	1
      000140 01                     400 	.db	1
      000141                        401 Ldebug_line_end:
                                    402 
                                    403 	.area .debug_loc (NOLOAD)
      000000                        404 Ldebug_loc_start:
      000000 00 00r00r88            405 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$47)
      000004 00 00r00r89            406 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$49)
      000008 00 02                  407 	.dw	2
      00000A 78                     408 	.db	120
      00000B 01                     409 	.sleb128	1
      00000C 00 00r00r70            410 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$38)
      000010 00 00r00r88            411 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$47)
      000014 00 02                  412 	.dw	2
      000016 78                     413 	.db	120
      000017 05                     414 	.sleb128	5
      000018 00 00r00r66            415 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$36)
      00001C 00 00r00r70            416 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$38)
      000020 00 02                  417 	.dw	2
      000022 78                     418 	.db	120
      000023 05                     419 	.sleb128	5
      000024 00 00r00r61            420 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$35)
      000028 00 00r00r66            421 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$36)
      00002C 00 02                  422 	.dw	2
      00002E 78                     423 	.db	120
      00002F 0D                     424 	.sleb128	13
      000030 00 00r00r5F            425 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$34)
      000034 00 00r00r61            426 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$35)
      000038 00 02                  427 	.dw	2
      00003A 78                     428 	.db	120
      00003B 0C                     429 	.sleb128	12
      00003C 00 00r00r5D            430 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$33)
      000040 00 00r00r5F            431 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$34)
      000044 00 02                  432 	.dw	2
      000046 78                     433 	.db	120
      000047 0B                     434 	.sleb128	11
      000048 00 00r00r5B            435 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$32)
      00004C 00 00r00r5D            436 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$33)
      000050 00 02                  437 	.dw	2
      000052 78                     438 	.db	120
      000053 0A                     439 	.sleb128	10
      000054 00 00r00r59            440 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$31)
      000058 00 00r00r5B            441 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$32)
      00005C 00 02                  442 	.dw	2
      00005E 78                     443 	.db	120
      00005F 09                     444 	.sleb128	9
      000060 00 00r00r57            445 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$30)
      000064 00 00r00r59            446 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$31)
      000068 00 02                  447 	.dw	2
      00006A 78                     448 	.db	120
      00006B 07                     449 	.sleb128	7
      00006C 00 00r00r44            450 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$23)
      000070 00 00r00r57            451 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$30)
      000074 00 02                  452 	.dw	2
      000076 78                     453 	.db	120
      000077 05                     454 	.sleb128	5
      000078 00 00r00r39            455 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$20)
      00007C 00 00r00r44            456 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$23)
      000080 00 02                  457 	.dw	2
      000082 78                     458 	.db	120
      000083 05                     459 	.sleb128	5
      000084 00 00r00r37            460 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$19)
      000088 00 00r00r39            461 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$20)
      00008C 00 02                  462 	.dw	2
      00008E 78                     463 	.db	120
      00008F 01                     464 	.sleb128	1
      000090 00 00 00 00            465 	.dw	0,0
      000094 00 00 00 00            466 	.dw	0,0
      000098 00 00r00r00            467 	.dw	0,(Sstm8s_clk$CLK_DeInit$1)
      00009C 00 00r00r37            468 	.dw	0,(Sstm8s_clk$CLK_DeInit$17)
      0000A0 00 02                  469 	.dw	2
      0000A2 78                     470 	.db	120
      0000A3 01                     471 	.sleb128	1
      0000A4 00 00 00 00            472 	.dw	0,0
      0000A8 00 00 00 00            473 	.dw	0,0
                                    474 
                                    475 	.area .debug_abbrev (NOLOAD)
      000000                        476 Ldebug_abbrev:
      000000 0A                     477 	.uleb128	10
      000001 34                     478 	.uleb128	52
      000002 00                     479 	.db	0
      000003 02                     480 	.uleb128	2
      000004 0A                     481 	.uleb128	10
      000005 03                     482 	.uleb128	3
      000006 08                     483 	.uleb128	8
      000007 3F                     484 	.uleb128	63
      000008 0C                     485 	.uleb128	12
      000009 49                     486 	.uleb128	73
      00000A 13                     487 	.uleb128	19
      00000B 00                     488 	.uleb128	0
      00000C 00                     489 	.uleb128	0
      00000D 08                     490 	.uleb128	8
      00000E 01                     491 	.uleb128	1
      00000F 01                     492 	.db	1
      000010 01                     493 	.uleb128	1
      000011 13                     494 	.uleb128	19
      000012 0B                     495 	.uleb128	11
      000013 0B                     496 	.uleb128	11
      000014 49                     497 	.uleb128	73
      000015 13                     498 	.uleb128	19
      000016 00                     499 	.uleb128	0
      000017 00                     500 	.uleb128	0
      000018 06                     501 	.uleb128	6
      000019 34                     502 	.uleb128	52
      00001A 00                     503 	.db	0
      00001B 02                     504 	.uleb128	2
      00001C 0A                     505 	.uleb128	10
      00001D 03                     506 	.uleb128	3
      00001E 08                     507 	.uleb128	8
      00001F 49                     508 	.uleb128	73
      000020 13                     509 	.uleb128	19
      000021 00                     510 	.uleb128	0
      000022 00                     511 	.uleb128	0
      000023 04                     512 	.uleb128	4
      000024 2E                     513 	.uleb128	46
      000025 01                     514 	.db	1
      000026 01                     515 	.uleb128	1
      000027 13                     516 	.uleb128	19
      000028 03                     517 	.uleb128	3
      000029 08                     518 	.uleb128	8
      00002A 11                     519 	.uleb128	17
      00002B 01                     520 	.uleb128	1
      00002C 12                     521 	.uleb128	18
      00002D 01                     522 	.uleb128	1
      00002E 3F                     523 	.uleb128	63
      00002F 0C                     524 	.uleb128	12
      000030 40                     525 	.uleb128	64
      000031 06                     526 	.uleb128	6
      000032 49                     527 	.uleb128	73
      000033 13                     528 	.uleb128	19
      000034 00                     529 	.uleb128	0
      000035 00                     530 	.uleb128	0
      000036 07                     531 	.uleb128	7
      000037 26                     532 	.uleb128	38
      000038 00                     533 	.db	0
      000039 49                     534 	.uleb128	73
      00003A 13                     535 	.uleb128	19
      00003B 00                     536 	.uleb128	0
      00003C 00                     537 	.uleb128	0
      00003D 01                     538 	.uleb128	1
      00003E 11                     539 	.uleb128	17
      00003F 01                     540 	.db	1
      000040 03                     541 	.uleb128	3
      000041 08                     542 	.uleb128	8
      000042 10                     543 	.uleb128	16
      000043 06                     544 	.uleb128	6
      000044 13                     545 	.uleb128	19
      000045 0B                     546 	.uleb128	11
      000046 25                     547 	.uleb128	37
      000047 08                     548 	.uleb128	8
      000048 00                     549 	.uleb128	0
      000049 00                     550 	.uleb128	0
      00004A 05                     551 	.uleb128	5
      00004B 0B                     552 	.uleb128	11
      00004C 00                     553 	.db	0
      00004D 11                     554 	.uleb128	17
      00004E 01                     555 	.uleb128	1
      00004F 12                     556 	.uleb128	18
      000050 01                     557 	.uleb128	1
      000051 00                     558 	.uleb128	0
      000052 00                     559 	.uleb128	0
      000053 02                     560 	.uleb128	2
      000054 2E                     561 	.uleb128	46
      000055 00                     562 	.db	0
      000056 03                     563 	.uleb128	3
      000057 08                     564 	.uleb128	8
      000058 11                     565 	.uleb128	17
      000059 01                     566 	.uleb128	1
      00005A 12                     567 	.uleb128	18
      00005B 01                     568 	.uleb128	1
      00005C 3F                     569 	.uleb128	63
      00005D 0C                     570 	.uleb128	12
      00005E 40                     571 	.uleb128	64
      00005F 06                     572 	.uleb128	6
      000060 00                     573 	.uleb128	0
      000061 00                     574 	.uleb128	0
      000062 09                     575 	.uleb128	9
      000063 21                     576 	.uleb128	33
      000064 00                     577 	.db	0
      000065 2F                     578 	.uleb128	47
      000066 0B                     579 	.uleb128	11
      000067 00                     580 	.uleb128	0
      000068 00                     581 	.uleb128	0
      000069 03                     582 	.uleb128	3
      00006A 24                     583 	.uleb128	36
      00006B 00                     584 	.db	0
      00006C 03                     585 	.uleb128	3
      00006D 08                     586 	.uleb128	8
      00006E 0B                     587 	.uleb128	11
      00006F 0B                     588 	.uleb128	11
      000070 3E                     589 	.uleb128	62
      000071 0B                     590 	.uleb128	11
      000072 00                     591 	.uleb128	0
      000073 00                     592 	.uleb128	0
      000074 00                     593 	.uleb128	0
                                    594 
                                    595 	.area .debug_info (NOLOAD)
      000000 00 00 01 68            596 	.dw	0,Ldebug_info_end-Ldebug_info_start
      000004                        597 Ldebug_info_start:
      000004 00 02                  598 	.dw	2
      000006 00 00r00r00            599 	.dw	0,(Ldebug_abbrev)
      00000A 04                     600 	.db	4
      00000B 01                     601 	.uleb128	1
      00000C 53 6F 75 72 63 65 2F   602 	.ascii "Source/Std_Lib/Src/stm8s_clk.c"
             53 74 64 5F 4C 69 62
             2F 53 72 63 2F 73 74
             6D 38 73 5F 63 6C 6B
             2E 63
      00002A 00                     603 	.db	0
      00002B 00 00r00r00            604 	.dw	0,(Ldebug_line_start+-4)
      00002F 01                     605 	.db	1
      000030 53 44 43 43 20 76 65   606 	.ascii "SDCC version 4.0.0 #11528"
             72 73 69 6F 6E 20 34
             2E 30 2E 30 20 23 31
             31 35 32 38
      000049 00                     607 	.db	0
      00004A 02                     608 	.uleb128	2
      00004B 43 4C 4B 5F 44 65 49   609 	.ascii "CLK_DeInit"
             6E 69 74
      000055 00                     610 	.db	0
      000056 00 00r00r00            611 	.dw	0,(_CLK_DeInit)
      00005A 00 00r00r37            612 	.dw	0,(XG$CLK_DeInit$0$0+1)
      00005E 01                     613 	.db	1
      00005F 00 00r00r98            614 	.dw	0,(Ldebug_loc_start+152)
      000063 03                     615 	.uleb128	3
      000064 75 6E 73 69 67 6E 65   616 	.ascii "unsigned long"
             64 20 6C 6F 6E 67
      000071 00                     617 	.db	0
      000072 04                     618 	.db	4
      000073 07                     619 	.db	7
      000074 04                     620 	.uleb128	4
      000075 00 00 01 06            621 	.dw	0,262
      000079 43 4C 4B 5F 47 65 74   622 	.ascii "CLK_GetClockFreq"
             43 6C 6F 63 6B 46 72
             65 71
      000089 00                     623 	.db	0
      00008A 00 00r00r37            624 	.dw	0,(_CLK_GetClockFreq)
      00008E 00 00r00r89            625 	.dw	0,(XG$CLK_GetClockFreq$0$0+1)
      000092 01                     626 	.db	1
      000093 00 00r00r00            627 	.dw	0,(Ldebug_loc_start)
      000097 00 00 00 63            628 	.dw	0,99
      00009B 05                     629 	.uleb128	5
      00009C 00 00r00r44            630 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$24)
      0000A0 00 00r00r56            631 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$29)
      0000A4 05                     632 	.uleb128	5
      0000A5 00 00r00r70            633 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$39)
      0000A9 00 00r00r79            634 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$41)
      0000AD 05                     635 	.uleb128	5
      0000AE 00 00r00r7B            636 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$42)
      0000B2 00 00r00r84            637 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$44)
      0000B6 06                     638 	.uleb128	6
      0000B7 0E                     639 	.db	14
      0000B8 54                     640 	.db	84
      0000B9 93                     641 	.db	147
      0000BA 01                     642 	.uleb128	1
      0000BB 53                     643 	.db	83
      0000BC 93                     644 	.db	147
      0000BD 01                     645 	.uleb128	1
      0000BE 91                     646 	.db	145
      0000BF 7E                     647 	.sleb128	-2
      0000C0 93                     648 	.db	147
      0000C1 01                     649 	.uleb128	1
      0000C2 91                     650 	.db	145
      0000C3 7F                     651 	.sleb128	-1
      0000C4 93                     652 	.db	147
      0000C5 01                     653 	.uleb128	1
      0000C6 63 6C 6F 63 6B 66 72   654 	.ascii "clockfrequency"
             65 71 75 65 6E 63 79
      0000D4 00                     655 	.db	0
      0000D5 00 00 00 63            656 	.dw	0,99
      0000D9 06                     657 	.uleb128	6
      0000DA 02                     658 	.db	2
      0000DB 91                     659 	.db	145
      0000DC 7F                     660 	.sleb128	-1
      0000DD 63 6C 6F 63 6B 73 6F   661 	.ascii "clocksource"
             75 72 63 65
      0000E8 00                     662 	.db	0
      0000E9 00 00 01 06            663 	.dw	0,262
      0000ED 06                     664 	.uleb128	6
      0000EE 01                     665 	.db	1
      0000EF 50                     666 	.db	80
      0000F0 74 6D 70               667 	.ascii "tmp"
      0000F3 00                     668 	.db	0
      0000F4 00 00 01 06            669 	.dw	0,262
      0000F8 06                     670 	.uleb128	6
      0000F9 01                     671 	.db	1
      0000FA 50                     672 	.db	80
      0000FB 70 72 65 73 63         673 	.ascii "presc"
      000100 00                     674 	.db	0
      000101 00 00 01 06            675 	.dw	0,262
      000105 00                     676 	.uleb128	0
      000106 03                     677 	.uleb128	3
      000107 75 6E 73 69 67 6E 65   678 	.ascii "unsigned char"
             64 20 63 68 61 72
      000114 00                     679 	.db	0
      000115 01                     680 	.db	1
      000116 08                     681 	.db	8
      000117 07                     682 	.uleb128	7
      000118 00 00 01 06            683 	.dw	0,262
      00011C 08                     684 	.uleb128	8
      00011D 00 00 01 29            685 	.dw	0,297
      000121 04                     686 	.db	4
      000122 00 00 01 17            687 	.dw	0,279
      000126 09                     688 	.uleb128	9
      000127 03                     689 	.db	3
      000128 00                     690 	.uleb128	0
      000129 0A                     691 	.uleb128	10
      00012A 05                     692 	.db	5
      00012B 03                     693 	.db	3
      00012C 00 00r00r00            694 	.dw	0,(_HSIDivFactor)
      000130 48 53 49 44 69 76 46   695 	.ascii "HSIDivFactor"
             61 63 74 6F 72
      00013C 00                     696 	.db	0
      00013D 01                     697 	.db	1
      00013E 00 00 01 1C            698 	.dw	0,284
      000142 08                     699 	.uleb128	8
      000143 00 00 01 4F            700 	.dw	0,335
      000147 08                     701 	.db	8
      000148 00 00 01 17            702 	.dw	0,279
      00014C 09                     703 	.uleb128	9
      00014D 07                     704 	.db	7
      00014E 00                     705 	.uleb128	0
      00014F 0A                     706 	.uleb128	10
      000150 05                     707 	.db	5
      000151 03                     708 	.db	3
      000152 00 00r00r04            709 	.dw	0,(_CLKPrescTable)
      000156 43 4C 4B 50 72 65 73   710 	.ascii "CLKPrescTable"
             63 54 61 62 6C 65
      000163 00                     711 	.db	0
      000164 01                     712 	.db	1
      000165 00 00 01 42            713 	.dw	0,322
      000169 00                     714 	.uleb128	0
      00016A 00                     715 	.uleb128	0
      00016B 00                     716 	.uleb128	0
      00016C                        717 Ldebug_info_end:
                                    718 
                                    719 	.area .debug_pubnames (NOLOAD)
      000000 00 00 00 55            720 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000004                        721 Ldebug_pubnames_start:
      000004 00 02                  722 	.dw	2
      000006 00 00r00r00            723 	.dw	0,(Ldebug_info_start-4)
      00000A 00 00 01 6C            724 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      00000E 00 00 00 4A            725 	.dw	0,74
      000012 43 4C 4B 5F 44 65 49   726 	.ascii "CLK_DeInit"
             6E 69 74
      00001C 00                     727 	.db	0
      00001D 00 00 00 74            728 	.dw	0,116
      000021 43 4C 4B 5F 47 65 74   729 	.ascii "CLK_GetClockFreq"
             43 6C 6F 63 6B 46 72
             65 71
      000031 00                     730 	.db	0
      000032 00 00 01 29            731 	.dw	0,297
      000036 48 53 49 44 69 76 46   732 	.ascii "HSIDivFactor"
             61 63 74 6F 72
      000042 00                     733 	.db	0
      000043 00 00 01 4F            734 	.dw	0,335
      000047 43 4C 4B 50 72 65 73   735 	.ascii "CLKPrescTable"
             63 54 61 62 6C 65
      000054 00                     736 	.db	0
      000055 00 00 00 00            737 	.dw	0,0
      000059                        738 Ldebug_pubnames_end:
                                    739 
                                    740 	.area .debug_frame (NOLOAD)
      000000 00 00                  741 	.dw	0
      000002 00 0E                  742 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      000004                        743 Ldebug_CIE0_start:
      000004 FF FF                  744 	.dw	0xffff
      000006 FF FF                  745 	.dw	0xffff
      000008 01                     746 	.db	1
      000009 00                     747 	.db	0
      00000A 01                     748 	.uleb128	1
      00000B 7F                     749 	.sleb128	-1
      00000C 09                     750 	.db	9
      00000D 0C                     751 	.db	12
      00000E 08                     752 	.uleb128	8
      00000F 02                     753 	.uleb128	2
      000010 89                     754 	.db	137
      000011 01                     755 	.uleb128	1
      000012                        756 Ldebug_CIE0_end:
      000012 00 00 00 60            757 	.dw	0,96
      000016 00 00r00r00            758 	.dw	0,(Ldebug_CIE0_start-4)
      00001A 00 00r00r37            759 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$19)	;initial loc
      00001E 00 00 00 52            760 	.dw	0,Sstm8s_clk$CLK_GetClockFreq$49-Sstm8s_clk$CLK_GetClockFreq$19
      000022 01                     761 	.db	1
      000023 00 00r00r37            762 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$19)
      000027 0E                     763 	.db	14
      000028 02                     764 	.uleb128	2
      000029 01                     765 	.db	1
      00002A 00 00r00r39            766 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$20)
      00002E 0E                     767 	.db	14
      00002F 06                     768 	.uleb128	6
      000030 01                     769 	.db	1
      000031 00 00r00r44            770 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$23)
      000035 0E                     771 	.db	14
      000036 06                     772 	.uleb128	6
      000037 01                     773 	.db	1
      000038 00 00r00r57            774 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$30)
      00003C 0E                     775 	.db	14
      00003D 08                     776 	.uleb128	8
      00003E 01                     777 	.db	1
      00003F 00 00r00r59            778 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$31)
      000043 0E                     779 	.db	14
      000044 0A                     780 	.uleb128	10
      000045 01                     781 	.db	1
      000046 00 00r00r5B            782 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$32)
      00004A 0E                     783 	.db	14
      00004B 0B                     784 	.uleb128	11
      00004C 01                     785 	.db	1
      00004D 00 00r00r5D            786 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$33)
      000051 0E                     787 	.db	14
      000052 0C                     788 	.uleb128	12
      000053 01                     789 	.db	1
      000054 00 00r00r5F            790 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$34)
      000058 0E                     791 	.db	14
      000059 0D                     792 	.uleb128	13
      00005A 01                     793 	.db	1
      00005B 00 00r00r61            794 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$35)
      00005F 0E                     795 	.db	14
      000060 0E                     796 	.uleb128	14
      000061 01                     797 	.db	1
      000062 00 00r00r66            798 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$36)
      000066 0E                     799 	.db	14
      000067 06                     800 	.uleb128	6
      000068 01                     801 	.db	1
      000069 00 00r00r70            802 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$38)
      00006D 0E                     803 	.db	14
      00006E 06                     804 	.uleb128	6
      00006F 01                     805 	.db	1
      000070 00 00r00r88            806 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$47)
      000074 0E                     807 	.db	14
      000075 02                     808 	.uleb128	2
                                    809 
                                    810 	.area .debug_frame (NOLOAD)
      000076 00 00                  811 	.dw	0
      000078 00 0E                  812 	.dw	Ldebug_CIE1_end-Ldebug_CIE1_start
      00007A                        813 Ldebug_CIE1_start:
      00007A FF FF                  814 	.dw	0xffff
      00007C FF FF                  815 	.dw	0xffff
      00007E 01                     816 	.db	1
      00007F 00                     817 	.db	0
      000080 01                     818 	.uleb128	1
      000081 7F                     819 	.sleb128	-1
      000082 09                     820 	.db	9
      000083 0C                     821 	.db	12
      000084 08                     822 	.uleb128	8
      000085 02                     823 	.uleb128	2
      000086 89                     824 	.db	137
      000087 01                     825 	.uleb128	1
      000088                        826 Ldebug_CIE1_end:
      000088 00 00 00 13            827 	.dw	0,19
      00008C 00 00r00r76            828 	.dw	0,(Ldebug_CIE1_start-4)
      000090 00 00r00r00            829 	.dw	0,(Sstm8s_clk$CLK_DeInit$1)	;initial loc
      000094 00 00 00 37            830 	.dw	0,Sstm8s_clk$CLK_DeInit$17-Sstm8s_clk$CLK_DeInit$1
      000098 01                     831 	.db	1
      000099 00 00r00r00            832 	.dw	0,(Sstm8s_clk$CLK_DeInit$1)
      00009D 0E                     833 	.db	14
      00009E 02                     834 	.uleb128	2
