Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 14 20:53:01 2022
| Host         : DESKTOP-N0F4ALU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.169        0.000                      0                   54        0.275        0.000                      0                   54        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.169        0.000                      0                   54        0.275        0.000                      0                   54        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.890ns (20.936%)  route 3.361ns (79.064%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 12.914 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.729     5.363    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  count_reg[19]/Q
                         net (fo=2, routed)           1.326     7.207    count_reg_n_0_[19]
    SLICE_X43Y81         LUT4 (Prop_lut4_I1_O)        0.124     7.331 f  count[0]_i_4/O
                         net (fo=1, routed)           0.797     8.128    count[0]_i_4_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.252 f  count[0]_i_2/O
                         net (fo=3, routed)           0.441     8.693    count[0]_i_2_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.817 r  count[26]_i_1/O
                         net (fo=26, routed)          0.797     9.614    clk_out
    SLICE_X42Y83         FDRE                                         r  count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.556    12.914    clk_in_IBUF_BUFG
    SLICE_X42Y83         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.429    13.342    
                         clock uncertainty           -0.035    13.307    
    SLICE_X42Y83         FDRE (Setup_fdre_C_R)       -0.524    12.783    count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.890ns (20.936%)  route 3.361ns (79.064%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 12.914 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.729     5.363    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  count_reg[19]/Q
                         net (fo=2, routed)           1.326     7.207    count_reg_n_0_[19]
    SLICE_X43Y81         LUT4 (Prop_lut4_I1_O)        0.124     7.331 f  count[0]_i_4/O
                         net (fo=1, routed)           0.797     8.128    count[0]_i_4_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.252 f  count[0]_i_2/O
                         net (fo=3, routed)           0.441     8.693    count[0]_i_2_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.817 r  count[26]_i_1/O
                         net (fo=26, routed)          0.797     9.614    clk_out
    SLICE_X42Y83         FDRE                                         r  count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.556    12.914    clk_in_IBUF_BUFG
    SLICE_X42Y83         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.429    13.342    
                         clock uncertainty           -0.035    13.307    
    SLICE_X42Y83         FDRE (Setup_fdre_C_R)       -0.524    12.783    count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.890ns (21.641%)  route 3.223ns (78.359%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.729     5.363    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  count_reg[19]/Q
                         net (fo=2, routed)           1.326     7.207    count_reg_n_0_[19]
    SLICE_X43Y81         LUT4 (Prop_lut4_I1_O)        0.124     7.331 f  count[0]_i_4/O
                         net (fo=1, routed)           0.797     8.128    count[0]_i_4_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.252 f  count[0]_i_2/O
                         net (fo=3, routed)           0.441     8.693    count[0]_i_2_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.817 r  count[26]_i_1/O
                         net (fo=26, routed)          0.659     9.476    clk_out
    SLICE_X42Y82         FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.555    12.913    clk_in_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.429    13.341    
                         clock uncertainty           -0.035    13.306    
    SLICE_X42Y82         FDRE (Setup_fdre_C_R)       -0.524    12.782    count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.890ns (21.641%)  route 3.223ns (78.359%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.729     5.363    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  count_reg[19]/Q
                         net (fo=2, routed)           1.326     7.207    count_reg_n_0_[19]
    SLICE_X43Y81         LUT4 (Prop_lut4_I1_O)        0.124     7.331 f  count[0]_i_4/O
                         net (fo=1, routed)           0.797     8.128    count[0]_i_4_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.252 f  count[0]_i_2/O
                         net (fo=3, routed)           0.441     8.693    count[0]_i_2_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.817 r  count[26]_i_1/O
                         net (fo=26, routed)          0.659     9.476    clk_out
    SLICE_X42Y82         FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.555    12.913    clk_in_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.429    13.341    
                         clock uncertainty           -0.035    13.306    
    SLICE_X42Y82         FDRE (Setup_fdre_C_R)       -0.524    12.782    count_reg[22]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.890ns (21.641%)  route 3.223ns (78.359%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.729     5.363    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  count_reg[19]/Q
                         net (fo=2, routed)           1.326     7.207    count_reg_n_0_[19]
    SLICE_X43Y81         LUT4 (Prop_lut4_I1_O)        0.124     7.331 f  count[0]_i_4/O
                         net (fo=1, routed)           0.797     8.128    count[0]_i_4_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.252 f  count[0]_i_2/O
                         net (fo=3, routed)           0.441     8.693    count[0]_i_2_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.817 r  count[26]_i_1/O
                         net (fo=26, routed)          0.659     9.476    clk_out
    SLICE_X42Y82         FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.555    12.913    clk_in_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.429    13.341    
                         clock uncertainty           -0.035    13.306    
    SLICE_X42Y82         FDRE (Setup_fdre_C_R)       -0.524    12.782    count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.890ns (21.641%)  route 3.223ns (78.359%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.729     5.363    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  count_reg[19]/Q
                         net (fo=2, routed)           1.326     7.207    count_reg_n_0_[19]
    SLICE_X43Y81         LUT4 (Prop_lut4_I1_O)        0.124     7.331 f  count[0]_i_4/O
                         net (fo=1, routed)           0.797     8.128    count[0]_i_4_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.252 f  count[0]_i_2/O
                         net (fo=3, routed)           0.441     8.693    count[0]_i_2_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.817 r  count[26]_i_1/O
                         net (fo=26, routed)          0.659     9.476    clk_out
    SLICE_X42Y82         FDRE                                         r  count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.555    12.913    clk_in_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.429    13.341    
                         clock uncertainty           -0.035    13.306    
    SLICE_X42Y82         FDRE (Setup_fdre_C_R)       -0.524    12.782    count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.890ns (21.683%)  route 3.215ns (78.317%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.729     5.363    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  count_reg[19]/Q
                         net (fo=2, routed)           1.326     7.207    count_reg_n_0_[19]
    SLICE_X43Y81         LUT4 (Prop_lut4_I1_O)        0.124     7.331 f  count[0]_i_4/O
                         net (fo=1, routed)           0.797     8.128    count[0]_i_4_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.252 f  count[0]_i_2/O
                         net (fo=3, routed)           0.441     8.693    count[0]_i_2_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.817 r  count[26]_i_1/O
                         net (fo=26, routed)          0.651     9.468    clk_out
    SLICE_X42Y79         FDRE                                         r  count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.552    12.910    clk_in_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.429    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.524    12.779    count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.890ns (21.683%)  route 3.215ns (78.317%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.729     5.363    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  count_reg[19]/Q
                         net (fo=2, routed)           1.326     7.207    count_reg_n_0_[19]
    SLICE_X43Y81         LUT4 (Prop_lut4_I1_O)        0.124     7.331 f  count[0]_i_4/O
                         net (fo=1, routed)           0.797     8.128    count[0]_i_4_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.252 f  count[0]_i_2/O
                         net (fo=3, routed)           0.441     8.693    count[0]_i_2_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.817 r  count[26]_i_1/O
                         net (fo=26, routed)          0.651     9.468    clk_out
    SLICE_X42Y79         FDRE                                         r  count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.552    12.910    clk_in_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.429    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.524    12.779    count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.890ns (21.683%)  route 3.215ns (78.317%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.729     5.363    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  count_reg[19]/Q
                         net (fo=2, routed)           1.326     7.207    count_reg_n_0_[19]
    SLICE_X43Y81         LUT4 (Prop_lut4_I1_O)        0.124     7.331 f  count[0]_i_4/O
                         net (fo=1, routed)           0.797     8.128    count[0]_i_4_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.252 f  count[0]_i_2/O
                         net (fo=3, routed)           0.441     8.693    count[0]_i_2_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.817 r  count[26]_i_1/O
                         net (fo=26, routed)          0.651     9.468    clk_out
    SLICE_X42Y79         FDRE                                         r  count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.552    12.910    clk_in_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  count_reg[12]/C
                         clock pessimism              0.429    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.524    12.779    count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.890ns (21.683%)  route 3.215ns (78.317%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.729     5.363    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  count_reg[19]/Q
                         net (fo=2, routed)           1.326     7.207    count_reg_n_0_[19]
    SLICE_X43Y81         LUT4 (Prop_lut4_I1_O)        0.124     7.331 f  count[0]_i_4/O
                         net (fo=1, routed)           0.797     8.128    count[0]_i_4_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.252 f  count[0]_i_2/O
                         net (fo=3, routed)           0.441     8.693    count[0]_i_2_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.817 r  count[26]_i_1/O
                         net (fo=26, routed)          0.651     9.468    clk_out
    SLICE_X42Y79         FDRE                                         r  count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.552    12.910    clk_in_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.429    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.524    12.779    count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  3.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.579     1.457    clk_in_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  clk_out_reg/Q
                         net (fo=7, routed)           0.180     1.779    clk_out_reg_n_0
    SLICE_X43Y79         LUT3 (Prop_lut3_I2_O)        0.045     1.824 r  clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.824    clk_out_i_1_n_0
    SLICE_X43Y79         FDRE                                         r  clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    clk_in_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  clk_out_reg/C
                         clock pessimism             -0.515     1.457    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.091     1.548    clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.279ns (61.121%)  route 0.177ns (38.879%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.578     1.456    clk_in_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  count_reg[1]/Q
                         net (fo=2, routed)           0.177     1.798    count_reg_n_0_[1]
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.913 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    data0[1]
    SLICE_X42Y77         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.845     1.970    clk_in_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.514     1.456    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.134     1.590    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.579     1.457    clk_in_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164     1.621 r  count_reg[12]/Q
                         net (fo=2, routed)           0.185     1.806    count_reg_n_0_[12]
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.915 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    data0[12]
    SLICE_X42Y79         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    clk_in_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.134     1.591    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.279ns (60.847%)  route 0.180ns (39.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.578     1.456    clk_in_IBUF_BUFG
    SLICE_X42Y78         FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  count_reg[5]/Q
                         net (fo=2, routed)           0.180     1.800    count_reg_n_0_[5]
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    data0[5]
    SLICE_X42Y78         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.846     1.971    clk_in_IBUF_BUFG
    SLICE_X42Y78         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.515     1.456    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.134     1.590    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.279ns (60.602%)  route 0.181ns (39.398%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  count_reg[17]/Q
                         net (fo=2, routed)           0.181     1.804    count_reg_n_0_[17]
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    data0[17]
    SLICE_X42Y81         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.849     1.974    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  count_reg[17]/C
                         clock pessimism             -0.515     1.459    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.134     1.593    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.580     1.458    clk_in_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  count_reg[13]/Q
                         net (fo=2, routed)           0.182     1.804    count_reg_n_0_[13]
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    data0[13]
    SLICE_X42Y80         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    clk_in_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X42Y80         FDRE (Hold_fdre_C_D)         0.134     1.592    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.461    clk_in_IBUF_BUFG
    SLICE_X42Y83         FDRE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  count_reg[25]/Q
                         net (fo=2, routed)           0.183     1.808    count_reg_n_0_[25]
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.923 r  count_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.923    data0[25]
    SLICE_X42Y83         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.976    clk_in_IBUF_BUFG
    SLICE_X42Y83         FDRE                                         r  count_reg[25]/C
                         clock pessimism             -0.515     1.461    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.134     1.595    count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    clk_in_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  count_reg[21]/Q
                         net (fo=2, routed)           0.183     1.807    count_reg_n_0_[21]
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.922 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    data0[21]
    SLICE_X42Y82         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.975    clk_in_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.515     1.460    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.134     1.594    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.273ns (56.761%)  route 0.208ns (43.239%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.580     1.458    clk_in_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  count_reg[16]/Q
                         net (fo=2, routed)           0.208     1.830    count_reg_n_0_[16]
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.939 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    data0[16]
    SLICE_X42Y80         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    clk_in_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X42Y80         FDRE (Hold_fdre_C_D)         0.134     1.592    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.273ns (56.518%)  route 0.210ns (43.482%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  count_reg[20]/Q
                         net (fo=2, routed)           0.210     1.833    count_reg_n_0_[20]
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.942 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    data0[20]
    SLICE_X42Y81         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.849     1.974    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.515     1.459    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.134     1.593    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.349    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y79    clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y79    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y79    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y79    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y79    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y80    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y80    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y80    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y80    count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y82    count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y82    count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y82    count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y82    count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y79    clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y79    clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y79    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y79    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y79    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y79    count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y80    count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y80    count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y80    count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y80    count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y81    count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y81    count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y81    count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y81    count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y83    count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y83    count_reg[26]/C



