Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov  2 16:44:41 2024
| Host         : Vihaan-FlowX13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              29 |            7 |
| No           | Yes                   | No                     |              50 |           14 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-------------------------------------+----------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |            Enable Signal            |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  clk100Mhz_IBUF_BUFG              |                                     |                                        |                1 |              1 |         1.00 |
|  clk100Mhz_IBUF_BUFG              | debounce_START/p_0_in               | rst_IBUF                               |                1 |              1 |         1.00 |
|  clk100Mhz_IBUF_BUFG              | debounce_STOP/counter_rg_reg[3]     | rst_IBUF                               |                1 |              1 |         1.00 |
|  display_driver_1/divider/slowClk |                                     |                                        |                1 |              2 |         2.00 |
|  display_driver_1/divider/slowClk |                                     | rst_IBUF                               |                1 |              3 |         3.00 |
|  clk100Mhz_IBUF_BUFG              |                                     | debounce_START/counter_rg[3]_i_1_n_0   |                1 |              4 |         4.00 |
|  clk100Mhz_IBUF_BUFG              |                                     | debounce_STOP/counter_rg[3]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  display_driver_1/divider/slowClk | display_driver_1/cathode[0]_i_1_n_0 |                                        |                2 |              4 |         2.00 |
|  clk100Mhz_IBUF_BUFG              |                                     | rotation_1/counter[0]_i_1_n_0          |                7 |             28 |         4.00 |
|  clk100Mhz_IBUF_BUFG              |                                     | rst_IBUF                               |               11 |             40 |         3.64 |
+-----------------------------------+-------------------------------------+----------------------------------------+------------------+----------------+--------------+


