Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/SANMAK/0_FPGA_I2C/I2C.vhd" in Library work.
Entity <I2C> compiled.
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 89. Undefined symbol 'reset'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 89. reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 101. Undefined symbol 'clk1u'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 101. clk1u: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 106. Undefined symbol 'clk1u'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 106. clk1u: Undefined symbol (last report in this block)
ERROR:HDLParsers:851 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 105. Formal I of BUFG with no default value must be associated with an actual value.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 115. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 120. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 122. Object scl of mode IN can not be updated.
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 123. Undefined symbol 'dataA'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 123. dataA: Undefined symbol (last report in this block)
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 124. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 125. Object scl of mode IN can not be updated.
ERROR:HDLParsers:3260 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 127. physical literal name expected: Signal 'SCL' unexpected.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 128. Object scl of mode IN can not be updated.
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 130. Undefined symbol 'dataB'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 130. dataB: Undefined symbol (last report in this block)
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 131. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 132. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 134. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 135. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 139. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 142. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 144. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 145. Object scl of mode IN can not be updated.
ERROR:HDLParsers:3260 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 147. physical literal name expected: Signal 'SCL' unexpected.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 148. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 150. Object scl of mode IN can not be updated.
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 151. Undefined symbol 'dataRA'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 151. dataRA: Undefined symbol (last report in this block)
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 152. Object scl of mode IN can not be updated.
ERROR:HDLParsers:3260 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 154. physical literal name expected: Signal 'SCL' unexpected.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 155. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 156. parse error, unexpected END, expecting SEMICOLON
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 158. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 159. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 159. Undefined symbol 'dataRB'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 159. dataRB: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 160. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 161. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 161. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 162. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 162. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 164. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 165. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 165. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 166. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 169. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 169. Undefined symbol 'dataWA'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 169. dataWA: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 170. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 170. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 171. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 172. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 173. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 173. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 174. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 177. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 178. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 178. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 179. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 180. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 181. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 181. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 182. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 182. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 184. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 187. parse error, unexpected PROCESS, expecting CASE
--> 

Total memory usage is 78620 kilobytes

Number of errors   :   69 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/SANMAK/0_FPGA_I2C/I2C.vhd" in Library work.
Entity <i2c> compiled.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 115. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 120. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 122. Object scl of mode IN can not be updated.
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 123. Undefined symbol 'dataA'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 123. dataA: Undefined symbol (last report in this block)
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 124. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 125. Object scl of mode IN can not be updated.
ERROR:HDLParsers:3260 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 127. physical literal name expected: Signal 'SCL' unexpected.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 128. Object scl of mode IN can not be updated.
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 130. Undefined symbol 'dataB'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 130. dataB: Undefined symbol (last report in this block)
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 131. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 132. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 134. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 135. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 139. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 142. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 144. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 145. Object scl of mode IN can not be updated.
ERROR:HDLParsers:3260 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 147. physical literal name expected: Signal 'SCL' unexpected.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 148. Object scl of mode IN can not be updated.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 150. Object scl of mode IN can not be updated.
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 151. Undefined symbol 'dataRA'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 151. dataRA: Undefined symbol (last report in this block)
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 152. Object scl of mode IN can not be updated.
ERROR:HDLParsers:3260 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 154. physical literal name expected: Signal 'SCL' unexpected.
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 155. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 156. parse error, unexpected END, expecting SEMICOLON
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 158. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 159. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 159. Undefined symbol 'dataRB'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 159. dataRB: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 160. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 161. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 161. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 162. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 162. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 164. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 165. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 165. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 166. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 169. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 169. Undefined symbol 'dataWA'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 169. dataWA: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 170. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 170. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 171. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 172. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 173. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 173. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 174. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 177. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 178. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 178. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 179. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 180. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 181. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 181. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 182. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:1402 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 182. Object scl of mode IN can not be updated.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 184. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 187. parse error, unexpected PROCESS, expecting CASE
--> 

Total memory usage is 78620 kilobytes

Number of errors   :   62 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/SANMAK/0_FPGA_I2C/I2C.vhd" in Library work.
Entity <i2c> compiled.
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 123. Undefined symbol 'dataA'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 123. dataA: Undefined symbol (last report in this block)
ERROR:HDLParsers:3260 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 127. physical literal name expected: Signal 'SCL' unexpected.
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 130. Undefined symbol 'dataB'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 130. dataB: Undefined symbol (last report in this block)
ERROR:HDLParsers:3260 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 147. physical literal name expected: Signal 'SCL' unexpected.
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 151. Undefined symbol 'dataRA'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 151. dataRA: Undefined symbol (last report in this block)
ERROR:HDLParsers:3260 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 154. physical literal name expected: Signal 'SCL' unexpected.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 156. parse error, unexpected END, expecting SEMICOLON
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 159. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 159. Undefined symbol 'dataRB'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 159. dataRB: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 160. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 161. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 162. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 164. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 165. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 166. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 169. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:3312 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 169. Undefined symbol 'dataWA'.
ERROR:HDLParsers:1209 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 169. dataWA: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 170. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 171. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 172. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 173. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 174. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 177. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 178. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 179. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 180. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 181. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 182. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 184. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 187. parse error, unexpected PROCESS, expecting CASE
--> 

Total memory usage is 78620 kilobytes

Number of errors   :   35 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/SANMAK/0_FPGA_I2C/I2C.vhd" in Library work.
Entity <i2c> compiled.
ERROR:HDLParsers:3260 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 129. physical literal name expected: Signal 'SCL' unexpected.
ERROR:HDLParsers:3260 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 149. physical literal name expected: Signal 'SCL' unexpected.
ERROR:HDLParsers:3260 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 156. physical literal name expected: Signal 'SCL' unexpected.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 158. parse error, unexpected END, expecting SEMICOLON
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 161. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 162. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 163. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 164. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 166. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 167. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 168. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 171. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 172. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 173. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 174. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 175. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 176. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 179. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 180. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 181. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 182. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 183. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 184. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 186. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 189. parse error, unexpected PROCESS, expecting CASE
--> 

Total memory usage is 78620 kilobytes

Number of errors   :   25 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/SANMAK/0_FPGA_I2C/I2C.vhd" in Library work.
Entity <i2c> compiled.
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 158. parse error, unexpected END, expecting SEMICOLON
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 161. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 162. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 163. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 164. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 166. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 167. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 168. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 171. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 172. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 173. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 174. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 175. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 176. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 179. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 180. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 181. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 182. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 183. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 184. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 186. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "C:/SANMAK/0_FPGA_I2C/I2C.vhd" Line 189. parse error, unexpected PROCESS, expecting CASE
--> 

Total memory usage is 78620 kilobytes

Number of errors   :   22 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/SANMAK/0_FPGA_I2C/I2C.vhd" in Library work.
Entity <i2c> compiled.
Entity <I2C> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <i2c> (Architecture <Behavioral>).
Entity <i2c> analyzed. Unit <i2c> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <i2c>.
    Related source file is "C:/SANMAK/0_FPGA_I2C/I2C.vhd".
WARNING:Xst:1306 - Output <TEMP_VCC> is never assigned.
WARNING:Xst:1306 - Output <LEDS> is never assigned.
WARNING:Xst:653 - Signal <dataA> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <dataB> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <sti2c> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ti2c> is used but never assigned. Tied to value 00.
WARNING:Xst:646 - Signal <clk2x> is assigned but never used.
WARNING:Xst:646 - Signal <dataRA> is assigned but never used.
WARNING:Xst:646 - Signal <dataRB> is assigned but never used.
WARNING:Xst:653 - Signal <dataWA> is used but never assigned. Tied to value 00000000.
WARNING:Xst:1780 - Signal <dataWB> is never used or assigned.
INFO:Xst:1799 - State 110011 is never reached in FSM <m>.
    Found finite state machine <FSM_0> for signal <m>.
    -----------------------------------------------------------------------
    | States             | 50                                             |
    | Transitions        | 61                                             |
    | Inputs             | 4                                              |
    | Outputs            | 48                                             |
    | Clock              | clk1 (falling_edge)                            |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <SDA>.
    Found 1-bit register for signal <SCL>.
    Found 3-bit subtractor for signal <$n0072> created at line 127.
    Found 9-bit adder for signal <$n0073> created at line 103.
    Found 3-bit subtractor for signal <$n0074>.
    Found 1-bit register for signal <clk1u>.
    Found 9-bit up counter for signal <dv0>.
    Found 3-bit register for signal <i>.
    Found 1-bit register for signal <Mtridata_SDA> created at line 118.
    Found 1-bit register for signal <Mtrien_SDA> created at line 118.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Tristate(s).
Unit <i2c> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <m[1:50]> with one-hot encoding.
--------------------------------------------------------------
 State  | Encoding
--------------------------------------------------------------
 000000 | 00000000000000000000000000000000000000000000000001
 000001 | 00000000000000000000000000000000000000000000000010
 000010 | 00000000000000000000000000000000000000000000000100
 000011 | 00000000000000000000000000000000000000000000001000
 000100 | 00000000000000000000000000000000000000000000010000
 000101 | 00000000000000000000000000000000000000000000100000
 000110 | 00000000000000000000000000000000000000000001000000
 000111 | 00000000000000000000000000000000000000000010000000
 001000 | 00000000000000000000000000000000000000000100000000
 001001 | 00000000000000000000000000000000000000001000000000
 001010 | 00000000000000000000000000000000000000010000000000
 001011 | 00000000000000000000000000000000000000100000000000
 001100 | 00000000000000000000000000000000000001000000000000
 001101 | 00000000000000000000000000000000000010000000000000
 001110 | 00000000000000000000000000000000000100000000000000
 001111 | 00000000000000000000000000000000001000000000000000
 010000 | 00000000000000000000000000000000100000000000000000
 010001 | 00000000000000000000000000000001000000000000000000
 010010 | 00000000000000000000000000000010000000000000000000
 010011 | 00000000000000000000000000000100000000000000000000
 010100 | 00000000000000000000000000001000000000000000000000
 010101 | 00000000000000000000000000010000000000000000000000
 010110 | 00000000000000000000000000100000000000000000000000
 010111 | 00000000000000000000000001000000000000000000000000
 011000 | 00000000000000000000000010000000000000000000000000
 011001 | 00000000000000000000000100000000000000000000000000
 011010 | 00000000000000000000001000000000000000000000000000
 011011 | 00000000000000000000010000000000000000000000000000
 011100 | 00000000000000000000100000000000000000000000000000
 011101 | 00000000000000000001000000000000000000000000000000
 011110 | 00000000000000000010000000000000000000000000000000
 011111 | 00000000000000001000000000000000000000000000000000
 100000 | 00000000000000010000000000000000000000000000000000
 100001 | 00000000000000100000000000000000000000000000000000
 100010 | 00000000000001000000000000000000000000000000000000
 100011 | 00000000000010000000000000000000000000000000000000
 100100 | 00000000000000000100000000000000000000000000000000
 100101 | 00000000000100000000000000000000000000000000000000
 100110 | 00000000001000000000000000000000000000000000000000
 101000 | 00000000000000000000000000000000010000000000000000
 101001 | 00000000010000000000000000000000000000000000000000
 101010 | 00000000100000000000000000000000000000000000000000
 101011 | 00000001000000000000000000000000000000000000000000
 101100 | 00000010000000000000000000000000000000000000000000
 101101 | 00000100000000000000000000000000000000000000000000
 101110 | 00001000000000000000000000000000000000000000000000
 101111 | 00010000000000000000000000000000000000000000000000
 110000 | 00100000000000000000000000000000000000000000000000
 110001 | 01000000000000000000000000000000000000000000000000
 110010 | 10000000000000000000000000000000000000000000000000
 110011 | unreached
--------------------------------------------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 3
 3-bit subtractor                  : 2
 9-bit adder                       : 1
# Counters                         : 1
 9-bit up counter                  : 1
# Registers                        : 55
 1-bit register                    : 54
 3-bit register                    : 1
# Tristates                        : 1
 1-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <i2c>: instances <Msub__n0074>, <Msub__n0072> of unit <LPM_ADD_SUB_1> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch  <SCL> (without init value) has a constant value of 1 in block <i2c>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <m_FFd35> has a constant value of 0 in block <i2c>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <m_FFd49> has a constant value of 0 in block <i2c>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <m_FFd50> has a constant value of 1 in block <i2c>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <m_FFd33> has a constant value of 0 in block <i2c>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <m_FFd48> has a constant value of 0 in block <i2c>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <m_FFd32> has a constant value of 0 in block <i2c>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <m_FFd31> has a constant value of 0 in block <i2c>.

Optimizing unit <i2c> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block i2c, actual ratio is 2.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200tq144-4 

 Number of Slices:                      51  out of   1920     2%  
 Number of Slice Flip Flops:            58  out of   3840     1%  
 Number of 4 input LUTs:                53  out of   3840     1%  
 Number of bonded IOBs:                 14  out of     97    14%  
 Number of GCLKs:                        2  out of      8    25%  
 Number of DCM_ADVs:                     1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk1u:Q                            | BUFG                   | 48    |
CLK50                              | DCM_inst:CLK0          | 10    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.105ns (Maximum Frequency: 109.830MHz)
   Minimum input arrival time before clock: 4.809ns
   Maximum output required time after clock: 7.408ns
   Maximum combinational path delay: No path found

=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/SANMAK/0_FPGA_I2C/I2C.vhd" in Library work.
Entity <i2c> compiled.
Entity <i2c> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <i2c> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <dataA> in unit <i2c> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <dataB> in unit <i2c> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <ti2c> in unit <i2c> never changes during circuit operation. The register is replaced by logic.
Entity <i2c> analyzed. Unit <i2c> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <i2c>.
    Related source file is "C:/SANMAK/0_FPGA_I2C/I2C.vhd".
WARNING:Xst:646 - Signal <dataA> is assigned but never used.
WARNING:Xst:646 - Signal <dataB> is assigned but never used.
WARNING:Xst:646 - Signal <ti2c> is assigned but never used.
WARNING:Xst:646 - Signal <clk2x> is assigned but never used.
WARNING:Xst:646 - Signal <dataRB> is assigned but never used.
WARNING:Xst:653 - Signal <dataWA> is used but never assigned. Tied to value 00000000.
WARNING:Xst:1780 - Signal <dataWB> is never used or assigned.
INFO:Xst:1799 - State 101001 is never reached in FSM <m>.
INFO:Xst:1799 - State 101000 is never reached in FSM <m>.
INFO:Xst:1799 - State 101010 is never reached in FSM <m>.
INFO:Xst:1799 - State 101011 is never reached in FSM <m>.
INFO:Xst:1799 - State 101100 is never reached in FSM <m>.
INFO:Xst:1799 - State 101101 is never reached in FSM <m>.
INFO:Xst:1799 - State 101110 is never reached in FSM <m>.
INFO:Xst:1799 - State 101111 is never reached in FSM <m>.
INFO:Xst:1799 - State 110000 is never reached in FSM <m>.
INFO:Xst:1799 - State 110001 is never reached in FSM <m>.
INFO:Xst:1799 - State 110010 is never reached in FSM <m>.
INFO:Xst:1799 - State 110011 is never reached in FSM <m>.
    Found finite state machine <FSM_0> for signal <m>.
    -----------------------------------------------------------------------
    | States             | 39                                             |
    | Transitions        | 45                                             |
    | Inputs             | 2                                              |
    | Outputs            | 38                                             |
    | Clock              | clk1 (falling_edge)                            |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <x>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk1 (rising_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <LEDS>.
    Found 1-bit tristate buffer for signal <SDA>.
    Found 1-bit register for signal <SCL>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0010> created at line 128.
    Found 3-bit subtractor for signal <$n0087> created at line 130.
    Found 9-bit adder for signal <$n0088> created at line 105.
    Found 3-bit subtractor for signal <$n0089>.
    Found 1-bit register for signal <clk1u>.
    Found 8-bit register for signal <dataRA>.
    Found 9-bit up counter for signal <dv0>.
    Found 3-bit register for signal <i>.
    Found 1-bit register for signal <i2cbusy>.
    Found 1-bit register for signal <Mtridata_SDA> created at line 120.
    Found 1-bit register for signal <Mtrien_SDA> created at line 120.
    Found 1-bit register for signal <sti2c>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <i2c> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <FSM_1> on signal <x[1:2]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 00
 000001 | 01
 000010 | 11
 000011 | 10
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <m[1:39]> with speed1 encoding.
---------------------------------------------------
 State  | Encoding
---------------------------------------------------
 000000 | 100000000000000000000000000000000000000
 000001 | 010000000000000000000000000000000000000
 000010 | 001000000000000000000000000000000000000
 000011 | 000100000000000000000000000000000000000
 000100 | 000010000000000000000000000000000000000
 000101 | 000001000000000000000000000000000000000
 000110 | 000000100000000000000000000000000000000
 000111 | 000000010000000000000000000000000000000
 001000 | 000000001000000000000000000000000000000
 001001 | 000000000100000000000000000000000000000
 001010 | 000000000010000000000000000000000000000
 001011 | 000000000001000000000000000000000000000
 001100 | 000000000000100000000000000000000000000
 001101 | 000000000000010000000000000000000000000
 001110 | 000000000000001000000000000000000000000
 001111 | 000000000000000010000000000000000000000
 010000 | 000000000000000000100000000000000000000
 010001 | 000000000000000000001000000000000000000
 010010 | 000000000000000000000010000000000000000
 010011 | 000000000000000000000000100000000000000
 010100 | 000000000000000100000000000000000000000
 010101 | 000000000000000001000000000000000000000
 010110 | 000000000000000000010000000000000000000
 010111 | 000000000000000000000100000000000000000
 011000 | 000000000000000000000001000000000000000
 011001 | 000000000000000000000000001000000000000
 011010 | 000000000000000000000000000010000000000
 011011 | 000000000000000000000000000000100000000
 011100 | 000000000000000000000000000000001000000
 011101 | 000000000000000000000000000000000010000
 011110 | 000000000000000000000000010000000000000
 011111 | 000000000000000000000000000100000000000
 100000 | 000000000000000000000000000001000000000
 100001 | 000000000000000000000000000000010000000
 100010 | 000000000000000000000000000000000100000
 100011 | 000000000000000000000000000000000001000
 100100 | 000000000000000000000000000000000000100
 100101 | 000000000000000000000000000000000000010
 100110 | 000000000000000000000000000000000000001
 101000 | unreached
 101001 | unreached
 101010 | unreached
 101011 | unreached
 101100 | unreached
 101101 | unreached
 101110 | unreached
 101111 | unreached
 110000 | unreached
 110001 | unreached
 110010 | unreached
 110011 | unreached
---------------------------------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 2
# Adders/Subtractors               : 3
 3-bit subtractor                  : 2
 9-bit adder                       : 1
# Counters                         : 1
 9-bit up counter                  : 1
# Registers                        : 57
 1-bit register                    : 55
 3-bit register                    : 1
 8-bit register                    : 1
# Multiplexers                     : 1
 1-bit 8-to-1 multiplexer          : 1
# Tristates                        : 1
 1-bit tristate buffer             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <i2c>: instances <Msub__n0089>, <Msub__n0087> of unit <LPM_ADD_SUB_1> are equivalent, second instance is removed

Optimizing unit <i2c> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block i2c, actual ratio is 3.
FlipFlop i_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200tq144-4 

 Number of Slices:                      75  out of   1920     3%  
 Number of Slice Flip Flops:            76  out of   3840     1%  
 Number of 4 input LUTs:                92  out of   3840     2%  
 Number of bonded IOBs:                 14  out of     97    14%  
 Number of GCLKs:                        2  out of      8    25%  
 Number of DCM_ADVs:                     1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk1u:Q                            | BUFG                   | 66    |
CLK50                              | DCM_inst:CLK0          | 10    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.105ns (Maximum Frequency: 109.830MHz)
   Minimum input arrival time before clock: 5.381ns
   Maximum output required time after clock: 7.408ns
   Maximum combinational path delay: No path found

=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\sanmak\0_fpga_i2c/_ngo -nt timestamp
-uc i2c.ucf -p xc3s200-ft256-4 i2c.ngc i2c.ngd 

Reading NGO file 'C:/SANMAK/0_FPGA_I2C/i2c.ngc' ...

Applying constraints in "i2c.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "i2c.ngd" ...

Writing NGDBUILD log file "i2c.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s200ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          66 out of   3,840    1%
  Number of 4 input LUTs:              78 out of   3,840    2%
Logic Distribution:
  Number of occupied Slices:                           74 out of   1,920    3%
    Number of Slices containing only related logic:      74 out of      74  100%
    Number of Slices containing unrelated logic:          0 out of      74    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             94 out of   3,840    2%
  Number used as logic:                 78
  Number used as a route-thru:          16
  Number of bonded IOBs:               14 out of     173    8%
    IOB Flip Flops:                    10
  Number of GCLKs:                     2 out of       8   25%
  Number of DCMs:                      1 out of       4   25%

Total equivalent gate count for design:  8,181
Additional JTAG gate count for IOBs:  672
Peak Memory Usage:  105 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "i2c_map.mrp" for details.




Started process "Place & Route".




Constraints file: i2c.pcf.
Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "i2c" is an NCD, version 3.1, device xc3s200, package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.37 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  2 out of 8      25%
   Number of DCMs                      1 out of 4      25%
   Number of External IOBs            14 out of 173     8%
      Number of LOCed IOBs            14 out of 14    100%

   Number of Slices                   74 out of 1920    3%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98981e) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.8
..
Phase 4.8 (Checksum:99975f) REAL time: 2 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 2 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file i2c.ncd


Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 449 unrouted;       REAL time: 2 secs 

Phase 2: 392 unrouted;       REAL time: 2 secs 

Phase 3: 160 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|                clk1 |      BUFGMUX3| No   |   46 |  0.041     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+
|                 clk |      BUFGMUX1| No   |    7 |  0.001     |  1.011      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  72 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file i2c.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s200.nph' in environment
C:/Xilinx.
   "i2c" is an NCD, version 3.1, device xc3s200, package ft256, speed -4

Analysis completed Mon Sep 01 16:10:22 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".


