# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../sequence_detector.srcs/sources_1/imports/d_FF_srcs/d_flipflop.sv" \
"../../../../sequence_detector.srcs/sources_1/imports/DigitalSystemDesign/Lab5/clock_divider/clock_divider.srcs/sources_1/imports/sources_1/imports/counter_srcs/nbit_counter.sv" \
"../../../../sequence_detector.srcs/sources_1/new/sequence_detector.sv" \
"../../../../sequence_detector.srcs/sim_1/new/tb_sequence_detector.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
