// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_28 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_366_p2;
reg   [0:0] icmp_ln86_reg_1170;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1170_pp0_iter1_reg;
wire   [0:0] icmp_ln86_745_fu_372_p2;
reg   [0:0] icmp_ln86_745_reg_1177;
wire   [0:0] icmp_ln86_1395_fu_388_p2;
reg   [0:0] icmp_ln86_1395_reg_1183;
wire   [0:0] icmp_ln86_747_fu_394_p2;
reg   [0:0] icmp_ln86_747_reg_1189;
wire   [0:0] icmp_ln86_748_fu_400_p2;
reg   [0:0] icmp_ln86_748_reg_1195;
reg   [0:0] icmp_ln86_748_reg_1195_pp0_iter1_reg;
wire   [0:0] icmp_ln86_749_fu_406_p2;
reg   [0:0] icmp_ln86_749_reg_1200;
wire   [0:0] icmp_ln86_750_fu_412_p2;
reg   [0:0] icmp_ln86_750_reg_1206;
reg   [0:0] icmp_ln86_750_reg_1206_pp0_iter1_reg;
reg   [0:0] icmp_ln86_750_reg_1206_pp0_iter2_reg;
reg   [0:0] icmp_ln86_750_reg_1206_pp0_iter3_reg;
wire   [0:0] icmp_ln86_751_fu_418_p2;
reg   [0:0] icmp_ln86_751_reg_1212;
reg   [0:0] icmp_ln86_751_reg_1212_pp0_iter1_reg;
reg   [0:0] icmp_ln86_751_reg_1212_pp0_iter2_reg;
wire   [0:0] icmp_ln86_752_fu_424_p2;
reg   [0:0] icmp_ln86_752_reg_1218;
reg   [0:0] icmp_ln86_752_reg_1218_pp0_iter1_reg;
reg   [0:0] icmp_ln86_752_reg_1218_pp0_iter2_reg;
wire   [0:0] icmp_ln86_753_fu_430_p2;
reg   [0:0] icmp_ln86_753_reg_1224;
reg   [0:0] icmp_ln86_753_reg_1224_pp0_iter1_reg;
reg   [0:0] icmp_ln86_753_reg_1224_pp0_iter2_reg;
reg   [0:0] icmp_ln86_753_reg_1224_pp0_iter3_reg;
wire   [0:0] icmp_ln86_754_fu_436_p2;
reg   [0:0] icmp_ln86_754_reg_1230;
wire   [0:0] icmp_ln86_755_fu_442_p2;
reg   [0:0] icmp_ln86_755_reg_1236;
reg   [0:0] icmp_ln86_755_reg_1236_pp0_iter1_reg;
reg   [0:0] icmp_ln86_755_reg_1236_pp0_iter2_reg;
reg   [0:0] icmp_ln86_755_reg_1236_pp0_iter3_reg;
reg   [0:0] icmp_ln86_755_reg_1236_pp0_iter4_reg;
wire   [0:0] icmp_ln86_756_fu_448_p2;
reg   [0:0] icmp_ln86_756_reg_1242;
reg   [0:0] icmp_ln86_756_reg_1242_pp0_iter1_reg;
reg   [0:0] icmp_ln86_756_reg_1242_pp0_iter2_reg;
reg   [0:0] icmp_ln86_756_reg_1242_pp0_iter3_reg;
reg   [0:0] icmp_ln86_756_reg_1242_pp0_iter4_reg;
reg   [0:0] icmp_ln86_756_reg_1242_pp0_iter5_reg;
wire   [0:0] icmp_ln86_757_fu_454_p2;
reg   [0:0] icmp_ln86_757_reg_1248;
reg   [0:0] icmp_ln86_757_reg_1248_pp0_iter1_reg;
wire   [0:0] icmp_ln86_758_fu_460_p2;
reg   [0:0] icmp_ln86_758_reg_1253;
reg   [0:0] icmp_ln86_758_reg_1253_pp0_iter1_reg;
reg   [0:0] icmp_ln86_758_reg_1253_pp0_iter2_reg;
wire   [0:0] icmp_ln86_759_fu_466_p2;
reg   [0:0] icmp_ln86_759_reg_1258;
reg   [0:0] icmp_ln86_759_reg_1258_pp0_iter1_reg;
reg   [0:0] icmp_ln86_759_reg_1258_pp0_iter2_reg;
wire   [0:0] icmp_ln86_760_fu_472_p2;
reg   [0:0] icmp_ln86_760_reg_1263;
reg   [0:0] icmp_ln86_760_reg_1263_pp0_iter1_reg;
reg   [0:0] icmp_ln86_760_reg_1263_pp0_iter2_reg;
wire   [0:0] icmp_ln86_761_fu_478_p2;
reg   [0:0] icmp_ln86_761_reg_1268;
reg   [0:0] icmp_ln86_761_reg_1268_pp0_iter1_reg;
reg   [0:0] icmp_ln86_761_reg_1268_pp0_iter2_reg;
reg   [0:0] icmp_ln86_761_reg_1268_pp0_iter3_reg;
wire   [0:0] icmp_ln86_762_fu_484_p2;
reg   [0:0] icmp_ln86_762_reg_1273;
reg   [0:0] icmp_ln86_762_reg_1273_pp0_iter1_reg;
reg   [0:0] icmp_ln86_762_reg_1273_pp0_iter2_reg;
reg   [0:0] icmp_ln86_762_reg_1273_pp0_iter3_reg;
wire   [0:0] icmp_ln86_763_fu_490_p2;
reg   [0:0] icmp_ln86_763_reg_1278;
reg   [0:0] icmp_ln86_763_reg_1278_pp0_iter1_reg;
reg   [0:0] icmp_ln86_763_reg_1278_pp0_iter2_reg;
reg   [0:0] icmp_ln86_763_reg_1278_pp0_iter3_reg;
wire   [0:0] icmp_ln86_764_fu_496_p2;
reg   [0:0] icmp_ln86_764_reg_1283;
reg   [0:0] icmp_ln86_764_reg_1283_pp0_iter1_reg;
reg   [0:0] icmp_ln86_764_reg_1283_pp0_iter2_reg;
reg   [0:0] icmp_ln86_764_reg_1283_pp0_iter3_reg;
reg   [0:0] icmp_ln86_764_reg_1283_pp0_iter4_reg;
wire   [0:0] icmp_ln86_765_fu_502_p2;
reg   [0:0] icmp_ln86_765_reg_1288;
reg   [0:0] icmp_ln86_765_reg_1288_pp0_iter1_reg;
reg   [0:0] icmp_ln86_765_reg_1288_pp0_iter2_reg;
reg   [0:0] icmp_ln86_765_reg_1288_pp0_iter3_reg;
reg   [0:0] icmp_ln86_765_reg_1288_pp0_iter4_reg;
wire   [0:0] icmp_ln86_766_fu_508_p2;
reg   [0:0] icmp_ln86_766_reg_1293;
reg   [0:0] icmp_ln86_766_reg_1293_pp0_iter1_reg;
reg   [0:0] icmp_ln86_766_reg_1293_pp0_iter2_reg;
reg   [0:0] icmp_ln86_766_reg_1293_pp0_iter3_reg;
reg   [0:0] icmp_ln86_766_reg_1293_pp0_iter4_reg;
wire   [0:0] icmp_ln86_767_fu_514_p2;
reg   [0:0] icmp_ln86_767_reg_1298;
reg   [0:0] icmp_ln86_767_reg_1298_pp0_iter1_reg;
reg   [0:0] icmp_ln86_767_reg_1298_pp0_iter2_reg;
reg   [0:0] icmp_ln86_767_reg_1298_pp0_iter3_reg;
reg   [0:0] icmp_ln86_767_reg_1298_pp0_iter4_reg;
reg   [0:0] icmp_ln86_767_reg_1298_pp0_iter5_reg;
wire   [0:0] xor_ln104_fu_520_p2;
reg   [0:0] xor_ln104_reg_1303;
wire   [0:0] and_ln104_fu_535_p2;
reg   [0:0] and_ln104_reg_1309;
wire   [0:0] and_ln104_146_fu_549_p2;
reg   [0:0] and_ln104_146_reg_1316;
reg   [0:0] and_ln104_146_reg_1316_pp0_iter2_reg;
reg   [0:0] and_ln104_146_reg_1316_pp0_iter3_reg;
reg   [0:0] and_ln104_146_reg_1316_pp0_iter4_reg;
reg   [0:0] and_ln104_146_reg_1316_pp0_iter5_reg;
reg   [0:0] and_ln104_146_reg_1316_pp0_iter6_reg;
wire   [0:0] and_ln102_717_fu_554_p2;
reg   [0:0] and_ln102_717_reg_1323;
reg   [0:0] and_ln102_717_reg_1323_pp0_iter2_reg;
wire   [0:0] and_ln104_147_fu_564_p2;
reg   [0:0] and_ln104_147_reg_1330;
reg   [0:0] and_ln104_147_reg_1330_pp0_iter2_reg;
wire   [0:0] and_ln102_719_fu_570_p2;
reg   [0:0] and_ln102_719_reg_1336;
reg   [0:0] and_ln102_719_reg_1336_pp0_iter2_reg;
reg   [0:0] and_ln102_719_reg_1336_pp0_iter3_reg;
wire   [0:0] and_ln102_724_fu_586_p2;
reg   [0:0] and_ln102_724_reg_1343;
reg   [0:0] and_ln102_724_reg_1343_pp0_iter2_reg;
reg   [0:0] and_ln102_724_reg_1343_pp0_iter3_reg;
wire   [0:0] and_ln104_150_fu_596_p2;
reg   [0:0] and_ln104_150_reg_1349;
wire   [0:0] and_ln102_722_fu_610_p2;
reg   [0:0] and_ln102_722_reg_1355;
wire   [0:0] or_ln117_685_fu_658_p2;
reg   [0:0] or_ln117_685_reg_1361;
wire   [2:0] select_ln117_725_fu_672_p3;
reg   [2:0] select_ln117_725_reg_1366;
wire   [0:0] or_ln117_687_fu_680_p2;
reg   [0:0] or_ln117_687_reg_1371;
wire   [0:0] or_ln117_691_fu_685_p2;
reg   [0:0] or_ln117_691_reg_1378;
reg   [0:0] or_ln117_691_reg_1378_pp0_iter3_reg;
wire   [0:0] and_ln102_723_fu_699_p2;
reg   [0:0] and_ln102_723_reg_1386;
wire   [3:0] select_ln117_731_fu_789_p3;
reg   [3:0] select_ln117_731_reg_1391;
wire   [0:0] or_ln117_693_fu_796_p2;
reg   [0:0] or_ln117_693_reg_1396;
wire   [0:0] and_ln102_720_fu_801_p2;
reg   [0:0] and_ln102_720_reg_1402;
wire   [0:0] and_ln104_149_fu_810_p2;
reg   [0:0] and_ln104_149_reg_1408;
reg   [0:0] and_ln104_149_reg_1408_pp0_iter5_reg;
wire   [0:0] and_ln102_725_fu_820_p2;
reg   [0:0] and_ln102_725_reg_1414;
wire   [0:0] or_ln117_697_fu_897_p2;
reg   [0:0] or_ln117_697_reg_1419;
reg   [0:0] or_ln117_697_reg_1419_pp0_iter5_reg;
reg   [0:0] or_ln117_697_reg_1419_pp0_iter6_reg;
wire   [4:0] select_ln117_737_fu_910_p3;
reg   [4:0] select_ln117_737_reg_1426;
wire   [0:0] or_ln117_699_fu_918_p2;
reg   [0:0] or_ln117_699_reg_1431;
wire   [0:0] or_ln117_703_fu_1002_p2;
reg   [0:0] or_ln117_703_reg_1437;
wire   [4:0] select_ln117_743_fu_1016_p3;
reg   [4:0] select_ln117_743_reg_1442;
wire   [11:0] tmp_fu_1051_p53;
reg   [11:0] tmp_reg_1447;
wire    ap_block_pp0_stage0;
wire   [14:0] tmp_23_fu_378_p4;
wire   [0:0] xor_ln104_358_fu_530_p2;
wire   [0:0] xor_ln104_359_fu_544_p2;
wire   [0:0] and_ln102_fu_526_p2;
wire   [0:0] xor_ln104_360_fu_559_p2;
wire   [0:0] and_ln102_716_fu_540_p2;
wire   [0:0] xor_ln104_361_fu_575_p2;
wire   [0:0] and_ln104_148_fu_580_p2;
wire   [0:0] xor_ln104_366_fu_591_p2;
wire   [0:0] and_ln102_721_fu_606_p2;
wire   [0:0] and_ln102_718_fu_602_p2;
wire   [0:0] xor_ln117_fu_619_p2;
wire   [1:0] zext_ln117_fu_625_p1;
wire   [0:0] or_ln117_fu_629_p2;
wire   [0:0] and_ln102_727_fu_614_p2;
wire   [1:0] select_ln117_fu_633_p3;
wire   [1:0] select_ln117_723_fu_646_p3;
wire   [0:0] or_ln117_684_fu_640_p2;
wire   [2:0] zext_ln117_81_fu_654_p1;
wire   [2:0] select_ln117_724_fu_664_p3;
wire   [0:0] xor_ln104_363_fu_689_p2;
wire   [0:0] and_ln102_738_fu_703_p2;
wire   [0:0] xor_ln104_364_fu_694_p2;
wire   [0:0] and_ln102_739_fu_717_p2;
wire   [0:0] and_ln102_728_fu_708_p2;
wire   [0:0] or_ln117_686_fu_727_p2;
wire   [0:0] and_ln102_729_fu_713_p2;
wire   [2:0] select_ln117_726_fu_732_p3;
wire   [2:0] select_ln117_727_fu_744_p3;
wire   [0:0] or_ln117_688_fu_739_p2;
wire   [3:0] zext_ln117_82_fu_751_p1;
wire   [0:0] or_ln117_689_fu_755_p2;
wire   [0:0] and_ln102_730_fu_722_p2;
wire   [3:0] select_ln117_728_fu_759_p3;
wire   [0:0] or_ln117_690_fu_767_p2;
wire   [3:0] select_ln117_729_fu_773_p3;
wire   [3:0] select_ln117_730_fu_781_p3;
wire   [0:0] xor_ln104_362_fu_805_p2;
wire   [0:0] xor_ln104_365_fu_815_p2;
wire   [0:0] and_ln102_740_fu_829_p2;
wire   [0:0] and_ln102_731_fu_825_p2;
wire   [0:0] or_ln117_692_fu_843_p2;
wire   [0:0] and_ln102_732_fu_834_p2;
wire   [3:0] select_ln117_732_fu_848_p3;
wire   [0:0] or_ln117_694_fu_855_p2;
wire   [3:0] select_ln117_733_fu_860_p3;
wire   [0:0] or_ln117_695_fu_867_p2;
wire   [0:0] and_ln102_733_fu_839_p2;
wire   [3:0] select_ln117_734_fu_871_p3;
wire   [3:0] select_ln117_735_fu_885_p3;
wire   [0:0] or_ln117_696_fu_879_p2;
wire   [4:0] zext_ln117_83_fu_893_p1;
wire   [4:0] select_ln117_736_fu_902_p3;
wire   [0:0] xor_ln104_367_fu_924_p2;
wire   [0:0] and_ln102_741_fu_937_p2;
wire   [0:0] and_ln102_726_fu_929_p2;
wire   [0:0] and_ln102_734_fu_933_p2;
wire   [0:0] or_ln117_698_fu_952_p2;
wire   [0:0] and_ln102_735_fu_942_p2;
wire   [4:0] select_ln117_738_fu_957_p3;
wire   [0:0] or_ln117_700_fu_964_p2;
wire   [4:0] select_ln117_739_fu_969_p3;
wire   [0:0] or_ln117_701_fu_976_p2;
wire   [0:0] and_ln102_736_fu_947_p2;
wire   [4:0] select_ln117_740_fu_980_p3;
wire   [0:0] or_ln117_702_fu_988_p2;
wire   [4:0] select_ln117_741_fu_994_p3;
wire   [4:0] select_ln117_742_fu_1008_p3;
wire   [0:0] xor_ln104_368_fu_1024_p2;
wire   [0:0] and_ln102_742_fu_1029_p2;
wire   [0:0] and_ln102_737_fu_1034_p2;
wire   [0:0] or_ln117_704_fu_1039_p2;
wire   [11:0] tmp_fu_1051_p51;
wire   [4:0] tmp_fu_1051_p52;
wire   [0:0] or_ln117_705_fu_1159_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
wire   [4:0] tmp_fu_1051_p1;
wire   [4:0] tmp_fu_1051_p3;
wire   [4:0] tmp_fu_1051_p5;
wire   [4:0] tmp_fu_1051_p7;
wire   [4:0] tmp_fu_1051_p9;
wire   [4:0] tmp_fu_1051_p11;
wire   [4:0] tmp_fu_1051_p13;
wire   [4:0] tmp_fu_1051_p15;
wire   [4:0] tmp_fu_1051_p17;
wire   [4:0] tmp_fu_1051_p19;
wire   [4:0] tmp_fu_1051_p21;
wire   [4:0] tmp_fu_1051_p23;
wire   [4:0] tmp_fu_1051_p25;
wire   [4:0] tmp_fu_1051_p27;
wire   [4:0] tmp_fu_1051_p29;
wire   [4:0] tmp_fu_1051_p31;
wire  signed [4:0] tmp_fu_1051_p33;
wire  signed [4:0] tmp_fu_1051_p35;
wire  signed [4:0] tmp_fu_1051_p37;
wire  signed [4:0] tmp_fu_1051_p39;
wire  signed [4:0] tmp_fu_1051_p41;
wire  signed [4:0] tmp_fu_1051_p43;
wire  signed [4:0] tmp_fu_1051_p45;
wire  signed [4:0] tmp_fu_1051_p47;
wire  signed [4:0] tmp_fu_1051_p49;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_51_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_51_5_12_1_1_U1698(
    .din0(12'd1508),
    .din1(12'd363),
    .din2(12'd731),
    .din3(12'd4014),
    .din4(12'd3753),
    .din5(12'd527),
    .din6(12'd30),
    .din7(12'd4094),
    .din8(12'd230),
    .din9(12'd279),
    .din10(12'd3893),
    .din11(12'd301),
    .din12(12'd58),
    .din13(12'd343),
    .din14(12'd1111),
    .din15(12'd252),
    .din16(12'd3616),
    .din17(12'd3936),
    .din18(12'd811),
    .din19(12'd4043),
    .din20(12'd2802),
    .din21(12'd4073),
    .din22(12'd3703),
    .din23(12'd451),
    .din24(12'd3963),
    .def(tmp_fu_1051_p51),
    .sel(tmp_fu_1051_p52),
    .dout(tmp_fu_1051_p53)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_717_reg_1323 <= and_ln102_717_fu_554_p2;
        and_ln102_717_reg_1323_pp0_iter2_reg <= and_ln102_717_reg_1323;
        and_ln102_719_reg_1336 <= and_ln102_719_fu_570_p2;
        and_ln102_719_reg_1336_pp0_iter2_reg <= and_ln102_719_reg_1336;
        and_ln102_719_reg_1336_pp0_iter3_reg <= and_ln102_719_reg_1336_pp0_iter2_reg;
        and_ln102_720_reg_1402 <= and_ln102_720_fu_801_p2;
        and_ln102_722_reg_1355 <= and_ln102_722_fu_610_p2;
        and_ln102_723_reg_1386 <= and_ln102_723_fu_699_p2;
        and_ln102_724_reg_1343 <= and_ln102_724_fu_586_p2;
        and_ln102_724_reg_1343_pp0_iter2_reg <= and_ln102_724_reg_1343;
        and_ln102_724_reg_1343_pp0_iter3_reg <= and_ln102_724_reg_1343_pp0_iter2_reg;
        and_ln102_725_reg_1414 <= and_ln102_725_fu_820_p2;
        and_ln104_146_reg_1316 <= and_ln104_146_fu_549_p2;
        and_ln104_146_reg_1316_pp0_iter2_reg <= and_ln104_146_reg_1316;
        and_ln104_146_reg_1316_pp0_iter3_reg <= and_ln104_146_reg_1316_pp0_iter2_reg;
        and_ln104_146_reg_1316_pp0_iter4_reg <= and_ln104_146_reg_1316_pp0_iter3_reg;
        and_ln104_146_reg_1316_pp0_iter5_reg <= and_ln104_146_reg_1316_pp0_iter4_reg;
        and_ln104_146_reg_1316_pp0_iter6_reg <= and_ln104_146_reg_1316_pp0_iter5_reg;
        and_ln104_147_reg_1330 <= and_ln104_147_fu_564_p2;
        and_ln104_147_reg_1330_pp0_iter2_reg <= and_ln104_147_reg_1330;
        and_ln104_149_reg_1408 <= and_ln104_149_fu_810_p2;
        and_ln104_149_reg_1408_pp0_iter5_reg <= and_ln104_149_reg_1408;
        and_ln104_150_reg_1349 <= and_ln104_150_fu_596_p2;
        and_ln104_reg_1309 <= and_ln104_fu_535_p2;
        icmp_ln86_1395_reg_1183 <= icmp_ln86_1395_fu_388_p2;
        icmp_ln86_745_reg_1177 <= icmp_ln86_745_fu_372_p2;
        icmp_ln86_747_reg_1189 <= icmp_ln86_747_fu_394_p2;
        icmp_ln86_748_reg_1195 <= icmp_ln86_748_fu_400_p2;
        icmp_ln86_748_reg_1195_pp0_iter1_reg <= icmp_ln86_748_reg_1195;
        icmp_ln86_749_reg_1200 <= icmp_ln86_749_fu_406_p2;
        icmp_ln86_750_reg_1206 <= icmp_ln86_750_fu_412_p2;
        icmp_ln86_750_reg_1206_pp0_iter1_reg <= icmp_ln86_750_reg_1206;
        icmp_ln86_750_reg_1206_pp0_iter2_reg <= icmp_ln86_750_reg_1206_pp0_iter1_reg;
        icmp_ln86_750_reg_1206_pp0_iter3_reg <= icmp_ln86_750_reg_1206_pp0_iter2_reg;
        icmp_ln86_751_reg_1212 <= icmp_ln86_751_fu_418_p2;
        icmp_ln86_751_reg_1212_pp0_iter1_reg <= icmp_ln86_751_reg_1212;
        icmp_ln86_751_reg_1212_pp0_iter2_reg <= icmp_ln86_751_reg_1212_pp0_iter1_reg;
        icmp_ln86_752_reg_1218 <= icmp_ln86_752_fu_424_p2;
        icmp_ln86_752_reg_1218_pp0_iter1_reg <= icmp_ln86_752_reg_1218;
        icmp_ln86_752_reg_1218_pp0_iter2_reg <= icmp_ln86_752_reg_1218_pp0_iter1_reg;
        icmp_ln86_753_reg_1224 <= icmp_ln86_753_fu_430_p2;
        icmp_ln86_753_reg_1224_pp0_iter1_reg <= icmp_ln86_753_reg_1224;
        icmp_ln86_753_reg_1224_pp0_iter2_reg <= icmp_ln86_753_reg_1224_pp0_iter1_reg;
        icmp_ln86_753_reg_1224_pp0_iter3_reg <= icmp_ln86_753_reg_1224_pp0_iter2_reg;
        icmp_ln86_754_reg_1230 <= icmp_ln86_754_fu_436_p2;
        icmp_ln86_755_reg_1236 <= icmp_ln86_755_fu_442_p2;
        icmp_ln86_755_reg_1236_pp0_iter1_reg <= icmp_ln86_755_reg_1236;
        icmp_ln86_755_reg_1236_pp0_iter2_reg <= icmp_ln86_755_reg_1236_pp0_iter1_reg;
        icmp_ln86_755_reg_1236_pp0_iter3_reg <= icmp_ln86_755_reg_1236_pp0_iter2_reg;
        icmp_ln86_755_reg_1236_pp0_iter4_reg <= icmp_ln86_755_reg_1236_pp0_iter3_reg;
        icmp_ln86_756_reg_1242 <= icmp_ln86_756_fu_448_p2;
        icmp_ln86_756_reg_1242_pp0_iter1_reg <= icmp_ln86_756_reg_1242;
        icmp_ln86_756_reg_1242_pp0_iter2_reg <= icmp_ln86_756_reg_1242_pp0_iter1_reg;
        icmp_ln86_756_reg_1242_pp0_iter3_reg <= icmp_ln86_756_reg_1242_pp0_iter2_reg;
        icmp_ln86_756_reg_1242_pp0_iter4_reg <= icmp_ln86_756_reg_1242_pp0_iter3_reg;
        icmp_ln86_756_reg_1242_pp0_iter5_reg <= icmp_ln86_756_reg_1242_pp0_iter4_reg;
        icmp_ln86_757_reg_1248 <= icmp_ln86_757_fu_454_p2;
        icmp_ln86_757_reg_1248_pp0_iter1_reg <= icmp_ln86_757_reg_1248;
        icmp_ln86_758_reg_1253 <= icmp_ln86_758_fu_460_p2;
        icmp_ln86_758_reg_1253_pp0_iter1_reg <= icmp_ln86_758_reg_1253;
        icmp_ln86_758_reg_1253_pp0_iter2_reg <= icmp_ln86_758_reg_1253_pp0_iter1_reg;
        icmp_ln86_759_reg_1258 <= icmp_ln86_759_fu_466_p2;
        icmp_ln86_759_reg_1258_pp0_iter1_reg <= icmp_ln86_759_reg_1258;
        icmp_ln86_759_reg_1258_pp0_iter2_reg <= icmp_ln86_759_reg_1258_pp0_iter1_reg;
        icmp_ln86_760_reg_1263 <= icmp_ln86_760_fu_472_p2;
        icmp_ln86_760_reg_1263_pp0_iter1_reg <= icmp_ln86_760_reg_1263;
        icmp_ln86_760_reg_1263_pp0_iter2_reg <= icmp_ln86_760_reg_1263_pp0_iter1_reg;
        icmp_ln86_761_reg_1268 <= icmp_ln86_761_fu_478_p2;
        icmp_ln86_761_reg_1268_pp0_iter1_reg <= icmp_ln86_761_reg_1268;
        icmp_ln86_761_reg_1268_pp0_iter2_reg <= icmp_ln86_761_reg_1268_pp0_iter1_reg;
        icmp_ln86_761_reg_1268_pp0_iter3_reg <= icmp_ln86_761_reg_1268_pp0_iter2_reg;
        icmp_ln86_762_reg_1273 <= icmp_ln86_762_fu_484_p2;
        icmp_ln86_762_reg_1273_pp0_iter1_reg <= icmp_ln86_762_reg_1273;
        icmp_ln86_762_reg_1273_pp0_iter2_reg <= icmp_ln86_762_reg_1273_pp0_iter1_reg;
        icmp_ln86_762_reg_1273_pp0_iter3_reg <= icmp_ln86_762_reg_1273_pp0_iter2_reg;
        icmp_ln86_763_reg_1278 <= icmp_ln86_763_fu_490_p2;
        icmp_ln86_763_reg_1278_pp0_iter1_reg <= icmp_ln86_763_reg_1278;
        icmp_ln86_763_reg_1278_pp0_iter2_reg <= icmp_ln86_763_reg_1278_pp0_iter1_reg;
        icmp_ln86_763_reg_1278_pp0_iter3_reg <= icmp_ln86_763_reg_1278_pp0_iter2_reg;
        icmp_ln86_764_reg_1283 <= icmp_ln86_764_fu_496_p2;
        icmp_ln86_764_reg_1283_pp0_iter1_reg <= icmp_ln86_764_reg_1283;
        icmp_ln86_764_reg_1283_pp0_iter2_reg <= icmp_ln86_764_reg_1283_pp0_iter1_reg;
        icmp_ln86_764_reg_1283_pp0_iter3_reg <= icmp_ln86_764_reg_1283_pp0_iter2_reg;
        icmp_ln86_764_reg_1283_pp0_iter4_reg <= icmp_ln86_764_reg_1283_pp0_iter3_reg;
        icmp_ln86_765_reg_1288 <= icmp_ln86_765_fu_502_p2;
        icmp_ln86_765_reg_1288_pp0_iter1_reg <= icmp_ln86_765_reg_1288;
        icmp_ln86_765_reg_1288_pp0_iter2_reg <= icmp_ln86_765_reg_1288_pp0_iter1_reg;
        icmp_ln86_765_reg_1288_pp0_iter3_reg <= icmp_ln86_765_reg_1288_pp0_iter2_reg;
        icmp_ln86_765_reg_1288_pp0_iter4_reg <= icmp_ln86_765_reg_1288_pp0_iter3_reg;
        icmp_ln86_766_reg_1293 <= icmp_ln86_766_fu_508_p2;
        icmp_ln86_766_reg_1293_pp0_iter1_reg <= icmp_ln86_766_reg_1293;
        icmp_ln86_766_reg_1293_pp0_iter2_reg <= icmp_ln86_766_reg_1293_pp0_iter1_reg;
        icmp_ln86_766_reg_1293_pp0_iter3_reg <= icmp_ln86_766_reg_1293_pp0_iter2_reg;
        icmp_ln86_766_reg_1293_pp0_iter4_reg <= icmp_ln86_766_reg_1293_pp0_iter3_reg;
        icmp_ln86_767_reg_1298 <= icmp_ln86_767_fu_514_p2;
        icmp_ln86_767_reg_1298_pp0_iter1_reg <= icmp_ln86_767_reg_1298;
        icmp_ln86_767_reg_1298_pp0_iter2_reg <= icmp_ln86_767_reg_1298_pp0_iter1_reg;
        icmp_ln86_767_reg_1298_pp0_iter3_reg <= icmp_ln86_767_reg_1298_pp0_iter2_reg;
        icmp_ln86_767_reg_1298_pp0_iter4_reg <= icmp_ln86_767_reg_1298_pp0_iter3_reg;
        icmp_ln86_767_reg_1298_pp0_iter5_reg <= icmp_ln86_767_reg_1298_pp0_iter4_reg;
        icmp_ln86_reg_1170 <= icmp_ln86_fu_366_p2;
        icmp_ln86_reg_1170_pp0_iter1_reg <= icmp_ln86_reg_1170;
        or_ln117_685_reg_1361 <= or_ln117_685_fu_658_p2;
        or_ln117_687_reg_1371 <= or_ln117_687_fu_680_p2;
        or_ln117_691_reg_1378 <= or_ln117_691_fu_685_p2;
        or_ln117_691_reg_1378_pp0_iter3_reg <= or_ln117_691_reg_1378;
        or_ln117_693_reg_1396 <= or_ln117_693_fu_796_p2;
        or_ln117_697_reg_1419 <= or_ln117_697_fu_897_p2;
        or_ln117_697_reg_1419_pp0_iter5_reg <= or_ln117_697_reg_1419;
        or_ln117_697_reg_1419_pp0_iter6_reg <= or_ln117_697_reg_1419_pp0_iter5_reg;
        or_ln117_699_reg_1431 <= or_ln117_699_fu_918_p2;
        or_ln117_703_reg_1437 <= or_ln117_703_fu_1002_p2;
        select_ln117_725_reg_1366 <= select_ln117_725_fu_672_p3;
        select_ln117_731_reg_1391 <= select_ln117_731_fu_789_p3;
        select_ln117_737_reg_1426 <= select_ln117_737_fu_910_p3;
        select_ln117_743_reg_1442 <= select_ln117_743_fu_1016_p3;
        tmp_reg_1447 <= tmp_fu_1051_p53;
        xor_ln104_reg_1303 <= xor_ln104_fu_520_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_716_fu_540_p2 = (xor_ln104_reg_1303 & icmp_ln86_1395_reg_1183);

assign and_ln102_717_fu_554_p2 = (icmp_ln86_747_reg_1189 & and_ln102_fu_526_p2);

assign and_ln102_718_fu_602_p2 = (icmp_ln86_748_reg_1195_pp0_iter1_reg & and_ln104_reg_1309);

assign and_ln102_719_fu_570_p2 = (icmp_ln86_749_reg_1200 & and_ln102_716_fu_540_p2);

assign and_ln102_720_fu_801_p2 = (icmp_ln86_750_reg_1206_pp0_iter3_reg & and_ln104_146_reg_1316_pp0_iter3_reg);

assign and_ln102_721_fu_606_p2 = (icmp_ln86_751_reg_1212_pp0_iter1_reg & and_ln102_717_reg_1323);

assign and_ln102_722_fu_610_p2 = (icmp_ln86_752_reg_1218_pp0_iter1_reg & and_ln104_147_reg_1330);

assign and_ln102_723_fu_699_p2 = (icmp_ln86_753_reg_1224_pp0_iter2_reg & and_ln102_719_reg_1336_pp0_iter2_reg);

assign and_ln102_724_fu_586_p2 = (icmp_ln86_754_reg_1230 & and_ln104_148_fu_580_p2);

assign and_ln102_725_fu_820_p2 = (icmp_ln86_755_reg_1236_pp0_iter3_reg & and_ln102_720_fu_801_p2);

assign and_ln102_726_fu_929_p2 = (icmp_ln86_756_reg_1242_pp0_iter4_reg & and_ln104_149_reg_1408);

assign and_ln102_727_fu_614_p2 = (icmp_ln86_757_reg_1248_pp0_iter1_reg & and_ln102_721_fu_606_p2);

assign and_ln102_728_fu_708_p2 = (and_ln102_738_fu_703_p2 & and_ln102_717_reg_1323_pp0_iter2_reg);

assign and_ln102_729_fu_713_p2 = (icmp_ln86_759_reg_1258_pp0_iter2_reg & and_ln102_722_reg_1355);

assign and_ln102_730_fu_722_p2 = (and_ln104_147_reg_1330_pp0_iter2_reg & and_ln102_739_fu_717_p2);

assign and_ln102_731_fu_825_p2 = (icmp_ln86_761_reg_1268_pp0_iter3_reg & and_ln102_723_reg_1386);

assign and_ln102_732_fu_834_p2 = (and_ln102_740_fu_829_p2 & and_ln102_719_reg_1336_pp0_iter3_reg);

assign and_ln102_733_fu_839_p2 = (icmp_ln86_763_reg_1278_pp0_iter3_reg & and_ln102_724_reg_1343_pp0_iter3_reg);

assign and_ln102_734_fu_933_p2 = (icmp_ln86_764_reg_1283_pp0_iter4_reg & and_ln102_725_reg_1414);

assign and_ln102_735_fu_942_p2 = (and_ln102_741_fu_937_p2 & and_ln102_720_reg_1402);

assign and_ln102_736_fu_947_p2 = (icmp_ln86_766_reg_1293_pp0_iter4_reg & and_ln102_726_fu_929_p2);

assign and_ln102_737_fu_1034_p2 = (and_ln104_149_reg_1408_pp0_iter5_reg & and_ln102_742_fu_1029_p2);

assign and_ln102_738_fu_703_p2 = (xor_ln104_363_fu_689_p2 & icmp_ln86_758_reg_1253_pp0_iter2_reg);

assign and_ln102_739_fu_717_p2 = (xor_ln104_364_fu_694_p2 & icmp_ln86_760_reg_1263_pp0_iter2_reg);

assign and_ln102_740_fu_829_p2 = (xor_ln104_365_fu_815_p2 & icmp_ln86_762_reg_1273_pp0_iter3_reg);

assign and_ln102_741_fu_937_p2 = (xor_ln104_367_fu_924_p2 & icmp_ln86_765_reg_1288_pp0_iter4_reg);

assign and_ln102_742_fu_1029_p2 = (xor_ln104_368_fu_1024_p2 & icmp_ln86_767_reg_1298_pp0_iter5_reg);

assign and_ln102_fu_526_p2 = (icmp_ln86_reg_1170 & icmp_ln86_745_reg_1177);

assign and_ln104_146_fu_549_p2 = (xor_ln104_reg_1303 & xor_ln104_359_fu_544_p2);

assign and_ln104_147_fu_564_p2 = (xor_ln104_360_fu_559_p2 & and_ln102_fu_526_p2);

assign and_ln104_148_fu_580_p2 = (xor_ln104_361_fu_575_p2 & and_ln102_716_fu_540_p2);

assign and_ln104_149_fu_810_p2 = (xor_ln104_362_fu_805_p2 & and_ln104_146_reg_1316_pp0_iter3_reg);

assign and_ln104_150_fu_596_p2 = (xor_ln104_366_fu_591_p2 & and_ln104_148_fu_580_p2);

assign and_ln104_fu_535_p2 = (xor_ln104_358_fu_530_p2 & icmp_ln86_reg_1170);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_705_fu_1159_p2[0:0] == 1'b1) ? tmp_reg_1447 : 12'd0);

assign icmp_ln86_1395_fu_388_p2 = (($signed(tmp_23_fu_378_p4) < $signed(15'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_745_fu_372_p2 = (($signed(p_read13_int_reg) < $signed(18'd2504)) ? 1'b1 : 1'b0);

assign icmp_ln86_747_fu_394_p2 = (($signed(p_read18_int_reg) < $signed(18'd242)) ? 1'b1 : 1'b0);

assign icmp_ln86_748_fu_400_p2 = (($signed(p_read11_int_reg) < $signed(18'd435)) ? 1'b1 : 1'b0);

assign icmp_ln86_749_fu_406_p2 = (($signed(p_read12_int_reg) < $signed(18'd10832)) ? 1'b1 : 1'b0);

assign icmp_ln86_750_fu_412_p2 = (($signed(p_read14_int_reg) < $signed(18'd35)) ? 1'b1 : 1'b0);

assign icmp_ln86_751_fu_418_p2 = (($signed(p_read21_int_reg) < $signed(18'd91892)) ? 1'b1 : 1'b0);

assign icmp_ln86_752_fu_424_p2 = (($signed(p_read20_int_reg) < $signed(18'd95021)) ? 1'b1 : 1'b0);

assign icmp_ln86_753_fu_430_p2 = (($signed(p_read5_int_reg) < $signed(18'd1092)) ? 1'b1 : 1'b0);

assign icmp_ln86_754_fu_436_p2 = (($signed(p_read20_int_reg) < $signed(18'd221404)) ? 1'b1 : 1'b0);

assign icmp_ln86_755_fu_442_p2 = (($signed(p_read21_int_reg) < $signed(18'd14270)) ? 1'b1 : 1'b0);

assign icmp_ln86_756_fu_448_p2 = (($signed(p_read1_int_reg) < $signed(18'd75236)) ? 1'b1 : 1'b0);

assign icmp_ln86_757_fu_454_p2 = (($signed(p_read3_int_reg) < $signed(18'd92283)) ? 1'b1 : 1'b0);

assign icmp_ln86_758_fu_460_p2 = (($signed(p_read19_int_reg) < $signed(18'd96263)) ? 1'b1 : 1'b0);

assign icmp_ln86_759_fu_466_p2 = (($signed(p_read16_int_reg) < $signed(18'd85)) ? 1'b1 : 1'b0);

assign icmp_ln86_760_fu_472_p2 = (($signed(p_read6_int_reg) < $signed(18'd392)) ? 1'b1 : 1'b0);

assign icmp_ln86_761_fu_478_p2 = (($signed(p_read8_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_762_fu_484_p2 = (($signed(p_read10_int_reg) < $signed(18'd259)) ? 1'b1 : 1'b0);

assign icmp_ln86_763_fu_490_p2 = (($signed(p_read2_int_reg) < $signed(18'd260834)) ? 1'b1 : 1'b0);

assign icmp_ln86_764_fu_496_p2 = (($signed(p_read4_int_reg) < $signed(18'd11496)) ? 1'b1 : 1'b0);

assign icmp_ln86_765_fu_502_p2 = (($signed(p_read9_int_reg) < $signed(18'd12)) ? 1'b1 : 1'b0);

assign icmp_ln86_766_fu_508_p2 = (($signed(p_read7_int_reg) < $signed(18'd84)) ? 1'b1 : 1'b0);

assign icmp_ln86_767_fu_514_p2 = (($signed(p_read1_int_reg) < $signed(18'd181017)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_366_p2 = (($signed(p_read15_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign or_ln117_684_fu_640_p2 = (or_ln117_fu_629_p2 | and_ln102_727_fu_614_p2);

assign or_ln117_685_fu_658_p2 = (or_ln117_fu_629_p2 | and_ln102_721_fu_606_p2);

assign or_ln117_686_fu_727_p2 = (or_ln117_685_reg_1361 | and_ln102_728_fu_708_p2);

assign or_ln117_687_fu_680_p2 = (or_ln117_fu_629_p2 | and_ln102_717_reg_1323);

assign or_ln117_688_fu_739_p2 = (or_ln117_687_reg_1371 | and_ln102_729_fu_713_p2);

assign or_ln117_689_fu_755_p2 = (or_ln117_687_reg_1371 | and_ln102_722_reg_1355);

assign or_ln117_690_fu_767_p2 = (or_ln117_689_fu_755_p2 | and_ln102_730_fu_722_p2);

assign or_ln117_691_fu_685_p2 = (icmp_ln86_reg_1170_pp0_iter1_reg | and_ln104_150_reg_1349);

assign or_ln117_692_fu_843_p2 = (or_ln117_691_reg_1378_pp0_iter3_reg | and_ln102_731_fu_825_p2);

assign or_ln117_693_fu_796_p2 = (or_ln117_691_reg_1378 | and_ln102_723_fu_699_p2);

assign or_ln117_694_fu_855_p2 = (or_ln117_693_reg_1396 | and_ln102_732_fu_834_p2);

assign or_ln117_695_fu_867_p2 = (or_ln117_691_reg_1378_pp0_iter3_reg | and_ln102_719_reg_1336_pp0_iter3_reg);

assign or_ln117_696_fu_879_p2 = (or_ln117_695_fu_867_p2 | and_ln102_733_fu_839_p2);

assign or_ln117_697_fu_897_p2 = (or_ln117_695_fu_867_p2 | and_ln102_724_reg_1343_pp0_iter3_reg);

assign or_ln117_698_fu_952_p2 = (or_ln117_697_reg_1419 | and_ln102_734_fu_933_p2);

assign or_ln117_699_fu_918_p2 = (or_ln117_697_fu_897_p2 | and_ln102_725_fu_820_p2);

assign or_ln117_700_fu_964_p2 = (or_ln117_699_reg_1431 | and_ln102_735_fu_942_p2);

assign or_ln117_701_fu_976_p2 = (or_ln117_697_reg_1419 | and_ln102_720_reg_1402);

assign or_ln117_702_fu_988_p2 = (or_ln117_701_fu_976_p2 | and_ln102_736_fu_947_p2);

assign or_ln117_703_fu_1002_p2 = (or_ln117_701_fu_976_p2 | and_ln102_726_fu_929_p2);

assign or_ln117_704_fu_1039_p2 = (or_ln117_703_reg_1437 | and_ln102_737_fu_1034_p2);

assign or_ln117_705_fu_1159_p2 = (or_ln117_697_reg_1419_pp0_iter6_reg | and_ln104_146_reg_1316_pp0_iter6_reg);

assign or_ln117_fu_629_p2 = (and_ln104_reg_1309 | and_ln104_150_reg_1349);

assign select_ln117_723_fu_646_p3 = ((or_ln117_fu_629_p2[0:0] == 1'b1) ? select_ln117_fu_633_p3 : 2'd3);

assign select_ln117_724_fu_664_p3 = ((or_ln117_684_fu_640_p2[0:0] == 1'b1) ? zext_ln117_81_fu_654_p1 : 3'd4);

assign select_ln117_725_fu_672_p3 = ((or_ln117_685_fu_658_p2[0:0] == 1'b1) ? select_ln117_724_fu_664_p3 : 3'd5);

assign select_ln117_726_fu_732_p3 = ((or_ln117_686_fu_727_p2[0:0] == 1'b1) ? select_ln117_725_reg_1366 : 3'd6);

assign select_ln117_727_fu_744_p3 = ((or_ln117_687_reg_1371[0:0] == 1'b1) ? select_ln117_726_fu_732_p3 : 3'd7);

assign select_ln117_728_fu_759_p3 = ((or_ln117_688_fu_739_p2[0:0] == 1'b1) ? zext_ln117_82_fu_751_p1 : 4'd8);

assign select_ln117_729_fu_773_p3 = ((or_ln117_689_fu_755_p2[0:0] == 1'b1) ? select_ln117_728_fu_759_p3 : 4'd9);

assign select_ln117_730_fu_781_p3 = ((or_ln117_690_fu_767_p2[0:0] == 1'b1) ? select_ln117_729_fu_773_p3 : 4'd10);

assign select_ln117_731_fu_789_p3 = ((or_ln117_691_reg_1378[0:0] == 1'b1) ? select_ln117_730_fu_781_p3 : 4'd11);

assign select_ln117_732_fu_848_p3 = ((or_ln117_692_fu_843_p2[0:0] == 1'b1) ? select_ln117_731_reg_1391 : 4'd12);

assign select_ln117_733_fu_860_p3 = ((or_ln117_693_reg_1396[0:0] == 1'b1) ? select_ln117_732_fu_848_p3 : 4'd13);

assign select_ln117_734_fu_871_p3 = ((or_ln117_694_fu_855_p2[0:0] == 1'b1) ? select_ln117_733_fu_860_p3 : 4'd14);

assign select_ln117_735_fu_885_p3 = ((or_ln117_695_fu_867_p2[0:0] == 1'b1) ? select_ln117_734_fu_871_p3 : 4'd15);

assign select_ln117_736_fu_902_p3 = ((or_ln117_696_fu_879_p2[0:0] == 1'b1) ? zext_ln117_83_fu_893_p1 : 5'd16);

assign select_ln117_737_fu_910_p3 = ((or_ln117_697_fu_897_p2[0:0] == 1'b1) ? select_ln117_736_fu_902_p3 : 5'd17);

assign select_ln117_738_fu_957_p3 = ((or_ln117_698_fu_952_p2[0:0] == 1'b1) ? select_ln117_737_reg_1426 : 5'd18);

assign select_ln117_739_fu_969_p3 = ((or_ln117_699_reg_1431[0:0] == 1'b1) ? select_ln117_738_fu_957_p3 : 5'd19);

assign select_ln117_740_fu_980_p3 = ((or_ln117_700_fu_964_p2[0:0] == 1'b1) ? select_ln117_739_fu_969_p3 : 5'd20);

assign select_ln117_741_fu_994_p3 = ((or_ln117_701_fu_976_p2[0:0] == 1'b1) ? select_ln117_740_fu_980_p3 : 5'd21);

assign select_ln117_742_fu_1008_p3 = ((or_ln117_702_fu_988_p2[0:0] == 1'b1) ? select_ln117_741_fu_994_p3 : 5'd22);

assign select_ln117_743_fu_1016_p3 = ((or_ln117_703_fu_1002_p2[0:0] == 1'b1) ? select_ln117_742_fu_1008_p3 : 5'd23);

assign select_ln117_fu_633_p3 = ((and_ln104_reg_1309[0:0] == 1'b1) ? zext_ln117_fu_625_p1 : 2'd2);

assign tmp_23_fu_378_p4 = {{p_read17_int_reg[17:3]}};

assign tmp_fu_1051_p51 = 'bx;

assign tmp_fu_1051_p52 = ((or_ln117_704_fu_1039_p2[0:0] == 1'b1) ? select_ln117_743_reg_1442 : 5'd24);

assign xor_ln104_358_fu_530_p2 = (icmp_ln86_745_reg_1177 ^ 1'd1);

assign xor_ln104_359_fu_544_p2 = (icmp_ln86_1395_reg_1183 ^ 1'd1);

assign xor_ln104_360_fu_559_p2 = (icmp_ln86_747_reg_1189 ^ 1'd1);

assign xor_ln104_361_fu_575_p2 = (icmp_ln86_749_reg_1200 ^ 1'd1);

assign xor_ln104_362_fu_805_p2 = (icmp_ln86_750_reg_1206_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_363_fu_689_p2 = (icmp_ln86_751_reg_1212_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_364_fu_694_p2 = (icmp_ln86_752_reg_1218_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_365_fu_815_p2 = (icmp_ln86_753_reg_1224_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_366_fu_591_p2 = (icmp_ln86_754_reg_1230 ^ 1'd1);

assign xor_ln104_367_fu_924_p2 = (icmp_ln86_755_reg_1236_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_368_fu_1024_p2 = (icmp_ln86_756_reg_1242_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_520_p2 = (icmp_ln86_fu_366_p2 ^ 1'd1);

assign xor_ln117_fu_619_p2 = (1'd1 ^ and_ln102_718_fu_602_p2);

assign zext_ln117_81_fu_654_p1 = select_ln117_723_fu_646_p3;

assign zext_ln117_82_fu_751_p1 = select_ln117_727_fu_744_p3;

assign zext_ln117_83_fu_893_p1 = select_ln117_735_fu_885_p3;

assign zext_ln117_fu_625_p1 = xor_ln117_fu_619_p2;

endmodule //conifer_jettag_accelerator_decision_function_28
