

================================================================
== Vitis HLS Report for 'load_layer_params_from_DRAM'
================================================================
* Date:           Wed Mar 29 09:30:40 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      617|      617|  6.170 us|  6.170 us|  617|  617|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170  |load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG  |      591|      591|   5.910 us|   5.910 us|  591|  591|       no|
        |grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191                                         |load_layer_params_from_DRAM_Pipeline_BIAS                                         |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    206|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     150|    486|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    368|    -|
|Register         |        -|    -|     228|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     378|   1060|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                           Instance                                          |                                      Module                                      | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191                                         |load_layer_params_from_DRAM_Pipeline_BIAS                                         |        0|   0|  76|   69|    0|
    |grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170  |load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG  |        0|   0|  74|  354|    0|
    |mul_6ns_10ns_15_1_1_U32                                                                      |mul_6ns_10ns_15_1_1                                                               |        0|   0|   0|   63|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                                        |                                                                                  |        0|   0| 150|  486|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln73_fu_227_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln91_fu_264_p2       |         +|   0|  0|  71|          64|          64|
    |select_ln96_1_fu_322_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln96_2_fu_330_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln96_3_fu_338_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln96_fu_314_p3    |    select|   0|  0|  16|           1|          16|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 206|         132|         192|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  113|         22|    1|         22|
    |ap_return_0        |    9|          2|   16|         32|
    |ap_return_1        |    9|          2|   16|         32|
    |ap_return_2        |    9|          2|   16|         32|
    |ap_return_3        |    9|          2|   16|         32|
    |m_axi_wt_ARADDR    |   25|          5|   64|        320|
    |m_axi_wt_ARBURST   |   14|          3|    2|          6|
    |m_axi_wt_ARCACHE   |   14|          3|    4|         12|
    |m_axi_wt_ARID      |   14|          3|    1|          3|
    |m_axi_wt_ARLEN     |   25|          5|   32|        160|
    |m_axi_wt_ARLOCK    |   14|          3|    2|          6|
    |m_axi_wt_ARPROT    |   14|          3|    3|          9|
    |m_axi_wt_ARQOS     |   14|          3|    4|         12|
    |m_axi_wt_ARREGION  |   14|          3|    4|         12|
    |m_axi_wt_ARSIZE    |   14|          3|    3|          9|
    |m_axi_wt_ARUSER    |   14|          3|    1|          3|
    |m_axi_wt_ARVALID   |   20|          4|    1|          4|
    |m_axi_wt_RREADY    |   14|          3|    1|          3|
    |wt_blk_n_AR        |    9|          2|    1|          2|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  368|         76|  188|        711|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                   Name                                                   | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                                 |  21|   0|   21|          0|
    |ap_return_0_preg                                                                                          |  16|   0|   16|          0|
    |ap_return_1_preg                                                                                          |  16|   0|   16|          0|
    |ap_return_2_preg                                                                                          |  16|   0|   16|          0|
    |ap_return_3_preg                                                                                          |  16|   0|   16|          0|
    |grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start_reg                                         |   1|   0|    1|          0|
    |grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln73_reg_423                                                                                          |  15|   0|   15|          0|
    |trunc_ln3_reg_439                                                                                         |  63|   0|   63|          0|
    |trunc_ln_reg_428                                                                                          |  63|   0|   63|          0|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                     | 228|   0|  228|          0|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_return_0            |  out|   16|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_return_1            |  out|   16|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_return_2            |  out|   16|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_return_3            |  out|   16|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|weight_buf_0_address0  |  out|    7|   ap_memory|                 weight_buf_0|         array|
|weight_buf_0_ce0       |  out|    1|   ap_memory|                 weight_buf_0|         array|
|weight_buf_0_we0       |  out|    1|   ap_memory|                 weight_buf_0|         array|
|weight_buf_0_d0        |  out|   16|   ap_memory|                 weight_buf_0|         array|
|weight_buf_1_address0  |  out|    7|   ap_memory|                 weight_buf_1|         array|
|weight_buf_1_ce0       |  out|    1|   ap_memory|                 weight_buf_1|         array|
|weight_buf_1_we0       |  out|    1|   ap_memory|                 weight_buf_1|         array|
|weight_buf_1_d0        |  out|   16|   ap_memory|                 weight_buf_1|         array|
|weight_buf_2_address0  |  out|    7|   ap_memory|                 weight_buf_2|         array|
|weight_buf_2_ce0       |  out|    1|   ap_memory|                 weight_buf_2|         array|
|weight_buf_2_we0       |  out|    1|   ap_memory|                 weight_buf_2|         array|
|weight_buf_2_d0        |  out|   16|   ap_memory|                 weight_buf_2|         array|
|weight_buf_3_address0  |  out|    7|   ap_memory|                 weight_buf_3|         array|
|weight_buf_3_ce0       |  out|    1|   ap_memory|                 weight_buf_3|         array|
|weight_buf_3_we0       |  out|    1|   ap_memory|                 weight_buf_3|         array|
|weight_buf_3_d0        |  out|   16|   ap_memory|                 weight_buf_3|         array|
|weight_buf_4_address0  |  out|    7|   ap_memory|                 weight_buf_4|         array|
|weight_buf_4_ce0       |  out|    1|   ap_memory|                 weight_buf_4|         array|
|weight_buf_4_we0       |  out|    1|   ap_memory|                 weight_buf_4|         array|
|weight_buf_4_d0        |  out|   16|   ap_memory|                 weight_buf_4|         array|
|weight_buf_5_address0  |  out|    7|   ap_memory|                 weight_buf_5|         array|
|weight_buf_5_ce0       |  out|    1|   ap_memory|                 weight_buf_5|         array|
|weight_buf_5_we0       |  out|    1|   ap_memory|                 weight_buf_5|         array|
|weight_buf_5_d0        |  out|   16|   ap_memory|                 weight_buf_5|         array|
|weight_buf_6_address0  |  out|    7|   ap_memory|                 weight_buf_6|         array|
|weight_buf_6_ce0       |  out|    1|   ap_memory|                 weight_buf_6|         array|
|weight_buf_6_we0       |  out|    1|   ap_memory|                 weight_buf_6|         array|
|weight_buf_6_d0        |  out|   16|   ap_memory|                 weight_buf_6|         array|
|p_read                 |   in|   16|     ap_none|                       p_read|        scalar|
|p_read1                |   in|   16|     ap_none|                      p_read1|        scalar|
|p_read2                |   in|   16|     ap_none|                      p_read2|        scalar|
|p_read3                |   in|   16|     ap_none|                      p_read3|        scalar|
|m_axi_wt_AWVALID       |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_AWREADY       |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_AWADDR        |  out|   64|       m_axi|                           wt|       pointer|
|m_axi_wt_AWID          |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_AWLEN         |  out|   32|       m_axi|                           wt|       pointer|
|m_axi_wt_AWSIZE        |  out|    3|       m_axi|                           wt|       pointer|
|m_axi_wt_AWBURST       |  out|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_AWLOCK        |  out|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_AWCACHE       |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_AWPROT        |  out|    3|       m_axi|                           wt|       pointer|
|m_axi_wt_AWQOS         |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_AWREGION      |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_AWUSER        |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_WVALID        |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_WREADY        |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_WDATA         |  out|   16|       m_axi|                           wt|       pointer|
|m_axi_wt_WSTRB         |  out|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_WLAST         |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_WID           |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_WUSER         |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_ARVALID       |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_ARREADY       |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_ARADDR        |  out|   64|       m_axi|                           wt|       pointer|
|m_axi_wt_ARID          |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_ARLEN         |  out|   32|       m_axi|                           wt|       pointer|
|m_axi_wt_ARSIZE        |  out|    3|       m_axi|                           wt|       pointer|
|m_axi_wt_ARBURST       |  out|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_ARLOCK        |  out|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_ARCACHE       |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_ARPROT        |  out|    3|       m_axi|                           wt|       pointer|
|m_axi_wt_ARQOS         |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_ARREGION      |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_ARUSER        |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RVALID        |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RREADY        |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RDATA         |   in|   16|       m_axi|                           wt|       pointer|
|m_axi_wt_RLAST         |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RID           |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RFIFONUM      |   in|   10|       m_axi|                           wt|       pointer|
|m_axi_wt_RUSER         |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RRESP         |   in|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_BVALID        |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_BREADY        |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_BRESP         |   in|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_BID           |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_BUSER         |   in|    1|       m_axi|                           wt|       pointer|
|weights                |   in|   64|     ap_none|                      weights|        scalar|
|bias                   |   in|   64|     ap_none|                         bias|        scalar|
|kernel_group           |   in|    4|     ap_none|                 kernel_group|        scalar|
+-----------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_group_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %kernel_group"   --->   Operation 22 'read' 'kernel_group_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bias_buf3_04_loc = alloca i64 1"   --->   Operation 23 'alloca' 'bias_buf3_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%write_flag_0_loc = alloca i64 1"   --->   Operation 24 'alloca' 'write_flag_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_flag11_0_loc = alloca i64 1"   --->   Operation 25 'alloca' 'write_flag11_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bias_buf2_05_loc = alloca i64 1"   --->   Operation 26 'alloca' 'bias_buf2_05_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bias_buf_06_loc = alloca i64 1"   --->   Operation 27 'alloca' 'bias_buf_06_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_flag8_0_loc = alloca i64 1"   --->   Operation 28 'alloca' 'write_flag8_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bias_buf16_07_loc = alloca i64 1"   --->   Operation 29 'alloca' 'bias_buf16_07_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_flag4_0_loc = alloca i64 1"   --->   Operation 30 'alloca' 'write_flag4_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_offset = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %kernel_group_read, i2 0" [utils.cpp:70]   --->   Operation 31 'bitconcatenate' 'kernel_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %kernel_offset" [utils.cpp:73]   --->   Operation 32 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (4.52ns)   --->   "%mul_ln73 = mul i15 %zext_ln73, i15 294" [utils.cpp:73]   --->   Operation 33 'mul' 'mul_ln73' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weights"   --->   Operation 34 'read' 'weights_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i15 %mul_ln73" [utils.cpp:73]   --->   Operation 35 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.52ns)   --->   "%add_ln73 = add i64 %zext_ln73_1, i64 %weights_read" [utils.cpp:73]   --->   Operation 36 'add' 'add_ln73' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln73, i32 1, i32 63" [utils.cpp:73]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i63 %trunc_ln" [utils.cpp:73]   --->   Operation 38 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln73" [utils.cpp:73]   --->   Operation 39 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 40 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 41 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 42 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 43 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 44 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 45 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 46 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln73 = call void @load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG, i16 %wt, i63 %trunc_ln, i16 %weight_buf_0, i16 %weight_buf_1, i16 %weight_buf_2, i16 %weight_buf_3, i16 %weight_buf_4, i16 %weight_buf_5, i16 %weight_buf_6" [utils.cpp:73]   --->   Operation 47 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.52>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias"   --->   Operation 48 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln73 = call void @load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG, i16 %wt, i63 %trunc_ln, i16 %weight_buf_0, i16 %weight_buf_1, i16 %weight_buf_2, i16 %weight_buf_3, i16 %weight_buf_4, i16 %weight_buf_5, i16 %weight_buf_6" [utils.cpp:73]   --->   Operation 49 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %kernel_group_read, i3 0" [utils.cpp:91]   --->   Operation 50 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i7 %shl_ln" [utils.cpp:91]   --->   Operation 51 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (3.52ns)   --->   "%add_ln91 = add i64 %zext_ln91, i64 %bias_read" [utils.cpp:91]   --->   Operation 52 'add' 'add_ln91' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln91, i32 1, i32 63" [utils.cpp:91]   --->   Operation 53 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i63 %trunc_ln3" [utils.cpp:91]   --->   Operation 54 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%wt_addr_1 = getelementptr i16 %wt, i64 %sext_ln91" [utils.cpp:91]   --->   Operation 55 'getelementptr' 'wt_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [7/7] (7.30ns)   --->   "%empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 56 'readreq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 57 [6/7] (7.30ns)   --->   "%empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 57 'readreq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 58 [5/7] (7.30ns)   --->   "%empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 58 'readreq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 59 [4/7] (7.30ns)   --->   "%empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 59 'readreq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 60 [3/7] (7.30ns)   --->   "%empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 60 'readreq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 61 [2/7] (7.30ns)   --->   "%empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 61 'readreq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 62 [1/7] (7.30ns)   --->   "%empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 62 'readreq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln91 = call void @load_layer_params_from_DRAM_Pipeline_BIAS, i16 %wt, i63 %trunc_ln3, i1 %write_flag4_0_loc, i16 %bias_buf16_07_loc, i1 %write_flag8_0_loc, i16 %bias_buf_06_loc, i16 %bias_buf2_05_loc, i1 %write_flag11_0_loc, i1 %write_flag_0_loc, i16 %bias_buf3_04_loc" [utils.cpp:91]   --->   Operation 63 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.71>
ST_20 : Operation 64 [1/2] (2.71ns)   --->   "%call_ln91 = call void @load_layer_params_from_DRAM_Pipeline_BIAS, i16 %wt, i63 %trunc_ln3, i1 %write_flag4_0_loc, i16 %bias_buf16_07_loc, i1 %write_flag8_0_loc, i16 %bias_buf_06_loc, i16 %bias_buf2_05_loc, i1 %write_flag11_0_loc, i1 %write_flag_0_loc, i16 %bias_buf3_04_loc" [utils.cpp:91]   --->   Operation 64 'call' 'call_ln91' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.80>
ST_21 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 65 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 66 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 67 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 67 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 68 [1/1] (0.00ns)   --->   "%p_read61 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 68 'read' 'p_read61' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_7, void @empty_9, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 70 [1/1] (0.00ns)   --->   "%write_flag4_0_loc_load = load i1 %write_flag4_0_loc"   --->   Operation 70 'load' 'write_flag4_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 71 [1/1] (0.00ns)   --->   "%bias_buf16_07_loc_load = load i16 %bias_buf16_07_loc"   --->   Operation 71 'load' 'bias_buf16_07_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 72 [1/1] (0.00ns)   --->   "%write_flag8_0_loc_load = load i1 %write_flag8_0_loc"   --->   Operation 72 'load' 'write_flag8_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 73 [1/1] (0.00ns)   --->   "%bias_buf_06_loc_load = load i16 %bias_buf_06_loc"   --->   Operation 73 'load' 'bias_buf_06_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 74 [1/1] (0.00ns)   --->   "%bias_buf2_05_loc_load = load i16 %bias_buf2_05_loc"   --->   Operation 74 'load' 'bias_buf2_05_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 75 [1/1] (0.00ns)   --->   "%write_flag11_0_loc_load = load i1 %write_flag11_0_loc"   --->   Operation 75 'load' 'write_flag11_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 76 [1/1] (0.00ns)   --->   "%write_flag_0_loc_load = load i1 %write_flag_0_loc"   --->   Operation 76 'load' 'write_flag_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 77 [1/1] (0.00ns)   --->   "%bias_buf3_04_loc_load = load i16 %bias_buf3_04_loc"   --->   Operation 77 'load' 'bias_buf3_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 78 [1/1] (0.80ns)   --->   "%select_ln96 = select i1 %write_flag_0_loc_load, i16 %bias_buf_06_loc_load, i16 %p_read61" [utils.cpp:96]   --->   Operation 78 'select' 'select_ln96' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 79 [1/1] (0.80ns)   --->   "%select_ln96_1 = select i1 %write_flag4_0_loc_load, i16 %bias_buf16_07_loc_load, i16 %p_read_3" [utils.cpp:96]   --->   Operation 79 'select' 'select_ln96_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 80 [1/1] (0.80ns)   --->   "%select_ln96_2 = select i1 %write_flag8_0_loc_load, i16 %bias_buf2_05_loc_load, i16 %p_read_2" [utils.cpp:96]   --->   Operation 80 'select' 'select_ln96_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 81 [1/1] (0.80ns)   --->   "%select_ln96_3 = select i1 %write_flag11_0_loc_load, i16 %bias_buf3_04_loc_load, i16 %p_read_1" [utils.cpp:96]   --->   Operation 81 'select' 'select_ln96_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 82 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i16 %select_ln96" [utils.cpp:96]   --->   Operation 82 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i16 %select_ln96_1" [utils.cpp:96]   --->   Operation 83 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i64 %mrv_1, i16 %select_ln96_2" [utils.cpp:96]   --->   Operation 84 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i64 %mrv_2, i16 %select_ln96_3" [utils.cpp:96]   --->   Operation 85 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln96 = ret i64 %mrv_3" [utils.cpp:96]   --->   Operation 86 'ret' 'ret_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_group]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_group_read       (read          ) [ 0011111111110000000000]
bias_buf3_04_loc        (alloca        ) [ 0011111111111111111111]
write_flag_0_loc        (alloca        ) [ 0011111111111111111111]
write_flag11_0_loc      (alloca        ) [ 0011111111111111111111]
bias_buf2_05_loc        (alloca        ) [ 0011111111111111111111]
bias_buf_06_loc         (alloca        ) [ 0011111111111111111111]
write_flag8_0_loc       (alloca        ) [ 0011111111111111111111]
bias_buf16_07_loc       (alloca        ) [ 0011111111111111111111]
write_flag4_0_loc       (alloca        ) [ 0011111111111111111111]
kernel_offset           (bitconcatenate) [ 0000000000000000000000]
zext_ln73               (zext          ) [ 0000000000000000000000]
mul_ln73                (mul           ) [ 0010000000000000000000]
weights_read            (read          ) [ 0000000000000000000000]
zext_ln73_1             (zext          ) [ 0000000000000000000000]
add_ln73                (add           ) [ 0000000000000000000000]
trunc_ln                (partselect    ) [ 0001111111110000000000]
sext_ln73               (sext          ) [ 0000000000000000000000]
wt_addr                 (getelementptr ) [ 0000111111000000000000]
empty                   (readreq       ) [ 0000000000000000000000]
bias_read               (read          ) [ 0000000000000000000000]
call_ln73               (call          ) [ 0000000000000000000000]
shl_ln                  (bitconcatenate) [ 0000000000000000000000]
zext_ln91               (zext          ) [ 0000000000000000000000]
add_ln91                (add           ) [ 0000000000000000000000]
trunc_ln3               (partselect    ) [ 0000000000001111111110]
sext_ln91               (sext          ) [ 0000000000000000000000]
wt_addr_1               (getelementptr ) [ 0000000000000111111000]
empty_43                (readreq       ) [ 0000000000000000000000]
call_ln91               (call          ) [ 0000000000000000000000]
p_read_1                (read          ) [ 0000000000000000000000]
p_read_2                (read          ) [ 0000000000000000000000]
p_read_3                (read          ) [ 0000000000000000000000]
p_read61                (read          ) [ 0000000000000000000000]
specinterface_ln0       (specinterface ) [ 0000000000000000000000]
write_flag4_0_loc_load  (load          ) [ 0000000000000000000000]
bias_buf16_07_loc_load  (load          ) [ 0000000000000000000000]
write_flag8_0_loc_load  (load          ) [ 0000000000000000000000]
bias_buf_06_loc_load    (load          ) [ 0000000000000000000000]
bias_buf2_05_loc_load   (load          ) [ 0000000000000000000000]
write_flag11_0_loc_load (load          ) [ 0000000000000000000000]
write_flag_0_loc_load   (load          ) [ 0000000000000000000000]
bias_buf3_04_loc_load   (load          ) [ 0000000000000000000000]
select_ln96             (select        ) [ 0000000000000000000000]
select_ln96_1           (select        ) [ 0000000000000000000000]
select_ln96_2           (select        ) [ 0000000000000000000000]
select_ln96_3           (select        ) [ 0000000000000000000000]
mrv                     (insertvalue   ) [ 0000000000000000000000]
mrv_1                   (insertvalue   ) [ 0000000000000000000000]
mrv_2                   (insertvalue   ) [ 0000000000000000000000]
mrv_3                   (insertvalue   ) [ 0000000000000000000000]
ret_ln96                (ret           ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_buf_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_buf_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_buf_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_buf_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weight_buf_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight_buf_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weight_buf_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="wt">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bias">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_group">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_group"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_layer_params_from_DRAM_Pipeline_BIAS"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="bias_buf3_04_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf3_04_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_flag_0_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_0_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_flag11_0_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag11_0_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="bias_buf2_05_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf2_05_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="bias_buf_06_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf_06_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_flag8_0_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag8_0_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="bias_buf16_07_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf16_07_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_flag4_0_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag4_0_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="kernel_group_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_group_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="weights_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_readreq_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="11" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="bias_read_read_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/11 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_readreq_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_43/12 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_read_1_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/21 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read_2_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/21 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_read_3_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/21 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_read61_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read61/21 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="63" slack="8"/>
<pin id="174" dir="0" index="3" bw="16" slack="0"/>
<pin id="175" dir="0" index="4" bw="16" slack="0"/>
<pin id="176" dir="0" index="5" bw="16" slack="0"/>
<pin id="177" dir="0" index="6" bw="16" slack="0"/>
<pin id="178" dir="0" index="7" bw="16" slack="0"/>
<pin id="179" dir="0" index="8" bw="16" slack="0"/>
<pin id="180" dir="0" index="9" bw="16" slack="0"/>
<pin id="181" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/10 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="0"/>
<pin id="194" dir="0" index="2" bw="63" slack="8"/>
<pin id="195" dir="0" index="3" bw="1" slack="18"/>
<pin id="196" dir="0" index="4" bw="16" slack="18"/>
<pin id="197" dir="0" index="5" bw="1" slack="18"/>
<pin id="198" dir="0" index="6" bw="16" slack="18"/>
<pin id="199" dir="0" index="7" bw="16" slack="18"/>
<pin id="200" dir="0" index="8" bw="1" slack="18"/>
<pin id="201" dir="0" index="9" bw="1" slack="18"/>
<pin id="202" dir="0" index="10" bw="16" slack="18"/>
<pin id="203" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln91/19 "/>
</bind>
</comp>

<comp id="206" class="1004" name="kernel_offset_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="kernel_offset/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln73_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mul_ln73_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="10" slack="0"/>
<pin id="221" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln73_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="15" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln73_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="15" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="63" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="0" index="3" bw="7" slack="0"/>
<pin id="238" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln73_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="63" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="wt_addr_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="shl_ln_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="10"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/11 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln91_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/11 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln91_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/11 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="63" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="0" index="3" bw="7" slack="0"/>
<pin id="275" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/11 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sext_ln91_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="63" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/12 "/>
</bind>
</comp>

<comp id="283" class="1004" name="wt_addr_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="0"/>
<pin id="286" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr_1/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="write_flag4_0_loc_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="20"/>
<pin id="292" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag4_0_loc_load/21 "/>
</bind>
</comp>

<comp id="293" class="1004" name="bias_buf16_07_loc_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="20"/>
<pin id="295" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf16_07_loc_load/21 "/>
</bind>
</comp>

<comp id="296" class="1004" name="write_flag8_0_loc_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="20"/>
<pin id="298" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag8_0_loc_load/21 "/>
</bind>
</comp>

<comp id="299" class="1004" name="bias_buf_06_loc_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="20"/>
<pin id="301" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf_06_loc_load/21 "/>
</bind>
</comp>

<comp id="302" class="1004" name="bias_buf2_05_loc_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="20"/>
<pin id="304" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf2_05_loc_load/21 "/>
</bind>
</comp>

<comp id="305" class="1004" name="write_flag11_0_loc_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="20"/>
<pin id="307" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag11_0_loc_load/21 "/>
</bind>
</comp>

<comp id="308" class="1004" name="write_flag_0_loc_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="20"/>
<pin id="310" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_0_loc_load/21 "/>
</bind>
</comp>

<comp id="311" class="1004" name="bias_buf3_04_loc_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="20"/>
<pin id="313" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf3_04_loc_load/21 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln96_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="0" index="2" bw="16" slack="0"/>
<pin id="318" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/21 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln96_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="0" index="2" bw="16" slack="0"/>
<pin id="326" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_1/21 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln96_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="0" index="2" bw="16" slack="0"/>
<pin id="334" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_2/21 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln96_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="0" index="2" bw="16" slack="0"/>
<pin id="342" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_3/21 "/>
</bind>
</comp>

<comp id="346" class="1004" name="mrv_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/21 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mrv_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/21 "/>
</bind>
</comp>

<comp id="358" class="1004" name="mrv_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/21 "/>
</bind>
</comp>

<comp id="364" class="1004" name="mrv_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="0"/>
<pin id="366" dir="0" index="1" bw="16" slack="0"/>
<pin id="367" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/21 "/>
</bind>
</comp>

<comp id="370" class="1005" name="kernel_group_read_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="10"/>
<pin id="372" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="kernel_group_read "/>
</bind>
</comp>

<comp id="375" class="1005" name="bias_buf3_04_loc_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="18"/>
<pin id="377" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opset="bias_buf3_04_loc "/>
</bind>
</comp>

<comp id="381" class="1005" name="write_flag_0_loc_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="18"/>
<pin id="383" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="write_flag_0_loc "/>
</bind>
</comp>

<comp id="387" class="1005" name="write_flag11_0_loc_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="18"/>
<pin id="389" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="write_flag11_0_loc "/>
</bind>
</comp>

<comp id="393" class="1005" name="bias_buf2_05_loc_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="18"/>
<pin id="395" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opset="bias_buf2_05_loc "/>
</bind>
</comp>

<comp id="399" class="1005" name="bias_buf_06_loc_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="18"/>
<pin id="401" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opset="bias_buf_06_loc "/>
</bind>
</comp>

<comp id="405" class="1005" name="write_flag8_0_loc_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="18"/>
<pin id="407" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="write_flag8_0_loc "/>
</bind>
</comp>

<comp id="411" class="1005" name="bias_buf16_07_loc_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="18"/>
<pin id="413" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opset="bias_buf16_07_loc "/>
</bind>
</comp>

<comp id="417" class="1005" name="write_flag4_0_loc_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="18"/>
<pin id="419" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="write_flag4_0_loc "/>
</bind>
</comp>

<comp id="423" class="1005" name="mul_ln73_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="15" slack="1"/>
<pin id="425" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln73 "/>
</bind>
</comp>

<comp id="428" class="1005" name="trunc_ln_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="63" slack="1"/>
<pin id="430" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="434" class="1005" name="wt_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="1"/>
<pin id="436" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="trunc_ln3_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="63" slack="1"/>
<pin id="441" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="445" class="1005" name="wt_addr_1_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="1"/>
<pin id="447" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="50" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="58" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="62" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="62" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="170" pin=5"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="170" pin=6"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="170" pin=7"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="170" pin=8"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="170" pin=9"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="114" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="120" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="227" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="44" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="246" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="263"><net_src comp="253" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="133" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="283" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="319"><net_src comp="308" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="299" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="164" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="290" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="293" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="158" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="296" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="302" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="152" pin="2"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="305" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="311" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="146" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="80" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="314" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="322" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="330" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="338" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="114" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="378"><net_src comp="82" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="191" pin=10"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="384"><net_src comp="86" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="191" pin=9"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="390"><net_src comp="90" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="191" pin=8"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="396"><net_src comp="94" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="191" pin=7"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="402"><net_src comp="98" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="191" pin=6"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="408"><net_src comp="102" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="191" pin=5"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="414"><net_src comp="106" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="191" pin=4"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="420"><net_src comp="110" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="191" pin=3"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="426"><net_src comp="218" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="431"><net_src comp="233" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="437"><net_src comp="246" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="442"><net_src comp="270" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="448"><net_src comp="283" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="139" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_buf_0 | {10 11 }
	Port: weight_buf_1 | {10 11 }
	Port: weight_buf_2 | {10 11 }
	Port: weight_buf_3 | {10 11 }
	Port: weight_buf_4 | {10 11 }
	Port: weight_buf_5 | {10 11 }
	Port: weight_buf_6 | {10 11 }
	Port: wt | {}
 - Input state : 
	Port: load_layer_params_from_DRAM : p_read | {21 }
	Port: load_layer_params_from_DRAM : p_read1 | {21 }
	Port: load_layer_params_from_DRAM : p_read2 | {21 }
	Port: load_layer_params_from_DRAM : p_read3 | {21 }
	Port: load_layer_params_from_DRAM : wt | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: load_layer_params_from_DRAM : weights | {2 }
	Port: load_layer_params_from_DRAM : bias | {11 }
	Port: load_layer_params_from_DRAM : kernel_group | {1 }
  - Chain level:
	State 1
		zext_ln73 : 1
		mul_ln73 : 2
	State 2
		add_ln73 : 1
		trunc_ln : 2
	State 3
		wt_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		zext_ln91 : 1
		add_ln91 : 2
		trunc_ln3 : 3
	State 12
		wt_addr_1 : 1
		empty_43 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		select_ln96 : 1
		select_ln96_1 : 1
		select_ln96_2 : 1
		select_ln96_3 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln96 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                       Functional Unit                                       |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170 |    0    |    86   |   214   |
|          |                     grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191                    |    0    |    89   |    19   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|    add   |                                       add_ln73_fu_227                                       |    0    |    0    |    71   |
|          |                                       add_ln91_fu_264                                       |    0    |    0    |    71   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                      select_ln96_fu_314                                     |    0    |    0    |    16   |
|  select  |                                     select_ln96_1_fu_322                                    |    0    |    0    |    16   |
|          |                                     select_ln96_2_fu_330                                    |    0    |    0    |    16   |
|          |                                     select_ln96_3_fu_338                                    |    0    |    0    |    16   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|    mul   |                                       mul_ln73_fu_218                                       |    0    |    0    |    63   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                kernel_group_read_read_fu_114                                |    0    |    0    |    0    |
|          |                                   weights_read_read_fu_120                                  |    0    |    0    |    0    |
|          |                                    bias_read_read_fu_133                                    |    0    |    0    |    0    |
|   read   |                                     p_read_1_read_fu_146                                    |    0    |    0    |    0    |
|          |                                     p_read_2_read_fu_152                                    |    0    |    0    |    0    |
|          |                                     p_read_3_read_fu_158                                    |    0    |    0    |    0    |
|          |                                     p_read61_read_fu_164                                    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|  readreq |                                      grp_readreq_fu_126                                     |    0    |    0    |    0    |
|          |                                      grp_readreq_fu_139                                     |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                     kernel_offset_fu_206                                    |    0    |    0    |    0    |
|          |                                        shl_ln_fu_253                                        |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                       zext_ln73_fu_214                                      |    0    |    0    |    0    |
|   zext   |                                      zext_ln73_1_fu_224                                     |    0    |    0    |    0    |
|          |                                       zext_ln91_fu_260                                      |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                       trunc_ln_fu_233                                       |    0    |    0    |    0    |
|          |                                       trunc_ln3_fu_270                                      |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|   sext   |                                       sext_ln73_fu_243                                      |    0    |    0    |    0    |
|          |                                       sext_ln91_fu_280                                      |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                          mrv_fu_346                                         |    0    |    0    |    0    |
|insertvalue|                                         mrv_1_fu_352                                        |    0    |    0    |    0    |
|          |                                         mrv_2_fu_358                                        |    0    |    0    |    0    |
|          |                                         mrv_3_fu_364                                        |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                             |    0    |   175   |   502   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| bias_buf16_07_loc_reg_411|   16   |
| bias_buf2_05_loc_reg_393 |   16   |
| bias_buf3_04_loc_reg_375 |   16   |
|  bias_buf_06_loc_reg_399 |   16   |
| kernel_group_read_reg_370|    4   |
|     mul_ln73_reg_423     |   15   |
|     trunc_ln3_reg_439    |   63   |
|     trunc_ln_reg_428     |   63   |
|write_flag11_0_loc_reg_387|    1   |
| write_flag4_0_loc_reg_417|    1   |
| write_flag8_0_loc_reg_405|    1   |
| write_flag_0_loc_reg_381 |    1   |
|     wt_addr_1_reg_445    |   16   |
|      wt_addr_reg_434     |   16   |
+--------------------------+--------+
|           Total          |   245  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_126 |  p1  |   2  |  16  |   32   ||    9    |
| grp_readreq_fu_139 |  p1  |   2  |  16  |   32   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   64   ||  3.176  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   175  |   502  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   245  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   420  |   520  |
+-----------+--------+--------+--------+--------+
