/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [5:0] _01_;
  wire [10:0] _02_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_10z ? in_data[117] : celloutsig_1_7z;
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_0_14z = celloutsig_0_4z | ~(_00_);
  assign celloutsig_1_0z = in_data[102] | ~(in_data[155]);
  assign celloutsig_1_4z = in_data[161] ^ celloutsig_1_0z;
  assign celloutsig_1_5z = celloutsig_1_2z[2] ^ celloutsig_1_4z;
  assign celloutsig_1_2z = { in_data[134:133], celloutsig_1_1z, celloutsig_1_1z } + { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_12z };
  reg [10:0] _11_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _11_ <= 11'h000;
    else _11_ <= { in_data[14:8], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z };
  assign { _02_[10:2], _00_, _02_[0] } = _11_;
  assign celloutsig_0_5z = { in_data[34:33], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } == { in_data[64:60], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_4z = { in_data[52:7], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } >= in_data[51:3];
  assign celloutsig_0_2z = { in_data[83:79], celloutsig_0_0z, celloutsig_0_0z } >= { in_data[41:37], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z } >= { in_data[150:140], celloutsig_1_3z };
  assign celloutsig_1_19z = { in_data[114:110], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z } <= { _01_[4:1], celloutsig_1_13z, celloutsig_1_14z, _01_, celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[70:26] && in_data[66:22];
  assign celloutsig_0_1z = in_data[37:28] || in_data[34:25];
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } || { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_2z[3:1], celloutsig_1_6z, celloutsig_1_6z } || { celloutsig_1_2z[0], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[128:126], celloutsig_1_9z } || { celloutsig_1_2z[2:0], celloutsig_1_6z };
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z } || celloutsig_1_2z;
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z } < { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_3z = in_data[122:119] < { in_data[115], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z } < celloutsig_1_2z[3:1];
  assign celloutsig_0_9z = celloutsig_0_3z & ~(celloutsig_0_1z);
  assign celloutsig_1_18z = { celloutsig_1_14z[5:4], celloutsig_1_0z } % { 1'h1, in_data[166:165] };
  assign celloutsig_0_11z = _02_[10:4] % { 1'h1, in_data[57:54], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_16z = | celloutsig_0_11z[3:1];
  assign celloutsig_0_17z = ^ { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_1_13z = ^ { celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_1z } >> { celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_2z & in_data[82]));
  assign _02_[1] = _00_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
