Release 14.7 Map P.20131013 (nt)
Xilinx Map Application Log File for Design 'and_or'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o and_or_map.ncd and_or.ngd and_or.pcf 
Target Device  : xc6slx4
Target Package : tqg144
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Wed Jan 31 17:12:43 2018

Mapping design into LUTs...
ERROR:MapLib:30 - LOC constraint J15 on A is invalid: No such site on the
   device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint L16 on B is invalid: No such site on the
   device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint H17 on Y is invalid: No such site on the
   device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :   3
Number of warnings :   0
