// Seed: 1750272144
module module_0 (
    module_0,
    id_1
);
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_2 = id_3;
  wire id_5;
  id_6(
      .id_0(1), .id_1(id_3), .id_2(id_2), .id_3(id_2)
  );
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output uwire id_2
);
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4
  );
  always begin
    @(*) id_0 = 1'b0;
  end
endmodule
