Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\ECE_385\FPGA-MIDI-Synthesizer\fft.qsys --block-symbol-file --output-directory=C:\ECE_385\FPGA-MIDI-Synthesizer\fft --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading FPGA-MIDI-Synthesizer/fft.qsys
Progress: Reading input file
Progress: Adding fft_ii_0 [altera_fft_ii 18.1]
Progress: Parameterizing module fft_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fft.fft_ii_0: Radix-2 digit reverse implied
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\ECE_385\FPGA-MIDI-Synthesizer\fft.qsys --synthesis=VERILOG --output-directory=C:\ECE_385\FPGA-MIDI-Synthesizer\fft\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading FPGA-MIDI-Synthesizer/fft.qsys
Progress: Reading input file
Progress: Adding fft_ii_0 [altera_fft_ii 18.1]
Progress: Parameterizing module fft_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fft.fft_ii_0: Radix-2 digit reverse implied
Info: fft: Generating fft "fft" for QUARTUS_SYNTH
Info: fft_ii_0: --- add file: fft_fft_ii_0_opt_twi1.hex
Info: fft_ii_0: --- add file: fft_fft_ii_0_opt_twr1.hex
Info: fft_ii_0: --- add file: fft_fft_ii_0_opt_twi2.hex
Info: fft_ii_0: --- add file: fft_fft_ii_0_opt_twi3.hex
Info: fft_ii_0: --- add file: fft_fft_ii_0_opt_twr2.hex
Info: fft_ii_0: --- add file: fft_fft_ii_0_opt_twr3.hex
Info: fft_ii_0: "fft" instantiated altera_fft_ii "fft_ii_0"
Info: fft: Done "fft" with 2 modules, 48 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
