# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../proj_p3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../proj_p3.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include" \
"part3_tb_func_synth.v" \

sv xil_defaultlib  --include "../../../../../proj_p3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../proj_p3.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../../../../../assignment2/part3/part3_tb.sv" \

# Do not sort compile order
nosort
