

================================================================
== Vitis HLS Report for 'msn_table'
================================================================
* Date:           Tue Aug 15 18:30:19 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.602 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  19.200 ns|  19.200 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      26|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        5|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     153|    -|
|Register         |        -|     -|     425|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        5|     0|     425|     243|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                          Module                          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |msn_table_dma_length_V_U  |msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W         |        1|  0|   0|    0|   500|   32|     1|        16000|
    |msn_table_r_key_V_U       |msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W         |        1|  0|   0|    0|   500|   32|     1|        16000|
    |msn_table_vaddr_V_U       |msn_table_msn_table_vaddr_V_RAM_2P_BRAM_1R1W              |        2|  0|   0|    0|   500|   64|     1|        32000|
    |msn_table_msn_V_U         |state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   500|   24|     1|        12000|
    +--------------------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                                          |        5|  0|   0|    0|  2000|  152|     4|        76000|
    +--------------------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_87                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op81_write_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op88_write_state4    |       and|   0|  0|   2|           1|           1|
    |tmp_130_i_nbreadreq_fu_118_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_i_252_nbreadreq_fu_104_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_90_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  26|          13|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done                          |   9|          2|    1|          2|
    |if2msnTable_init_blk_n           |   9|          2|    1|          2|
    |msnTable2rxExh_rsp_blk_n         |   9|          2|    1|          2|
    |msnTable2txExh_rsp_blk_n         |   9|          2|    1|          2|
    |msn_table_dma_length_V_address1  |  13|          3|    9|         27|
    |msn_table_dma_length_V_d1        |  13|          3|   32|         96|
    |msn_table_msn_V_address1         |  17|          4|    9|         36|
    |msn_table_msn_V_d1               |  13|          3|   24|         72|
    |msn_table_r_key_V_address1       |  17|          4|    9|         36|
    |msn_table_vaddr_V_address1       |  13|          3|    9|         27|
    |msn_table_vaddr_V_d1             |  13|          3|   64|        192|
    |rxExh2msnTable_upd_req_blk_n     |   9|          2|    1|          2|
    |txExh2msnTable_req_blk_n         |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 153|         35|  162|        498|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   1|   0|    1|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |qpn_V_reg_396                                 |  16|   0|   16|          0|
    |rxRequest_dma_length_V_reg_373                |  32|   0|   32|          0|
    |rxRequest_dma_length_V_reg_373_pp0_iter1_reg  |  32|   0|   32|          0|
    |rxRequest_msn_V_reg_382                       |  24|   0|   24|          0|
    |rxRequest_msn_V_reg_382_pp0_iter1_reg         |  24|   0|   24|          0|
    |rxRequest_qpn_V_reg_368                       |  16|   0|   16|          0|
    |rxRequest_qpn_V_reg_368_pp0_iter1_reg         |  16|   0|   16|          0|
    |rxRequest_vaddr_V_reg_387                     |  64|   0|   64|          0|
    |rxRequest_vaddr_V_reg_387_pp0_iter1_reg       |  64|   0|   64|          0|
    |rxRequest_write_reg_378                       |   1|   0|    1|          0|
    |tmp_i_252_reg_392                             |   1|   0|    1|          0|
    |tmp_i_252_reg_392_pp0_iter2_reg               |   1|   0|    1|          0|
    |tmp_i_reg_364                                 |   1|   0|    1|          0|
    |rxRequest_write_reg_378                       |  64|  32|    1|          0|
    |tmp_i_reg_364                                 |  64|  32|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 425|  64|  299|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|               msn_table|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|               msn_table|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|               msn_table|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|               msn_table|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|               msn_table|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|               msn_table|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|               msn_table|  return value|
|rxExh2msnTable_upd_req_dout            |   in|  137|     ap_fifo|  rxExh2msnTable_upd_req|       pointer|
|rxExh2msnTable_upd_req_num_data_valid  |   in|    2|     ap_fifo|  rxExh2msnTable_upd_req|       pointer|
|rxExh2msnTable_upd_req_fifo_cap        |   in|    2|     ap_fifo|  rxExh2msnTable_upd_req|       pointer|
|rxExh2msnTable_upd_req_empty_n         |   in|    1|     ap_fifo|  rxExh2msnTable_upd_req|       pointer|
|rxExh2msnTable_upd_req_read            |  out|    1|     ap_fifo|  rxExh2msnTable_upd_req|       pointer|
|txExh2msnTable_req_dout                |   in|   16|     ap_fifo|      txExh2msnTable_req|       pointer|
|txExh2msnTable_req_num_data_valid      |   in|    2|     ap_fifo|      txExh2msnTable_req|       pointer|
|txExh2msnTable_req_fifo_cap            |   in|    2|     ap_fifo|      txExh2msnTable_req|       pointer|
|txExh2msnTable_req_empty_n             |   in|    1|     ap_fifo|      txExh2msnTable_req|       pointer|
|txExh2msnTable_req_read                |  out|    1|     ap_fifo|      txExh2msnTable_req|       pointer|
|if2msnTable_init_dout                  |   in|   48|     ap_fifo|        if2msnTable_init|       pointer|
|if2msnTable_init_num_data_valid        |   in|    2|     ap_fifo|        if2msnTable_init|       pointer|
|if2msnTable_init_fifo_cap              |   in|    2|     ap_fifo|        if2msnTable_init|       pointer|
|if2msnTable_init_empty_n               |   in|    1|     ap_fifo|        if2msnTable_init|       pointer|
|if2msnTable_init_read                  |  out|    1|     ap_fifo|        if2msnTable_init|       pointer|
|msnTable2txExh_rsp_din                 |  out|   56|     ap_fifo|      msnTable2txExh_rsp|       pointer|
|msnTable2txExh_rsp_num_data_valid      |   in|    2|     ap_fifo|      msnTable2txExh_rsp|       pointer|
|msnTable2txExh_rsp_fifo_cap            |   in|    2|     ap_fifo|      msnTable2txExh_rsp|       pointer|
|msnTable2txExh_rsp_full_n              |   in|    1|     ap_fifo|      msnTable2txExh_rsp|       pointer|
|msnTable2txExh_rsp_write               |  out|    1|     ap_fifo|      msnTable2txExh_rsp|       pointer|
|msnTable2rxExh_rsp_din                 |  out|  152|     ap_fifo|      msnTable2rxExh_rsp|       pointer|
|msnTable2rxExh_rsp_num_data_valid      |   in|    2|     ap_fifo|      msnTable2rxExh_rsp|       pointer|
|msnTable2rxExh_rsp_fifo_cap            |   in|    2|     ap_fifo|      msnTable2rxExh_rsp|       pointer|
|msnTable2rxExh_rsp_full_n              |   in|    1|     ap_fifo|      msnTable2rxExh_rsp|       pointer|
|msnTable2rxExh_rsp_write               |  out|    1|     ap_fifo|      msnTable2rxExh_rsp|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

