{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717145223353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717145223356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 16:47:03 2024 " "Processing started: Fri May 31 16:47:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717145223356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717145223356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU16bit -c CPU16bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU16bit -c CPU16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717145223356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1717145223647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU16bit " "Found entity 1: CPU16bit" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223667 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep mux_div_reg.v(4) " "Verilog HDL Attribute warning at mux_div_reg.v(4): overriding existing value for attribute \"keep\"" {  } { { "mux_div_reg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_div_reg.v" 4 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145223667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_div_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_div_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_div_reg " "Found entity 1: mux_div_reg" {  } { { "mux_div_reg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_div_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ans.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_ans.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ans " "Found entity 1: mux_ans" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim/testtop.v 1 1 " "Found 1 design units, including 1 entities, in source file sim/testtop.v" { { "Info" "ISGN_ENTITY_NAME" "1 testtop " "Found entity 1: testtop" {  } { { "sim/testtop.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/sim/testtop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223677 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "a1_8trs.v(20) " "Verilog HDL information at a1_8trs.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "a1_8trs.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/a1_8trs.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1717145223677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a1_8trs.v 1 1 " "Found 1 design units, including 1 entities, in source file a1_8trs.v" { { "Info" "ISGN_ENTITY_NAME" "1 a1_8trs " "Found entity 1: a1_8trs" {  } { { "a1_8trs.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/a1_8trs.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223677 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "led.v(29) " "Verilog HDL information at led.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "led.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/led.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1717145223677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_module " "Found entity 1: led_module" {  } { { "led.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/led.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "key.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/key.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_v.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMP_V " "Found entity 1: CMP_V" {  } { { "CMP_V.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CMP_V.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrreg.v 1 1 " "Found 1 design units, including 1 entities, in source file instrreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrReg " "Found entity 1: instrReg" {  } { { "instrReg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/instrReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "workreg.v 1 1 " "Found 1 design units, including 1 entities, in source file workreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 workReg " "Found entity 1: workReg" {  } { { "workReg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/workReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftReg " "Found entity 1: shiftReg" {  } { { "shiftReg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/shiftReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ar7.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_ar7.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_AR7 " "Found entity 1: REG_AR7" {  } { { "REG_AR7.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/REG_AR7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programreg.v 1 1 " "Found 1 design units, including 1 entities, in source file programreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 programReg " "Found entity 1: programReg" {  } { { "programReg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/programReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrreg.v 1 1 " "Found 1 design units, including 1 entities, in source file addrreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 addrReg " "Found entity 1: addrReg" {  } { { "addrReg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/addrReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ram " "Found entity 1: memory_ram" {  } { { "memory_ram.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/memory_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223692 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep Contrlblock.v(106) " "Verilog HDL Attribute warning at Contrlblock.v(106): overriding existing value for attribute \"keep\"" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 106 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145223692 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "noprune Contrlblock.v(115) " "Verilog HDL Attribute warning at Contrlblock.v(115): overriding existing value for attribute \"noprune\"" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 115 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145223692 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Contrlblock.v(121) " "Verilog HDL information at Contrlblock.v(121): always construct contains both blocking and non-blocking assignments" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1717145223692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contrlblock.v 1 1 " "Found 1 design units, including 1 entities, in source file contrlblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contrlblock " "Found entity 1: Contrlblock" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkstep.v 1 1 " "Found 1 design units, including 1 entities, in source file clkstep.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkstep " "Found entity 1: clkstep" {  } { { "clkstep.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/clkstep.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connection.v 1 1 " "Found 1 design units, including 1 entities, in source file connection.v" { { "Info" "ISGN_ENTITY_NAME" "1 connection " "Found entity 1: connection" {  } { { "connection.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/connection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmod.v 1 1 " "Found 1 design units, including 1 entities, in source file testmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 testmod " "Found entity 1: testmod" {  } { { "testmod.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/testmod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145223697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145223697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU16bit " "Elaborating entity \"CPU16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717145224207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrReg addrReg:b2v_addrReg " "Elaborating entity \"addrReg\" for hierarchy \"addrReg:b2v_addrReg\"" {  } { { "CPU16bit.v" "b2v_addrReg" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer buffer:b2v_buffer " "Elaborating entity \"buffer\" for hierarchy \"buffer:b2v_buffer\"" {  } { { "CPU16bit.v" "b2v_buffer" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contrlblock Contrlblock:b2v_inst " "Elaborating entity \"Contrlblock\" for hierarchy \"Contrlblock:b2v_inst\"" {  } { { "CPU16bit.v" "b2v_inst" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224207 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "muxFlag Contrlblock.v(348) " "Verilog HDL Always Construct warning at Contrlblock.v(348): variable \"muxFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "muxsel Contrlblock.v(389) " "Verilog HDL Always Construct warning at Contrlblock.v(389): variable \"muxsel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 389 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSel Contrlblock.v(121) " "Verilog HDL Always Construct warning at Contrlblock.v(121): inferring latch(es) for variable \"aluSel\", which holds its previous value in one or more paths through the always construct" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftSel Contrlblock.v(121) " "Verilog HDL Always Construct warning at Contrlblock.v(121): inferring latch(es) for variable \"shiftSel\", which holds its previous value in one or more paths through the always construct" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regSel Contrlblock.v(121) " "Verilog HDL Always Construct warning at Contrlblock.v(121): inferring latch(es) for variable \"regSel\", which holds its previous value in one or more paths through the always construct" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdsel Contrlblock.v(121) " "Verilog HDL Always Construct warning at Contrlblock.v(121): inferring latch(es) for variable \"mdsel\", which holds its previous value in one or more paths through the always construct" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdsel Contrlblock.v(121) " "Inferred latch for \"mdsel\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSel\[0\] Contrlblock.v(121) " "Inferred latch for \"regSel\[0\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSel\[1\] Contrlblock.v(121) " "Inferred latch for \"regSel\[1\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSel\[2\] Contrlblock.v(121) " "Inferred latch for \"regSel\[2\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftSel\[0\] Contrlblock.v(121) " "Inferred latch for \"shiftSel\[0\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftSel\[1\] Contrlblock.v(121) " "Inferred latch for \"shiftSel\[1\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftSel\[2\] Contrlblock.v(121) " "Inferred latch for \"shiftSel\[2\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSel\[0\] Contrlblock.v(121) " "Inferred latch for \"aluSel\[0\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSel\[1\] Contrlblock.v(121) " "Inferred latch for \"aluSel\[1\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSel\[2\] Contrlblock.v(121) " "Inferred latch for \"aluSel\[2\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSel\[3\] Contrlblock.v(121) " "Inferred latch for \"aluSel\[3\]\" at Contrlblock.v(121)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:b2v_inst1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:b2v_inst1\"" {  } { { "CPU16bit.v" "b2v_inst1" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_AR7 REG_AR7:b2v_inst11 " "Elaborating entity \"REG_AR7\" for hierarchy \"REG_AR7:b2v_inst11\"" {  } { { "CPU16bit.v" "b2v_inst11" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ans mux_ans:b2v_inst17 " "Elaborating entity \"mux_ans\" for hierarchy \"mux_ans:b2v_inst17\"" {  } { { "CPU16bit.v" "b2v_inst17" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mux_ans.v(18) " "Verilog HDL assignment warning at mux_ans.v(18): truncated value with size 16 to match size of target (15)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c mux_ans.v(11) " "Verilog HDL Always Construct warning at mux_ans.v(11): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] mux_ans.v(11) " "Inferred latch for \"c\[0\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] mux_ans.v(11) " "Inferred latch for \"c\[1\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] mux_ans.v(11) " "Inferred latch for \"c\[2\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] mux_ans.v(11) " "Inferred latch for \"c\[3\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] mux_ans.v(11) " "Inferred latch for \"c\[4\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] mux_ans.v(11) " "Inferred latch for \"c\[5\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] mux_ans.v(11) " "Inferred latch for \"c\[6\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] mux_ans.v(11) " "Inferred latch for \"c\[7\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] mux_ans.v(11) " "Inferred latch for \"c\[8\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] mux_ans.v(11) " "Inferred latch for \"c\[9\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] mux_ans.v(11) " "Inferred latch for \"c\[10\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] mux_ans.v(11) " "Inferred latch for \"c\[11\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] mux_ans.v(11) " "Inferred latch for \"c\[12\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] mux_ans.v(11) " "Inferred latch for \"c\[13\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] mux_ans.v(11) " "Inferred latch for \"c\[14\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] mux_ans.v(11) " "Inferred latch for \"c\[15\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] mux_ans.v(11) " "Inferred latch for \"c\[16\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] mux_ans.v(11) " "Inferred latch for \"c\[17\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] mux_ans.v(11) " "Inferred latch for \"c\[18\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] mux_ans.v(11) " "Inferred latch for \"c\[19\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] mux_ans.v(11) " "Inferred latch for \"c\[20\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] mux_ans.v(11) " "Inferred latch for \"c\[21\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] mux_ans.v(11) " "Inferred latch for \"c\[22\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] mux_ans.v(11) " "Inferred latch for \"c\[23\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] mux_ans.v(11) " "Inferred latch for \"c\[24\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] mux_ans.v(11) " "Inferred latch for \"c\[25\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] mux_ans.v(11) " "Inferred latch for \"c\[26\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] mux_ans.v(11) " "Inferred latch for \"c\[27\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] mux_ans.v(11) " "Inferred latch for \"c\[28\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] mux_ans.v(11) " "Inferred latch for \"c\[29\]\" at mux_ans.v(11)" {  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717145224217 "|CPU16bit|mux_ans:b2v_inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ram memory_ram:b2v_inst18 " "Elaborating entity \"memory_ram\" for hierarchy \"memory_ram:b2v_inst18\"" {  } { { "CPU16bit.v" "b2v_inst18" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_ram:b2v_inst18\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\"" {  } { { "memory_ram.v" "altsyncram_component" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/memory_ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_ram:b2v_inst18\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\"" {  } { { "memory_ram.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/memory_ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_ram:b2v_inst18\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA7X16.mif " "Parameter \"init_file\" = \"DATA7X16.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224247 ""}  } { { "memory_ram.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/memory_ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717145224247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_62j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_62j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_62j1 " "Found entity 1: altsyncram_62j1" {  } { { "db/altsyncram_62j1.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_62j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145224287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145224287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_62j1 memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated " "Elaborating entity \"altsyncram_62j1\" for hierarchy \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quatusii/install/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_va92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_va92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_va92 " "Found entity 1: altsyncram_va92" {  } { { "db/altsyncram_va92.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_va92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145224327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145224327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_va92 memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1 " "Elaborating entity \"altsyncram_va92\" for hierarchy \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\"" {  } { { "db/altsyncram_62j1.tdf" "altsyncram1" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_62j1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_62j1.tdf" "mgl_prim2" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_62j1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_62j1.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_62j1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145224650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011313 " "Parameter \"NODE_NAME\" = \"1380011313\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224650 ""}  } { { "db/altsyncram_62j1.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_62j1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717145224650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/quatusii/install/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connection connection:b2v_inst19 " "Elaborating entity \"connection\" for hierarchy \"connection:b2v_inst19\"" {  } { { "CPU16bit.v" "b2v_inst19" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrReg instrReg:b2v_inst2 " "Elaborating entity \"instrReg\" for hierarchy \"instrReg:b2v_inst2\"" {  } { { "CPU16bit.v" "b2v_inst2" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkstep clkstep:b2v_inst3 " "Elaborating entity \"clkstep\" for hierarchy \"clkstep:b2v_inst3\"" {  } { { "CPU16bit.v" "b2v_inst3" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tb tb:b2v_inst4 " "Elaborating entity \"tb\" for hierarchy \"tb:b2v_inst4\"" {  } { { "CPU16bit.v" "b2v_inst4" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224670 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BP1 tb.v(15) " "Output port \"BP1\" at tb.v(15) has no driver" {  } { { "tb.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/tb.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1717145224670 "|CPU16bit|tb:b2v_inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DS_DP tb.v(21) " "Output port \"DS_DP\" at tb.v(21) has no driver" {  } { { "tb.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/tb.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1717145224670 "|CPU16bit|tb:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_module tb:b2v_inst4\|led_module:led_ct " "Elaborating entity \"led_module\" for hierarchy \"tb:b2v_inst4\|led_module:led_ct\"" {  } { { "tb.v" "led_ct" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/tb.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "workReg workReg:b2v_inst6 " "Elaborating entity \"workReg\" for hierarchy \"workReg:b2v_inst6\"" {  } { { "CPU16bit.v" "b2v_inst6" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_inst7 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_inst7\"" {  } { { "CPU16bit.v" "b2v_inst7" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftReg shiftReg:b2v_inst8 " "Elaborating entity \"shiftReg\" for hierarchy \"shiftReg:b2v_inst8\"" {  } { { "CPU16bit.v" "b2v_inst8" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_div_reg mux_div_reg:b2v_inst9 " "Elaborating entity \"mux_div_reg\" for hierarchy \"mux_div_reg:b2v_inst9\"" {  } { { "CPU16bit.v" "b2v_inst9" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programReg programReg:b2v_programReg " "Elaborating entity \"programReg\" for hierarchy \"programReg:b2v_programReg\"" {  } { { "CPU16bit.v" "b2v_programReg" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717145224680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_lmo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_lmo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_lmo " "Found entity 1: sld_ela_trigger_lmo" {  } { { "db/sld_ela_trigger_lmo.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/sld_ela_trigger_lmo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145224960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145224960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_cpu16bit_auto_signaltap_0_1_5662.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_cpu16bit_auto_signaltap_0_1_5662.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_CPU16bit_auto_signaltap_0_1_5662 " "Found entity 1: sld_reserved_CPU16bit_auto_signaltap_0_1_5662" {  } { { "db/sld_reserved_cpu16bit_auto_signaltap_0_1_5662.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/sld_reserved_cpu16bit_auto_signaltap_0_1_5662.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145225010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145225010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cmk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cmk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cmk " "Found entity 1: cmpr_cmk" {  } { { "db/cmpr_cmk.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_cmk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145225153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145225153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pkk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pkk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pkk " "Found entity 1: cmpr_pkk" {  } { { "db/cmpr_pkk.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_pkk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145225193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145225193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qkk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qkk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qkk " "Found entity 1: cmpr_qkk" {  } { { "db/cmpr_qkk.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_qkk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145225263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145225263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2424 " "Found entity 1: altsyncram_2424" {  } { { "db/altsyncram_2424.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/altsyncram_2424.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145226073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145226073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145226172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145226172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145226232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145226232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ii " "Found entity 1: cntr_1ii" {  } { { "db/cntr_1ii.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cntr_1ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145226312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145226312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145226352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145226352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145226412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145226412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145226482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145226482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145226522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145226522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145226582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145226582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717145226622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717145226622 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145226692 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1717145228742 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[0\] mux_ans:b2v_inst17\|c\[0\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[0\]\" to the node \"mux_ans:b2v_inst17\|c\[0\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[1\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[1\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[1\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[2\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[2\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[2\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[3\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[3\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[3\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[4\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[4\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[4\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[5\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[5\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[5\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[6\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[6\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[6\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[7\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[7\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[7\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[8\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[8\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[8\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[9\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[9\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[9\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[9\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[10\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[10\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[10\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[10\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[11\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[11\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[11\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[11\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[12\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[12\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[12\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[12\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[13\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[13\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[13\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[13\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[14\] mux_ans:b2v_inst17\|c\[29\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[14\]\" to the node \"mux_ans:b2v_inst17\|c\[29\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataBus_ALTERA_SYNTHESIZED\[15\] memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[15\] " "Converted the fan-out from the tri-state buffer \"DataBus_ALTERA_SYNTHESIZED\[15\]\" to the node \"memory_ram:b2v_inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\|q_a\[15\]\" into an OR gate" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[0\] " "Latch mux_ans:b2v_inst17\|c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux4t1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux4t1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[8\] " "Latch mux_ans:b2v_inst17\|c\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[4\] " "Latch mux_ans:b2v_inst17\|c\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[12\] " "Latch mux_ans:b2v_inst17\|c\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[2\] " "Latch mux_ans:b2v_inst17\|c\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[1\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[1\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[10\] " "Latch mux_ans:b2v_inst17\|c\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[6\] " "Latch mux_ans:b2v_inst17\|c\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[14\] " "Latch mux_ans:b2v_inst17\|c\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[1\] " "Latch mux_ans:b2v_inst17\|c\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[1\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[1\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[9\] " "Latch mux_ans:b2v_inst17\|c\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[5\] " "Latch mux_ans:b2v_inst17\|c\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[13\] " "Latch mux_ans:b2v_inst17\|c\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[3\] " "Latch mux_ans:b2v_inst17\|c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[11\] " "Latch mux_ans:b2v_inst17\|c\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[7\] " "Latch mux_ans:b2v_inst17\|c\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[15\] " "Latch mux_ans:b2v_inst17\|c\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[16\] " "Latch mux_ans:b2v_inst17\|c\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[17\] " "Latch mux_ans:b2v_inst17\|c\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[18\] " "Latch mux_ans:b2v_inst17\|c\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[19\] " "Latch mux_ans:b2v_inst17\|c\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[20\] " "Latch mux_ans:b2v_inst17\|c\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[21\] " "Latch mux_ans:b2v_inst17\|c\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[22\] " "Latch mux_ans:b2v_inst17\|c\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[23\] " "Latch mux_ans:b2v_inst17\|c\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[24\] " "Latch mux_ans:b2v_inst17\|c\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[25\] " "Latch mux_ans:b2v_inst17\|c\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[26\] " "Latch mux_ans:b2v_inst17\|c\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[3\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[3\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[27\] " "Latch mux_ans:b2v_inst17\|c\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[1\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[1\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[28\] " "Latch mux_ans:b2v_inst17\|c\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|muxsel\[1\] " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|muxsel\[1\]" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ans:b2v_inst17\|c\[29\] " "Latch mux_ans:b2v_inst17\|c\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux4t1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux4t1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "mux_ans.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/mux_ans.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|mdsel " "Latch Contrlblock:b2v_inst\|mdsel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux2 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux2" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|regSel\[2\] " "Latch Contrlblock:b2v_inst\|regSel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux9 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux9" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|regSel\[1\] " "Latch Contrlblock:b2v_inst\|regSel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux9 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux9" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|regSel\[0\] " "Latch Contrlblock:b2v_inst\|regSel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux9 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux9" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|aluSel\[3\] " "Latch Contrlblock:b2v_inst\|aluSel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.incPC1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.incPC1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|aluSel\[1\] " "Latch Contrlblock:b2v_inst\|aluSel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.incPC1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.incPC1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|aluSel\[0\] " "Latch Contrlblock:b2v_inst\|aluSel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux6 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux6" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|aluSel\[2\] " "Latch Contrlblock:b2v_inst\|aluSel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.incPC1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.incPC1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:b2v_inst\|shiftSel\[1\] " "Latch Contrlblock:b2v_inst\|shiftSel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:b2v_inst\|current_state.mux6 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:b2v_inst\|current_state.mux6" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717145228832 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contrlblock:b2v_inst\|muxsel\[3\] Contrlblock:b2v_inst\|muxsel\[3\]~_emulated Contrlblock:b2v_inst\|muxsel\[3\]~1 " "Register \"Contrlblock:b2v_inst\|muxsel\[3\]\" is converted into an equivalent circuit using register \"Contrlblock:b2v_inst\|muxsel\[3\]~_emulated\" and latch \"Contrlblock:b2v_inst\|muxsel\[3\]~1\"" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1717145228832 "|CPU16bit|Contrlblock:b2v_inst|muxsel[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contrlblock:b2v_inst\|muxsel\[2\] Contrlblock:b2v_inst\|muxsel\[2\]~_emulated Contrlblock:b2v_inst\|muxsel\[2\]~6 " "Register \"Contrlblock:b2v_inst\|muxsel\[2\]\" is converted into an equivalent circuit using register \"Contrlblock:b2v_inst\|muxsel\[2\]~_emulated\" and latch \"Contrlblock:b2v_inst\|muxsel\[2\]~6\"" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1717145228832 "|CPU16bit|Contrlblock:b2v_inst|muxsel[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contrlblock:b2v_inst\|muxsel\[1\] Contrlblock:b2v_inst\|muxsel\[1\]~_emulated Contrlblock:b2v_inst\|muxsel\[1\]~11 " "Register \"Contrlblock:b2v_inst\|muxsel\[1\]\" is converted into an equivalent circuit using register \"Contrlblock:b2v_inst\|muxsel\[1\]~_emulated\" and latch \"Contrlblock:b2v_inst\|muxsel\[1\]~11\"" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1717145228832 "|CPU16bit|Contrlblock:b2v_inst|muxsel[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contrlblock:b2v_inst\|muxsel\[0\] Contrlblock:b2v_inst\|muxsel\[0\]~_emulated Contrlblock:b2v_inst\|muxsel\[0\]~16 " "Register \"Contrlblock:b2v_inst\|muxsel\[0\]\" is converted into an equivalent circuit using register \"Contrlblock:b2v_inst\|muxsel\[0\]~_emulated\" and latch \"Contrlblock:b2v_inst\|muxsel\[0\]~16\"" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/Contrlblock.v" 450 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1717145228832 "|CPU16bit|Contrlblock:b2v_inst|muxsel[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1717145228832 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DS_DP GND " "Pin \"DS_DP\" is stuck at GND" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717145229096 "|CPU16bit|DS_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "BP1 GND " "Pin \"BP1\" is stuck at GND" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717145229096 "|CPU16bit|BP1"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxans\[15\] GND " "Pin \"muxans\[15\]\" is stuck at GND" {  } { { "CPU16bit.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/CPU16bit.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717145229096 "|CPU16bit|muxans[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1717145229096 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145229252 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1717145230159 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quatusii/install/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1717145230239 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1717145230239 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/quatusii/install/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1717145233694 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145233844 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quatusii/install/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/quatusii/install/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1717145236201 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1717145236201 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/quatusii/install/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717145236261 "|CPU16bit|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1717145236261 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145236341 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top " "Ignored assignments for entity \"top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717145236511 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1717145236511 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WORK_SPCAE/QuatusII_Project/cpu_v1/output_files/CPU16bit.map.smsg " "Generated suppressed messages file D:/WORK_SPCAE/QuatusII_Project/cpu_v1/output_files/CPU16bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1717145236561 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 225 229 0 0 4 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 225 of its 229 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1717145237137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717145237187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717145237187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3943 " "Implemented 3943 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717145237628 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717145237628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3740 " "Implemented 3740 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717145237628 ""} { "Info" "ICUT_CUT_TM_RAMS" "130 " "Implemented 130 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1717145237628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717145237628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717145237668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 16:47:17 2024 " "Processing ended: Fri May 31 16:47:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717145237668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717145237668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717145237668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717145237668 ""}
