<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - gaussianF_ip_src_imageIn_FIFO.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../gaussianF_ip_src_imageIn_FIFO.vhd" target="rtwreport_document_frame" id="linkToText_plain">gaussianF_ip_src_imageIn_FIFO.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj1\hdlsrc\gaussianFilter\gaussianF_ip_src_imageIn_FIFO.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2024-06-19 09:54:13</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: gaussianF_ip_src_imageIn_FIFO</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: gaussianFilter/gaussianFilter/Input_FIFOs/imageIn_FIFO</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- Model version: 8.39</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="20">   20   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="21">   21   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="22">   22   </a>
</span><span><a class="LN" name="23">   23   </a><span class="KW">ENTITY</span> gaussianF_ip_src_imageIn_FIFO <span class="KW">IS</span>
</span><span><a class="LN" name="24">   24   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="25">   25   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="26">   26   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="27">   27   </a>        imageIn_in                        :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="28">   28   </a>        valid_in                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="29">   29   </a>        should_read                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="30">   30   </a>        imageIn_out                       :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="31">   31   </a>        imageIn_ready                     :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="32">   32   </a>        imageIn_has_data                  :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="33">   33   </a>        );
</span><span><a class="LN" name="34">   34   </a><span class="KW">END</span> gaussianF_ip_src_imageIn_FIFO;
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> gaussianF_ip_src_imageIn_FIFO <span class="KW">IS</span>
</span><span><a class="LN" name="38">   38   </a>
</span><span><a class="LN" name="39">   39   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">COMPONENT</span> gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" name="41">   41   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" name="42">   42   </a>             DataWidth                    : integer
</span><span><a class="LN" name="43">   43   </a>             );
</span><span><a class="LN" name="44">   44   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="45">   45   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="46">   46   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="47">   47   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="48">   48   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="49">   49   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="50">   50   </a>          dout                            :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="51">   51   </a>          );
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="53">   53   </a>
</span><span><a class="LN" name="54">   54   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" name="56">   56   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.gaussianF_ip_src_SimpleDualPortRAM_generic(rtl);
</span><span><a class="LN" name="57">   57   </a>
</span><span><a class="LN" name="58">   58   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">SIGNAL</span> R_x                              : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">SIGNAL</span> cache_wr_en                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">SIGNAL</span> out_wr_en                        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">SIGNAL</span> fwft_wr_en                       : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">SIGNAL</span> R_x_1                            : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">SIGNAL</span> fifo_valid                       : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">SIGNAL</span> Q_keep                           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">SIGNAL</span> out_valid                        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">SIGNAL</span> fifo_and_out_valid               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">SIGNAL</span> R_x_2                            : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">SIGNAL</span> cache_valid                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">SIGNAL</span> Q_keep_1                         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">SIGNAL</span> cache_update                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">SIGNAL</span> Q_next                           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">SIGNAL</span> all_valid                        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">SIGNAL</span> buffer_full                      : std_logic;
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">SIGNAL</span> fifo_nfull                       : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">SIGNAL</span> ready_out_1                      : std_logic;
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">SIGNAL</span> push_1                           : std_logic;
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">SIGNAL</span> fifo_push                        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">SIGNAL</span> fifo_pop                         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">SIGNAL</span> fifo_front_indx                  : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">SIGNAL</span> fifo_front_dir                   : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">SIGNAL</span> fifo_back_indx                   : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">SIGNAL</span> fifo_back_dir                    : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">SIGNAL</span> fifo_sample_count                : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">SIGNAL</span> fifo_front_indx_next             : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">SIGNAL</span> fifo_front_dir_next              : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">SIGNAL</span> fifo_back_indx_next              : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">SIGNAL</span> fifo_back_dir_next               : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">SIGNAL</span> fifo_sample_count_next           : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">SIGNAL</span> fifo_out3                        : std_logic;
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">SIGNAL</span> fifo_out4                        : std_logic;
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">SIGNAL</span> fifo_write_enable                : std_logic;
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">SIGNAL</span> fifo_read_enable                 : std_logic;
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">SIGNAL</span> fifo_front_indx_temp             : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">SIGNAL</span> fifo_back_indx_temp              : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">SIGNAL</span> w_waddr                          : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">SIGNAL</span> w_we                             : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">SIGNAL</span> w_raddr                          : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">SIGNAL</span> Empty                            : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">SIGNAL</span> Num                              : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">SIGNAL</span> Q_next_1                         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="102">  102   </a>  <span class="KW">SIGNAL</span> int_valid                        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">SIGNAL</span> Q_keep_2                         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">SIGNAL</span> Q_next_2                         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="105">  105   </a>  <span class="KW">SIGNAL</span> buffer_empty                     : std_logic;
</span><span><a class="LN" name="106">  106   </a>  <span class="KW">SIGNAL</span> data_flow                        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="107">  107   </a>  <span class="KW">SIGNAL</span> w_cz                             : std_logic;
</span><span><a class="LN" name="108">  108   </a>  <span class="KW">SIGNAL</span> w_const                          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="109">  109   </a>  <span class="KW">SIGNAL</span> w_mux1                           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">SIGNAL</span> w_d1                             : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">SIGNAL</span> w_waddr_1                        : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="112">  112   </a>  <span class="KW">SIGNAL</span> w_waddr_unsigned                 : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">SIGNAL</span> w_d2                             : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">SIGNAL</span> w_out                            : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">SIGNAL</span> cache_data                       : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">SIGNAL</span> data_out_next                    : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">SIGNAL</span> imageIn_out_tmp                  : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">SIGNAL</span> hasData_1                        : std_logic;
</span><span><a class="LN" name="119">  119   </a>
</span><span><a class="LN" name="120">  120   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="121">  121   </a>  <span class="CT">-- us1: Upsample by 1, Sample offset 0 </span>
</span><span><a class="LN" name="122">  122   </a>  u_FIFO_classic_ram : gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" name="123">  123   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 10,
</span><span><a class="LN" name="124">  124   </a>                 DataWidth =&gt; 32
</span><span><a class="LN" name="125">  125   </a>                 )
</span><span><a class="LN" name="126">  126   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="127">  127   </a>              enb =&gt; enb,
</span><span><a class="LN" name="128">  128   </a>              wr_din =&gt; imageIn_in,
</span><span><a class="LN" name="129">  129   </a>              wr_addr =&gt; std_logic_vector(w_waddr),
</span><span><a class="LN" name="130">  130   </a>              wr_en =&gt; w_we,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="131">  131   </a>              rd_addr =&gt; std_logic_vector(w_raddr),
</span><span><a class="LN" name="132">  132   </a>              dout =&gt; w_waddr_1
</span><span><a class="LN" name="133">  133   </a>              );
</span><span><a class="LN" name="134">  134   </a>
</span><span><a class="LN" name="135">  135   </a>  R_x &lt;=  <span class="KW">NOT</span> should_read;
</span><span><a class="LN" name="136">  136   </a>
</span><span><a class="LN" name="137">  137   </a>  fwft_wr_en &lt;= cache_wr_en <span class="KW">OR</span> out_wr_en;
</span><span><a class="LN" name="138">  138   </a>
</span><span><a class="LN" name="139">  139   </a>  R_x_1 &lt;=  <span class="KW">NOT</span> fwft_wr_en;
</span><span><a class="LN" name="140">  140   </a>
</span><span><a class="LN" name="141">  141   </a>  Q_keep &lt;= R_x_1 <span class="KW">AND</span> fifo_valid;
</span><span><a class="LN" name="142">  142   </a>
</span><span><a class="LN" name="143">  143   </a>  fifo_and_out_valid &lt;= fifo_valid <span class="KW">AND</span> out_valid;
</span><span><a class="LN" name="144">  144   </a>
</span><span><a class="LN" name="145">  145   </a>  R_x_2 &lt;=  <span class="KW">NOT</span> out_wr_en;
</span><span><a class="LN" name="146">  146   </a>
</span><span><a class="LN" name="147">  147   </a>  Q_keep_1 &lt;= R_x_2 <span class="KW">AND</span> cache_valid;
</span><span><a class="LN" name="148">  148   </a>
</span><span><a class="LN" name="149">  149   </a>  
</span><span><a class="LN" name="150">  150   </a>  cache_update &lt;= '1' <span class="KW">WHEN</span> cache_valid = out_wr_en <span class="KW">ELSE</span>
</span><span><a class="LN" name="151">  151   </a>      '0';
</span><span><a class="LN" name="152">  152   </a>
</span><span><a class="LN" name="153">  153   </a>  cache_wr_en &lt;= cache_update <span class="KW">AND</span> fifo_valid;
</span><span><a class="LN" name="154">  154   </a>
</span><span><a class="LN" name="155">  155   </a>  Q_next &lt;= cache_wr_en <span class="KW">OR</span> Q_keep_1;
</span><span><a class="LN" name="156">  156   </a>
</span><span><a class="LN" name="157">  157   </a>  Q_reg_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="158">  158   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="159">  159   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="160">  160   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="161">  161   </a>        cache_valid &lt;= '0';
</span><span><a class="LN" name="162">  162   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="163">  163   </a>        cache_valid &lt;= Q_next;
</span><span><a class="LN" name="164">  164   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="165">  165   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="166">  166   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Q_reg_process;
</span><span><a class="LN" name="167">  167   </a>
</span><span><a class="LN" name="168">  168   </a>
</span><span><a class="LN" name="169">  169   </a>  all_valid &lt;= cache_valid <span class="KW">AND</span> fifo_and_out_valid;
</span><span><a class="LN" name="170">  170   </a>
</span><span><a class="LN" name="171">  171   </a>  fifo_nfull &lt;=  <span class="KW">NOT</span> buffer_full;
</span><span><a class="LN" name="172">  172   </a>
</span><span><a class="LN" name="173">  173   </a>  ready_out_1 &lt;=  <span class="KW">NOT</span> buffer_full;
</span><span><a class="LN" name="174">  174   </a>
</span><span><a class="LN" name="175">  175   </a>  push_1 &lt;= valid_in <span class="KW">AND</span> ready_out_1;
</span><span><a class="LN" name="176">  176   </a>
</span><span><a class="LN" name="177">  177   </a>  <span class="CT">-- us2: Upsample by 1, Sample offset 0 </span>
</span><span><a class="LN" name="178">  178   </a>  fifo_push &lt;= push_1 <span class="KW">AND</span> fifo_nfull;
</span><span><a class="LN" name="179">  179   </a>
</span><span><a class="LN" name="180">  180   </a>  <span class="CT">-- FIFO logic controller</span>
</span><span><a class="LN" name="181">  181   </a>  fifo_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="182">  182   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="183">  183   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="184">  184   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="185">  185   </a>        fifo_front_indx &lt;= to_unsigned(16#000#, 10);
</span><span><a class="LN" name="186">  186   </a>        fifo_front_dir &lt;= to_unsigned(16#001#, 10);
</span><span><a class="LN" name="187">  187   </a>        fifo_back_indx &lt;= to_unsigned(16#000#, 10);
</span><span><a class="LN" name="188">  188   </a>        fifo_back_dir &lt;= to_unsigned(16#001#, 10);
</span><span><a class="LN" name="189">  189   </a>        fifo_sample_count &lt;= to_unsigned(16#000#, 11);
</span><span><a class="LN" name="190">  190   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="191">  191   </a>        fifo_front_indx &lt;= fifo_front_indx_next;
</span><span><a class="LN" name="192">  192   </a>        fifo_front_dir &lt;= fifo_front_dir_next;
</span><span><a class="LN" name="193">  193   </a>        fifo_back_indx &lt;= fifo_back_indx_next;
</span><span><a class="LN" name="194">  194   </a>        fifo_back_dir &lt;= fifo_back_dir_next;
</span><span><a class="LN" name="195">  195   </a>        fifo_sample_count &lt;= fifo_sample_count_next;
</span><span><a class="LN" name="196">  196   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="197">  197   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="198">  198   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> fifo_process;
</span><span><a class="LN" name="199">  199   </a>
</span><span><a class="LN" name="200">  200   </a>  
</span><span><a class="LN" name="201">  201   </a>  fifo_out4 &lt;= '1' <span class="KW">WHEN</span> fifo_sample_count = to_unsigned(16#400#, 11) <span class="KW">ELSE</span>
</span><span><a class="LN" name="202">  202   </a>      '0';
</span><span><a class="LN" name="203">  203   </a>  
</span><span><a class="LN" name="204">  204   </a>  fifo_out3 &lt;= '1' <span class="KW">WHEN</span> fifo_sample_count = to_unsigned(16#000#, 11) <span class="KW">ELSE</span>
</span><span><a class="LN" name="205">  205   </a>      '0';
</span><span><a class="LN" name="206">  206   </a>  fifo_write_enable &lt;= fifo_push <span class="KW">AND</span> (fifo_pop <span class="KW">OR</span> ( <span class="KW">NOT</span> fifo_out4));
</span><span><a class="LN" name="207">  207   </a>  fifo_read_enable &lt;= fifo_pop <span class="KW">AND</span> ( <span class="KW">NOT</span> fifo_out3);
</span><span><a class="LN" name="208">  208   </a>  
</span><span><a class="LN" name="209">  209   </a>  fifo_front_indx_temp &lt;= fifo_front_indx + fifo_front_dir <span class="KW">WHEN</span> fifo_read_enable = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="210">  210   </a>      fifo_front_indx;
</span><span><a class="LN" name="211">  211   </a>  
</span><span><a class="LN" name="212">  212   </a>  fifo_front_dir_next &lt;= to_unsigned(16#001#, 10) <span class="KW">WHEN</span> fifo_front_indx_temp = to_unsigned(16#3FF#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="213">  213   </a>      to_unsigned(16#001#, 10);
</span><span><a class="LN" name="214">  214   </a>  
</span><span><a class="LN" name="215">  215   </a>  fifo_back_indx_temp &lt;= fifo_back_indx + fifo_back_dir <span class="KW">WHEN</span> fifo_write_enable = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="216">  216   </a>      fifo_back_indx;
</span><span><a class="LN" name="217">  217   </a>  
</span><span><a class="LN" name="218">  218   </a>  fifo_back_dir_next &lt;= to_unsigned(16#001#, 10) <span class="KW">WHEN</span> fifo_back_indx_temp = to_unsigned(16#3FF#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="219">  219   </a>      to_unsigned(16#001#, 10);
</span><span><a class="LN" name="220">  220   </a>  
</span><span><a class="LN" name="221">  221   </a>  fifo_sample_count_next &lt;= fifo_sample_count + to_unsigned(16#001#, 11) <span class="KW">WHEN</span> (fifo_write_enable <span class="KW">AND</span> ( <span class="KW">NOT</span> fifo_read_enable)) = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="222">  222   </a>      fifo_sample_count + to_unsigned(16#7FF#, 11) <span class="KW">WHEN</span> (( <span class="KW">NOT</span> fifo_write_enable) <span class="KW">AND</span> fifo_read_enable) = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="223">  223   </a>      fifo_sample_count;
</span><span><a class="LN" name="224">  224   </a>  w_waddr &lt;= fifo_back_indx;
</span><span><a class="LN" name="225">  225   </a>  w_we &lt;= fifo_write_enable;
</span><span><a class="LN" name="226">  226   </a>  w_raddr &lt;= fifo_front_indx;
</span><span><a class="LN" name="227">  227   </a>  Empty &lt;= fifo_out3;
</span><span><a class="LN" name="228">  228   </a>  buffer_full &lt;= fifo_out4;
</span><span><a class="LN" name="229">  229   </a>  Num &lt;= fifo_sample_count;
</span><span><a class="LN" name="230">  230   </a>  fifo_front_indx_next &lt;= fifo_front_indx_temp;
</span><span><a class="LN" name="231">  231   </a>  fifo_back_indx_next &lt;= fifo_back_indx_temp;
</span><span><a class="LN" name="232">  232   </a>
</span><span><a class="LN" name="233">  233   </a>  <span class="CT">-- us3: Upsample by 1, Sample offset 0 </span>
</span><span><a class="LN" name="234">  234   </a>  fifo_pop &lt;=  <span class="KW">NOT</span> (Empty <span class="KW">OR</span> all_valid);
</span><span><a class="LN" name="235">  235   </a>
</span><span><a class="LN" name="236">  236   </a>  Q_next_1 &lt;= fifo_pop <span class="KW">OR</span> Q_keep;
</span><span><a class="LN" name="237">  237   </a>
</span><span><a class="LN" name="238">  238   </a>  Q_reg_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="239">  239   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="240">  240   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="241">  241   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="242">  242   </a>        fifo_valid &lt;= '0';
</span><span><a class="LN" name="243">  243   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="244">  244   </a>        fifo_valid &lt;= Q_next_1;
</span><span><a class="LN" name="245">  245   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="246">  246   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="247">  247   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Q_reg_1_process;
</span><span><a class="LN" name="248">  248   </a>
</span><span><a class="LN" name="249">  249   </a>
</span><span><a class="LN" name="250">  250   </a>  int_valid &lt;= fifo_valid <span class="KW">OR</span> cache_valid;
</span><span><a class="LN" name="251">  251   </a>
</span><span><a class="LN" name="252">  252   </a>  Q_keep_2 &lt;= R_x <span class="KW">AND</span> out_valid;
</span><span><a class="LN" name="253">  253   </a>
</span><span><a class="LN" name="254">  254   </a>  Q_next_2 &lt;= out_wr_en <span class="KW">OR</span> Q_keep_2;
</span><span><a class="LN" name="255">  255   </a>
</span><span><a class="LN" name="256">  256   </a>  Q_reg_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="257">  257   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="258">  258   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="259">  259   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="260">  260   </a>        out_valid &lt;= '0';
</span><span><a class="LN" name="261">  261   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="262">  262   </a>        out_valid &lt;= Q_next_2;
</span><span><a class="LN" name="263">  263   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="264">  264   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="265">  265   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Q_reg_2_process;
</span><span><a class="LN" name="266">  266   </a>
</span><span><a class="LN" name="267">  267   </a>
</span><span><a class="LN" name="268">  268   </a>  buffer_empty &lt;=  <span class="KW">NOT</span> out_valid;
</span><span><a class="LN" name="269">  269   </a>
</span><span><a class="LN" name="270">  270   </a>  data_flow &lt;= should_read <span class="KW">OR</span> buffer_empty;
</span><span><a class="LN" name="271">  271   </a>
</span><span><a class="LN" name="272">  272   </a>  out_wr_en &lt;= data_flow <span class="KW">AND</span> int_valid;
</span><span><a class="LN" name="273">  273   </a>
</span><span><a class="LN" name="274">  274   </a>  
</span><span><a class="LN" name="275">  275   </a>  w_cz &lt;= '1' <span class="KW">WHEN</span> Num &gt; to_unsigned(16#000#, 11) <span class="KW">ELSE</span>
</span><span><a class="LN" name="276">  276   </a>      '0';
</span><span><a class="LN" name="277">  277   </a>
</span><span><a class="LN" name="278">  278   </a>  w_const &lt;= '0';
</span><span><a class="LN" name="279">  279   </a>
</span><span><a class="LN" name="280">  280   </a>  
</span><span><a class="LN" name="281">  281   </a>  w_mux1 &lt;= w_const <span class="KW">WHEN</span> w_cz = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="282">  282   </a>      fifo_pop;
</span><span><a class="LN" name="283">  283   </a>
</span><span><a class="LN" name="284">  284   </a>  f_d1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="285">  285   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="286">  286   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="287">  287   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="288">  288   </a>        w_d1 &lt;= '0';
</span><span><a class="LN" name="289">  289   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="290">  290   </a>        w_d1 &lt;= w_mux1;
</span><span><a class="LN" name="291">  291   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="292">  292   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="293">  293   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> f_d1_process;
</span><span><a class="LN" name="294">  294   </a>
</span><span><a class="LN" name="295">  295   </a>
</span><span><a class="LN" name="296">  296   </a>  w_waddr_unsigned &lt;= unsigned(w_waddr_1);
</span><span><a class="LN" name="297">  297   </a>
</span><span><a class="LN" name="298">  298   </a>  f_d2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="299">  299   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="300">  300   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="301">  301   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="302">  302   </a>        w_d2 &lt;= to_unsigned(0, 32);
</span><span><a class="LN" name="303">  303   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">AND</span> w_d1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="304">  304   </a>        w_d2 &lt;= w_waddr_unsigned;
</span><span><a class="LN" name="305">  305   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="306">  306   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="307">  307   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> f_d2_process;
</span><span><a class="LN" name="308">  308   </a>
</span><span><a class="LN" name="309">  309   </a>
</span><span><a class="LN" name="310">  310   </a>  
</span><span><a class="LN" name="311">  311   </a>  w_out &lt;= w_d2 <span class="KW">WHEN</span> w_d1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="312">  312   </a>      w_waddr_unsigned;
</span><span><a class="LN" name="313">  313   </a>
</span><span><a class="LN" name="314">  314   </a>  cache_data_reg_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="315">  315   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="316">  316   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="317">  317   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="318">  318   </a>        cache_data &lt;= to_unsigned(0, 32);
</span><span><a class="LN" name="319">  319   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">AND</span> cache_wr_en = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="320">  320   </a>        cache_data &lt;= w_out;
</span><span><a class="LN" name="321">  321   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="322">  322   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="323">  323   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> cache_data_reg_process;
</span><span><a class="LN" name="324">  324   </a>
</span><span><a class="LN" name="325">  325   </a>
</span><span><a class="LN" name="326">  326   </a>  
</span><span><a class="LN" name="327">  327   </a>  data_out_next &lt;= w_out <span class="KW">WHEN</span> cache_valid = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="328">  328   </a>      cache_data;
</span><span><a class="LN" name="329">  329   </a>
</span><span><a class="LN" name="330">  330   </a>  out_data_reg_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="331">  331   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="332">  332   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="333">  333   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="334">  334   </a>        imageIn_out_tmp &lt;= to_unsigned(0, 32);
</span><span><a class="LN" name="335">  335   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">AND</span> out_wr_en = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="336">  336   </a>        imageIn_out_tmp &lt;= data_out_next;
</span><span><a class="LN" name="337">  337   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="338">  338   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="339">  339   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_data_reg_process;
</span><span><a class="LN" name="340">  340   </a>
</span><span><a class="LN" name="341">  341   </a>
</span><span><a class="LN" name="342">  342   </a>  imageIn_out &lt;= std_logic_vector(imageIn_out_tmp);
</span><span><a class="LN" name="343">  343   </a>
</span><span><a class="LN" name="344">  344   </a>  imageIn_ready &lt;= ready_out_1;
</span><span><a class="LN" name="345">  345   </a>
</span><span><a class="LN" name="346">  346   </a>  hasData_1 &lt;=  <span class="KW">NOT</span> buffer_empty;
</span><span><a class="LN" name="347">  347   </a>
</span><span><a class="LN" name="348">  348   </a>  imageIn_has_data &lt;= hasData_1;
</span><span><a class="LN" name="349">  349   </a>
</span><span><a class="LN" name="350">  350   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="351">  351   </a>
</span><span><a class="LN" name="352">  352   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>