
*** Running vivado
    with args -log layerX.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source layerX.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source layerX.tcl -notrace
Command: synth_design -top layerX -part xcvu29p-fsga2577-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu29p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu29p'
INFO: [Common 17-86] Your Synthesis license expires in 20 day(s)
INFO: [Device 21-403] Loading part xcvu29p-fsga2577-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35424
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'padding_en', assumed default net type 'wire' [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:179]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3141.469 ; gain = 357.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'layerX' [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:5]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[0]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[1]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[2]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[3]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[4]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[5]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[6]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[7]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[8]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[9]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[10]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[11]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[12]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[13]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[14]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[15]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[16]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[17]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[18]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[19]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[20]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[21]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[22]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[23]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[24]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[25]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[26]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[27]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[28]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[29]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[30]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[31]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[32]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[33]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[34]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[35]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[36]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[37]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[38]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[39]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[40]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[41]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[42]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[43]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[44]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[45]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[46]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[47]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[48]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[49]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[50]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[51]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[52]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[53]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[54]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[55]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[56]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[57]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[58]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[59]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[60]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[61]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[62]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[63]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[64]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[65]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[66]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[67]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[68]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[69]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[70]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[71]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[72]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[73]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[74]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[75]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[76]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[77]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[78]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[79]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[80]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[81]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[82]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[83]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[84]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[85]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[86]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[87]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[88]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[89]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[90]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[91]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[92]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[93]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[94]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[95]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[96]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[97]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[98]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'layer_ram1[99]' is not inferred as ram due to incorrect usage [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:69]
INFO: [Common 17-14] Message 'Synth 8-7186' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6090] variable 'update_adder' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:126]
INFO: [Synth 8-6157] synthesizing module 'im2' [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/im2.sv:3]
	Parameter DATA_WIDTH_map bound to: 32'sb00000000000000000000000000010000 
	Parameter DATA_WIDTH_kernel bound to: 32'sb00000000000000000000000000010000 
	Parameter MAX_Map_DEEPTH bound to: 32'sb00000000000000000001001110110110 
	Parameter MAX_Kernel_DEEPTH bound to: 32'sb00000000000000000000100101100000 
	Parameter CHUNK_M bound to: 32'sb00000000000000000000000000000001 
	Parameter CHUNK_K bound to: 32'sb00000000000000000000000000001001 
	Parameter CHUNK_N bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/im2.sv:106]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/im2.sv:106]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/im2.sv:106]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/im2.sv:106]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/im2.sv:106]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/im2.sv:106]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/im2.sv:106]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/im2.sv:106]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/im2.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'im2' (0#1) [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/im2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Array_Input' [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/Array_Input.sv:1]
	Parameter DATA_WIDTH_A bound to: 32'sb00000000000000000000000000010000 
	Parameter DATA_WIDTH_B bound to: 32'sb00000000000000000000000000010000 
	Parameter DATA_WIDTH_bias bound to: 32'sb00000000000000000000000000010000 
	Parameter DATA_WIDTH_output bound to: 32'sb00000000000000000000000000010000 
	Parameter M bound to: 1 - type: integer 
	Parameter N bound to: 1 - type: integer 
	Parameter K bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LUT' [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/LUT.sv:3]
	Parameter DATA_WIDTH_A bound to: 32'sb00000000000000000000000000010000 
	Parameter DATA_WIDTH_B bound to: 32'sb00000000000000000000000000010000 
	Parameter M bound to: 1 - type: integer 
	Parameter N bound to: 1 - type: integer 
	Parameter K bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SA' [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/SA.sv:3]
	Parameter DATA_WIDTH_A bound to: 32'sb00000000000000000000000000010000 
	Parameter DATA_WIDTH_B bound to: 32'sb00000000000000000000000000010000 
	Parameter M bound to: 1 - type: integer 
	Parameter N bound to: 1 - type: integer 
	Parameter K bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SA' (0#1) [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/SA.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LUT' (0#1) [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/LUT.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Array_Input' (0#1) [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/Array_Input.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'layerX' (0#1) [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:5]
WARNING: [Synth 8-87] always_comb on 'LUT_out_reg' did not result in combinational logic [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/LUT.sv:27]
WARNING: [Synth 8-6014] Unused sequential element aim_m_reg was removed.  [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/Array_Input.sv:37]
WARNING: [Synth 8-87] always_comb on 'final_out_reg[0]' did not result in combinational logic [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/Array_Input.sv:89]
WARNING: [Synth 8-6014] Unused sequential element m_reg was removed.  [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/Array_Input.sv:36]
WARNING: [Synth 8-7137] Register aim_n_reg in module layerX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:89]
WARNING: [Synth 8-7137] Register aim_m_reg in module layerX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:90]
WARNING: [Synth 8-7137] Register aim_k_reg in module layerX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:91]
WARNING: [Synth 8-7137] Register LAYER_done_reg in module layerX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:103]
WARNING: [Synth 8-87] always_comb on 'Adder_Layer1_reg' did not result in combinational logic [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:152]
WARNING: [Synth 8-7129] Port t[7] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[6] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[5] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[4] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][15] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][14] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][13] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][12] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][11] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][10] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][9] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][8] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][7] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][6] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][5] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][4] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][3] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][2] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][1] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][0] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module im2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module im2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y3[5] in module im2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y3[4] in module im2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y3[3] in module im2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y3[2] in module im2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y3[1] in module im2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y3[0] in module im2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port STRIDE_base[1] in module im2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port STRIDE_base[0] in module im2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:14 ; elapsed = 00:08:31 . Memory (MB): peak = 6338.559 ; gain = 3554.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:17 ; elapsed = 00:08:35 . Memory (MB): peak = 6338.559 ; gain = 3554.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:08:17 ; elapsed = 00:08:35 . Memory (MB): peak = 6338.559 ; gain = 3554.984
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6494.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_p'. [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_n'. [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_p'. [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_n'. [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_p'. [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_p]'. [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/layerX_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/layerX_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 7078.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7078.906 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:09:31 ; elapsed = 00:09:47 . Memory (MB): peak = 7078.906 ; gain = 4295.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu29p-fsga2577-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
WARNING: [Synth 8-327] inferring latch for variable 'LUT_out_reg' [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/LUT.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'final_out_reg[0]' [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/Array_Input.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'Adder_Layer1_reg' [C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.srcs/sources_1/new/layerX.sv:152]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:13:21 ; elapsed = 00:14:02 . Memory (MB): peak = 7078.906 ; gain = 4295.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 6     
	   3 Input   21 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	  17 Input   20 Bit       Adders := 1     
	   9 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 18    
	   2 Input   13 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 128   
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 10104 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	              32x32  Multipliers := 1     
	              16x16  Multipliers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 9     
	   2 Input   16 Bit        Muxes := 71    
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 40422 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port Y3[5] in module layerX is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y3[4] in module layerX is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y3[3] in module layerX is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y3[2] in module layerX is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y3[1] in module layerX is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y3[0] in module layerX is either unconnected or has no load
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
DSP Report: Generating DSP layer_ram13, operation Mode is: A*B.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram13.
DSP Report: Generating DSP layer_ram11, operation Mode is: C+A*B.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram11, operation Mode is: PCIN+(D+A)*B.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram11.
DSP Report: operator layer_ram14 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP flattenB3, operation Mode is: A*B.
DSP Report: operator flattenB3 is absorbed into DSP flattenB3.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP layer_ram13, operation Mode is: (D+A)*B.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram13.
DSP Report: operator layer_ram14 is absorbed into DSP layer_ram13.
DSP Report: Generating DSP layer_ram11, operation Mode is: C+A*B.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram11, operation Mode is: PCIN+A*B.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram11, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram13, operation Mode is: (D+A)*B.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram13.
DSP Report: operator layer_ram14 is absorbed into DSP layer_ram13.
DSP Report: Generating DSP layer_ram11, operation Mode is: C+A*B.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram11, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram13, operation Mode is: (D+A)*B.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram13.
DSP Report: operator layer_ram14 is absorbed into DSP layer_ram13.
DSP Report: Generating DSP layer_ram11, operation Mode is: C+A*B.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram11, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram13, operation Mode is: (D+A)*B.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram13.
DSP Report: operator layer_ram14 is absorbed into DSP layer_ram13.
DSP Report: Generating DSP layer_ram11, operation Mode is: C+A*B.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram11, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram13, operation Mode is: (D+A)*B.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram13.
DSP Report: operator layer_ram14 is absorbed into DSP layer_ram13.
DSP Report: Generating DSP layer_ram11, operation Mode is: C+A*B.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram11, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram13, operation Mode is: (D+A)*B.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram13.
DSP Report: operator layer_ram14 is absorbed into DSP layer_ram13.
DSP Report: Generating DSP layer_ram11, operation Mode is: C+A*B.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram11, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP flattenB3, operation Mode is: A*B.
DSP Report: operator flattenB3 is absorbed into DSP flattenB3.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP layer_ram13, operation Mode is: (D+A)*B.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram13.
DSP Report: operator layer_ram14 is absorbed into DSP layer_ram13.
DSP Report: Generating DSP layer_ram11, operation Mode is: C+A*B.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram11, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram13, operation Mode is: (D+A)*B.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram13.
DSP Report: operator layer_ram14 is absorbed into DSP layer_ram13.
DSP Report: Generating DSP layer_ram11, operation Mode is: C+A*B.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: operator layer_ram13 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP layer_ram11, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator layer_ram11 is absorbed into DSP layer_ram11.
DSP Report: Generating DSP flattenB3, operation Mode is: A*B.
DSP Report: operator flattenB3 is absorbed into DSP flattenB3.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP flattenB3, operation Mode is: A*B.
DSP Report: operator flattenB3 is absorbed into DSP flattenB3.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP flattenB3, operation Mode is: A*B.
DSP Report: operator flattenB3 is absorbed into DSP flattenB3.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP flattenB3, operation Mode is: A*B.
DSP Report: operator flattenB3 is absorbed into DSP flattenB3.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP flattenB3, operation Mode is: A*B.
DSP Report: operator flattenB3 is absorbed into DSP flattenB3.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP flattenB3, operation Mode is: A*B.
DSP Report: operator flattenB3 is absorbed into DSP flattenB3.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP flattenB3, operation Mode is: A*B.
DSP Report: operator flattenB3 is absorbed into DSP flattenB3.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
DSP Report: Generating DSP flattenB1, operation Mode is: PCIN+A*B.
DSP Report: operator flattenB1 is absorbed into DSP flattenB1.
DSP Report: operator flattenB4 is absorbed into DSP flattenB1.
WARNING: [Synth 8-7129] Port t[7] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[6] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[5] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[4] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][15] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][14] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][13] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][12] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][11] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][10] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][9] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][8] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][7] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][6] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][5] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][4] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][3] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][2] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][1] in module Array_Input is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias[0][0] in module Array_Input is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'u_Array_Input/gen_cols[0].LUT_inst/SA/C_reg_reg[19]' (FDC) to 'u_Array_Input/gen_cols[0].LUT_inst/SA/C_reg_reg[18]'
DSP Report: Generating DSP p_6_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator p_6_out is absorbed into DSP p_6_out.
DSP Report: operator p_5_in is absorbed into DSP p_6_out.
DSP Report: operator p_6_out is absorbed into DSP p_6_out.
DSP Report: Generating DSP layer_ram1_reg[1843]1, operation Mode is: PCIN+A*B.
DSP Report: operator layer_ram1_reg[1843]1 is absorbed into DSP layer_ram1_reg[1843]1.
DSP Report: operator p_7_in is absorbed into DSP layer_ram1_reg[1843]1.
DSP Report: Generating DSP Adder_Layer10, operation Mode is: C+A*B.
DSP Report: operator Adder_Layer10 is absorbed into DSP Adder_Layer10.
DSP Report: operator Adder_Layer11 is absorbed into DSP Adder_Layer10.
DSP Report: Generating DSP Adder_Layer13, operation Mode is: A*B.
DSP Report: operator Adder_Layer13 is absorbed into DSP Adder_Layer13.
DSP Report: Generating DSP Adder_Layer12, operation Mode is: C+A*B.
DSP Report: operator Adder_Layer12 is absorbed into DSP Adder_Layer12.
DSP Report: operator Adder_Layer13 is absorbed into DSP Adder_Layer12.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LAYER_done2_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:18:12 ; elapsed = 00:19:11 . Memory (MB): peak = 7078.906 ; gain = 4295.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|im2         | Kernel_input1 | 256x16        | LUT            | 
|im2         | Kernel_input2 | 512x16        | LUT            | 
|im2         | Kernel_input3 | 4096x16       | LUT            | 
|im2         | Kernel_input4 | 4096x16       | LUT            | 
|im2         | Kernel_input5 | 512x16        | LUT            | 
|im2         | Kernel_input6 | 512x16        | LUT            | 
|im2         | Kernel_input1 | 256x16        | LUT            | 
|im2         | Kernel_input2 | 512x16        | LUT            | 
|im2         | Kernel_input3 | 4096x16       | LUT            | 
|im2         | Kernel_input4 | 4096x16       | LUT            | 
|im2         | Kernel_input5 | 512x16        | LUT            | 
|im2         | Kernel_input6 | 512x16        | LUT            | 
|im2         | Kernel_input1 | 256x16        | LUT            | 
|im2         | Kernel_input2 | 512x16        | LUT            | 
|im2         | Kernel_input3 | 4096x16       | LUT            | 
|im2         | Kernel_input4 | 4096x16       | LUT            | 
|im2         | Kernel_input5 | 512x16        | LUT            | 
|im2         | Kernel_input6 | 512x16        | LUT            | 
|im2         | Kernel_input1 | 256x16        | LUT            | 
|im2         | Kernel_input2 | 512x16        | LUT            | 
|im2         | Kernel_input3 | 4096x16       | LUT            | 
|im2         | Kernel_input4 | 4096x16       | LUT            | 
|im2         | Kernel_input5 | 512x16        | LUT            | 
|im2         | Kernel_input6 | 512x16        | LUT            | 
|im2         | Kernel_input1 | 256x16        | LUT            | 
|im2         | Kernel_input2 | 512x16        | LUT            | 
|im2         | Kernel_input3 | 4096x16       | LUT            | 
|im2         | Kernel_input4 | 4096x16       | LUT            | 
|im2         | Kernel_input5 | 512x16        | LUT            | 
|im2         | Kernel_input6 | 512x16        | LUT            | 
|im2         | Kernel_input1 | 256x16        | LUT            | 
|im2         | Kernel_input2 | 512x16        | LUT            | 
|im2         | Kernel_input3 | 4096x16       | LUT            | 
|im2         | Kernel_input4 | 4096x16       | LUT            | 
|im2         | Kernel_input5 | 512x16        | LUT            | 
|im2         | Kernel_input6 | 512x16        | LUT            | 
|im2         | Kernel_input1 | 256x16        | LUT            | 
|im2         | Kernel_input2 | 512x16        | LUT            | 
|im2         | Kernel_input3 | 4096x16       | LUT            | 
|im2         | Kernel_input4 | 4096x16       | LUT            | 
|im2         | Kernel_input5 | 512x16        | LUT            | 
|im2         | Kernel_input6 | 512x16        | LUT            | 
|im2         | Kernel_input1 | 256x16        | LUT            | 
|im2         | Kernel_input2 | 512x16        | LUT            | 
|im2         | Kernel_input3 | 4096x16       | LUT            | 
|im2         | Kernel_input4 | 4096x16       | LUT            | 
|im2         | Kernel_input5 | 512x16        | LUT            | 
|im2         | Kernel_input6 | 512x16        | LUT            | 
|im2         | Kernel_input1 | 256x16        | LUT            | 
|im2         | Kernel_input2 | 512x16        | LUT            | 
|im2         | Kernel_input3 | 4096x16       | LUT            | 
|im2         | Kernel_input4 | 4096x16       | LUT            | 
|im2         | Kernel_input5 | 512x16        | LUT            | 
|im2         | Kernel_input6 | 512x16        | LUT            | 
+------------+---------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|im2           | A*B              | 13     | 3      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | C+A*B            | 13     | 12     | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2           | PCIN+(D+A)*B     | 8      | 6      | -      | 13     | 13     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|im2           | A*B              | 8      | 4      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 8      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | (D+A)*B          | 8      | 6      | -      | 13     | 19     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|im2           | C+A*B            | 13     | 12     | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 13     | 3      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2__GB3      | PCIN+(A:0x0):B   | 30     | 4      | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | (D+A)*B          | 8      | 6      | -      | 13     | 19     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|im2           | C+A*B            | 13     | 12     | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2__GB3      | PCIN+(A:0x0):B+C | 30     | 13     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2           | (D+A)*B          | 8      | 6      | -      | 13     | 19     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|im2           | C+A*B            | 13     | 12     | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2__GB3      | PCIN+(A:0x0):B+C | 30     | 13     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2           | (D+A)*B          | 8      | 6      | -      | 13     | 19     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|im2           | C+A*B            | 13     | 12     | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2__GB3      | PCIN+(A:0x0):B+C | 30     | 13     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2           | (D+A)*B          | 8      | 6      | -      | 13     | 19     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|im2           | C+A*B            | 13     | 12     | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2__GB3      | PCIN+(A:0x0):B+C | 30     | 13     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2           | (D+A)*B          | 8      | 6      | -      | 13     | 19     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|im2           | C+A*B            | 13     | 12     | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2__GB3      | PCIN+(A:0x0):B+C | 30     | 13     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2           | A*B              | 8      | 4      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 8      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | (D+A)*B          | 8      | 6      | -      | 13     | 19     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|im2           | C+A*B            | 13     | 12     | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2__GB3      | PCIN+(A:0x0):B+C | 30     | 13     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2           | (D+A)*B          | 8      | 6      | -      | 13     | 19     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|im2           | C+A*B            | 13     | 12     | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2__GB3      | PCIN+(A:0x0):B+C | 30     | 13     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|im2           | A*B              | 8      | 4      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 8      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | A*B              | 8      | 4      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 8      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | A*B              | 8      | 4      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 8      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | A*B              | 8      | 4      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 8      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | A*B              | 8      | 4      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 8      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | A*B              | 8      | 4      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 8      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | A*B              | 8      | 4      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|im2           | PCIN+A*B         | 12     | 8      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|layerX__GCB16 | (C or 0)+A*B     | 16     | 11     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|layerX__GCB16 | PCIN+A*B         | 16     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|layerX__GCB16 | C+A*B            | 16     | 11     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|layerX__GCB16 | A*B              | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|layerX__GCB16 | C+A*B            | 16     | 6      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:18:43 ; elapsed = 00:19:45 . Memory (MB): peak = 7078.906 ; gain = 4295.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:18:46 ; elapsed = 00:19:48 . Memory (MB): peak = 7078.906 ; gain = 4295.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:22:47 ; elapsed = 00:24:03 . Memory (MB): peak = 7078.906 ; gain = 4295.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[19]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[18]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[17]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[16]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[15]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[14]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[13]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[12]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[11]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[10]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[9]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[8]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[7]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[6]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[5]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[4]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[3]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[2]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[1]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/gen_cols[0].LUT_inst/LUT_out_reg[0]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][15]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][14]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][13]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][12]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][11]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][10]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][9]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][8]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][7]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][6]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][5]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][4]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][3]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][2]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][1]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (u_Array_Input/final_out_reg[0][0]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[15]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[14]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[13]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[12]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[11]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[10]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[9]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[8]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[7]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[6]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[5]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[4]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[3]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[2]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[1]) is unused and will be removed from module layerX.
WARNING: [Synth 8-3332] Sequential element (Adder_Layer1_reg[0]) is unused and will be removed from module layerX.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:23:05 ; elapsed = 00:24:23 . Memory (MB): peak = 7078.906 ; gain = 4295.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:23:05 ; elapsed = 00:24:23 . Memory (MB): peak = 7078.906 ; gain = 4295.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:23:05 ; elapsed = 00:24:23 . Memory (MB): peak = 7078.906 ; gain = 4295.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:23:05 ; elapsed = 00:24:23 . Memory (MB): peak = 7078.906 ; gain = 4295.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:23:05 ; elapsed = 00:24:23 . Memory (MB): peak = 7078.906 ; gain = 4295.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:23:05 ; elapsed = 00:24:23 . Memory (MB): peak = 7078.906 ; gain = 4295.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |     9|
|3     |LUT1   |     1|
|4     |LUT2   |    17|
|5     |LUT3   |    21|
|6     |LUT4   |    54|
|7     |LUT5   |    51|
|8     |LUT6   |    71|
|9     |FDCE   |    65|
|10    |FDRE   |     1|
|11    |IBUF   |    26|
|12    |OBUF   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:23:05 ; elapsed = 00:24:23 . Memory (MB): peak = 7078.906 ; gain = 4295.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 81 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:13:52 ; elapsed = 00:23:32 . Memory (MB): peak = 7078.906 ; gain = 3554.984
Synthesis Optimization Complete : Time (s): cpu = 00:23:05 ; elapsed = 00:24:26 . Memory (MB): peak = 7078.906 ; gain = 4295.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 7078.906 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7078.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 26 instances

Synth Design complete, checksum: 4e5e20ff
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 226 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:23:14 ; elapsed = 00:24:37 . Memory (MB): peak = 7078.906 ; gain = 5685.410
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Boyang/Desktop/m1_CNN_N/DA_OBC.runs/synth_2/layerX.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 7078.906 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file layerX_utilization_synth.rpt -pb layerX_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 10 19:48:40 2025...
