// Seed: 1938284587
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire module_0;
  assign id_1 = (id_6);
endmodule
module module_1 (
    output tri1  id_0,
    output wand  id_1,
    input  uwire id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  module_0(
      id_4, id_6, id_7, id_4, id_6, id_4, id_6
  );
  wire id_8;
endmodule
