read_verilog ../top_shr.v
proc
share -aggressive
synth -top top
write_verilog synth.v
