/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [26:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~((celloutsig_1_2z[13] | celloutsig_1_3z[2]) & celloutsig_1_3z[0]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & in_data[53]);
  assign celloutsig_0_13z = ~((_00_ | celloutsig_0_11z) & celloutsig_0_8z[6]);
  assign celloutsig_0_18z = ~((celloutsig_0_4z[2] | celloutsig_0_6z[1]) & celloutsig_0_0z);
  assign celloutsig_0_26z = ~((_01_ | celloutsig_0_13z) & celloutsig_0_1z);
  assign celloutsig_0_40z = ~((celloutsig_0_7z[16] | celloutsig_0_26z) & (celloutsig_0_20z | celloutsig_0_7z[24]));
  assign celloutsig_0_5z = ~((celloutsig_0_3z[5] | celloutsig_0_3z[3]) & (celloutsig_0_3z[1] | celloutsig_0_3z[3]));
  assign celloutsig_1_12z = ~((celloutsig_1_5z | celloutsig_1_11z[7]) & (celloutsig_1_3z[3] | celloutsig_1_11z[8]));
  assign celloutsig_1_13z = ~((celloutsig_1_1z[9] | celloutsig_1_1z[0]) & (celloutsig_1_3z[2] | celloutsig_1_10z[3]));
  assign celloutsig_1_15z = ~((celloutsig_1_10z[0] | celloutsig_1_14z[3]) & (celloutsig_1_3z[3] | celloutsig_1_9z[9]));
  assign celloutsig_0_0z = in_data[30] | ~(in_data[47]);
  assign celloutsig_0_41z = celloutsig_0_2z | ~(celloutsig_0_19z[13]);
  assign celloutsig_0_53z = celloutsig_0_44z | ~(celloutsig_0_40z);
  assign celloutsig_1_4z = celloutsig_1_2z[8] | ~(in_data[100]);
  assign celloutsig_0_11z = celloutsig_0_7z[8] | ~(celloutsig_0_1z);
  reg [5:0] _18_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _18_ <= 6'h00;
    else _18_ <= celloutsig_0_7z[26:21];
  assign out_data[5:0] = _18_;
  reg [5:0] _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _19_ <= 6'h00;
    else _19_ <= { in_data[67:64], celloutsig_0_9z, celloutsig_0_0z };
  assign { _02_[5:4], _00_, _02_[2], _01_, _02_[0] } = _19_;
  assign celloutsig_1_1z = in_data[151:139] / { 1'h1, in_data[118:109], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_7z[14:8] / { 1'h1, in_data[14:9] };
  assign celloutsig_0_19z = { _02_[5:4], celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_13z } / { 1'h1, _02_[4], _00_, _02_[2], _01_, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_1_7z = { celloutsig_1_2z[4:0], celloutsig_1_5z } <= celloutsig_1_2z[13:8];
  assign celloutsig_0_12z = { in_data[36:29], celloutsig_0_1z, celloutsig_0_3z, _02_[5:4], _00_, _02_[2], _01_, _02_[0] } <= { in_data[14:5], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_18z = { celloutsig_1_9z[5], celloutsig_1_13z, celloutsig_1_4z } && { celloutsig_1_1z[0], celloutsig_1_15z, celloutsig_1_12z };
  assign celloutsig_0_44z = celloutsig_0_41z & ~(celloutsig_0_12z);
  assign celloutsig_1_0z = in_data[127] & ~(in_data[135]);
  assign celloutsig_0_9z = celloutsig_0_6z[3] & ~(celloutsig_0_4z[3]);
  assign celloutsig_1_6z = in_data[146:139] % { 1'h1, celloutsig_1_1z[10:5], celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_1z[8:0], celloutsig_1_8z } % { 1'h1, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_3z = in_data[54:49] * { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[93:91], celloutsig_0_5z } * { celloutsig_0_4z[7:5], celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_6z[6:3], celloutsig_1_4z, celloutsig_1_3z } * { celloutsig_1_9z[8:1], celloutsig_1_7z };
  assign celloutsig_0_15z = celloutsig_0_8z[5:1] != { celloutsig_0_4z[2:1], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_2z = in_data[35:22] != { in_data[39:33], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = - { in_data[19:13], celloutsig_0_0z };
  assign celloutsig_1_2z = - in_data[141:122];
  assign celloutsig_1_3z = - celloutsig_1_2z[15:12];
  assign celloutsig_1_10z = - { celloutsig_1_2z[7:3], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = - { celloutsig_1_6z[7:6], celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_7z = - { in_data[30:14], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_19z = - celloutsig_1_6z;
  assign celloutsig_1_8z = ~^ { celloutsig_1_1z[5:1], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_8z[6:5], celloutsig_0_15z, celloutsig_0_19z };
  assign { _02_[3], _02_[1] } = { _00_, _01_ };
  assign { out_data[128], out_data[103:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z };
endmodule
