##   Mask layers of the invertor
`NW` : n-well
`NP`: n+ diffusion
`PP`: p+ diffusion
`CO`: contact hole mask
`M1`: metal mask 
`PO`: polysilicon gate mask
`OD` : oxide layer?

## Extracting circuit from layout
![hell](https://github.com/user-attachments/assets/ec957cd4-83ee-4cbe-a72c-a3a53aed4db1)



