{
	"Name": "Main",
	"Doc": "Multiple statuses narrower than the bus width must be placed in the same register.",
	"IsArray": false,
	"Count": 1,
	"Masters": 1,
	"Reset": "",
	"Width": 32,
	"Sizes": {
		"BlockAligned": 2,
		"Compact": 2,
		"Own": 2
	},
	"AddrSpace": {
		"Start": 0,
		"End": 1
	},
	"BoolConsts": null,
	"BoolListConsts": null,
	"FloatConsts": null,
	"IntConsts": null,
	"IntListConsts": null,
	"StrConsts": null,
	"Configs": null,
	"Masks": null,
	"Procs": null,
	"Statics": [
		{
			"Name": "ID",
			"Doc": "Bus identifier.",
			"IsArray": false,
			"Count": 1,
			"Groups": null,
			"InitValue": "x\"b4e70724\"",
			"ReadValue": "",
			"ResetValue": "",
			"Width": 32,
			"Access": {
				"Strategy": "Single",
				"Addr": 0,
				"StartBit": 0,
				"EndBit": 31
			}
		}
	],
	"Statuses": [
		{
			"Name": "S1",
			"Doc": "",
			"IsArray": false,
			"Count": 1,
			"Atomic": true,
			"Groups": null,
			"ReadValue": "",
			"Width": 4,
			"Access": {
				"Strategy": "Single",
				"Addr": 1,
				"StartBit": 25,
				"EndBit": 28
			}
		},
		{
			"Name": "S2",
			"Doc": "",
			"IsArray": false,
			"Count": 1,
			"Atomic": true,
			"Groups": null,
			"ReadValue": "",
			"Width": 16,
			"Access": {
				"Strategy": "Single",
				"Addr": 1,
				"StartBit": 0,
				"EndBit": 15
			}
		},
		{
			"Name": "S3",
			"Doc": "",
			"IsArray": false,
			"Count": 1,
			"Atomic": true,
			"Groups": null,
			"ReadValue": "",
			"Width": 3,
			"Access": {
				"Strategy": "Single",
				"Addr": 1,
				"StartBit": 29,
				"EndBit": 31
			}
		},
		{
			"Name": "S4",
			"Doc": "",
			"IsArray": false,
			"Count": 1,
			"Atomic": true,
			"Groups": null,
			"ReadValue": "",
			"Width": 9,
			"Access": {
				"Strategy": "Single",
				"Addr": 1,
				"StartBit": 16,
				"EndBit": 24
			}
		}
	],
	"Streams": null,
	"Subblocks": null
}