<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/hw01.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1506022389" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1506022389">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1506022389" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5101784853417223476" xil_pn:start_ts="1506022389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1506022389" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-872569353311073223" xil_pn:start_ts="1506022389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1506022389" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1506022389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506022389" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1035460093547076106" xil_pn:start_ts="1506022389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1506022389" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1506022389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1506022389" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1070648761765751107" xil_pn:start_ts="1506022389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1506022396" xil_pn:in_ck="4446561787890578259" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2669196296980519687" xil_pn:start_ts="1506022389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.lso"/>
      <outfile xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.ngc"/>
      <outfile xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.ngr"/>
      <outfile xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.prj"/>
      <outfile xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.stx"/>
      <outfile xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.syr"/>
      <outfile xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync.xst"/>
      <outfile xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/vga_sync_xst.xrpt"/>
      <outfile xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/webtalk_pn.xml"/>
      <outfile xil_pn:name="../../../../../Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw01/hw01/xst"/>
    </transform>
  </transforms>

</generated_project>
