Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Feb 14 09:41:28 2018
| Host             : XBEDEFOSSEZ31 running 64-bit major release  (build 9200)
| Command          : report_power -file AdcToplevel_Toplevel_power_routed.rpt -pb AdcToplevel_Toplevel_power_summary_routed.pb -rpx AdcToplevel_Toplevel_power_routed.rpx
| Design           : AdcToplevel_Toplevel
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.215        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.056        |
| Device Static (W)        | 0.159        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        5 |       --- |             --- |
| Slice Logic              |     0.001 |      561 |       --- |             --- |
|   LUT as Logic           |     0.001 |      163 |    203800 |            0.08 |
|   LUT as Distributed RAM |    <0.001 |       32 |     64000 |            0.05 |
|   Register               |    <0.001 |      258 |    407600 |            0.06 |
|   Others                 |     0.000 |       20 |       --- |             --- |
| Signals                  |     0.003 |      369 |       --- |             --- |
| I/O                      |     0.048 |       12 |       500 |            2.40 |
| Static Power             |     0.159 |          |           |                 |
| Total                    |     0.215 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.086 |       0.018 |      0.068 |
| Vccaux    |       1.800 |     0.040 |       0.011 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.008 |       0.007 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------+----------------------------------------------------------------------------+-----------------+
| Clock        | Domain                                                                     | Constraint (ns) |
+--------------+----------------------------------------------------------------------------+-----------------+
| AdcBitClk    | DCLK_p_pin                                                                 |             1.3 |
| AdcBitClkDiv | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut |             5.3 |
| SysRefClk    | SysRefClk                                                                  |             5.0 |
+--------------+----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------+-----------+
| Name                                            | Power (W) |
+-------------------------------------------------+-----------+
| AdcToplevel_Toplevel                            |     0.056 |
|   AdcToplevel_Toplevel_I_AdcToplevel            |     0.018 |
|     AdcToplevel_I_AdcClock                      |     0.011 |
|     AdcToplevel_I_AdcFrame                      |     0.001 |
|       AdcFrame_I_GenPulse_1                     |    <0.001 |
|         GenPulse_I_Fdcr_1                       |    <0.001 |
|         GenPulse_I_Fdcr_2                       |    <0.001 |
|     Gen_2[0].AdcToplevel_I_AdcData              |     0.001 |
|     Gen_2[0].AdcToplevel_I_AdcMem               |     0.002 |
|       AdcMem_I_RdAddrCnt                        |     0.001 |
|       AdcMem_I_WrAddrCnt                        |    <0.001 |
|       DataMem_I_Fdrse_E                         |    <0.001 |
|       DataMem_I_Fdrse_F                         |    <0.001 |
|       Gen_1[0].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[10].AdcMem_I_Ram64x1d               |    <0.001 |
|       Gen_1[11].AdcMem_I_Ram64x1d               |    <0.001 |
|       Gen_1[12].AdcMem_I_Ram64x1d               |    <0.001 |
|       Gen_1[13].AdcMem_I_Ram64x1d               |    <0.001 |
|       Gen_1[14].AdcMem_I_Ram64x1d               |    <0.001 |
|       Gen_1[15].AdcMem_I_Ram64x1d               |    <0.001 |
|       Gen_1[1].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[2].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[3].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[4].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[5].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[6].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[7].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[8].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[9].AdcMem_I_Ram64x1d                |    <0.001 |
|     Gen_2[1].AdcToplevel_I_AdcData              |     0.001 |
|     Gen_2[1].AdcToplevel_I_AdcMem               |     0.002 |
|       AdcMem_I_RdAddrCnt                        |     0.001 |
|       AdcMem_I_WrAddrCnt                        |    <0.001 |
|       DataMem_I_Fdrse_E                         |    <0.001 |
|       DataMem_I_Fdrse_F                         |    <0.001 |
|       Gen_1[0].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[10].AdcMem_I_Ram64x1d               |    <0.001 |
|       Gen_1[11].AdcMem_I_Ram64x1d               |    <0.001 |
|       Gen_1[12].AdcMem_I_Ram64x1d               |    <0.001 |
|       Gen_1[13].AdcMem_I_Ram64x1d               |    <0.001 |
|       Gen_1[14].AdcMem_I_Ram64x1d               |    <0.001 |
|       Gen_1[15].AdcMem_I_Ram64x1d               |    <0.001 |
|       Gen_1[1].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[2].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[3].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[4].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[5].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[6].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[7].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[8].AdcMem_I_Ram64x1d                |    <0.001 |
|       Gen_1[9].AdcMem_I_Ram64x1d                |    <0.001 |
|   AdcToplevel_Toplevel_I_Ibufds_FrmClk          |     0.006 |
|   Gen_1[0].AdcToplevel_Toplevel_I_Ibufds_DI_0_0 |     0.006 |
|   Gen_1[1].AdcToplevel_Toplevel_I_Ibufds_DI_0_0 |     0.006 |
|   Gen_1[2].AdcToplevel_Toplevel_I_Ibufds_DI_0_0 |     0.006 |
|   Gen_1[3].AdcToplevel_Toplevel_I_Ibufds_DI_0_0 |     0.006 |
+-------------------------------------------------+-----------+


