#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 21 13:59:04 2024
# Process ID: 2776
# Current directory: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6044 H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\SOC_Verilog_Core_With_INTR\SOC_AES_ECB_INTR\AES_ECB_INTR.xpr
# Log file: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/vivado.log
# Journal file: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.xpr
open_bd_design {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd}
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name AES_ECB_INTR_v1_0_project -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.tmp/AES_ECB_INTR_v1_0_project h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0/component.xml
update_compile_order -fileset sources_1
create_peripheral inpg.fr user AES_ECB_INTR_DEC 1.0 -dir H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core inpg.fr:user:AES_ECB_INTR_DEC:1.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core inpg.fr:user:AES_ECB_INTR_DEC:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core inpg.fr:user:AES_ECB_INTR_DEC:1.0]
write_peripheral [ipx::find_open_core inpg.fr:user:AES_ECB_INTR_DEC:1.0]
current_project AES_ECB_INTR
set_property  ip_repo_paths  {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/../ip_repo/AES_ECB_INTR_DEC_1.0 H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0 H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0 H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_AES_ECB_INTR_DEC_v1_0 -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/../ip_repo h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_rcon.v H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_inv_sbox.v H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_key_expand_128.v H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_inv_cipher_top.v}
update_compile_order -fileset sources_1
current_project AES_ECB_INTR_v1_0_project
current_project edit_AES_ECB_INTR_DEC_v1_0
current_project AES_ECB_INTR_v1_0_project
current_project edit_AES_ECB_INTR_DEC_v1_0
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0 h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0} [current_project]
update_ip_catalog
close_project
startgroup
create_bd_cell -type ip -vlnv inpg.fr:user:AES_ECB_INTR_DEC:1.0 AES_ECB_INTR_DEC_0
endgroup
ipx::edit_ip_in_project -upgrade true -name AES_ECB_INTR_DEC_v1_0_project -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.tmp/AES_ECB_INTR_DEC_v1_0_project h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/component.xml
update_compile_order -fileset sources_1
current_project AES_ECB_INTR
delete_bd_objs [get_bd_cells AES_ECB_INTR_DEC_0]
current_project AES_ECB_INTR_DEC_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0
startgroup
create_bd_cell -type ip -vlnv inpg.fr:user:AES_ECB_INTR_DEC:1.0 AES_ECB_INTR_DEC_0
endgroup
set_property location {4 1054 450} [get_bd_cells AES_ECB_INTR_DEC_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {3 761 412} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets AES_ECB_INTR_0_intr]
connect_bd_net [get_bd_pins AES_ECB_INTR_0/intr] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins AES_ECB_INTR_DEC_0/intr_dec] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/AES_ECB_INTR_DEC_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins AES_ECB_INTR_DEC_0/S00_AXI]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -top
generate_target all [get_files  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_xbar_0] }
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_AES_ECB_INTR_DEC_0_1] }
export_ip_user_files -of_objects [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
launch_runs -jobs 12 {AES_ECB_INTR_processing_system7_0_0_synth_1 AES_ECB_INTR_xbar_0_synth_1 AES_ECB_INTR_AES_ECB_INTR_DEC_0_1_synth_1}
export_simulation -of_objects [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.ip_user_files/sim_scripts -ip_user_files_dir H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.ip_user_files -ipstatic_source_dir H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/modelsim} {questa=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/questa} {riviera=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/riviera} {activehdl=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name AES_ECB_INTR_DEC_v1_0_project -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.tmp/AES_ECB_INTR_DEC_v1_0_project h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_sbox.v H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_cipher_top.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_cipher_top.v] -no_script -reset -force -quiet
remove_files  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_cipher_top.v
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv inpg.fr:user:AES_ECB_INTR_DEC:1.0 [get_ips  AES_ECB_INTR_AES_ECB_INTR_DEC_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips AES_ECB_INTR_AES_ECB_INTR_DEC_0_1] -no_script -sync -force -quiet
make_wrapper -files [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -top
reset_target all [get_files  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
export_ip_user_files -of_objects  [get_files  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
generate_target all [get_files  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_AES_ECB_INTR_0_0] }
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_xbar_0] }
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_AES_ECB_INTR_DEC_0_1] }
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_auto_pc_0] }
export_ip_user_files -of_objects [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
launch_runs -jobs 12 {AES_ECB_INTR_AES_ECB_INTR_0_0_synth_1 AES_ECB_INTR_AES_ECB_INTR_DEC_0_1_synth_1}
export_simulation -of_objects [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.ip_user_files/sim_scripts -ip_user_files_dir H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.ip_user_files -ipstatic_source_dir H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/modelsim} {questa=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/questa} {riviera=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/riviera} {activehdl=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -force  -include_bit -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper.xsa
open_bd_design {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd}
